#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5641af1dd120 .scope module, "registerFile_tb" "registerFile_tb" 2 10;
 .timescale 0 0;
v0x5641af2077c0_0 .var "clk", 0 0;
v0x5641af207880_0 .var "index", 5 0;
v0x5641af207940_0 .net "rdData1", 31 0, L_0x5641af1d9580;  1 drivers
v0x5641af207a40_0 .net "rdData2", 31 0, L_0x5641af1d95f0;  1 drivers
v0x5641af207b10_0 .var "rdReg1", 4 0;
v0x5641af207bb0_0 .var "rdReg2", 4 0;
v0x5641af207c80_0 .var "wrData", 31 0;
v0x5641af207d50_0 .var "wrEnable", 0 0;
v0x5641af207e20_0 .var "wrReg", 4 0;
S_0x5641af1e9e70 .scope module, "regFile1" "registerFile" 2 38, 2 1 0, S_0x5641af1dd120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wrEnable"
    .port_info 1 /INPUT 5 "wrReg"
    .port_info 2 /INPUT 32 "wrData"
    .port_info 3 /INPUT 5 "rdReg1"
    .port_info 4 /OUTPUT 32 "rdData1"
    .port_info 5 /INPUT 5 "rdReg2"
    .port_info 6 /OUTPUT 32 "rdData2"
    .port_info 7 /INPUT 1 "clk"
L_0x5641af1d9580 .functor BUFZ 32, L_0x5641af207ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5641af1d95f0 .functor BUFZ 32, L_0x5641af2081d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5641af1ea110_0 .net *"_s0", 31 0, L_0x5641af207ef0;  1 drivers
v0x5641af206ab0_0 .net *"_s10", 6 0, L_0x5641af208270;  1 drivers
L_0x7f3be16b2060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5641af206b90_0 .net *"_s13", 1 0, L_0x7f3be16b2060;  1 drivers
v0x5641af206c50_0 .net *"_s2", 6 0, L_0x5641af207ff0;  1 drivers
L_0x7f3be16b2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5641af206d30_0 .net *"_s5", 1 0, L_0x7f3be16b2018;  1 drivers
v0x5641af206e60_0 .net *"_s8", 31 0, L_0x5641af2081d0;  1 drivers
v0x5641af206f40_0 .net "clk", 0 0, v0x5641af2077c0_0;  1 drivers
v0x5641af207000_0 .net "rdData1", 31 0, L_0x5641af1d9580;  alias, 1 drivers
v0x5641af2070e0_0 .net "rdData2", 31 0, L_0x5641af1d95f0;  alias, 1 drivers
v0x5641af2071c0_0 .net "rdReg1", 4 0, v0x5641af207b10_0;  1 drivers
v0x5641af2072a0_0 .net "rdReg2", 4 0, v0x5641af207bb0_0;  1 drivers
v0x5641af207380 .array "regFile", 0 31, 31 0;
v0x5641af207440_0 .net "wrData", 31 0, v0x5641af207c80_0;  1 drivers
v0x5641af207520_0 .net "wrEnable", 0 0, v0x5641af207d50_0;  1 drivers
v0x5641af2075e0_0 .net "wrReg", 4 0, v0x5641af207e20_0;  1 drivers
E_0x5641af1e76a0 .event posedge, v0x5641af206f40_0;
L_0x5641af207ef0 .array/port v0x5641af207380, L_0x5641af207ff0;
L_0x5641af207ff0 .concat [ 5 2 0 0], v0x5641af207b10_0, L_0x7f3be16b2018;
L_0x5641af2081d0 .array/port v0x5641af207380, L_0x5641af208270;
L_0x5641af208270 .concat [ 5 2 0 0], v0x5641af207bb0_0, L_0x7f3be16b2060;
    .scope S_0x5641af1e9e70;
T_0 ;
    %wait E_0x5641af1e76a0;
    %load/vec4 v0x5641af207520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5641af207440_0;
    %load/vec4 v0x5641af2075e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5641af207380, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5641af1dd120;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x5641af2077c0_0;
    %inv;
    %store/vec4 v0x5641af2077c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5641af1dd120;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641af2077c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641af207d50_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5641af207880_0, 0, 6;
T_2.0 ;
    %load/vec4 v0x5641af207880_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 10, 0;
    %load/vec4 v0x5641af207880_0;
    %pad/u 5;
    %store/vec4 v0x5641af207e20_0, 0, 5;
    %load/vec4 v0x5641af207880_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0x5641af207c80_0, 0, 32;
    %vpi_call 2 28 "$display", "Write Address:%d Write Data:%d", v0x5641af207e20_0, v0x5641af207c80_0 {0 0 0};
    %load/vec4 v0x5641af207880_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5641af207880_0, 0, 6;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 29 "$display", "\012\012Reading data\012" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5641af207b10_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5641af207bb0_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 30 "$display", "Read Address1:%d ReadData1:%d \011Read Address2:%d ReadData2:%d", v0x5641af207b10_0, v0x5641af207940_0, v0x5641af207bb0_0, v0x5641af207a40_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5641af207b10_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5641af207bb0_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 31 "$display", "Read Address1:%d ReadData1:%d \011Read Address2:%d ReadData2:%d", v0x5641af207b10_0, v0x5641af207940_0, v0x5641af207bb0_0, v0x5641af207a40_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5641af207b10_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5641af207bb0_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 32 "$display", "Read Address1:%d ReadData1:%d \011Read Address2:%d ReadData2:%d", v0x5641af207b10_0, v0x5641af207940_0, v0x5641af207bb0_0, v0x5641af207a40_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5641af207b10_0, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5641af207bb0_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 33 "$display", "Read Address1:%d ReadData1:%d \011Read Address2:%d ReadData2:%d", v0x5641af207b10_0, v0x5641af207940_0, v0x5641af207bb0_0, v0x5641af207a40_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5641af207b10_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5641af207bb0_0, 0, 5;
    %delay 2, 0;
    %vpi_call 2 34 "$display", "Read Address1:%d ReadData1:%d \011Read Address2:%d ReadData2:%d", v0x5641af207b10_0, v0x5641af207940_0, v0x5641af207bb0_0, v0x5641af207a40_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "file.v";
