
# 8x1 Multiplexer UVM Testbench

A Universal Verification Methodology (**UVM**) based testbench repository for verifying an **8x1 multiplexer** implemented in Verilog or SystemVerilog.

## ğŸ§¾ Overview

This project includes:

- âœ… RTL design of a standard 8x1 multiplexer  
- ğŸ§ª A complete **UVM-based testbench** for functional and coverage-driven verification  
- âš™ï¸ Simulation scripts for compiling and executing tests

## ğŸ”© 8x1 Multiplexer Functionality

**Inputs:**

- `IN0` to `IN7`: 8 single-bit data inputs  
- `S0`, `S1`, `S2`: 3-bit selector input

**Output:**

- `OUT`: Single-bit output, determined by the select inputs

| Select Inputs (`S2 S1 S0`) | Output `Y` |
|---------------------------|-------------|
| 000                       | A0          |
| 001                       | A1          |
| 010                       | A2          |
| 011                       | A3          |
| 100                       | A4          |
| 101                       | A5          |
| 110                       | A6          |
| 111                       | A7          |

## ğŸ“ Repository Structure
```
.
â”œâ”€â”€ dst_agent
â”‚   â”œâ”€â”€ mux_rd_agent.sv
â”‚   â”œâ”€â”€ mux_rd_mon.sv
â”‚   â””â”€â”€ mux_rd_xtn.sv
â”œâ”€â”€ intf
â”‚   â””â”€â”€ mux_intf.sv
â”œâ”€â”€ rtl
â”‚   â””â”€â”€ mux_8x1.sv
â”œâ”€â”€ sim
â”‚   â””â”€â”€ Makefile
â”œâ”€â”€ src_agent
â”‚   â”œâ”€â”€ mux_wr_agent.sv
â”‚   â”œâ”€â”€ mux_wr_drv.sv
â”‚   â”œâ”€â”€ mux_wr_mon.sv
â”‚   â”œâ”€â”€ mux_wr_seqr.sv
â”‚   â”œâ”€â”€ mux_wr_seqs.sv
â”‚   â””â”€â”€ mux_wr_xtn.sv
â”œâ”€â”€ tb
â”‚   â”œâ”€â”€ mux_config.sv
â”‚   â”œâ”€â”€ mux_env.sv
â”‚   â”œâ”€â”€ mux_scoreboard.sv
â”‚   â””â”€â”€ mux_top.sv
â””â”€â”€ test
    â”œâ”€â”€ mux_pkg.sv
    â””â”€â”€ mux_test.sv
```
## ğŸš€ Getting Started

- Synopsys VCS has been used for compilation and simulation. So it's pre-requisite if you want to simulate the project using the make commands provided.
- The make targets have been specified for every step in the verification have a look at the Makefile for specific commands.

## ğŸ§ª Test Descriptions

The UVM testbench applies mainly two testcases:

- Base test for checking the testbench functionality
- All input insertion for checking DUV functionality

## ğŸ“¼ Output Waveform

After running the simulation, the waveform file (e.g., `wavebase.fsdb`) will be generated. You can view it using:

`make view_wave_base` 

The output waveforms obtained are as follows:

<img src="/images/mux_waveform_zoomed.png" width="800">

<img src="/images/mux_waveform_full.png" width="800">

## ğŸ“Š Coverage Report

Functional and code coverage is collected using Synopsys VCS. The regression test is run to simulate both the testcases and then all of the coverage reports are merged.

- To run the regression test use the make target:
`make regress`
- This will run the regression test as well as use the `report` target to merge the coverage reports.

The coverage reports obtained are as follows:

<img src="/images/mux_covergroups.png" width="600">

<img src="/images/mux_line_coverage.png" width="600">


> Happy verifying! ğŸ§‘â€ğŸ’»âœ…
