xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,
full_adder.v,verilog,xil_defaultlib,../../../../fft_stage0.gen/sources_1/ip/adder_subtracter32_ip/src/full_adder.v,
adder_subtracter32.v,verilog,xil_defaultlib,../../../../fft_stage0.gen/sources_1/ip/adder_subtracter32_ip/src/adder_subtracter32.v,
adder_subtracter32_ip.v,verilog,xil_defaultlib,../../../../fft_stage0.gen/sources_1/ip/adder_subtracter32_ip/sim/adder_subtracter32_ip.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
