{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652565687981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652565687996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 00:01:27 2022 " "Processing started: Sun May 15 00:01:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652565687996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565687996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEMP_sen -c TEMP_sen " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEMP_sen -c TEMP_sen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565687997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652565689312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652565689313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_sen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file temp_sen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEMP_sen " "Found entity 1: TEMP_sen" {  } { { "TEMP_sen.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565710677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565710677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2Cc-BEHAVE " "Found design unit 1: I2Cc-BEHAVE" {  } { { "I2C_MASTER.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/I2C_MASTER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711622 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2Cc " "Found entity 1: I2Cc" {  } { { "I2C_MASTER.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/I2C_MASTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565711622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp_reg-behave " "Found design unit 1: Temp_reg-behave" {  } { { "temp_reg.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/temp_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711628 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_REG " "Found entity 1: temp_REG" {  } { { "temp_reg.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/temp_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565711628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_MODULE-behave " "Found design unit 1: LCD_MODULE-behave" {  } { { "LCD_module.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/LCD_module.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711636 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_MODULE " "Found entity 1: LCD_MODULE" {  } { { "LCD_module.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/LCD_module.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565711636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_scl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_scl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_SCL-Behavioral " "Found design unit 1: ex_SCL-Behavioral" {  } { { "ex_scl.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/ex_scl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711643 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_SCL " "Found entity 1: ex_SCL" {  } { { "ex_scl.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/ex_scl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565711643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711649 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIVIDER " "Found entity 1: CLOCK_DIVIDER" {  } { { "clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565711649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin8bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin8bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin8bcd-struct " "Found design unit 1: bin8bcd-struct" {  } { { "bin8bcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/bin8bcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711658 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin8bcd " "Found entity 1: bin8bcd" {  } { { "bin8bcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/bin8bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565711658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEMP_sen " "Elaborating entity \"TEMP_sen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652565711735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_SCL ex_SCL:inst4 " "Elaborating entity \"ex_SCL\" for hierarchy \"ex_SCL:inst4\"" {  } { { "TEMP_sen.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { { 56 784 936 168 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652565711750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIVIDER CLOCK_DIVIDER:inst3 " "Elaborating entity \"CLOCK_DIVIDER\" for hierarchy \"CLOCK_DIVIDER:inst3\"" {  } { { "TEMP_sen.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { { 56 240 424 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652565711755 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET clock_divider.vhd(19) " "VHDL Signal Declaration warning at clock_divider.vhd(19): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/clock_divider.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652565711758 "|TEMP_sen|CLOCK_DIVIDER:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_MODULE LCD_MODULE:inst1 " "Elaborating entity \"LCD_MODULE\" for hierarchy \"LCD_MODULE:inst1\"" {  } { { "TEMP_sen.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { { 512 856 1072 656 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652565711787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_REG temp_REG:inst5 " "Elaborating entity \"temp_REG\" for hierarchy \"temp_REG:inst5\"" {  } { { "TEMP_sen.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { { 224 824 1008 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652565711795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin8bcd bin8bcd:inst2 " "Elaborating entity \"bin8bcd\" for hierarchy \"bin8bcd:inst2\"" {  } { { "TEMP_sen.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { { 336 832 1000 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652565711800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst I2C_MASTER " "Node instance \"inst\" instantiates undefined entity \"I2C_MASTER\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TEMP_sen.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { { 192 520 736 304 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1652565711805 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652565712057 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 15 00:01:52 2022 " "Processing ended: Sun May 15 00:01:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652565712057 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652565712057 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652565712057 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565712057 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565712759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652565687981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652565687996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 00:01:27 2022 " "Processing started: Sun May 15 00:01:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652565687996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565687996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEMP_sen -c TEMP_sen " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEMP_sen -c TEMP_sen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565687997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652565689312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652565689313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_sen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file temp_sen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEMP_sen " "Found entity 1: TEMP_sen" {  } { { "TEMP_sen.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565710677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565710677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2Cc-BEHAVE " "Found design unit 1: I2Cc-BEHAVE" {  } { { "I2C_MASTER.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/I2C_MASTER.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711622 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2Cc " "Found entity 1: I2Cc" {  } { { "I2C_MASTER.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/I2C_MASTER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565711622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp_reg-behave " "Found design unit 1: Temp_reg-behave" {  } { { "temp_reg.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/temp_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711628 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_REG " "Found entity 1: temp_REG" {  } { { "temp_reg.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/temp_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565711628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_MODULE-behave " "Found design unit 1: LCD_MODULE-behave" {  } { { "LCD_module.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/LCD_module.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711636 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_MODULE " "Found entity 1: LCD_MODULE" {  } { { "LCD_module.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/LCD_module.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565711636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_scl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_scl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_SCL-Behavioral " "Found design unit 1: ex_SCL-Behavioral" {  } { { "ex_scl.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/ex_scl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711643 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_SCL " "Found entity 1: ex_SCL" {  } { { "ex_scl.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/ex_scl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565711643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711649 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIVIDER " "Found entity 1: CLOCK_DIVIDER" {  } { { "clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565711649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin8bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin8bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin8bcd-struct " "Found design unit 1: bin8bcd-struct" {  } { { "bin8bcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/bin8bcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711658 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin8bcd " "Found entity 1: bin8bcd" {  } { { "bin8bcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/bin8bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652565711658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565711658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TEMP_sen " "Elaborating entity \"TEMP_sen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652565711735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_SCL ex_SCL:inst4 " "Elaborating entity \"ex_SCL\" for hierarchy \"ex_SCL:inst4\"" {  } { { "TEMP_sen.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { { 56 784 936 168 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652565711750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIVIDER CLOCK_DIVIDER:inst3 " "Elaborating entity \"CLOCK_DIVIDER\" for hierarchy \"CLOCK_DIVIDER:inst3\"" {  } { { "TEMP_sen.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { { 56 240 424 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652565711755 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RESET clock_divider.vhd(19) " "VHDL Signal Declaration warning at clock_divider.vhd(19): used implicit default value for signal \"RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.1/TEMP_SEN/clock_divider.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652565711758 "|TEMP_sen|CLOCK_DIVIDER:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_MODULE LCD_MODULE:inst1 " "Elaborating entity \"LCD_MODULE\" for hierarchy \"LCD_MODULE:inst1\"" {  } { { "TEMP_sen.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { { 512 856 1072 656 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652565711787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_REG temp_REG:inst5 " "Elaborating entity \"temp_REG\" for hierarchy \"temp_REG:inst5\"" {  } { { "TEMP_sen.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { { 224 824 1008 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652565711795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin8bcd bin8bcd:inst2 " "Elaborating entity \"bin8bcd\" for hierarchy \"bin8bcd:inst2\"" {  } { { "TEMP_sen.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { { 336 832 1000 416 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652565711800 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst I2C_MASTER " "Node instance \"inst\" instantiates undefined entity \"I2C_MASTER\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "TEMP_sen.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.1/TEMP_SEN/TEMP_sen.bdf" { { 192 520 736 304 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1652565711805 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652565712057 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 15 00:01:52 2022 " "Processing ended: Sun May 15 00:01:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652565712057 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652565712057 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652565712057 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652565712057 ""}
