
rdss_server.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059f8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000258  08005b08  08005b08  00015b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d60  08005d60  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005d60  08005d60  00015d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d68  08005d68  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d68  08005d68  00015d68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d6c  08005d6c  00015d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005d70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000070  08005de0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  08005de0  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010f7a  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e94  00000000  00000000  00031013  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001028  00000000  00000000  00033ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f18  00000000  00000000  00034ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019e95  00000000  00000000  00035de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013611  00000000  00000000  0004fc7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e457  00000000  00000000  0006328e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f16e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047c8  00000000  00000000  000f1738  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08005af0 	.word	0x08005af0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08005af0 	.word	0x08005af0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_uldivmod>:
 8000160:	b953      	cbnz	r3, 8000178 <__aeabi_uldivmod+0x18>
 8000162:	b94a      	cbnz	r2, 8000178 <__aeabi_uldivmod+0x18>
 8000164:	2900      	cmp	r1, #0
 8000166:	bf08      	it	eq
 8000168:	2800      	cmpeq	r0, #0
 800016a:	bf1c      	itt	ne
 800016c:	f04f 31ff 	movne.w	r1, #4294967295
 8000170:	f04f 30ff 	movne.w	r0, #4294967295
 8000174:	f000 b976 	b.w	8000464 <__aeabi_idiv0>
 8000178:	f1ad 0c08 	sub.w	ip, sp, #8
 800017c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000180:	f000 f806 	bl	8000190 <__udivmoddi4>
 8000184:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000188:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800018c:	b004      	add	sp, #16
 800018e:	4770      	bx	lr

08000190 <__udivmoddi4>:
 8000190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000194:	9e08      	ldr	r6, [sp, #32]
 8000196:	460d      	mov	r5, r1
 8000198:	4604      	mov	r4, r0
 800019a:	4688      	mov	r8, r1
 800019c:	2b00      	cmp	r3, #0
 800019e:	d14d      	bne.n	800023c <__udivmoddi4+0xac>
 80001a0:	428a      	cmp	r2, r1
 80001a2:	4694      	mov	ip, r2
 80001a4:	d968      	bls.n	8000278 <__udivmoddi4+0xe8>
 80001a6:	fab2 f282 	clz	r2, r2
 80001aa:	b152      	cbz	r2, 80001c2 <__udivmoddi4+0x32>
 80001ac:	fa01 f302 	lsl.w	r3, r1, r2
 80001b0:	f1c2 0120 	rsb	r1, r2, #32
 80001b4:	fa20 f101 	lsr.w	r1, r0, r1
 80001b8:	fa0c fc02 	lsl.w	ip, ip, r2
 80001bc:	ea41 0803 	orr.w	r8, r1, r3
 80001c0:	4094      	lsls	r4, r2
 80001c2:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001c6:	fbb8 f7f1 	udiv	r7, r8, r1
 80001ca:	fa1f fe8c 	uxth.w	lr, ip
 80001ce:	fb01 8817 	mls	r8, r1, r7, r8
 80001d2:	fb07 f00e 	mul.w	r0, r7, lr
 80001d6:	0c23      	lsrs	r3, r4, #16
 80001d8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001dc:	4298      	cmp	r0, r3
 80001de:	d90a      	bls.n	80001f6 <__udivmoddi4+0x66>
 80001e0:	eb1c 0303 	adds.w	r3, ip, r3
 80001e4:	f107 35ff 	add.w	r5, r7, #4294967295
 80001e8:	f080 811e 	bcs.w	8000428 <__udivmoddi4+0x298>
 80001ec:	4298      	cmp	r0, r3
 80001ee:	f240 811b 	bls.w	8000428 <__udivmoddi4+0x298>
 80001f2:	3f02      	subs	r7, #2
 80001f4:	4463      	add	r3, ip
 80001f6:	1a1b      	subs	r3, r3, r0
 80001f8:	fbb3 f0f1 	udiv	r0, r3, r1
 80001fc:	fb01 3310 	mls	r3, r1, r0, r3
 8000200:	fb00 fe0e 	mul.w	lr, r0, lr
 8000204:	b2a4      	uxth	r4, r4
 8000206:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800020a:	45a6      	cmp	lr, r4
 800020c:	d90a      	bls.n	8000224 <__udivmoddi4+0x94>
 800020e:	eb1c 0404 	adds.w	r4, ip, r4
 8000212:	f100 33ff 	add.w	r3, r0, #4294967295
 8000216:	f080 8109 	bcs.w	800042c <__udivmoddi4+0x29c>
 800021a:	45a6      	cmp	lr, r4
 800021c:	f240 8106 	bls.w	800042c <__udivmoddi4+0x29c>
 8000220:	4464      	add	r4, ip
 8000222:	3802      	subs	r0, #2
 8000224:	2100      	movs	r1, #0
 8000226:	eba4 040e 	sub.w	r4, r4, lr
 800022a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800022e:	b11e      	cbz	r6, 8000238 <__udivmoddi4+0xa8>
 8000230:	2300      	movs	r3, #0
 8000232:	40d4      	lsrs	r4, r2
 8000234:	e9c6 4300 	strd	r4, r3, [r6]
 8000238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800023c:	428b      	cmp	r3, r1
 800023e:	d908      	bls.n	8000252 <__udivmoddi4+0xc2>
 8000240:	2e00      	cmp	r6, #0
 8000242:	f000 80ee 	beq.w	8000422 <__udivmoddi4+0x292>
 8000246:	2100      	movs	r1, #0
 8000248:	e9c6 0500 	strd	r0, r5, [r6]
 800024c:	4608      	mov	r0, r1
 800024e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000252:	fab3 f183 	clz	r1, r3
 8000256:	2900      	cmp	r1, #0
 8000258:	d14a      	bne.n	80002f0 <__udivmoddi4+0x160>
 800025a:	42ab      	cmp	r3, r5
 800025c:	d302      	bcc.n	8000264 <__udivmoddi4+0xd4>
 800025e:	4282      	cmp	r2, r0
 8000260:	f200 80fc 	bhi.w	800045c <__udivmoddi4+0x2cc>
 8000264:	1a84      	subs	r4, r0, r2
 8000266:	eb65 0303 	sbc.w	r3, r5, r3
 800026a:	2001      	movs	r0, #1
 800026c:	4698      	mov	r8, r3
 800026e:	2e00      	cmp	r6, #0
 8000270:	d0e2      	beq.n	8000238 <__udivmoddi4+0xa8>
 8000272:	e9c6 4800 	strd	r4, r8, [r6]
 8000276:	e7df      	b.n	8000238 <__udivmoddi4+0xa8>
 8000278:	b902      	cbnz	r2, 800027c <__udivmoddi4+0xec>
 800027a:	deff      	udf	#255	; 0xff
 800027c:	fab2 f282 	clz	r2, r2
 8000280:	2a00      	cmp	r2, #0
 8000282:	f040 8091 	bne.w	80003a8 <__udivmoddi4+0x218>
 8000286:	eba1 000c 	sub.w	r0, r1, ip
 800028a:	2101      	movs	r1, #1
 800028c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000290:	fa1f fe8c 	uxth.w	lr, ip
 8000294:	fbb0 f3f7 	udiv	r3, r0, r7
 8000298:	fb07 0013 	mls	r0, r7, r3, r0
 800029c:	0c25      	lsrs	r5, r4, #16
 800029e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002a2:	fb0e f003 	mul.w	r0, lr, r3
 80002a6:	42a8      	cmp	r0, r5
 80002a8:	d908      	bls.n	80002bc <__udivmoddi4+0x12c>
 80002aa:	eb1c 0505 	adds.w	r5, ip, r5
 80002ae:	f103 38ff 	add.w	r8, r3, #4294967295
 80002b2:	d202      	bcs.n	80002ba <__udivmoddi4+0x12a>
 80002b4:	42a8      	cmp	r0, r5
 80002b6:	f200 80ce 	bhi.w	8000456 <__udivmoddi4+0x2c6>
 80002ba:	4643      	mov	r3, r8
 80002bc:	1a2d      	subs	r5, r5, r0
 80002be:	fbb5 f0f7 	udiv	r0, r5, r7
 80002c2:	fb07 5510 	mls	r5, r7, r0, r5
 80002c6:	fb0e fe00 	mul.w	lr, lr, r0
 80002ca:	b2a4      	uxth	r4, r4
 80002cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002d0:	45a6      	cmp	lr, r4
 80002d2:	d908      	bls.n	80002e6 <__udivmoddi4+0x156>
 80002d4:	eb1c 0404 	adds.w	r4, ip, r4
 80002d8:	f100 35ff 	add.w	r5, r0, #4294967295
 80002dc:	d202      	bcs.n	80002e4 <__udivmoddi4+0x154>
 80002de:	45a6      	cmp	lr, r4
 80002e0:	f200 80b6 	bhi.w	8000450 <__udivmoddi4+0x2c0>
 80002e4:	4628      	mov	r0, r5
 80002e6:	eba4 040e 	sub.w	r4, r4, lr
 80002ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80002ee:	e79e      	b.n	800022e <__udivmoddi4+0x9e>
 80002f0:	f1c1 0720 	rsb	r7, r1, #32
 80002f4:	408b      	lsls	r3, r1
 80002f6:	fa22 fc07 	lsr.w	ip, r2, r7
 80002fa:	ea4c 0c03 	orr.w	ip, ip, r3
 80002fe:	fa25 fa07 	lsr.w	sl, r5, r7
 8000302:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000306:	fbba f8f9 	udiv	r8, sl, r9
 800030a:	fa20 f307 	lsr.w	r3, r0, r7
 800030e:	fb09 aa18 	mls	sl, r9, r8, sl
 8000312:	408d      	lsls	r5, r1
 8000314:	fa1f fe8c 	uxth.w	lr, ip
 8000318:	431d      	orrs	r5, r3
 800031a:	fa00 f301 	lsl.w	r3, r0, r1
 800031e:	fb08 f00e 	mul.w	r0, r8, lr
 8000322:	0c2c      	lsrs	r4, r5, #16
 8000324:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000328:	42a0      	cmp	r0, r4
 800032a:	fa02 f201 	lsl.w	r2, r2, r1
 800032e:	d90b      	bls.n	8000348 <__udivmoddi4+0x1b8>
 8000330:	eb1c 0404 	adds.w	r4, ip, r4
 8000334:	f108 3aff 	add.w	sl, r8, #4294967295
 8000338:	f080 8088 	bcs.w	800044c <__udivmoddi4+0x2bc>
 800033c:	42a0      	cmp	r0, r4
 800033e:	f240 8085 	bls.w	800044c <__udivmoddi4+0x2bc>
 8000342:	f1a8 0802 	sub.w	r8, r8, #2
 8000346:	4464      	add	r4, ip
 8000348:	1a24      	subs	r4, r4, r0
 800034a:	fbb4 f0f9 	udiv	r0, r4, r9
 800034e:	fb09 4410 	mls	r4, r9, r0, r4
 8000352:	fb00 fe0e 	mul.w	lr, r0, lr
 8000356:	b2ad      	uxth	r5, r5
 8000358:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800035c:	45a6      	cmp	lr, r4
 800035e:	d908      	bls.n	8000372 <__udivmoddi4+0x1e2>
 8000360:	eb1c 0404 	adds.w	r4, ip, r4
 8000364:	f100 35ff 	add.w	r5, r0, #4294967295
 8000368:	d26c      	bcs.n	8000444 <__udivmoddi4+0x2b4>
 800036a:	45a6      	cmp	lr, r4
 800036c:	d96a      	bls.n	8000444 <__udivmoddi4+0x2b4>
 800036e:	3802      	subs	r0, #2
 8000370:	4464      	add	r4, ip
 8000372:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000376:	fba0 9502 	umull	r9, r5, r0, r2
 800037a:	eba4 040e 	sub.w	r4, r4, lr
 800037e:	42ac      	cmp	r4, r5
 8000380:	46c8      	mov	r8, r9
 8000382:	46ae      	mov	lr, r5
 8000384:	d356      	bcc.n	8000434 <__udivmoddi4+0x2a4>
 8000386:	d053      	beq.n	8000430 <__udivmoddi4+0x2a0>
 8000388:	2e00      	cmp	r6, #0
 800038a:	d069      	beq.n	8000460 <__udivmoddi4+0x2d0>
 800038c:	ebb3 0208 	subs.w	r2, r3, r8
 8000390:	eb64 040e 	sbc.w	r4, r4, lr
 8000394:	fa22 f301 	lsr.w	r3, r2, r1
 8000398:	fa04 f707 	lsl.w	r7, r4, r7
 800039c:	431f      	orrs	r7, r3
 800039e:	40cc      	lsrs	r4, r1
 80003a0:	e9c6 7400 	strd	r7, r4, [r6]
 80003a4:	2100      	movs	r1, #0
 80003a6:	e747      	b.n	8000238 <__udivmoddi4+0xa8>
 80003a8:	fa0c fc02 	lsl.w	ip, ip, r2
 80003ac:	f1c2 0120 	rsb	r1, r2, #32
 80003b0:	fa25 f301 	lsr.w	r3, r5, r1
 80003b4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b8:	fa20 f101 	lsr.w	r1, r0, r1
 80003bc:	4095      	lsls	r5, r2
 80003be:	430d      	orrs	r5, r1
 80003c0:	fbb3 f1f7 	udiv	r1, r3, r7
 80003c4:	fb07 3311 	mls	r3, r7, r1, r3
 80003c8:	fa1f fe8c 	uxth.w	lr, ip
 80003cc:	0c28      	lsrs	r0, r5, #16
 80003ce:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003d2:	fb01 f30e 	mul.w	r3, r1, lr
 80003d6:	4283      	cmp	r3, r0
 80003d8:	fa04 f402 	lsl.w	r4, r4, r2
 80003dc:	d908      	bls.n	80003f0 <__udivmoddi4+0x260>
 80003de:	eb1c 0000 	adds.w	r0, ip, r0
 80003e2:	f101 38ff 	add.w	r8, r1, #4294967295
 80003e6:	d22f      	bcs.n	8000448 <__udivmoddi4+0x2b8>
 80003e8:	4283      	cmp	r3, r0
 80003ea:	d92d      	bls.n	8000448 <__udivmoddi4+0x2b8>
 80003ec:	3902      	subs	r1, #2
 80003ee:	4460      	add	r0, ip
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	fbb0 f3f7 	udiv	r3, r0, r7
 80003f6:	fb07 0013 	mls	r0, r7, r3, r0
 80003fa:	b2ad      	uxth	r5, r5
 80003fc:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000400:	fb03 f00e 	mul.w	r0, r3, lr
 8000404:	42a8      	cmp	r0, r5
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x28a>
 8000408:	eb1c 0505 	adds.w	r5, ip, r5
 800040c:	f103 38ff 	add.w	r8, r3, #4294967295
 8000410:	d216      	bcs.n	8000440 <__udivmoddi4+0x2b0>
 8000412:	42a8      	cmp	r0, r5
 8000414:	d914      	bls.n	8000440 <__udivmoddi4+0x2b0>
 8000416:	3b02      	subs	r3, #2
 8000418:	4465      	add	r5, ip
 800041a:	1a28      	subs	r0, r5, r0
 800041c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000420:	e738      	b.n	8000294 <__udivmoddi4+0x104>
 8000422:	4631      	mov	r1, r6
 8000424:	4630      	mov	r0, r6
 8000426:	e707      	b.n	8000238 <__udivmoddi4+0xa8>
 8000428:	462f      	mov	r7, r5
 800042a:	e6e4      	b.n	80001f6 <__udivmoddi4+0x66>
 800042c:	4618      	mov	r0, r3
 800042e:	e6f9      	b.n	8000224 <__udivmoddi4+0x94>
 8000430:	454b      	cmp	r3, r9
 8000432:	d2a9      	bcs.n	8000388 <__udivmoddi4+0x1f8>
 8000434:	ebb9 0802 	subs.w	r8, r9, r2
 8000438:	eb65 0e0c 	sbc.w	lr, r5, ip
 800043c:	3801      	subs	r0, #1
 800043e:	e7a3      	b.n	8000388 <__udivmoddi4+0x1f8>
 8000440:	4643      	mov	r3, r8
 8000442:	e7ea      	b.n	800041a <__udivmoddi4+0x28a>
 8000444:	4628      	mov	r0, r5
 8000446:	e794      	b.n	8000372 <__udivmoddi4+0x1e2>
 8000448:	4641      	mov	r1, r8
 800044a:	e7d1      	b.n	80003f0 <__udivmoddi4+0x260>
 800044c:	46d0      	mov	r8, sl
 800044e:	e77b      	b.n	8000348 <__udivmoddi4+0x1b8>
 8000450:	4464      	add	r4, ip
 8000452:	3802      	subs	r0, #2
 8000454:	e747      	b.n	80002e6 <__udivmoddi4+0x156>
 8000456:	3b02      	subs	r3, #2
 8000458:	4465      	add	r5, ip
 800045a:	e72f      	b.n	80002bc <__udivmoddi4+0x12c>
 800045c:	4608      	mov	r0, r1
 800045e:	e706      	b.n	800026e <__udivmoddi4+0xde>
 8000460:	4631      	mov	r1, r6
 8000462:	e6e9      	b.n	8000238 <__udivmoddi4+0xa8>

08000464 <__aeabi_idiv0>:
 8000464:	4770      	bx	lr
 8000466:	bf00      	nop

08000468 <readRegister>:
 */

#include "SX1278.h"
#include <string.h>

uint8_t readRegister(SPI_HandleTypeDef *spi, uint8_t address) {
 8000468:	b580      	push	{r7, lr}
 800046a:	b084      	sub	sp, #16
 800046c:	af00      	add	r7, sp, #0
 800046e:	6078      	str	r0, [r7, #4]
 8000470:	460b      	mov	r3, r1
 8000472:	70fb      	strb	r3, [r7, #3]
	uint8_t rec;
	HAL_GPIO_WritePin(GPIOB, LORA_NSS_Pin, GPIO_PIN_RESET);  // pull the pin low
 8000474:	2200      	movs	r2, #0
 8000476:	2101      	movs	r1, #1
 8000478:	480f      	ldr	r0, [pc, #60]	; (80004b8 <readRegister+0x50>)
 800047a:	f002 fdbc 	bl	8002ff6 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800047e:	2001      	movs	r0, #1
 8000480:	f002 f80e 	bl	80024a0 <HAL_Delay>
	HAL_SPI_Transmit(spi, &address, 1, 100);  // send address
 8000484:	1cf9      	adds	r1, r7, #3
 8000486:	2364      	movs	r3, #100	; 0x64
 8000488:	2201      	movs	r2, #1
 800048a:	6878      	ldr	r0, [r7, #4]
 800048c:	f003 fc64 	bl	8003d58 <HAL_SPI_Transmit>
	HAL_SPI_Receive(spi, &rec, 1, 100);  // receive 6 bytes data
 8000490:	f107 010f 	add.w	r1, r7, #15
 8000494:	2364      	movs	r3, #100	; 0x64
 8000496:	2201      	movs	r2, #1
 8000498:	6878      	ldr	r0, [r7, #4]
 800049a:	f003 fd99 	bl	8003fd0 <HAL_SPI_Receive>
	HAL_Delay(1);
 800049e:	2001      	movs	r0, #1
 80004a0:	f001 fffe 	bl	80024a0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, LORA_NSS_Pin, GPIO_PIN_SET);  // pull the pin high
 80004a4:	2201      	movs	r2, #1
 80004a6:	2101      	movs	r1, #1
 80004a8:	4803      	ldr	r0, [pc, #12]	; (80004b8 <readRegister+0x50>)
 80004aa:	f002 fda4 	bl	8002ff6 <HAL_GPIO_WritePin>
	return rec;
 80004ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80004b0:	4618      	mov	r0, r3
 80004b2:	3710      	adds	r7, #16
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	40010c00 	.word	0x40010c00

080004bc <writeRegister>:

uint8_t writeRegister(SPI_HandleTypeDef *spi, uint8_t address, uint8_t *cmd,
		uint8_t lenght) {
 80004bc:	b580      	push	{r7, lr}
 80004be:	b08e      	sub	sp, #56	; 0x38
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	60f8      	str	r0, [r7, #12]
 80004c4:	607a      	str	r2, [r7, #4]
 80004c6:	461a      	mov	r2, r3
 80004c8:	460b      	mov	r3, r1
 80004ca:	72fb      	strb	r3, [r7, #11]
 80004cc:	4613      	mov	r3, r2
 80004ce:	72bb      	strb	r3, [r7, #10]
	uint8_t tx_data[30] = { 0 };
 80004d0:	2300      	movs	r3, #0
 80004d2:	613b      	str	r3, [r7, #16]
 80004d4:	f107 0314 	add.w	r3, r7, #20
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	605a      	str	r2, [r3, #4]
 80004de:	609a      	str	r2, [r3, #8]
 80004e0:	60da      	str	r2, [r3, #12]
 80004e2:	611a      	str	r2, [r3, #16]
 80004e4:	615a      	str	r2, [r3, #20]
 80004e6:	831a      	strh	r2, [r3, #24]
	tx_data[0] = address | 0x80;
 80004e8:	7afb      	ldrb	r3, [r7, #11]
 80004ea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	743b      	strb	r3, [r7, #16]
	int j = 0;
 80004f2:	2300      	movs	r3, #0
 80004f4:	637b      	str	r3, [r7, #52]	; 0x34
	for (int i = 1; i <= lenght; i++) {
 80004f6:	2301      	movs	r3, #1
 80004f8:	633b      	str	r3, [r7, #48]	; 0x30
 80004fa:	e00f      	b.n	800051c <writeRegister+0x60>
		tx_data[i] = cmd[j++];
 80004fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80004fe:	1c5a      	adds	r2, r3, #1
 8000500:	637a      	str	r2, [r7, #52]	; 0x34
 8000502:	461a      	mov	r2, r3
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4413      	add	r3, r2
 8000508:	7819      	ldrb	r1, [r3, #0]
 800050a:	f107 0210 	add.w	r2, r7, #16
 800050e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000510:	4413      	add	r3, r2
 8000512:	460a      	mov	r2, r1
 8000514:	701a      	strb	r2, [r3, #0]
	for (int i = 1; i <= lenght; i++) {
 8000516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000518:	3301      	adds	r3, #1
 800051a:	633b      	str	r3, [r7, #48]	; 0x30
 800051c:	7abb      	ldrb	r3, [r7, #10]
 800051e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000520:	429a      	cmp	r2, r3
 8000522:	ddeb      	ble.n	80004fc <writeRegister+0x40>
	}
	HAL_GPIO_WritePin(GPIOB, LORA_NSS_Pin, GPIO_PIN_RESET);  // pull the pin low
 8000524:	2200      	movs	r2, #0
 8000526:	2101      	movs	r1, #1
 8000528:	480d      	ldr	r0, [pc, #52]	; (8000560 <writeRegister+0xa4>)
 800052a:	f002 fd64 	bl	8002ff6 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(spi, tx_data, lenght + 1, 1000);
 800052e:	7abb      	ldrb	r3, [r7, #10]
 8000530:	b29b      	uxth	r3, r3
 8000532:	3301      	adds	r3, #1
 8000534:	b29a      	uxth	r2, r3
 8000536:	f107 0110 	add.w	r1, r7, #16
 800053a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800053e:	68f8      	ldr	r0, [r7, #12]
 8000540:	f003 fc0a 	bl	8003d58 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, LORA_NSS_Pin, GPIO_PIN_SET);  // pull the pin high
 8000544:	2201      	movs	r2, #1
 8000546:	2101      	movs	r1, #1
 8000548:	4805      	ldr	r0, [pc, #20]	; (8000560 <writeRegister+0xa4>)
 800054a:	f002 fd54 	bl	8002ff6 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800054e:	200a      	movs	r0, #10
 8000550:	f001 ffa6 	bl	80024a0 <HAL_Delay>
	return cmd;  // pull the pin high
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	b2db      	uxtb	r3, r3
}
 8000558:	4618      	mov	r0, r3
 800055a:	3738      	adds	r7, #56	; 0x38
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	40010c00 	.word	0x40010c00

08000564 <setRFFrequency>:
		;
	HAL_GPIO_WritePin(GPIOB, LORA_NSS_Pin, GPIO_PIN_SET);
	return cmd;  // pull the pin high
}

void setRFFrequency(SX1278_t *module) {
 8000564:	b580      	push	{r7, lr}
 8000566:	b086      	sub	sp, #24
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
	uint64_t freq = ((uint64_t) module->frequency << 19) / FXOSC;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000572:	f04f 0000 	mov.w	r0, #0
 8000576:	f04f 0100 	mov.w	r1, #0
 800057a:	04d9      	lsls	r1, r3, #19
 800057c:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 8000580:	04d0      	lsls	r0, r2, #19
 8000582:	4a18      	ldr	r2, [pc, #96]	; (80005e4 <setRFFrequency+0x80>)
 8000584:	f04f 0300 	mov.w	r3, #0
 8000588:	f7ff fdea 	bl	8000160 <__aeabi_uldivmod>
 800058c:	4602      	mov	r2, r0
 800058e:	460b      	mov	r3, r1
 8000590:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 8000594:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000598:	f04f 0200 	mov.w	r2, #0
 800059c:	f04f 0300 	mov.w	r3, #0
 80005a0:	0c02      	lsrs	r2, r0, #16
 80005a2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a6:	0c0b      	lsrs	r3, r1, #16
 80005a8:	b2d3      	uxtb	r3, r2
 80005aa:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 80005ac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80005b0:	f04f 0200 	mov.w	r2, #0
 80005b4:	f04f 0300 	mov.w	r3, #0
 80005b8:	0a02      	lsrs	r2, r0, #8
 80005ba:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80005be:	0a0b      	lsrs	r3, r1, #8
 80005c0:	b2d3      	uxtb	r3, r2
 80005c2:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 80005c4:	7c3b      	ldrb	r3, [r7, #16]
 80005c6:	73bb      	strb	r3, [r7, #14]
	writeRegister(module->spi, LR_RegFrMsb, freq_reg, sizeof(freq_reg));
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 80005ce:	f107 020c 	add.w	r2, r7, #12
 80005d2:	2303      	movs	r3, #3
 80005d4:	2106      	movs	r1, #6
 80005d6:	f7ff ff71 	bl	80004bc <writeRegister>
}
 80005da:	bf00      	nop
 80005dc:	3718      	adds	r7, #24
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	01e84800 	.word	0x01e84800

080005e8 <setOutputPower>:

void setOutputPower(SX1278_t *module) {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
	writeRegister(module->spi, LR_RegPaConfig, &(module->power), 1);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	f103 0210 	add.w	r2, r3, #16
 80005fc:	2301      	movs	r3, #1
 80005fe:	2109      	movs	r1, #9
 8000600:	f7ff ff5c 	bl	80004bc <writeRegister>
}
 8000604:	bf00      	nop
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}

0800060c <setLORAWAN>:

void setLORAWAN(SX1278_t *module) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
	writeRegister(module->spi, RegSyncWord, &(module->syncWord), 1);
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	f103 0216 	add.w	r2, r3, #22
 8000620:	2301      	movs	r3, #1
 8000622:	2139      	movs	r1, #57	; 0x39
 8000624:	f7ff ff4a 	bl	80004bc <writeRegister>
}
 8000628:	bf00      	nop
 800062a:	3708      	adds	r7, #8
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}

08000630 <setOvercurrentProtect>:
void setOvercurrentProtect(SX1278_t *module) {
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
	writeRegister(module->spi, LR_RegOcp, &(module->ocp), 1);
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	f103 0217 	add.w	r2, r3, #23
 8000644:	2301      	movs	r3, #1
 8000646:	210b      	movs	r1, #11
 8000648:	f7ff ff38 	bl	80004bc <writeRegister>
	//SX1278_SPIWrite(module, LR_RegOcp, 0x0B, spi);
}
 800064c:	bf00      	nop
 800064e:	3708      	adds	r7, #8
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}

08000654 <setPreambleParameters>:
void setLNAGain(SX1278_t *module) {
	writeRegister(module->spi, LR_RegLna, &(module->lnaGain), 1);
	//SX1278_SPIWrite(module, LR_RegLna, 0x23, spi);//RegLNA,High & LNA Enable
}
void setPreambleParameters(SX1278_t *module) {
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]

	writeRegister(module->spi, LR_RegSymbTimeoutLsb, &(module->symbTimeoutLsb),
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	f103 021a 	add.w	r2, r3, #26
 8000668:	2301      	movs	r3, #1
 800066a:	211f      	movs	r1, #31
 800066c:	f7ff ff26 	bl	80004bc <writeRegister>
			1);
	writeRegister(module->spi, LR_RegPreambleMsb, &(module->preambleLengthMsb),
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	f103 021c 	add.w	r2, r3, #28
 800067c:	2301      	movs	r3, #1
 800067e:	2120      	movs	r1, #32
 8000680:	f7ff ff1c 	bl	80004bc <writeRegister>
			1);
	writeRegister(module->spi, LR_RegPreambleLsb, &(module->preambleLengthLsb),
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	f103 021d 	add.w	r2, r3, #29
 8000690:	2301      	movs	r3, #1
 8000692:	2121      	movs	r1, #33	; 0x21
 8000694:	f7ff ff12 	bl	80004bc <writeRegister>
			1);
	module->readBytes = 0;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	2200      	movs	r2, #0
 800069c:	f883 2125 	strb.w	r2, [r3, #293]	; 0x125
}
 80006a0:	bf00      	nop
 80006a2:	3708      	adds	r7, #8
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <setReModemConfig>:

void setReModemConfig(SX1278_t *module) {
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]

	uint8_t cmd = 0;
 80006b0:	2300      	movs	r3, #0
 80006b2:	73fb      	strb	r3, [r7, #15]
	cmd = module->LoRa_BW << 4;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	7c9b      	ldrb	r3, [r3, #18]
 80006b8:	011b      	lsls	r3, r3, #4
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	73fb      	strb	r3, [r7, #15]
	cmd += module->LoRa_CR << 1;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	7cdb      	ldrb	r3, [r3, #19]
 80006c2:	005b      	lsls	r3, r3, #1
 80006c4:	b2da      	uxtb	r2, r3
 80006c6:	7bfb      	ldrb	r3, [r7, #15]
 80006c8:	4413      	add	r3, r2
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	73fb      	strb	r3, [r7, #15]
	cmd += module->headerMode;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80006d4:	7bfb      	ldrb	r3, [r7, #15]
 80006d6:	4413      	add	r3, r2
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	73fb      	strb	r3, [r7, #15]
	writeRegister(module->spi, LR_RegModemConfig1, &cmd, 1); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 80006e2:	f107 020f 	add.w	r2, r7, #15
 80006e6:	2301      	movs	r3, #1
 80006e8:	211d      	movs	r1, #29
 80006ea:	f7ff fee7 	bl	80004bc <writeRegister>

	cmd = module->LoRa_SF << 4;
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	7c5b      	ldrb	r3, [r3, #17]
 80006f2:	011b      	lsls	r3, r3, #4
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	73fb      	strb	r3, [r7, #15]
	cmd += module->LoRa_CRC_sum << 2;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	7d1b      	ldrb	r3, [r3, #20]
 80006fc:	009b      	lsls	r3, r3, #2
 80006fe:	b2da      	uxtb	r2, r3
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	4413      	add	r3, r2
 8000704:	b2db      	uxtb	r3, r3
 8000706:	73fb      	strb	r3, [r7, #15]
	cmd += module->symbTimeoutMsb;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	7eda      	ldrb	r2, [r3, #27]
 800070c:	7bfb      	ldrb	r3, [r7, #15]
 800070e:	4413      	add	r3, r2
 8000710:	b2db      	uxtb	r3, r3
 8000712:	73fb      	strb	r3, [r7, #15]
	writeRegister(module->spi, LR_RegModemConfig2, &cmd, 1);
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 800071a:	f107 020f 	add.w	r2, r7, #15
 800071e:	2301      	movs	r3, #1
 8000720:	211e      	movs	r1, #30
 8000722:	f7ff fecb 	bl	80004bc <writeRegister>
	writeRegister(module->spi, LR_RegModemConfig3, &(module->AgcAutoOn), 1);
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	f103 0219 	add.w	r2, r3, #25
 8000732:	2301      	movs	r3, #1
 8000734:	2126      	movs	r1, #38	; 0x26
 8000736:	f7ff fec1 	bl	80004bc <writeRegister>
}
 800073a:	bf00      	nop
 800073c:	3710      	adds	r7, #16
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}

08000742 <setDetectionParameters>:
void setDetectionParameters(SX1278_t *module) {
 8000742:	b580      	push	{r7, lr}
 8000744:	b084      	sub	sp, #16
 8000746:	af00      	add	r7, sp, #0
 8000748:	6078      	str	r0, [r7, #4]
	uint8_t tmp;
	tmp = readRegister(module->spi, LR_RegDetectOptimize);
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8000750:	2131      	movs	r1, #49	; 0x31
 8000752:	4618      	mov	r0, r3
 8000754:	f7ff fe88 	bl	8000468 <readRegister>
 8000758:	4603      	mov	r3, r0
 800075a:	73fb      	strb	r3, [r7, #15]
	tmp &= 0xF8;
 800075c:	7bfb      	ldrb	r3, [r7, #15]
 800075e:	f023 0307 	bic.w	r3, r3, #7
 8000762:	b2db      	uxtb	r3, r3
 8000764:	73fb      	strb	r3, [r7, #15]
	tmp |= 0x05;
 8000766:	7bfb      	ldrb	r3, [r7, #15]
 8000768:	f043 0305 	orr.w	r3, r3, #5
 800076c:	b2db      	uxtb	r3, r3
 800076e:	73fb      	strb	r3, [r7, #15]
	writeRegister(module->spi, LR_RegDetectOptimize, &tmp, 1);
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000776:	f107 020f 	add.w	r2, r7, #15
 800077a:	2301      	movs	r3, #1
 800077c:	2131      	movs	r1, #49	; 0x31
 800077e:	f7ff fe9d 	bl	80004bc <writeRegister>
	tmp = 0x0C;
 8000782:	230c      	movs	r3, #12
 8000784:	73fb      	strb	r3, [r7, #15]
	writeRegister(module->spi, LR_RegDetectionThreshold, &tmp, 1);
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 800078c:	f107 020f 	add.w	r2, r7, #15
 8000790:	2301      	movs	r3, #1
 8000792:	2137      	movs	r1, #55	; 0x37
 8000794:	f7ff fe92 	bl	80004bc <writeRegister>
}
 8000798:	bf00      	nop
 800079a:	3710      	adds	r7, #16
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}

080007a0 <readMode>:
void setMode(SX1278_t *module, SX1278_Status_t mode) {
	uint8_t cmd = mode;
	writeRegister(module->spi, LR_RegOpMode, &cmd, 1);
	module->operatingMode = mode;
}
SX1278_Status_t readMode(SX1278_t *module) {
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
	return (0x07 & readRegister(module->spi,
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80007ae:	2101      	movs	r1, #1
 80007b0:	4618      	mov	r0, r3
 80007b2:	f7ff fe59 	bl	8000468 <readRegister>
 80007b6:	4603      	mov	r3, r0
 80007b8:	f003 0307 	and.w	r3, r3, #7
 80007bc:	b2db      	uxtb	r3, r3
	LR_RegOpMode));
}
 80007be:	4618      	mov	r0, r3
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <updateLoraLowFreq>:

void updateLoraLowFreq(SX1278_t *module, SX1278_Status_t mode) {
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b084      	sub	sp, #16
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	6078      	str	r0, [r7, #4]
 80007ce:	460b      	mov	r3, r1
 80007d0:	70fb      	strb	r3, [r7, #3]
	uint8_t cmd = LORA_MODE_ACTIVATION | LOW_FREQUENCY_MODE | mode;
 80007d2:	78fb      	ldrb	r3, [r7, #3]
 80007d4:	f063 0377 	orn	r3, r3, #119	; 0x77
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	73fb      	strb	r3, [r7, #15]
	writeRegister(module->spi, LR_RegOpMode, &cmd, 1);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 80007e2:	f107 020f 	add.w	r2, r7, #15
 80007e6:	2301      	movs	r3, #1
 80007e8:	2101      	movs	r1, #1
 80007ea:	f7ff fe67 	bl	80004bc <writeRegister>
	module->operatingMode = mode;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	78fa      	ldrb	r2, [r7, #3]
 80007f2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
}
 80007f6:	bf00      	nop
 80007f8:	3710      	adds	r7, #16
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}

080007fe <clearIrqFlags>:
 SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01, spi); //RegDioMapping2 DIO5=00, DIO4=01
 module->readBytes = 0;

 }*/

void clearIrqFlags(SX1278_t *module) {
 80007fe:	b580      	push	{r7, lr}
 8000800:	b084      	sub	sp, #16
 8000802:	af00      	add	r7, sp, #0
 8000804:	6078      	str	r0, [r7, #4]
	uint8_t cmd = 0xFF;
 8000806:	23ff      	movs	r3, #255	; 0xff
 8000808:	73fb      	strb	r3, [r7, #15]
	writeRegister(module->spi, LR_RegIrqFlags, &cmd, 1);
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000810:	f107 020f 	add.w	r2, r7, #15
 8000814:	2301      	movs	r3, #1
 8000816:	2112      	movs	r1, #18
 8000818:	f7ff fe50 	bl	80004bc <writeRegister>
}
 800081c:	bf00      	nop
 800081e:	3710      	adds	r7, #16
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}

08000824 <SX1278_hw_GetDIO0>:

 void SX1278_hw_DelayMs(uint32_t msec) {
	HAL_Delay(msec);
}

 int SX1278_hw_GetDIO0(SX1278_hw_t *hw) {
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	68da      	ldr	r2, [r3, #12]
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	689b      	ldr	r3, [r3, #8]
 8000834:	b29b      	uxth	r3, r3
 8000836:	4619      	mov	r1, r3
 8000838:	4610      	mov	r0, r2
 800083a:	f002 fbc5 	bl	8002fc8 <HAL_GPIO_ReadPin>
 800083e:	4603      	mov	r3, r0
 8000840:	2b01      	cmp	r3, #1
 8000842:	bf0c      	ite	eq
 8000844:	2301      	moveq	r3, #1
 8000846:	2300      	movne	r3, #0
 8000848:	b2db      	uxtb	r3, r3
}
 800084a:	4618      	mov	r0, r3
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
	...

08000854 <ledInit>:
 *  Created on: Sep 26, 2022
 *      Author: sigmadev
 */
#include "led.h"

void ledInit(LED_t *led) {
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
	/*CURRENT NORMAL LED PA7 (A)*/
	SET_BIT(GPIOB->ODR, GPIO_ODR_ODR5);
 800085c:	4b15      	ldr	r3, [pc, #84]	; (80008b4 <ledInit+0x60>)
 800085e:	68db      	ldr	r3, [r3, #12]
 8000860:	4a14      	ldr	r2, [pc, #80]	; (80008b4 <ledInit+0x60>)
 8000862:	f043 0320 	orr.w	r3, r3, #32
 8000866:	60d3      	str	r3, [r2, #12]
	CLEAR_BIT(GPIOB->ODR, GPIO_ODR_ODR5);
 8000868:	4b12      	ldr	r3, [pc, #72]	; (80008b4 <ledInit+0x60>)
 800086a:	68db      	ldr	r3, [r3, #12]
 800086c:	4a11      	ldr	r2, [pc, #68]	; (80008b4 <ledInit+0x60>)
 800086e:	f023 0320 	bic.w	r3, r3, #32
 8000872:	60d3      	str	r3, [r2, #12]
	/*CURRENT NORMAL LED PB0 (B)*/
	SET_BIT(GPIOB->ODR, GPIO_ODR_ODR4);
 8000874:	4b0f      	ldr	r3, [pc, #60]	; (80008b4 <ledInit+0x60>)
 8000876:	68db      	ldr	r3, [r3, #12]
 8000878:	4a0e      	ldr	r2, [pc, #56]	; (80008b4 <ledInit+0x60>)
 800087a:	f043 0310 	orr.w	r3, r3, #16
 800087e:	60d3      	str	r3, [r2, #12]
	CLEAR_BIT(GPIOB->ODR, GPIO_ODR_ODR4);
 8000880:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <ledInit+0x60>)
 8000882:	68db      	ldr	r3, [r3, #12]
 8000884:	4a0b      	ldr	r2, [pc, #44]	; (80008b4 <ledInit+0x60>)
 8000886:	f023 0310 	bic.w	r3, r3, #16
 800088a:	60d3      	str	r3, [r2, #12]
	/*CURRENT NORMAL LED PB1 (SR)*/
	SET_BIT(GPIOB->ODR, GPIO_ODR_ODR3);
 800088c:	4b09      	ldr	r3, [pc, #36]	; (80008b4 <ledInit+0x60>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	4a08      	ldr	r2, [pc, #32]	; (80008b4 <ledInit+0x60>)
 8000892:	f043 0308 	orr.w	r3, r3, #8
 8000896:	60d3      	str	r3, [r2, #12]
	CLEAR_BIT(GPIOB->ODR, GPIO_ODR_ODR3);
 8000898:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <ledInit+0x60>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	4a05      	ldr	r2, [pc, #20]	; (80008b4 <ledInit+0x60>)
 800089e:	f023 0308 	bic.w	r3, r3, #8
 80008a2:	60d3      	str	r3, [r2, #12]
	led_reset(led);
 80008a4:	6878      	ldr	r0, [r7, #4]
 80008a6:	f000 f835 	bl	8000914 <led_reset>
}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40010c00 	.word	0x40010c00

080008b8 <led_enable_kalive>:
void led_off(void) {

}

void led_enable_kalive(LED_t *l) {
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
	if (HAL_GetTick() - l->kaCounter > LED_KA_STATE_TIMEOUT) {
 80008c0:	f001 fde4 	bl	800248c <HAL_GetTick>
 80008c4:	4602      	mov	r2, r0
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	1ad3      	subs	r3, r2, r3
 80008cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80008d0:	d90b      	bls.n	80008ea <led_enable_kalive+0x32>
		l->kaCounter = HAL_GetTick();
 80008d2:	f001 fddb 	bl	800248c <HAL_GetTick>
 80008d6:	4602      	mov	r2, r0
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	601a      	str	r2, [r3, #0]
		SYS_RP_LED_ON();
 80008dc:	4b0c      	ldr	r3, [pc, #48]	; (8000910 <led_enable_kalive+0x58>)
 80008de:	68db      	ldr	r3, [r3, #12]
 80008e0:	4a0b      	ldr	r2, [pc, #44]	; (8000910 <led_enable_kalive+0x58>)
 80008e2:	f043 0320 	orr.w	r3, r3, #32
 80008e6:	60d3      	str	r3, [r2, #12]
	} else if (HAL_GetTick() - l->kaCounter > LED_KA_ON_TIMEOUT)
		SYS_RP_LED_OFF();

}
 80008e8:	e00d      	b.n	8000906 <led_enable_kalive+0x4e>
	} else if (HAL_GetTick() - l->kaCounter > LED_KA_ON_TIMEOUT)
 80008ea:	f001 fdcf 	bl	800248c <HAL_GetTick>
 80008ee:	4602      	mov	r2, r0
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	1ad3      	subs	r3, r2, r3
 80008f6:	2b32      	cmp	r3, #50	; 0x32
 80008f8:	d905      	bls.n	8000906 <led_enable_kalive+0x4e>
		SYS_RP_LED_OFF();
 80008fa:	4b05      	ldr	r3, [pc, #20]	; (8000910 <led_enable_kalive+0x58>)
 80008fc:	68db      	ldr	r3, [r3, #12]
 80008fe:	4a04      	ldr	r2, [pc, #16]	; (8000910 <led_enable_kalive+0x58>)
 8000900:	f023 0320 	bic.w	r3, r3, #32
 8000904:	60d3      	str	r3, [r2, #12]
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	40010c00 	.word	0x40010c00

08000914 <led_reset>:
		i2c1_irq_led_off();
	else
		i2c1_irq_led_on();
}

void led_reset(LED_t *l) {
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
	l->chCounter = 0;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	2200      	movs	r2, #0
 8000920:	60da      	str	r2, [r3, #12]
	l->clCounter = 0;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	2200      	movs	r2, #0
 8000926:	605a      	str	r2, [r3, #4]
	l->cnCounter = 0;
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	2200      	movs	r2, #0
 800092c:	609a      	str	r2, [r3, #8]
	l->kaCounter = HAL_GetTick();
 800092e:	f001 fdad 	bl	800248c <HAL_GetTick>
 8000932:	4602      	mov	r2, r0
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	601a      	str	r2, [r3, #0]
	l->sysrpCounter = 0;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	2200      	movs	r2, #0
 800093c:	611a      	str	r2, [r3, #16]
	l->thCounter = 0;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
	l->tokCounter = 0;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	2200      	movs	r2, #0
 8000948:	615a      	str	r2, [r3, #20]
}
 800094a:	bf00      	nop
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
	...

08000954 <HAL_UART_RxCpltCallback>:

/* In the interrupt handler, read the received data from the UART1 data register */
/* Enable UART1 interrupt */

uint8_t rxData;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
	/* Read received data from UART1 */

	if (uart1_ptr->rxCount >= RX_BUFFLEN) {
 800095c:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <HAL_UART_RxCpltCallback+0x54>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8000964:	2b18      	cmp	r3, #24
 8000966:	d909      	bls.n	800097c <HAL_UART_RxCpltCallback+0x28>
		uart1_clean_buffer(uart1_ptr);
 8000968:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <HAL_UART_RxCpltCallback+0x54>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4618      	mov	r0, r3
 800096e:	f001 fce9 	bl	8002344 <uart1_clean_buffer>
		uart1_ptr->rxCount = 0;
 8000972:	4b0d      	ldr	r3, [pc, #52]	; (80009a8 <HAL_UART_RxCpltCallback+0x54>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	2200      	movs	r2, #0
 8000978:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
	}

	HAL_UART_Receive_IT(&huart1, &rxData, 1);
 800097c:	2201      	movs	r2, #1
 800097e:	490b      	ldr	r1, [pc, #44]	; (80009ac <HAL_UART_RxCpltCallback+0x58>)
 8000980:	480b      	ldr	r0, [pc, #44]	; (80009b0 <HAL_UART_RxCpltCallback+0x5c>)
 8000982:	f003 ffb0 	bl	80048e6 <HAL_UART_Receive_IT>
	uart1_ptr->rxBuffer[uart1_ptr->rxCount++] = rxData;
 8000986:	4b08      	ldr	r3, [pc, #32]	; (80009a8 <HAL_UART_RxCpltCallback+0x54>)
 8000988:	6819      	ldr	r1, [r3, #0]
 800098a:	4b07      	ldr	r3, [pc, #28]	; (80009a8 <HAL_UART_RxCpltCallback+0x54>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 8000992:	1c50      	adds	r0, r2, #1
 8000994:	b2c0      	uxtb	r0, r0
 8000996:	f883 007d 	strb.w	r0, [r3, #125]	; 0x7d
 800099a:	4b04      	ldr	r3, [pc, #16]	; (80009ac <HAL_UART_RxCpltCallback+0x58>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	548b      	strb	r3, [r1, r2]
}
 80009a0:	bf00      	nop
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	2000023c 	.word	0x2000023c
 80009ac:	20000248 	.word	0x20000248
 80009b0:	20000170 	.word	0x20000170
 80009b4:	00000000 	.word	0x00000000

080009b8 <setTxBaseParameters>:
	}
	return len;
}

SX1278_t *lora_ptr;
void setTxBaseParameters(SX1278_t *loraTx) {
 80009b8:	b480      	push	{r7}
 80009ba:	b087      	sub	sp, #28
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]

	uint8_t dio0 = DIO0_TX_DONE;
 80009c0:	2340      	movs	r3, #64	; 0x40
 80009c2:	75fb      	strb	r3, [r7, #23]
	uint8_t dio1 = DIO1_RX_TIMEOUT;
 80009c4:	2300      	movs	r3, #0
 80009c6:	75bb      	strb	r3, [r7, #22]
	uint8_t dio2 = DIO2_FHSS_CHANGE_CHANNEL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	757b      	strb	r3, [r7, #21]
	uint8_t dio3 = DIO3_VALID_HEADER;
 80009cc:	2301      	movs	r3, #1
 80009ce:	753b      	strb	r3, [r7, #20]

	uint8_t rxTimeoutMask = 0x00 | (MASK_DISABLE << 7);
 80009d0:	2380      	movs	r3, #128	; 0x80
 80009d2:	74fb      	strb	r3, [r7, #19]
	uint8_t rxDoneMask = 0x00 | (MASK_DISABLE << 6);
 80009d4:	2340      	movs	r3, #64	; 0x40
 80009d6:	74bb      	strb	r3, [r7, #18]
	uint8_t payloadCrcErrorMask = 0x00 | (MASK_DISABLE << 5);
 80009d8:	2320      	movs	r3, #32
 80009da:	747b      	strb	r3, [r7, #17]
	uint8_t validHeaderMask = 0x00 | (MASK_DISABLE << 4);
 80009dc:	2310      	movs	r3, #16
 80009de:	743b      	strb	r3, [r7, #16]
	uint8_t txDoneMask = 0x00 | (MASK_ENABLE << 3);
 80009e0:	2300      	movs	r3, #0
 80009e2:	73fb      	strb	r3, [r7, #15]
	uint8_t cadDoneMask = 0x00 | (MASK_DISABLE << 2);
 80009e4:	2304      	movs	r3, #4
 80009e6:	73bb      	strb	r3, [r7, #14]
	uint8_t fhssChangeChannelMask = 0x00 | (MASK_DISABLE << 1);
 80009e8:	2302      	movs	r3, #2
 80009ea:	737b      	strb	r3, [r7, #13]
	uint8_t cadDetectedMask = 0x00 | (MASK_DISABLE << 0);
 80009ec:	2301      	movs	r3, #1
 80009ee:	733b      	strb	r3, [r7, #12]

	loraTx->frequency = DOWNLINK_FREQ;
 80009f0:	6879      	ldr	r1, [r7, #4]
 80009f2:	a331      	add	r3, pc, #196	; (adr r3, 8000ab8 <setTxBaseParameters+0x100>)
 80009f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009f8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	loraTx->power = SX1278_POWER_17DBM;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	22fc      	movs	r2, #252	; 0xfc
 8000a00:	741a      	strb	r2, [r3, #16]
	loraTx->LoRa_SF = SF_10;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	220a      	movs	r2, #10
 8000a06:	745a      	strb	r2, [r3, #17]
	loraTx->LoRa_BW = LORABW_62_5KHZ;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2206      	movs	r2, #6
 8000a0c:	749a      	strb	r2, [r3, #18]
	loraTx->LoRa_CR = LORA_CR_4_6;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	2202      	movs	r2, #2
 8000a12:	74da      	strb	r2, [r3, #19]
	loraTx->LoRa_CRC_sum = CRC_ENABLE;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2201      	movs	r2, #1
 8000a18:	751a      	strb	r2, [r3, #20]
	loraTx->syncWord = LORAWAN;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	2234      	movs	r2, #52	; 0x34
 8000a1e:	759a      	strb	r2, [r3, #22]
	loraTx->ocp = OVERCURRENTPROTECT;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	220b      	movs	r2, #11
 8000a24:	75da      	strb	r2, [r3, #23]
	loraTx->lnaGain = LNAGAIN;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	2223      	movs	r2, #35	; 0x23
 8000a2a:	761a      	strb	r2, [r3, #24]
	loraTx->AgcAutoOn = LNA_SET_BY_AGC;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	2204      	movs	r2, #4
 8000a30:	765a      	strb	r2, [r3, #25]
	loraTx->symbTimeoutLsb = RX_TIMEOUT_LSB;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	2208      	movs	r2, #8
 8000a36:	769a      	strb	r2, [r3, #26]
	loraTx->preambleLengthMsb = PREAMBLE_LENGTH_MSB;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	771a      	strb	r2, [r3, #28]
	loraTx->preambleLengthLsb = PREAMBLE_LENGTH_LSB;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2208      	movs	r2, #8
 8000a42:	775a      	strb	r2, [r3, #29]
	loraTx->dioConfig = dio0 | dio1 | dio2 | dio3;
 8000a44:	7dfa      	ldrb	r2, [r7, #23]
 8000a46:	7dbb      	ldrb	r3, [r7, #22]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	b2da      	uxtb	r2, r3
 8000a4c:	7d7b      	ldrb	r3, [r7, #21]
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	b2da      	uxtb	r2, r3
 8000a52:	7d3b      	ldrb	r3, [r7, #20]
 8000a54:	4313      	orrs	r3, r2
 8000a56:	b2da      	uxtb	r2, r3
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	77da      	strb	r2, [r3, #31]
	loraTx->flagsMode = rxTimeoutMask | rxDoneMask | payloadCrcErrorMask;
 8000a5c:	7cfa      	ldrb	r2, [r7, #19]
 8000a5e:	7cbb      	ldrb	r3, [r7, #18]
 8000a60:	4313      	orrs	r3, r2
 8000a62:	b2da      	uxtb	r2, r3
 8000a64:	7c7b      	ldrb	r3, [r7, #17]
 8000a66:	4313      	orrs	r3, r2
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	f883 2020 	strb.w	r2, [r3, #32]
	loraTx->flagsMode |= validHeaderMask | txDoneMask | cadDoneMask;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	f893 2020 	ldrb.w	r2, [r3, #32]
 8000a76:	7c39      	ldrb	r1, [r7, #16]
 8000a78:	7bfb      	ldrb	r3, [r7, #15]
 8000a7a:	430b      	orrs	r3, r1
 8000a7c:	b2d9      	uxtb	r1, r3
 8000a7e:	7bbb      	ldrb	r3, [r7, #14]
 8000a80:	430b      	orrs	r3, r1
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	4313      	orrs	r3, r2
 8000a86:	b2da      	uxtb	r2, r3
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f883 2020 	strb.w	r2, [r3, #32]
	loraTx->flagsMode |= fhssChangeChannelMask | cadDetectedMask;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	f893 2020 	ldrb.w	r2, [r3, #32]
 8000a94:	7b79      	ldrb	r1, [r7, #13]
 8000a96:	7b3b      	ldrb	r3, [r7, #12]
 8000a98:	430b      	orrs	r3, r1
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	b2da      	uxtb	r2, r3
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	f883 2020 	strb.w	r2, [r3, #32]
	loraTx->fhssValue = HOPS_PERIOD;
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	779a      	strb	r2, [r3, #30]
}
 8000aac:	bf00      	nop
 8000aae:	371c      	adds	r7, #28
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bc80      	pop	{r7}
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	08f0d180 	.word	0x08f0d180
 8000abc:	00000000 	.word	0x00000000

08000ac0 <saveTx>:

void saveTx(SX1278_t *module) {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
	updateLoraLowFreq(module, SLEEP);
 8000ac8:	2100      	movs	r1, #0
 8000aca:	6878      	ldr	r0, [r7, #4]
 8000acc:	f7ff fe7b 	bl	80007c6 <updateLoraLowFreq>
	HAL_Delay(15);
 8000ad0:	200f      	movs	r0, #15
 8000ad2:	f001 fce5 	bl	80024a0 <HAL_Delay>
	setRFFrequency(module);
 8000ad6:	6878      	ldr	r0, [r7, #4]
 8000ad8:	f7ff fd44 	bl	8000564 <setRFFrequency>
	setLORAWAN(module);
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f7ff fd95 	bl	800060c <setLORAWAN>
	setOutputPower(module);
 8000ae2:	6878      	ldr	r0, [r7, #4]
 8000ae4:	f7ff fd80 	bl	80005e8 <setOutputPower>
	setOvercurrentProtect(module);
 8000ae8:	6878      	ldr	r0, [r7, #4]
 8000aea:	f7ff fda1 	bl	8000630 <setOvercurrentProtect>
	writeRegister(module->spi, LR_RegLna, &(module->lnaGain), 1);
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f103 0218 	add.w	r2, r3, #24
 8000afa:	2301      	movs	r3, #1
 8000afc:	210c      	movs	r1, #12
 8000afe:	f7ff fcdd 	bl	80004bc <writeRegister>
	if (module->LoRa_SF == SF_6) {
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	7c5b      	ldrb	r3, [r3, #17]
 8000b06:	2b06      	cmp	r3, #6
 8000b08:	d10a      	bne.n	8000b20 <saveTx+0x60>
		module->headerMode = IMPLICIT;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		module->symbTimeoutMsb = 0x03;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	2203      	movs	r2, #3
 8000b16:	76da      	strb	r2, [r3, #27]
		setDetectionParameters(module);
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	f7ff fe12 	bl	8000742 <setDetectionParameters>
 8000b1e:	e006      	b.n	8000b2e <saveTx+0x6e>
	} else {
		module->headerMode = EXPLICIT;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	2200      	movs	r2, #0
 8000b24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		module->symbTimeoutMsb = 0x00;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	76da      	strb	r2, [r3, #27]
	}
	setReModemConfig(module);
 8000b2e:	6878      	ldr	r0, [r7, #4]
 8000b30:	f7ff fdba 	bl	80006a8 <setReModemConfig>
	setPreambleParameters(module);
 8000b34:	6878      	ldr	r0, [r7, #4]
 8000b36:	f7ff fd8d 	bl	8000654 <setPreambleParameters>
	writeRegister(module->spi, LR_RegHopPeriod, &(module->fhssValue), 1);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	f103 021e 	add.w	r2, r3, #30
 8000b46:	2301      	movs	r3, #1
 8000b48:	2124      	movs	r1, #36	; 0x24
 8000b4a:	f7ff fcb7 	bl	80004bc <writeRegister>
	writeRegister(module->spi, LR_RegDioMapping1, &(module->dioConfig), 1);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	f103 021f 	add.w	r2, r3, #31
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	2140      	movs	r1, #64	; 0x40
 8000b5e:	f7ff fcad 	bl	80004bc <writeRegister>
	clearIrqFlags(module);
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f7ff fe4b 	bl	80007fe <clearIrqFlags>
	writeRegister(module->spi, LR_RegIrqFlagsMask, &(module->flagsMode), 1);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	f103 0220 	add.w	r2, r3, #32
 8000b74:	2301      	movs	r3, #1
 8000b76:	2111      	movs	r1, #17
 8000b78:	f7ff fca0 	bl	80004bc <writeRegister>
}
 8000b7c:	bf00      	nop
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <setTxParameters>:

void setTxParameters(SX1278_t *module) {
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
	uint8_t cmd = module->packetLength;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	7d5b      	ldrb	r3, [r3, #21]
 8000b90:	73fb      	strb	r3, [r7, #15]
	writeRegister(module->spi, LR_RegPayloadLength, &(cmd), 1);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000b98:	f107 020f 	add.w	r2, r7, #15
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	2122      	movs	r1, #34	; 0x22
 8000ba0:	f7ff fc8c 	bl	80004bc <writeRegister>
	uint8_t addr = readRegister(module->spi, LR_RegFifoTxBaseAddr);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8000baa:	210e      	movs	r1, #14
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff fc5b 	bl	8000468 <readRegister>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	73bb      	strb	r3, [r7, #14]
	addr = 0x80;
 8000bb6:	2380      	movs	r3, #128	; 0x80
 8000bb8:	73bb      	strb	r3, [r7, #14]
	writeRegister(module->spi, LR_RegFifoAddrPtr, &addr, 1);
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000bc0:	f107 020e 	add.w	r2, r7, #14
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	210d      	movs	r1, #13
 8000bc8:	f7ff fc78 	bl	80004bc <writeRegister>
	module->packetLength = readRegister(module->spi, LR_RegPayloadLength);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8000bd2:	2122      	movs	r1, #34	; 0x22
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff fc47 	bl	8000468 <readRegister>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	461a      	mov	r2, r3
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	755a      	strb	r2, [r3, #21]
}
 8000be2:	bf00      	nop
 8000be4:	3710      	adds	r7, #16
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
	...

08000bec <sx1278Reset>:

void sx1278Reset() {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_SET);
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	2101      	movs	r1, #1
 8000bf4:	480a      	ldr	r0, [pc, #40]	; (8000c20 <sx1278Reset+0x34>)
 8000bf6:	f002 f9fe 	bl	8002ff6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	4808      	ldr	r0, [pc, #32]	; (8000c20 <sx1278Reset+0x34>)
 8000c00:	f002 f9f9 	bl	8002ff6 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000c04:	2001      	movs	r0, #1
 8000c06:	f001 fc4b 	bl	80024a0 <HAL_Delay>
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_SET);
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	2101      	movs	r1, #1
 8000c0e:	4804      	ldr	r0, [pc, #16]	; (8000c20 <sx1278Reset+0x34>)
 8000c10:	f002 f9f1 	bl	8002ff6 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000c14:	2064      	movs	r0, #100	; 0x64
 8000c16:	f001 fc43 	bl	80024a0 <HAL_Delay>
}
 8000c1a:	bf00      	nop
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40010c00 	.word	0x40010c00

08000c24 <transmit>:

int messageCounter = 0;
void transmit(SX1278_t *loraTx) {
 8000c24:	b5b0      	push	{r4, r5, r7, lr}
 8000c26:	b0a8      	sub	sp, #160	; 0xa0
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
	if (loraTx->status == UNKNOW) {
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d125      	bne.n	8000c82 <transmit+0x5e>
		uint8_t tmp[] = "Configuring Master LoRa module: Tx Mode\r\n";
 8000c36:	4b7f      	ldr	r3, [pc, #508]	; (8000e34 <transmit+0x210>)
 8000c38:	f107 0408 	add.w	r4, r7, #8
 8000c3c:	461d      	mov	r5, r3
 8000c3e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c40:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c46:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c4a:	c403      	stmia	r4!, {r0, r1}
 8000c4c:	8022      	strh	r2, [r4, #0]
		size_t len = strlen(tmp);
 8000c4e:	f107 0308 	add.w	r3, r7, #8
 8000c52:	4618      	mov	r0, r3
 8000c54:	f7ff fa7c 	bl	8000150 <strlen>
 8000c58:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
		HAL_UART_Transmit(&huart1, tmp, len, 100);
 8000c5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000c60:	b29a      	uxth	r2, r3
 8000c62:	f107 0108 	add.w	r1, r7, #8
 8000c66:	2364      	movs	r3, #100	; 0x64
 8000c68:	4873      	ldr	r0, [pc, #460]	; (8000e38 <transmit+0x214>)
 8000c6a:	f003 fdaa 	bl	80047c2 <HAL_UART_Transmit>
		setTxBaseParameters(loraTx);
 8000c6e:	6878      	ldr	r0, [r7, #4]
 8000c70:	f7ff fea2 	bl	80009b8 <setTxBaseParameters>
		saveTx(loraTx);
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f7ff ff23 	bl	8000ac0 <saveTx>
		loraTx->status = TX_READY;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	}
	if (loraTx->status == TX_READY) {
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	f040 80cf 	bne.w	8000e2c <transmit+0x208>

		memset(loraTx->buffer, 0, SX1278_MAX_PACKET);
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	3325      	adds	r3, #37	; 0x25
 8000c92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c96:	2100      	movs	r1, #0
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f004 faa7 	bl	80051ec <memset>
		loraTx->packetLength = sprintf((char*) loraTx->buffer, "Hello World"
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	3325      	adds	r3, #37	; 0x25
 8000ca2:	4a66      	ldr	r2, [pc, #408]	; (8000e3c <transmit+0x218>)
 8000ca4:	6812      	ldr	r2, [r2, #0]
 8000ca6:	4966      	ldr	r1, [pc, #408]	; (8000e40 <transmit+0x21c>)
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f004 faa7 	bl	80051fc <siprintf>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	b2da      	uxtb	r2, r3
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	755a      	strb	r2, [r3, #21]
				" %d", messageCounter);

		setTxParameters(loraTx);
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f7ff ff64 	bl	8000b84 <setTxParameters>
		uint8_t tmp2[] = "Sending message: ";
 8000cbc:	4b61      	ldr	r3, [pc, #388]	; (8000e44 <transmit+0x220>)
 8000cbe:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000cc2:	461d      	mov	r5, r3
 8000cc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cc8:	682b      	ldr	r3, [r5, #0]
 8000cca:	8023      	strh	r3, [r4, #0]
		size_t len2 = strlen(tmp2);
 8000ccc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff fa3d 	bl	8000150 <strlen>
 8000cd6:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
		HAL_UART_Transmit(&huart1, tmp2, len2, 100);
 8000cda:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000cde:	b29a      	uxth	r2, r3
 8000ce0:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8000ce4:	2364      	movs	r3, #100	; 0x64
 8000ce6:	4854      	ldr	r0, [pc, #336]	; (8000e38 <transmit+0x214>)
 8000ce8:	f003 fd6b 	bl	80047c2 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, loraTx->buffer, loraTx->packetLength, 100);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f103 0125 	add.w	r1, r3, #37	; 0x25
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	7d5b      	ldrb	r3, [r3, #21]
 8000cf6:	b29a      	uxth	r2, r3
 8000cf8:	2364      	movs	r3, #100	; 0x64
 8000cfa:	484f      	ldr	r0, [pc, #316]	; (8000e38 <transmit+0x214>)
 8000cfc:	f003 fd61 	bl	80047c2 <HAL_UART_Transmit>

		for (int i = 0; i < loraTx->packetLength; i++) {
 8000d00:	2300      	movs	r3, #0
 8000d02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000d06:	e015      	b.n	8000d34 <transmit+0x110>
			char data = loraTx->buffer[i];
 8000d08:	687a      	ldr	r2, [r7, #4]
 8000d0a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000d0e:	4413      	add	r3, r2
 8000d10:	3325      	adds	r3, #37	; 0x25
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			writeRegister(loraTx->spi, 0x00, &data, 1);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000d1e:	f107 026f 	add.w	r2, r7, #111	; 0x6f
 8000d22:	2301      	movs	r3, #1
 8000d24:	2100      	movs	r1, #0
 8000d26:	f7ff fbc9 	bl	80004bc <writeRegister>
		for (int i = 0; i < loraTx->packetLength; i++) {
 8000d2a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000d2e:	3301      	adds	r3, #1
 8000d30:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	7d5b      	ldrb	r3, [r3, #21]
 8000d38:	461a      	mov	r2, r3
 8000d3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	dbe2      	blt.n	8000d08 <transmit+0xe4>
		}
		updateLoraLowFreq(loraTx, TX);
 8000d42:	2103      	movs	r1, #3
 8000d44:	6878      	ldr	r0, [r7, #4]
 8000d46:	f7ff fd3e 	bl	80007c6 <updateLoraLowFreq>
		int timeStart = HAL_GetTick();
 8000d4a:	f001 fb9f 	bl	800248c <HAL_GetTick>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		while (1) {

			if (SX1278_hw_GetDIO0(loraTx->hw)) {
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff fd63 	bl	8000824 <SX1278_hw_GetDIO0>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d039      	beq.n	8000dd8 <transmit+0x1b4>
				int timeEnd = HAL_GetTick();
 8000d64:	f001 fb92 	bl	800248c <HAL_GetTick>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
				int tiempoTransmision = timeEnd - timeStart;
 8000d6e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8000d72:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000d76:	1ad3      	subs	r3, r2, r3
 8000d78:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
				readRegister(loraTx->spi, LR_RegIrqFlags);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8000d82:	2112      	movs	r1, #18
 8000d84:	4618      	mov	r0, r3
 8000d86:	f7ff fb6f 	bl	8000468 <readRegister>
				clearIrqFlags(loraTx);
 8000d8a:	6878      	ldr	r0, [r7, #4]
 8000d8c:	f7ff fd37 	bl	80007fe <clearIrqFlags>
				uint8_t tmp3[100] = { 0 };
 8000d90:	2300      	movs	r3, #0
 8000d92:	60bb      	str	r3, [r7, #8]
 8000d94:	f107 030c 	add.w	r3, r7, #12
 8000d98:	2260      	movs	r2, #96	; 0x60
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f004 fa25 	bl	80051ec <memset>
				uint8_t len3 = sprintf((char*) tmp3,
						" - Tx Ok: %d ms %d bytes\n", tiempoTransmision,
						loraTx->packetLength);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	7d5b      	ldrb	r3, [r3, #21]
				uint8_t len3 = sprintf((char*) tmp3,
 8000da6:	f107 0008 	add.w	r0, r7, #8
 8000daa:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8000dae:	4926      	ldr	r1, [pc, #152]	; (8000e48 <transmit+0x224>)
 8000db0:	f004 fa24 	bl	80051fc <siprintf>
 8000db4:	4603      	mov	r3, r0
 8000db6:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83

				HAL_UART_Transmit(&huart1, tmp3, len3, 100);
 8000dba:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8000dbe:	b29a      	uxth	r2, r3
 8000dc0:	f107 0108 	add.w	r1, r7, #8
 8000dc4:	2364      	movs	r3, #100	; 0x64
 8000dc6:	481c      	ldr	r0, [pc, #112]	; (8000e38 <transmit+0x214>)
 8000dc8:	f003 fcfb 	bl	80047c2 <HAL_UART_Transmit>
				messageCounter += 1;
 8000dcc:	4b1b      	ldr	r3, [pc, #108]	; (8000e3c <transmit+0x218>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	4a1a      	ldr	r2, [pc, #104]	; (8000e3c <transmit+0x218>)
 8000dd4:	6013      	str	r3, [r2, #0]
 8000dd6:	e029      	b.n	8000e2c <transmit+0x208>
				return;
			}

			if (HAL_GetTick() - timeStart > LORA_SEND_TIMEOUT) {
 8000dd8:	f001 fb58 	bl	800248c <HAL_GetTick>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000de2:	1ad3      	subs	r3, r2, r3
 8000de4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000de8:	d91c      	bls.n	8000e24 <transmit+0x200>
				sx1278Reset();
 8000dea:	f7ff feff 	bl	8000bec <sx1278Reset>
				uint8_t tmp4[] = "EntryTx failed, timeout reset!\r\n";
 8000dee:	4b17      	ldr	r3, [pc, #92]	; (8000e4c <transmit+0x228>)
 8000df0:	f107 0408 	add.w	r4, r7, #8
 8000df4:	461d      	mov	r5, r3
 8000df6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000df8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dfa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dfc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dfe:	682b      	ldr	r3, [r5, #0]
 8000e00:	7023      	strb	r3, [r4, #0]
				size_t len4 = strlen(tmp4);
 8000e02:	f107 0308 	add.w	r3, r7, #8
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff f9a2 	bl	8000150 <strlen>
 8000e0c:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
				HAL_UART_Transmit(&huart1, tmp4, len4, 100);
 8000e10:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000e14:	b29a      	uxth	r2, r3
 8000e16:	f107 0108 	add.w	r1, r7, #8
 8000e1a:	2364      	movs	r3, #100	; 0x64
 8000e1c:	4806      	ldr	r0, [pc, #24]	; (8000e38 <transmit+0x214>)
 8000e1e:	f003 fcd0 	bl	80047c2 <HAL_UART_Transmit>
 8000e22:	e003      	b.n	8000e2c <transmit+0x208>

				return;
			}

			HAL_Delay(1);
 8000e24:	2001      	movs	r0, #1
 8000e26:	f001 fb3b 	bl	80024a0 <HAL_Delay>
			if (SX1278_hw_GetDIO0(loraTx->hw)) {
 8000e2a:	e793      	b.n	8000d54 <transmit+0x130>
		}
		loraTx->operatingMode = readMode(loraTx);
	}
}
 8000e2c:	37a0      	adds	r7, #160	; 0xa0
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bdb0      	pop	{r4, r5, r7, pc}
 8000e32:	bf00      	nop
 8000e34:	08005b74 	.word	0x08005b74
 8000e38:	20000170 	.word	0x20000170
 8000e3c:	20000250 	.word	0x20000250
 8000e40:	08005b48 	.word	0x08005b48
 8000e44:	08005ba0 	.word	0x08005ba0
 8000e48:	08005b58 	.word	0x08005b58
 8000e4c:	08005bb4 	.word	0x08005bb4

08000e50 <setRxBaseParameters>:

void setRxBaseParameters(SX1278_t *loraRx) {
 8000e50:	b480      	push	{r7}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]

	uint8_t dio0 = DIO0_RX_DONE;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	73fb      	strb	r3, [r7, #15]
	uint8_t dio1 = DIO1_RX_TIMEOUT;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	73bb      	strb	r3, [r7, #14]
	uint8_t dio2 = DIO2_FHSS_CHANGE_CHANNEL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	737b      	strb	r3, [r7, #13]
	uint8_t dio3 = DIO3_VALID_HEADER;
 8000e64:	2301      	movs	r3, #1
 8000e66:	733b      	strb	r3, [r7, #12]
	////////////////////////////////////////
	loraRx->frequency = UPLINK_FREQ;
 8000e68:	6879      	ldr	r1, [r7, #4]
 8000e6a:	a32b      	add	r3, pc, #172	; (adr r3, 8000f18 <setRxBaseParameters+0xc8>)
 8000e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e70:	e9c1 2302 	strd	r2, r3, [r1, #8]
	loraRx->power = SX1278_POWER_17DBM;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	22fc      	movs	r2, #252	; 0xfc
 8000e78:	741a      	strb	r2, [r3, #16]
	loraRx->LoRa_SF = SF_10;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	220a      	movs	r2, #10
 8000e7e:	745a      	strb	r2, [r3, #17]
	loraRx->LoRa_BW = LORABW_62_5KHZ;
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2206      	movs	r2, #6
 8000e84:	749a      	strb	r2, [r3, #18]
	loraRx->LoRa_CR = LORA_CR_4_6;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2202      	movs	r2, #2
 8000e8a:	74da      	strb	r2, [r3, #19]
	loraRx->LoRa_CRC_sum = CRC_ENABLE;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2201      	movs	r2, #1
 8000e90:	751a      	strb	r2, [r3, #20]
	loraRx->syncWord = LORAWAN;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2234      	movs	r2, #52	; 0x34
 8000e96:	759a      	strb	r2, [r3, #22]
	loraRx->ocp = OVERCURRENTPROTECT;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	220b      	movs	r2, #11
 8000e9c:	75da      	strb	r2, [r3, #23]
	loraRx->lnaGain = LNAGAIN;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2223      	movs	r2, #35	; 0x23
 8000ea2:	761a      	strb	r2, [r3, #24]
	loraRx->AgcAutoOn = LNA_SET_BY_AGC;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2204      	movs	r2, #4
 8000ea8:	765a      	strb	r2, [r3, #25]
	loraRx->symbTimeoutLsb = RX_TIMEOUT_LSB;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	2208      	movs	r2, #8
 8000eae:	769a      	strb	r2, [r3, #26]
	loraRx->preambleLengthMsb = PREAMBLE_LENGTH_MSB;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	771a      	strb	r2, [r3, #28]
	loraRx->preambleLengthLsb = PREAMBLE_LENGTH_LSB;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2208      	movs	r2, #8
 8000eba:	775a      	strb	r2, [r3, #29]
	loraRx->dioConfig = dio0 | dio1 | dio2 | dio3;
 8000ebc:	7bfa      	ldrb	r2, [r7, #15]
 8000ebe:	7bbb      	ldrb	r3, [r7, #14]
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	b2da      	uxtb	r2, r3
 8000ec4:	7b7b      	ldrb	r3, [r7, #13]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	b2da      	uxtb	r2, r3
 8000eca:	7b3b      	ldrb	r3, [r7, #12]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	b2da      	uxtb	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	77da      	strb	r2, [r3, #31]

	loraRx->flagsMode = 0xff;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	22ff      	movs	r2, #255	; 0xff
 8000ed8:	f883 2020 	strb.w	r2, [r3, #32]
	CLEAR_BIT(loraRx->flagsMode, RX_DONE_MASK);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ee2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000ee6:	b2da      	uxtb	r2, r3
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f883 2020 	strb.w	r2, [r3, #32]
	CLEAR_BIT(loraRx->flagsMode, PAYLOAD_CRC_ERROR_MASK);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ef4:	f023 0320 	bic.w	r3, r3, #32
 8000ef8:	b2da      	uxtb	r2, r3
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	f883 2020 	strb.w	r2, [r3, #32]

	loraRx->fhssValue = HOPS_PERIOD;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2200      	movs	r2, #0
 8000f04:	779a      	strb	r2, [r3, #30]
	loraRx->packetLength = SX1278_MAX_PACKET;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2200      	movs	r2, #0
 8000f0a:	755a      	strb	r2, [r3, #21]
}
 8000f0c:	bf00      	nop
 8000f0e:	3714      	adds	r7, #20
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bc80      	pop	{r7}
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	0a21fe80 	.word	0x0a21fe80
 8000f1c:	00000000 	.word	0x00000000

08000f20 <saveRx>:

void saveRx(SX1278_t *module) {
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
	updateLoraLowFreq(module, SLEEP); //Change modem mode Must in Sleep mode
 8000f28:	2100      	movs	r1, #0
 8000f2a:	6878      	ldr	r0, [r7, #4]
 8000f2c:	f7ff fc4b 	bl	80007c6 <updateLoraLowFreq>
	HAL_Delay(15);
 8000f30:	200f      	movs	r0, #15
 8000f32:	f001 fab5 	bl	80024a0 <HAL_Delay>
	setRFFrequency(module);
 8000f36:	6878      	ldr	r0, [r7, #4]
 8000f38:	f7ff fb14 	bl	8000564 <setRFFrequency>
	setLORAWAN(module);
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f7ff fb65 	bl	800060c <setLORAWAN>
	setOutputPower(module);
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f7ff fb50 	bl	80005e8 <setOutputPower>
	setOvercurrentProtect(module);
 8000f48:	6878      	ldr	r0, [r7, #4]
 8000f4a:	f7ff fb71 	bl	8000630 <setOvercurrentProtect>
	writeRegister(module->spi, LR_RegLna, &(module->lnaGain), 1);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	f103 0218 	add.w	r2, r3, #24
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	210c      	movs	r1, #12
 8000f5e:	f7ff faad 	bl	80004bc <writeRegister>
	if (module->LoRa_SF == SF_6) {
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	7c5b      	ldrb	r3, [r3, #17]
 8000f66:	2b06      	cmp	r3, #6
 8000f68:	d10a      	bne.n	8000f80 <saveRx+0x60>
		module->headerMode = IMPLICIT;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		module->symbTimeoutMsb = 0x03;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2203      	movs	r2, #3
 8000f76:	76da      	strb	r2, [r3, #27]
		setDetectionParameters(module);
 8000f78:	6878      	ldr	r0, [r7, #4]
 8000f7a:	f7ff fbe2 	bl	8000742 <setDetectionParameters>
 8000f7e:	e006      	b.n	8000f8e <saveRx+0x6e>
	} else {
		module->headerMode = EXPLICIT;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2200      	movs	r2, #0
 8000f84:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		module->symbTimeoutMsb = 0x00;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	76da      	strb	r2, [r3, #27]
	}
	setReModemConfig(module);
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	f7ff fb8a 	bl	80006a8 <setReModemConfig>
	setPreambleParameters(module);
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f7ff fb5d 	bl	8000654 <setPreambleParameters>
	writeRegister(module->spi, LR_RegHopPeriod, &(module->fhssValue), 1); //RegHopPeriod NO FHSS
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	f103 021e 	add.w	r2, r3, #30
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	2124      	movs	r1, #36	; 0x24
 8000faa:	f7ff fa87 	bl	80004bc <writeRegister>
	writeRegister(module->spi, LR_RegDioMapping1, &(module->dioConfig), 1); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	f103 021f 	add.w	r2, r3, #31
 8000fba:	2301      	movs	r3, #1
 8000fbc:	2140      	movs	r1, #64	; 0x40
 8000fbe:	f7ff fa7d 	bl	80004bc <writeRegister>
	clearIrqFlags(module);
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f7ff fc1b 	bl	80007fe <clearIrqFlags>
	writeRegister(module->spi, LR_RegIrqFlagsMask, &(module->flagsMode), 1); //Open TxDone interrupt
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f103 0220 	add.w	r2, r3, #32
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	2111      	movs	r1, #17
 8000fd8:	f7ff fa70 	bl	80004bc <writeRegister>
}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <setRxParameters>:

void setRxParameters(SX1278_t *module) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
	updateLoraLowFreq(module, SLEEP); //Change modem mode Must in Sleep mode
 8000fec:	2100      	movs	r1, #0
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f7ff fbe9 	bl	80007c6 <updateLoraLowFreq>
	uint8_t cmd = module->packetLength;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	7d5b      	ldrb	r3, [r3, #21]
 8000ff8:	73fb      	strb	r3, [r7, #15]
	writeRegister(module->spi, LR_RegPayloadLength, &(cmd), 1); //RegPayloadLength 21byte
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8001000:	f107 020f 	add.w	r2, r7, #15
 8001004:	2301      	movs	r3, #1
 8001006:	2122      	movs	r1, #34	; 0x22
 8001008:	f7ff fa58 	bl	80004bc <writeRegister>
	uint8_t addr = readRegister(module->spi, LR_RegFifoRxBaseAddr); //RegFiFoTxBaseAddr
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001012:	210f      	movs	r1, #15
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff fa27 	bl	8000468 <readRegister>
 800101a:	4603      	mov	r3, r0
 800101c:	73bb      	strb	r3, [r7, #14]
	writeRegister(module->spi, LR_RegFifoAddrPtr, &addr, 1); //RegFifoAddrPtr
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8001024:	f107 020e 	add.w	r2, r7, #14
 8001028:	2301      	movs	r3, #1
 800102a:	210d      	movs	r1, #13
 800102c:	f7ff fa46 	bl	80004bc <writeRegister>
	module->packetLength = readRegister(module->spi, LR_RegPayloadLength);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001036:	2122      	movs	r1, #34	; 0x22
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff fa15 	bl	8000468 <readRegister>
 800103e:	4603      	mov	r3, r0
 8001040:	461a      	mov	r2, r3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	755a      	strb	r2, [r3, #21]
}
 8001046:	bf00      	nop
 8001048:	3710      	adds	r7, #16
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <clearMemForRx>:

void clearMemForRx(SX1278_t *loraRx) {
 800104e:	b580      	push	{r7, lr}
 8001050:	b082      	sub	sp, #8
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
	if (loraRx->status == RX_READY) {
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800105c:	2b02      	cmp	r3, #2
 800105e:	d107      	bne.n	8001070 <clearMemForRx+0x22>
		memset(loraRx->buffer, 0, SX1278_MAX_PACKET);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	3325      	adds	r3, #37	; 0x25
 8001064:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001068:	2100      	movs	r1, #0
 800106a:	4618      	mov	r0, r3
 800106c:	f004 f8be 	bl	80051ec <memset>
	}
}
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <waitForRxDone>:

void waitForRxDone(SX1278_t *loraRx) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b084      	sub	sp, #16
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	while (!SX1278_hw_GetDIO0(loraRx->hw)) {
 8001080:	e024      	b.n	80010cc <waitForRxDone+0x54>
		uint8_t flags = readRegister(loraRx->spi, LR_RegIrqFlags);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001088:	2112      	movs	r1, #18
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff f9ec 	bl	8000468 <readRegister>
 8001090:	4603      	mov	r3, r0
 8001092:	73fb      	strb	r3, [r7, #15]
		if (READ_BIT(flags, PAYLOAD_CRC_ERROR_MASK)) {
 8001094:	7bfb      	ldrb	r3, [r7, #15]
 8001096:	f003 0320 	and.w	r3, r3, #32
 800109a:	2b00      	cmp	r3, #0
 800109c:	d016      	beq.n	80010cc <waitForRxDone+0x54>
			uint8_t cmd = flags | (1 << 7);
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	73bb      	strb	r3, [r7, #14]
			writeRegister(loraRx->spi, LR_RegIrqFlags, &cmd, 1);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 80010ae:	f107 020e 	add.w	r2, r7, #14
 80010b2:	2301      	movs	r3, #1
 80010b4:	2112      	movs	r1, #18
 80010b6:	f7ff fa01 	bl	80004bc <writeRegister>
			flags = readRegister(loraRx->spi, LR_RegIrqFlags);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80010c0:	2112      	movs	r1, #18
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff f9d0 	bl	8000468 <readRegister>
 80010c8:	4603      	mov	r3, r0
 80010ca:	73fb      	strb	r3, [r7, #15]
	while (!SX1278_hw_GetDIO0(loraRx->hw)) {
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fba7 	bl	8000824 <SX1278_hw_GetDIO0>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d0d2      	beq.n	8001082 <waitForRxDone+0xa>
		}
	}
}
 80010dc:	bf00      	nop
 80010de:	bf00      	nop
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
	...

080010e8 <configInit>:

void configInit(UART_HandleTypeDef *huart1, SX1278_t *loraRx) {
 80010e8:	b5b0      	push	{r4, r5, r7, lr}
 80010ea:	b08e      	sub	sp, #56	; 0x38
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
	uint8_t tmp[] = "Configuring Master LoRa module: Rx Mode\r\n";
 80010f2:	4b15      	ldr	r3, [pc, #84]	; (8001148 <configInit+0x60>)
 80010f4:	f107 0408 	add.w	r4, r7, #8
 80010f8:	461d      	mov	r5, r3
 80010fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001100:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001102:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001106:	c403      	stmia	r4!, {r0, r1}
 8001108:	8022      	strh	r2, [r4, #0]
	size_t len = strlen(tmp);
 800110a:	f107 0308 	add.w	r3, r7, #8
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff f81e 	bl	8000150 <strlen>
 8001114:	6378      	str	r0, [r7, #52]	; 0x34
	HAL_UART_Transmit(&*huart1, tmp, len, 100);
 8001116:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001118:	b29a      	uxth	r2, r3
 800111a:	f107 0108 	add.w	r1, r7, #8
 800111e:	2364      	movs	r3, #100	; 0x64
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f003 fb4e 	bl	80047c2 <HAL_UART_Transmit>
	setRxBaseParameters(&*loraRx);
 8001126:	6838      	ldr	r0, [r7, #0]
 8001128:	f7ff fe92 	bl	8000e50 <setRxBaseParameters>
	saveRx(loraRx);
 800112c:	6838      	ldr	r0, [r7, #0]
 800112e:	f7ff fef7 	bl	8000f20 <saveRx>
	loraRx->status = RX_READY;
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	2202      	movs	r2, #2
 8001136:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	setRxParameters(loraRx);
 800113a:	6838      	ldr	r0, [r7, #0]
 800113c:	f7ff ff52 	bl	8000fe4 <setRxParameters>
}
 8001140:	bf00      	nop
 8001142:	3738      	adds	r7, #56	; 0x38
 8001144:	46bd      	mov	sp, r7
 8001146:	bdb0      	pop	{r4, r5, r7, pc}
 8001148:	08005bd8 	.word	0x08005bd8

0800114c <crcErrorActivation>:

int crcErrorActivation(SX1278_t *loraRx) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
	uint8_t flags2 = readRegister(loraRx->spi, LR_RegIrqFlags);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 800115a:	2112      	movs	r1, #18
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff f983 	bl	8000468 <readRegister>
 8001162:	4603      	mov	r3, r0
 8001164:	75fb      	strb	r3, [r7, #23]
	SET_BIT(flags2, RX_DONE_MASK);
 8001166:	7dfb      	ldrb	r3, [r7, #23]
 8001168:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800116c:	75fb      	strb	r3, [r7, #23]
	uint8_t cmd = flags2;
 800116e:	7dfb      	ldrb	r3, [r7, #23]
 8001170:	73fb      	strb	r3, [r7, #15]
	writeRegister(loraRx->spi, LR_RegIrqFlags, &cmd, 1);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 8001178:	f107 020f 	add.w	r2, r7, #15
 800117c:	2301      	movs	r3, #1
 800117e:	2112      	movs	r1, #18
 8001180:	f7ff f99c 	bl	80004bc <writeRegister>
	uint8_t flags = readRegister(loraRx->spi, LR_RegIrqFlags);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 800118a:	2112      	movs	r1, #18
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff f96b 	bl	8000468 <readRegister>
 8001192:	4603      	mov	r3, r0
 8001194:	75bb      	strb	r3, [r7, #22]
	int errorActivation = READ_BIT(flags, PAYLOAD_CRC_ERROR_MASK);
 8001196:	7dbb      	ldrb	r3, [r7, #22]
 8001198:	f003 0320 	and.w	r3, r3, #32
 800119c:	613b      	str	r3, [r7, #16]
	return errorActivation;
 800119e:	693b      	ldr	r3, [r7, #16]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3718      	adds	r7, #24
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <getLoraPacket>:

void getLoraPacket(SX1278_t *loraRx) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	loraRx->packetLength = readRegister(loraRx->spi, LR_RegRxNbBytes); //Number for received bytes
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80011b6:	2113      	movs	r1, #19
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff f955 	bl	8000468 <readRegister>
 80011be:	4603      	mov	r3, r0
 80011c0:	461a      	mov	r2, r3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	755a      	strb	r2, [r3, #21]
	uint8_t addr = 0x00;
 80011c6:	2300      	movs	r3, #0
 80011c8:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOB, LORA_NSS_Pin, GPIO_PIN_RESET); // pull the pin low
 80011ca:	2200      	movs	r2, #0
 80011cc:	2101      	movs	r1, #1
 80011ce:	4813      	ldr	r0, [pc, #76]	; (800121c <getLoraPacket+0x74>)
 80011d0:	f001 ff11 	bl	8002ff6 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80011d4:	2001      	movs	r0, #1
 80011d6:	f001 f963 	bl	80024a0 <HAL_Delay>
	HAL_SPI_Transmit(loraRx->spi, &addr, 1, 100); // send address
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 80011e0:	f107 010f 	add.w	r1, r7, #15
 80011e4:	2364      	movs	r3, #100	; 0x64
 80011e6:	2201      	movs	r2, #1
 80011e8:	f002 fdb6 	bl	8003d58 <HAL_SPI_Transmit>
	HAL_SPI_Receive(loraRx->spi, loraRx->buffer, loraRx->packetLength, 100); // receive 6 bytes data
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	f103 0125 	add.w	r1, r3, #37	; 0x25
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	7d5b      	ldrb	r3, [r3, #21]
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	2364      	movs	r3, #100	; 0x64
 8001200:	f002 fee6 	bl	8003fd0 <HAL_SPI_Receive>
	HAL_Delay(1);
 8001204:	2001      	movs	r0, #1
 8001206:	f001 f94b 	bl	80024a0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, LORA_NSS_Pin, GPIO_PIN_SET); // pull the pin high
 800120a:	2201      	movs	r2, #1
 800120c:	2101      	movs	r1, #1
 800120e:	4803      	ldr	r0, [pc, #12]	; (800121c <getLoraPacket+0x74>)
 8001210:	f001 fef1 	bl	8002ff6 <HAL_GPIO_WritePin>
}
 8001214:	bf00      	nop
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40010c00 	.word	0x40010c00

08001220 <printParameters>:

void printParameters(int timeRx, UART_HandleTypeDef *huart1, SX1278_t *loraRx) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b086      	sub	sp, #24
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(huart1, loraRx->buffer, loraRx->packetLength, 100);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f103 0125 	add.w	r1, r3, #37	; 0x25
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	7d5b      	ldrb	r3, [r3, #21]
 8001236:	b29a      	uxth	r2, r3
 8001238:	2364      	movs	r3, #100	; 0x64
 800123a:	68b8      	ldr	r0, [r7, #8]
 800123c:	f003 fac1 	bl	80047c2 <HAL_UART_Transmit>
	uint8_t largo = sprintf((char*) loraRx->buffer,
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f103 0025 	add.w	r0, r3, #37	; 0x25
			" - Rx Ok: %d ms %d bytes\n", timeRx, loraRx->packetLength);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	7d5b      	ldrb	r3, [r3, #21]
	uint8_t largo = sprintf((char*) loraRx->buffer,
 800124a:	68fa      	ldr	r2, [r7, #12]
 800124c:	4908      	ldr	r1, [pc, #32]	; (8001270 <printParameters+0x50>)
 800124e:	f003 ffd5 	bl	80051fc <siprintf>
 8001252:	4603      	mov	r3, r0
 8001254:	75fb      	strb	r3, [r7, #23]
	HAL_UART_Transmit(huart1, loraRx->buffer, largo, 100);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	f103 0125 	add.w	r1, r3, #37	; 0x25
 800125c:	7dfb      	ldrb	r3, [r7, #23]
 800125e:	b29a      	uxth	r2, r3
 8001260:	2364      	movs	r3, #100	; 0x64
 8001262:	68b8      	ldr	r0, [r7, #8]
 8001264:	f003 faad 	bl	80047c2 <HAL_UART_Transmit>
}
 8001268:	bf00      	nop
 800126a:	3718      	adds	r7, #24
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	08005c04 	.word	0x08005c04

08001274 <read>:

void read(UART_HandleTypeDef *huart1, SX1278_t *loraRx) {
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
	if (loraRx->status == UNKNOW) {
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001284:	2b00      	cmp	r3, #0
 8001286:	d107      	bne.n	8001298 <read+0x24>
		configInit(huart1, loraRx);
 8001288:	6839      	ldr	r1, [r7, #0]
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f7ff ff2c 	bl	80010e8 <configInit>
		updateLoraLowFreq(&*loraRx, RX_CONTINUOUS);
 8001290:	2105      	movs	r1, #5
 8001292:	6838      	ldr	r0, [r7, #0]
 8001294:	f7ff fa97 	bl	80007c6 <updateLoraLowFreq>
	}
	clearMemForRx(loraRx);
 8001298:	6838      	ldr	r0, [r7, #0]
 800129a:	f7ff fed8 	bl	800104e <clearMemForRx>
	int timeStart = HAL_GetTick();
 800129e:	f001 f8f5 	bl	800248c <HAL_GetTick>
 80012a2:	4603      	mov	r3, r0
 80012a4:	617b      	str	r3, [r7, #20]
	waitForRxDone(loraRx);
 80012a6:	6838      	ldr	r0, [r7, #0]
 80012a8:	f7ff fee6 	bl	8001078 <waitForRxDone>
	int timeEnd = HAL_GetTick();
 80012ac:	f001 f8ee 	bl	800248c <HAL_GetTick>
 80012b0:	4603      	mov	r3, r0
 80012b2:	613b      	str	r3, [r7, #16]
	int timeRx = timeEnd - timeStart;
 80012b4:	693a      	ldr	r2, [r7, #16]
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	60fb      	str	r3, [r7, #12]
	int errorActivation = crcErrorActivation(loraRx);
 80012bc:	6838      	ldr	r0, [r7, #0]
 80012be:	f7ff ff45 	bl	800114c <crcErrorActivation>
 80012c2:	60b8      	str	r0, [r7, #8]
	if (errorActivation == 1) {
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d017      	beq.n	80012fa <read+0x86>
		return;
	}
	getLoraPacket(loraRx);
 80012ca:	6838      	ldr	r0, [r7, #0]
 80012cc:	f7ff ff6c 	bl	80011a8 <getLoraPacket>
	printParameters(timeRx, huart1, loraRx);
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	6879      	ldr	r1, [r7, #4]
 80012d4:	68f8      	ldr	r0, [r7, #12]
 80012d6:	f7ff ffa3 	bl	8001220 <printParameters>
	setRxParameters(loraRx);
 80012da:	6838      	ldr	r0, [r7, #0]
 80012dc:	f7ff fe82 	bl	8000fe4 <setRxParameters>
	updateLoraLowFreq(&*loraRx, RX_CONTINUOUS);
 80012e0:	2105      	movs	r1, #5
 80012e2:	6838      	ldr	r0, [r7, #0]
 80012e4:	f7ff fa6f 	bl	80007c6 <updateLoraLowFreq>
	loraRx->operatingMode = readMode(loraRx);
 80012e8:	6838      	ldr	r0, [r7, #0]
 80012ea:	f7ff fa59 	bl	80007a0 <readMode>
 80012ee:	4603      	mov	r3, r0
 80012f0:	461a      	mov	r2, r3
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 80012f8:	e000      	b.n	80012fc <read+0x88>
		return;
 80012fa:	bf00      	nop
}
 80012fc:	3718      	adds	r7, #24
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <modeCmdUpdate>:

bool TX_MODE;
bool RX_MODE;

void modeCmdUpdate(UART_HandleTypeDef *huart1) {
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
 unsigned long receiveValue;
 receiveValue = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	60fb      	str	r3, [r7, #12]
 receiveValue = uart1_ptr->rxBuffer[4] << 24;
 8001310:	4b17      	ldr	r3, [pc, #92]	; (8001370 <modeCmdUpdate+0x6c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	791b      	ldrb	r3, [r3, #4]
 8001316:	061b      	lsls	r3, r3, #24
 8001318:	60fb      	str	r3, [r7, #12]
 receiveValue |= uart1_ptr->rxBuffer[5] << 16;
 800131a:	4b15      	ldr	r3, [pc, #84]	; (8001370 <modeCmdUpdate+0x6c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	795b      	ldrb	r3, [r3, #5]
 8001320:	041b      	lsls	r3, r3, #16
 8001322:	461a      	mov	r2, r3
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	4313      	orrs	r3, r2
 8001328:	60fb      	str	r3, [r7, #12]
 receiveValue |= uart1_ptr->rxBuffer[6] << 8;
 800132a:	4b11      	ldr	r3, [pc, #68]	; (8001370 <modeCmdUpdate+0x6c>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	799b      	ldrb	r3, [r3, #6]
 8001330:	021b      	lsls	r3, r3, #8
 8001332:	461a      	mov	r2, r3
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	4313      	orrs	r3, r2
 8001338:	60fb      	str	r3, [r7, #12]
 receiveValue |= uart1_ptr->rxBuffer[7];
 800133a:	4b0d      	ldr	r3, [pc, #52]	; (8001370 <modeCmdUpdate+0x6c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	79db      	ldrb	r3, [r3, #7]
 8001340:	461a      	mov	r2, r3
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	4313      	orrs	r3, r2
 8001346:	60fb      	str	r3, [r7, #12]
 if (receiveValue == 0) {
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d104      	bne.n	8001358 <modeCmdUpdate+0x54>
 HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 800134e:	2200      	movs	r2, #0
 8001350:	2108      	movs	r1, #8
 8001352:	4808      	ldr	r0, [pc, #32]	; (8001374 <modeCmdUpdate+0x70>)
 8001354:	f001 fe4f 	bl	8002ff6 <HAL_GPIO_WritePin>
 } if (receiveValue == 1) {
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d104      	bne.n	8001368 <modeCmdUpdate+0x64>
 HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_SET);
 800135e:	2201      	movs	r2, #1
 8001360:	2108      	movs	r1, #8
 8001362:	4804      	ldr	r0, [pc, #16]	; (8001374 <modeCmdUpdate+0x70>)
 8001364:	f001 fe47 	bl	8002ff6 <HAL_GPIO_WritePin>
 }
 }
 8001368:	bf00      	nop
 800136a:	3710      	adds	r7, #16
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	2000023c 	.word	0x2000023c
 8001374:	40010c00 	.word	0x40010c00

08001378 <modeRs485Update>:

void modeRs485Update(UART_HandleTypeDef *huart1, RS485_t *rs485) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
	switch (rs485->cmd) {
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	3b31      	subs	r3, #49	; 0x31
 8001388:	2b04      	cmp	r3, #4
 800138a:	d826      	bhi.n	80013da <modeRs485Update+0x62>
 800138c:	a201      	add	r2, pc, #4	; (adr r2, 8001394 <modeRs485Update+0x1c>)
 800138e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001392:	bf00      	nop
 8001394:	080013a9 	.word	0x080013a9
 8001398:	080013bb 	.word	0x080013bb
 800139c:	080013c3 	.word	0x080013c3
 80013a0:	080013cb 	.word	0x080013cb
 80013a4:	080013d3 	.word	0x080013d3
	case SET_PARAMETER_FREQOUT: //cmd = 31
		modeCmdUpdate(uart1_ptr);
 80013a8:	4b10      	ldr	r3, [pc, #64]	; (80013ec <modeRs485Update+0x74>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff ffa9 	bl	8001304 <modeCmdUpdate>
		rs485->cmd = NONE;
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	2200      	movs	r2, #0
 80013b6:	701a      	strb	r2, [r3, #0]
		break;
 80013b8:	e013      	b.n	80013e2 <modeRs485Update+0x6a>
	case SET_PARAMETERS: //cmd = 32
		//ParametersCmd(uart1);
		rs485->cmd = NONE;
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	2200      	movs	r2, #0
 80013be:	701a      	strb	r2, [r3, #0]
		break;
 80013c0:	e00f      	b.n	80013e2 <modeRs485Update+0x6a>
	case SET_PARAMETER_FREQBASE: //cmd = 33
		//freqBaseCmdUpdate(uart1);
		rs485->cmd = NONE;
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
		break;
 80013c8:	e00b      	b.n	80013e2 <modeRs485Update+0x6a>
	case QUERY_PARAMETER_PdBm: //cmd = 34
		//powerOutCmdUpdate(uart1);
		rs485->cmd = NONE;
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
		break;
 80013d0:	e007      	b.n	80013e2 <modeRs485Update+0x6a>
	case SET_MODE: //cmd = 35
		//setModeCmd(uart1,;
		rs485->cmd = NONE;
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	2200      	movs	r2, #0
 80013d6:	701a      	strb	r2, [r3, #0]
		break;
 80013d8:	e003      	b.n	80013e2 <modeRs485Update+0x6a>
	default:
		rs485->cmd = NONE;
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	2200      	movs	r2, #0
 80013de:	701a      	strb	r2, [r3, #0]
		break;
 80013e0:	bf00      	nop
	}
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	2000023c 	.word	0x2000023c

080013f0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	f5ad 7d52 	sub.w	sp, sp, #840	; 0x348
 80013f6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	LED_t led;
	RS485_t rs485;
	UART1_t uart1;
	Tone_uhf_t uhf;
	uhf_ptr = &uhf;
 80013f8:	4aa7      	ldr	r2, [pc, #668]	; (8001698 <main+0x2a8>)
 80013fa:	f507 731e 	add.w	r3, r7, #632	; 0x278
 80013fe:	6013      	str	r3, [r2, #0]
	uart1_ptr = &uart1;
 8001400:	4aa6      	ldr	r2, [pc, #664]	; (800169c <main+0x2ac>)
 8001402:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8001406:	6013      	str	r3, [r2, #0]
	rs485_ptr = &rs485;
 8001408:	4aa5      	ldr	r2, [pc, #660]	; (80016a0 <main+0x2b0>)
 800140a:	f507 7343 	add.w	r3, r7, #780	; 0x30c
 800140e:	6013      	str	r3, [r2, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001410:	f000 ffe4 	bl	80023dc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001414:	f000 f954 	bl	80016c0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001418:	f000 fae0 	bl	80019dc <MX_GPIO_Init>
	MX_I2C1_Init();
 800141c:	f000 f9fc 	bl	8001818 <MX_I2C1_Init>
	MX_SPI1_Init();
 8001420:	f000 fa28 	bl	8001874 <MX_SPI1_Init>
	MX_USART1_UART_Init();
 8001424:	f000 fa5c 	bl	80018e0 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8001428:	f000 fa84 	bl	8001934 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 800142c:	f000 faac 	bl	8001988 <MX_USART3_UART_Init>
	MX_ADC1_Init();
 8001430:	f000 f9a0 	bl	8001774 <MX_ADC1_Init>
	MX_CRC_Init();
 8001434:	f000 f9dc 	bl	80017f0 <MX_CRC_Init>
	/* USER CODE BEGIN 2 */
	toneUhfInit(UHF_TONE, ID0, &uhf);
 8001438:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800143c:	461a      	mov	r2, r3
 800143e:	2100      	movs	r1, #0
 8001440:	2007      	movs	r0, #7
 8001442:	f000 fb28 	bl	8001a96 <toneUhfInit>
	ledInit(&led);
 8001446:	f507 7346 	add.w	r3, r7, #792	; 0x318
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff fa02 	bl	8000854 <ledInit>
	rs485Init(&rs485);
 8001450:	f507 7343 	add.w	r3, r7, #780	; 0x30c
 8001454:	4618      	mov	r0, r3
 8001456:	f000 fb7b 	bl	8001b50 <rs485Init>
	//uart1Init(HS16_CLK, BAUD_RATE, &uart1);

	SX1278_hw_t lora_hw;
	SX1278_t loraTx, loraRx;
	lora_ptr = &loraTx;
 800145a:	4a92      	ldr	r2, [pc, #584]	; (80016a4 <main+0x2b4>)
 800145c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001460:	6013      	str	r3, [r2, #0]
	lora_ptr = &loraRx;
 8001462:	4a90      	ldr	r2, [pc, #576]	; (80016a4 <main+0x2b4>)
 8001464:	463b      	mov	r3, r7
 8001466:	6013      	str	r3, [r2, #0]

	lora_hw.dio0.port = LORA_BUSSY_GPIO_Port;
 8001468:	4b8f      	ldr	r3, [pc, #572]	; (80016a8 <main+0x2b8>)
 800146a:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
	lora_hw.dio0.pin = LORA_BUSSY_Pin;
 800146e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001472:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
	lora_hw.nss.port = LORA_NSS_GPIO_Port;
 8001476:	4b8c      	ldr	r3, [pc, #560]	; (80016a8 <main+0x2b8>)
 8001478:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
	lora_hw.nss.pin = LORA_NSS_Pin;
 800147c:	2301      	movs	r3, #1
 800147e:	f8c7 3270 	str.w	r3, [r7, #624]	; 0x270
	lora_hw.reset.port = LORA_RST_GPIO_Port;
 8001482:	4b89      	ldr	r3, [pc, #548]	; (80016a8 <main+0x2b8>)
 8001484:	f8c7 3264 	str.w	r3, [r7, #612]	; 0x264
	lora_hw.reset.pin = LORA_RST_Pin;
 8001488:	2302      	movs	r3, #2
 800148a:	f8c7 3260 	str.w	r3, [r7, #608]	; 0x260
	loraTx.hw = &lora_hw;
 800148e:	f507 7352 	add.w	r3, r7, #840	; 0x348
 8001492:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 8001496:	f507 7218 	add.w	r2, r7, #608	; 0x260
 800149a:	601a      	str	r2, [r3, #0]
	loraRx.hw = &lora_hw;
 800149c:	f507 7352 	add.w	r3, r7, #840	; 0x348
 80014a0:	f5a3 7352 	sub.w	r3, r3, #840	; 0x348
 80014a4:	f507 7218 	add.w	r2, r7, #608	; 0x260
 80014a8:	601a      	str	r2, [r3, #0]
	loraTx.spi = &hspi1;
 80014aa:	f507 7352 	add.w	r3, r7, #840	; 0x348
 80014ae:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 80014b2:	4a7e      	ldr	r2, [pc, #504]	; (80016ac <main+0x2bc>)
 80014b4:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	loraRx.spi = &hspi1;
 80014b8:	f507 7352 	add.w	r3, r7, #840	; 0x348
 80014bc:	f5a3 7352 	sub.w	r3, r3, #840	; 0x348
 80014c0:	4a7a      	ldr	r2, [pc, #488]	; (80016ac <main+0x2bc>)
 80014c2:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	HAL_GPIO_WritePin(LORA_NSS_GPIO_Port, LORA_NSS_Pin, GPIO_PIN_SET);
 80014c6:	2201      	movs	r2, #1
 80014c8:	2101      	movs	r1, #1
 80014ca:	4877      	ldr	r0, [pc, #476]	; (80016a8 <main+0x2b8>)
 80014cc:	f001 fd93 	bl	8002ff6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LORA_RST_GPIO_Port, LORA_RST_Pin, GPIO_PIN_SET);
 80014d0:	2201      	movs	r2, #1
 80014d2:	2102      	movs	r1, #2
 80014d4:	4874      	ldr	r0, [pc, #464]	; (80016a8 <main+0x2b8>)
 80014d6:	f001 fd8e 	bl	8002ff6 <HAL_GPIO_WritePin>
	loraTx.operatingMode = readRegister(&hspi1, LR_RegOpMode);
 80014da:	2101      	movs	r1, #1
 80014dc:	4873      	ldr	r0, [pc, #460]	; (80016ac <main+0x2bc>)
 80014de:	f7fe ffc3 	bl	8000468 <readRegister>
 80014e2:	4603      	mov	r3, r0
 80014e4:	461a      	mov	r2, r3
 80014e6:	f507 7352 	add.w	r3, r7, #840	; 0x348
 80014ea:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 80014ee:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	loraRx.operatingMode = readRegister(&hspi1, LR_RegOpMode);
 80014f2:	2101      	movs	r1, #1
 80014f4:	486d      	ldr	r0, [pc, #436]	; (80016ac <main+0x2bc>)
 80014f6:	f7fe ffb7 	bl	8000468 <readRegister>
 80014fa:	4603      	mov	r3, r0
 80014fc:	461a      	mov	r2, r3
 80014fe:	f507 7352 	add.w	r3, r7, #840	; 0x348
 8001502:	f5a3 7352 	sub.w	r3, r3, #840	; 0x348
 8001506:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	loraTx.status = UNKNOW;
 800150a:	f507 7352 	add.w	r3, r7, #840	; 0x348
 800150e:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 8001512:	2200      	movs	r2, #0
 8001514:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	loraRx.status = UNKNOW;
 8001518:	f507 7352 	add.w	r3, r7, #840	; 0x348
 800151c:	f5a3 7352 	sub.w	r3, r3, #840	; 0x348
 8001520:	2200      	movs	r2, #0
 8001522:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	TX_MODE = true;
 8001526:	4b62      	ldr	r3, [pc, #392]	; (80016b0 <main+0x2c0>)
 8001528:	2201      	movs	r2, #1
 800152a:	701a      	strb	r2, [r3, #0]
	RX_MODE = false;
 800152c:	4b61      	ldr	r3, [pc, #388]	; (80016b4 <main+0x2c4>)
 800152e:	2200      	movs	r2, #0
 8001530:	701a      	strb	r2, [r3, #0]
	int counter = HAL_GetTick();
 8001532:	f000 ffab 	bl	800248c <HAL_GetTick>
 8001536:	4603      	mov	r3, r0
 8001538:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
	int change = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
	int master;
	int valueTx = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
	int valueRx = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
	HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	2100      	movs	r1, #0
 8001552:	2025      	movs	r0, #37	; 0x25
 8001554:	f001 fab1 	bl	8002aba <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001558:	2025      	movs	r0, #37	; 0x25
 800155a:	f001 faca 	bl	8002af2 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&huart1, &rxData, 1);
 800155e:	2201      	movs	r2, #1
 8001560:	4955      	ldr	r1, [pc, #340]	; (80016b8 <main+0x2c8>)
 8001562:	4856      	ldr	r0, [pc, #344]	; (80016bc <main+0x2cc>)
 8001564:	f003 f9bf 	bl	80048e6 <HAL_UART_Receive_IT>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		master = HAL_GPIO_ReadPin(MODE_GPIO_Port, MODE_Pin);
 8001568:	2108      	movs	r1, #8
 800156a:	484f      	ldr	r0, [pc, #316]	; (80016a8 <main+0x2b8>)
 800156c:	f001 fd2c 	bl	8002fc8 <HAL_GPIO_ReadPin>
 8001570:	4603      	mov	r3, r0
 8001572:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334

		if (master == 1) {
 8001576:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 800157a:	2b01      	cmp	r3, #1
 800157c:	d118      	bne.n	80015b0 <main+0x1c0>
			valueRx = 0;
 800157e:	2300      	movs	r3, #0
 8001580:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
			TX_MODE = true;
 8001584:	4b4a      	ldr	r3, [pc, #296]	; (80016b0 <main+0x2c0>)
 8001586:	2201      	movs	r2, #1
 8001588:	701a      	strb	r2, [r3, #0]
			RX_MODE = false;
 800158a:	4b4a      	ldr	r3, [pc, #296]	; (80016b4 <main+0x2c4>)
 800158c:	2200      	movs	r2, #0
 800158e:	701a      	strb	r2, [r3, #0]
			valueTx += 1;
 8001590:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 8001594:	3301      	adds	r3, #1
 8001596:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
			if (valueTx == 1) {
 800159a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d106      	bne.n	80015b0 <main+0x1c0>
				loraTx.status = UNKNOW;
 80015a2:	f507 7352 	add.w	r3, r7, #840	; 0x348
 80015a6:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			}
		}
		if (master == 0) {
 80015b0:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d118      	bne.n	80015ea <main+0x1fa>
			valueTx = 0;
 80015b8:	2300      	movs	r3, #0
 80015ba:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
			TX_MODE = false;
 80015be:	4b3c      	ldr	r3, [pc, #240]	; (80016b0 <main+0x2c0>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	701a      	strb	r2, [r3, #0]
			RX_MODE = true;
 80015c4:	4b3b      	ldr	r3, [pc, #236]	; (80016b4 <main+0x2c4>)
 80015c6:	2201      	movs	r2, #1
 80015c8:	701a      	strb	r2, [r3, #0]
			valueRx += 1;
 80015ca:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 80015ce:	3301      	adds	r3, #1
 80015d0:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
			if (valueRx == 1) {
 80015d4:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d106      	bne.n	80015ea <main+0x1fa>
				loraRx.status = UNKNOW;
 80015dc:	f507 7352 	add.w	r3, r7, #840	; 0x348
 80015e0:	f5a3 7352 	sub.w	r3, r3, #840	; 0x348
 80015e4:	2200      	movs	r2, #0
 80015e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			}
		}

		rs485Uart1Decode(&rs485, &uart1);
 80015ea:	f507 7222 	add.w	r2, r7, #648	; 0x288
 80015ee:	f507 7343 	add.w	r3, r7, #780	; 0x30c
 80015f2:	4611      	mov	r1, r2
 80015f4:	4618      	mov	r0, r3
 80015f6:	f000 fb3d 	bl	8001c74 <rs485Uart1Decode>
		modeRs485Update(&uart1, &rs485);
 80015fa:	f507 7243 	add.w	r2, r7, #780	; 0x30c
 80015fe:	f507 7322 	add.w	r3, r7, #648	; 0x288
 8001602:	4611      	mov	r1, r2
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff feb7 	bl	8001378 <modeRs485Update>
		if (TX_MODE) {
 800160a:	4b29      	ldr	r3, [pc, #164]	; (80016b0 <main+0x2c0>)
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d022      	beq.n	8001658 <main+0x268>
			RX_MODE_OFF_LED();
 8001612:	4b25      	ldr	r3, [pc, #148]	; (80016a8 <main+0x2b8>)
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	4a24      	ldr	r2, [pc, #144]	; (80016a8 <main+0x2b8>)
 8001618:	f023 0308 	bic.w	r3, r3, #8
 800161c:	60d3      	str	r3, [r2, #12]
			TX_MODE_ON_LED();
 800161e:	4b22      	ldr	r3, [pc, #136]	; (80016a8 <main+0x2b8>)
 8001620:	68db      	ldr	r3, [r3, #12]
 8001622:	4a21      	ldr	r2, [pc, #132]	; (80016a8 <main+0x2b8>)
 8001624:	f043 0310 	orr.w	r3, r3, #16
 8001628:	60d3      	str	r3, [r2, #12]
			if (HAL_GetTick() - counter > 1) {
 800162a:	f000 ff2f 	bl	800248c <HAL_GetTick>
 800162e:	4602      	mov	r2, r0
 8001630:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	2b01      	cmp	r3, #1
 8001638:	d90e      	bls.n	8001658 <main+0x268>
				counter = HAL_GetTick();
 800163a:	f000 ff27 	bl	800248c <HAL_GetTick>
 800163e:	4603      	mov	r3, r0
 8001640:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
				transmit(&loraTx);
 8001644:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff faeb 	bl	8000c24 <transmit>
				change += 1;
 800164e:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
 8001652:	3301      	adds	r3, #1
 8001654:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
				 change = 0;
				 loraTx.status = UNKNOW;
				 }*/
			}
		}
		if (RX_MODE) {
 8001658:	4b16      	ldr	r3, [pc, #88]	; (80016b4 <main+0x2c4>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d015      	beq.n	800168c <main+0x29c>
			TX_MODE_OFF_LED();
 8001660:	4b11      	ldr	r3, [pc, #68]	; (80016a8 <main+0x2b8>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	4a10      	ldr	r2, [pc, #64]	; (80016a8 <main+0x2b8>)
 8001666:	f023 0310 	bic.w	r3, r3, #16
 800166a:	60d3      	str	r3, [r2, #12]
			RX_MODE_ON_LED();
 800166c:	4b0e      	ldr	r3, [pc, #56]	; (80016a8 <main+0x2b8>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	4a0d      	ldr	r2, [pc, #52]	; (80016a8 <main+0x2b8>)
 8001672:	f043 0308 	orr.w	r3, r3, #8
 8001676:	60d3      	str	r3, [r2, #12]
			read(&huart1, &loraRx);
 8001678:	463b      	mov	r3, r7
 800167a:	4619      	mov	r1, r3
 800167c:	480f      	ldr	r0, [pc, #60]	; (80016bc <main+0x2cc>)
 800167e:	f7ff fdf9 	bl	8001274 <read>
			change += 1;
 8001682:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
 8001686:	3301      	adds	r3, #1
 8001688:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
			 loraRx.status = UNKNOW;
			 }*/

		}

		led_enable_kalive(&led);
 800168c:	f507 7346 	add.w	r3, r7, #792	; 0x318
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff f911 	bl	80008b8 <led_enable_kalive>
		master = HAL_GPIO_ReadPin(MODE_GPIO_Port, MODE_Pin);
 8001696:	e767      	b.n	8001568 <main+0x178>
 8001698:	20000244 	.word	0x20000244
 800169c:	2000023c 	.word	0x2000023c
 80016a0:	20000240 	.word	0x20000240
 80016a4:	2000024c 	.word	0x2000024c
 80016a8:	40010c00 	.word	0x40010c00
 80016ac:	20000118 	.word	0x20000118
 80016b0:	20000254 	.word	0x20000254
 80016b4:	20000255 	.word	0x20000255
 80016b8:	20000248 	.word	0x20000248
 80016bc:	20000170 	.word	0x20000170

080016c0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b094      	sub	sp, #80	; 0x50
 80016c4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80016c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016ca:	2228      	movs	r2, #40	; 0x28
 80016cc:	2100      	movs	r1, #0
 80016ce:	4618      	mov	r0, r3
 80016d0:	f003 fd8c 	bl	80051ec <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80016d4:	f107 0314 	add.w	r3, r7, #20
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80016e4:	1d3b      	adds	r3, r7, #4
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]
 80016ec:	609a      	str	r2, [r3, #8]
 80016ee:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016f0:	2301      	movs	r3, #1
 80016f2:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80016fa:	2300      	movs	r3, #0
 80016fc:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016fe:	2301      	movs	r3, #1
 8001700:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001702:	2302      	movs	r3, #2
 8001704:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001706:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800170a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800170c:	2300      	movs	r3, #0
 800170e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001710:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001714:	4618      	mov	r0, r3
 8001716:	f001 fdcb 	bl	80032b0 <HAL_RCC_OscConfig>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <SystemClock_Config+0x64>
		Error_Handler();
 8001720:	f000 f9b4 	bl	8001a8c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001724:	230f      	movs	r3, #15
 8001726:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001728:	2302      	movs	r3, #2
 800172a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800172c:	2300      	movs	r3, #0
 800172e:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001730:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001734:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001736:	2300      	movs	r3, #0
 8001738:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800173a:	f107 0314 	add.w	r3, r7, #20
 800173e:	2100      	movs	r1, #0
 8001740:	4618      	mov	r0, r3
 8001742:	f002 f837 	bl	80037b4 <HAL_RCC_ClockConfig>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d001      	beq.n	8001750 <SystemClock_Config+0x90>
		Error_Handler();
 800174c:	f000 f99e 	bl	8001a8c <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001750:	2302      	movs	r3, #2
 8001752:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001754:	2300      	movs	r3, #0
 8001756:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001758:	1d3b      	adds	r3, r7, #4
 800175a:	4618      	mov	r0, r3
 800175c:	f002 f9c2 	bl	8003ae4 <HAL_RCCEx_PeriphCLKConfig>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <SystemClock_Config+0xaa>
		Error_Handler();
 8001766:	f000 f991 	bl	8001a8c <Error_Handler>
	}
}
 800176a:	bf00      	nop
 800176c:	3750      	adds	r7, #80	; 0x50
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
	...

08001774 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8001784:	4b18      	ldr	r3, [pc, #96]	; (80017e8 <MX_ADC1_Init+0x74>)
 8001786:	4a19      	ldr	r2, [pc, #100]	; (80017ec <MX_ADC1_Init+0x78>)
 8001788:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800178a:	4b17      	ldr	r3, [pc, #92]	; (80017e8 <MX_ADC1_Init+0x74>)
 800178c:	2200      	movs	r2, #0
 800178e:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001790:	4b15      	ldr	r3, [pc, #84]	; (80017e8 <MX_ADC1_Init+0x74>)
 8001792:	2200      	movs	r2, #0
 8001794:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001796:	4b14      	ldr	r3, [pc, #80]	; (80017e8 <MX_ADC1_Init+0x74>)
 8001798:	2200      	movs	r2, #0
 800179a:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800179c:	4b12      	ldr	r3, [pc, #72]	; (80017e8 <MX_ADC1_Init+0x74>)
 800179e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80017a2:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017a4:	4b10      	ldr	r3, [pc, #64]	; (80017e8 <MX_ADC1_Init+0x74>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 80017aa:	4b0f      	ldr	r3, [pc, #60]	; (80017e8 <MX_ADC1_Init+0x74>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80017b0:	480d      	ldr	r0, [pc, #52]	; (80017e8 <MX_ADC1_Init+0x74>)
 80017b2:	f000 fe99 	bl	80024e8 <HAL_ADC_Init>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_ADC1_Init+0x4c>
		Error_Handler();
 80017bc:	f000 f966 	bl	8001a8c <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 80017c0:	2300      	movs	r3, #0
 80017c2:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80017c4:	2301      	movs	r3, #1
 80017c6:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80017c8:	2300      	movs	r3, #0
 80017ca:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80017cc:	1d3b      	adds	r3, r7, #4
 80017ce:	4619      	mov	r1, r3
 80017d0:	4805      	ldr	r0, [pc, #20]	; (80017e8 <MX_ADC1_Init+0x74>)
 80017d2:	f000 ff61 	bl	8002698 <HAL_ADC_ConfigChannel>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_ADC1_Init+0x6c>
		Error_Handler();
 80017dc:	f000 f956 	bl	8001a8c <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80017e0:	bf00      	nop
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	2000008c 	.word	0x2000008c
 80017ec:	40012400 	.word	0x40012400

080017f0 <MX_CRC_Init>:
/**
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
	/* USER CODE END CRC_Init 0 */

	/* USER CODE BEGIN CRC_Init 1 */

	/* USER CODE END CRC_Init 1 */
	hcrc.Instance = CRC;
 80017f4:	4b06      	ldr	r3, [pc, #24]	; (8001810 <MX_CRC_Init+0x20>)
 80017f6:	4a07      	ldr	r2, [pc, #28]	; (8001814 <MX_CRC_Init+0x24>)
 80017f8:	601a      	str	r2, [r3, #0]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 80017fa:	4805      	ldr	r0, [pc, #20]	; (8001810 <MX_CRC_Init+0x20>)
 80017fc:	f001 f993 	bl	8002b26 <HAL_CRC_Init>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_CRC_Init+0x1a>
		Error_Handler();
 8001806:	f000 f941 	bl	8001a8c <Error_Handler>
	}
	/* USER CODE BEGIN CRC_Init 2 */

	/* USER CODE END CRC_Init 2 */

}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	200000bc 	.word	0x200000bc
 8001814:	40023000 	.word	0x40023000

08001818 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800181c:	4b12      	ldr	r3, [pc, #72]	; (8001868 <MX_I2C1_Init+0x50>)
 800181e:	4a13      	ldr	r2, [pc, #76]	; (800186c <MX_I2C1_Init+0x54>)
 8001820:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001822:	4b11      	ldr	r3, [pc, #68]	; (8001868 <MX_I2C1_Init+0x50>)
 8001824:	4a12      	ldr	r2, [pc, #72]	; (8001870 <MX_I2C1_Init+0x58>)
 8001826:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001828:	4b0f      	ldr	r3, [pc, #60]	; (8001868 <MX_I2C1_Init+0x50>)
 800182a:	2200      	movs	r2, #0
 800182c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800182e:	4b0e      	ldr	r3, [pc, #56]	; (8001868 <MX_I2C1_Init+0x50>)
 8001830:	2200      	movs	r2, #0
 8001832:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001834:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <MX_I2C1_Init+0x50>)
 8001836:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800183a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800183c:	4b0a      	ldr	r3, [pc, #40]	; (8001868 <MX_I2C1_Init+0x50>)
 800183e:	2200      	movs	r2, #0
 8001840:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001842:	4b09      	ldr	r3, [pc, #36]	; (8001868 <MX_I2C1_Init+0x50>)
 8001844:	2200      	movs	r2, #0
 8001846:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001848:	4b07      	ldr	r3, [pc, #28]	; (8001868 <MX_I2C1_Init+0x50>)
 800184a:	2200      	movs	r2, #0
 800184c:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800184e:	4b06      	ldr	r3, [pc, #24]	; (8001868 <MX_I2C1_Init+0x50>)
 8001850:	2200      	movs	r2, #0
 8001852:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001854:	4804      	ldr	r0, [pc, #16]	; (8001868 <MX_I2C1_Init+0x50>)
 8001856:	f001 fbe7 	bl	8003028 <HAL_I2C_Init>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001860:	f000 f914 	bl	8001a8c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001864:	bf00      	nop
 8001866:	bd80      	pop	{r7, pc}
 8001868:	200000c4 	.word	0x200000c4
 800186c:	40005400 	.word	0x40005400
 8001870:	000186a0 	.word	0x000186a0

08001874 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001878:	4b17      	ldr	r3, [pc, #92]	; (80018d8 <MX_SPI1_Init+0x64>)
 800187a:	4a18      	ldr	r2, [pc, #96]	; (80018dc <MX_SPI1_Init+0x68>)
 800187c:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 800187e:	4b16      	ldr	r3, [pc, #88]	; (80018d8 <MX_SPI1_Init+0x64>)
 8001880:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001884:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001886:	4b14      	ldr	r3, [pc, #80]	; (80018d8 <MX_SPI1_Init+0x64>)
 8001888:	2200      	movs	r2, #0
 800188a:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800188c:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <MX_SPI1_Init+0x64>)
 800188e:	2200      	movs	r2, #0
 8001890:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001892:	4b11      	ldr	r3, [pc, #68]	; (80018d8 <MX_SPI1_Init+0x64>)
 8001894:	2200      	movs	r2, #0
 8001896:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001898:	4b0f      	ldr	r3, [pc, #60]	; (80018d8 <MX_SPI1_Init+0x64>)
 800189a:	2200      	movs	r2, #0
 800189c:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800189e:	4b0e      	ldr	r3, [pc, #56]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018a4:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80018a6:	4b0c      	ldr	r3, [pc, #48]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018a8:	2218      	movs	r2, #24
 80018aa:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018ac:	4b0a      	ldr	r3, [pc, #40]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018b2:	4b09      	ldr	r3, [pc, #36]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018b8:	4b07      	ldr	r3, [pc, #28]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 80018be:	4b06      	ldr	r3, [pc, #24]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018c0:	220a      	movs	r2, #10
 80018c2:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 80018c4:	4804      	ldr	r0, [pc, #16]	; (80018d8 <MX_SPI1_Init+0x64>)
 80018c6:	f002 f9c3 	bl	8003c50 <HAL_SPI_Init>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d001      	beq.n	80018d4 <MX_SPI1_Init+0x60>
		Error_Handler();
 80018d0:	f000 f8dc 	bl	8001a8c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80018d4:	bf00      	nop
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	20000118 	.word	0x20000118
 80018dc:	40013000 	.word	0x40013000

080018e0 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80018e4:	4b11      	ldr	r3, [pc, #68]	; (800192c <MX_USART1_UART_Init+0x4c>)
 80018e6:	4a12      	ldr	r2, [pc, #72]	; (8001930 <MX_USART1_UART_Init+0x50>)
 80018e8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80018ea:	4b10      	ldr	r3, [pc, #64]	; (800192c <MX_USART1_UART_Init+0x4c>)
 80018ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018f0:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018f2:	4b0e      	ldr	r3, [pc, #56]	; (800192c <MX_USART1_UART_Init+0x4c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80018f8:	4b0c      	ldr	r3, [pc, #48]	; (800192c <MX_USART1_UART_Init+0x4c>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80018fe:	4b0b      	ldr	r3, [pc, #44]	; (800192c <MX_USART1_UART_Init+0x4c>)
 8001900:	2200      	movs	r2, #0
 8001902:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001904:	4b09      	ldr	r3, [pc, #36]	; (800192c <MX_USART1_UART_Init+0x4c>)
 8001906:	220c      	movs	r2, #12
 8001908:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800190a:	4b08      	ldr	r3, [pc, #32]	; (800192c <MX_USART1_UART_Init+0x4c>)
 800190c:	2200      	movs	r2, #0
 800190e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001910:	4b06      	ldr	r3, [pc, #24]	; (800192c <MX_USART1_UART_Init+0x4c>)
 8001912:	2200      	movs	r2, #0
 8001914:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001916:	4805      	ldr	r0, [pc, #20]	; (800192c <MX_USART1_UART_Init+0x4c>)
 8001918:	f002 ff06 	bl	8004728 <HAL_UART_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001922:	f000 f8b3 	bl	8001a8c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20000170 	.word	0x20000170
 8001930:	40013800 	.word	0x40013800

08001934 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001938:	4b11      	ldr	r3, [pc, #68]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 800193a:	4a12      	ldr	r2, [pc, #72]	; (8001984 <MX_USART2_UART_Init+0x50>)
 800193c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800193e:	4b10      	ldr	r3, [pc, #64]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 8001940:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001944:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001946:	4b0e      	ldr	r3, [pc, #56]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 8001948:	2200      	movs	r2, #0
 800194a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800194c:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 800194e:	2200      	movs	r2, #0
 8001950:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001952:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 8001954:	2200      	movs	r2, #0
 8001956:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001958:	4b09      	ldr	r3, [pc, #36]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 800195a:	220c      	movs	r2, #12
 800195c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800195e:	4b08      	ldr	r3, [pc, #32]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 8001960:	2200      	movs	r2, #0
 8001962:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001964:	4b06      	ldr	r3, [pc, #24]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 8001966:	2200      	movs	r2, #0
 8001968:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800196a:	4805      	ldr	r0, [pc, #20]	; (8001980 <MX_USART2_UART_Init+0x4c>)
 800196c:	f002 fedc 	bl	8004728 <HAL_UART_Init>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8001976:	f000 f889 	bl	8001a8c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	200001b4 	.word	0x200001b4
 8001984:	40004400 	.word	0x40004400

08001988 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 800198c:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <MX_USART3_UART_Init+0x4c>)
 800198e:	4a12      	ldr	r2, [pc, #72]	; (80019d8 <MX_USART3_UART_Init+0x50>)
 8001990:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8001992:	4b10      	ldr	r3, [pc, #64]	; (80019d4 <MX_USART3_UART_Init+0x4c>)
 8001994:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001998:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800199a:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <MX_USART3_UART_Init+0x4c>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80019a0:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <MX_USART3_UART_Init+0x4c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80019a6:	4b0b      	ldr	r3, [pc, #44]	; (80019d4 <MX_USART3_UART_Init+0x4c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80019ac:	4b09      	ldr	r3, [pc, #36]	; (80019d4 <MX_USART3_UART_Init+0x4c>)
 80019ae:	220c      	movs	r2, #12
 80019b0:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019b2:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <MX_USART3_UART_Init+0x4c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80019b8:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <MX_USART3_UART_Init+0x4c>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80019be:	4805      	ldr	r0, [pc, #20]	; (80019d4 <MX_USART3_UART_Init+0x4c>)
 80019c0:	f002 feb2 	bl	8004728 <HAL_UART_Init>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_USART3_UART_Init+0x46>
		Error_Handler();
 80019ca:	f000 f85f 	bl	8001a8c <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	200001f8 	.word	0x200001f8
 80019d8:	40004800 	.word	0x40004800

080019dc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80019dc:	b580      	push	{r7, lr}
 80019de:	b088      	sub	sp, #32
 80019e0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80019e2:	f107 0310 	add.w	r3, r7, #16
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	609a      	str	r2, [r3, #8]
 80019ee:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80019f0:	4b24      	ldr	r3, [pc, #144]	; (8001a84 <MX_GPIO_Init+0xa8>)
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	4a23      	ldr	r2, [pc, #140]	; (8001a84 <MX_GPIO_Init+0xa8>)
 80019f6:	f043 0320 	orr.w	r3, r3, #32
 80019fa:	6193      	str	r3, [r2, #24]
 80019fc:	4b21      	ldr	r3, [pc, #132]	; (8001a84 <MX_GPIO_Init+0xa8>)
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	f003 0320 	and.w	r3, r3, #32
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001a08:	4b1e      	ldr	r3, [pc, #120]	; (8001a84 <MX_GPIO_Init+0xa8>)
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	4a1d      	ldr	r2, [pc, #116]	; (8001a84 <MX_GPIO_Init+0xa8>)
 8001a0e:	f043 0304 	orr.w	r3, r3, #4
 8001a12:	6193      	str	r3, [r2, #24]
 8001a14:	4b1b      	ldr	r3, [pc, #108]	; (8001a84 <MX_GPIO_Init+0xa8>)
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	f003 0304 	and.w	r3, r3, #4
 8001a1c:	60bb      	str	r3, [r7, #8]
 8001a1e:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001a20:	4b18      	ldr	r3, [pc, #96]	; (8001a84 <MX_GPIO_Init+0xa8>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	4a17      	ldr	r2, [pc, #92]	; (8001a84 <MX_GPIO_Init+0xa8>)
 8001a26:	f043 0308 	orr.w	r3, r3, #8
 8001a2a:	6193      	str	r3, [r2, #24]
 8001a2c:	4b15      	ldr	r3, [pc, #84]	; (8001a84 <MX_GPIO_Init+0xa8>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	f003 0308 	and.w	r3, r3, #8
 8001a34:	607b      	str	r3, [r7, #4]
 8001a36:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f247 3133 	movw	r1, #29491	; 0x7333
 8001a3e:	4812      	ldr	r0, [pc, #72]	; (8001a88 <MX_GPIO_Init+0xac>)
 8001a40:	f001 fad9 	bl	8002ff6 <HAL_GPIO_WritePin>
					| BUZZER_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pins : LORA_NSS_Pin LORA_RST_Pin LORA_DIO3_Pin LORA_DIO1_Pin
	 LORA_BUSSY_Pin LED2_Pin LED1_Pin RS485_DE_Pin
	 BUZZER_Pin */
	GPIO_InitStruct.Pin = LORA_NSS_Pin | LORA_RST_Pin | LORA_DIO3_Pin
 8001a44:	f247 3333 	movw	r3, #29491	; 0x7333
 8001a48:	613b      	str	r3, [r7, #16]
			| LORA_DIO1_Pin | LORA_BUSSY_Pin | LED2_Pin | LED1_Pin
			| RS485_DE_Pin | BUZZER_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a52:	2302      	movs	r3, #2
 8001a54:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a56:	f107 0310 	add.w	r3, r7, #16
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	480a      	ldr	r0, [pc, #40]	; (8001a88 <MX_GPIO_Init+0xac>)
 8001a5e:	f001 f92f 	bl	8002cc0 <HAL_GPIO_Init>

	/*Configure GPIO pin : MODE_Pin */
	GPIO_InitStruct.Pin = MODE_Pin;
 8001a62:	2308      	movs	r3, #8
 8001a64:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a66:	2300      	movs	r3, #0
 8001a68:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(MODE_GPIO_Port, &GPIO_InitStruct);
 8001a6e:	f107 0310 	add.w	r3, r7, #16
 8001a72:	4619      	mov	r1, r3
 8001a74:	4804      	ldr	r0, [pc, #16]	; (8001a88 <MX_GPIO_Init+0xac>)
 8001a76:	f001 f923 	bl	8002cc0 <HAL_GPIO_Init>

}
 8001a7a:	bf00      	nop
 8001a7c:	3720      	adds	r7, #32
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	40021000 	.word	0x40021000
 8001a88:	40010c00 	.word	0x40010c00

08001a8c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a90:	b672      	cpsid	i
}
 8001a92:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001a94:	e7fe      	b.n	8001a94 <Error_Handler+0x8>

08001a96 <toneUhfInit>:
	/* PA3  PA_HAB as output - ENABLE - DISABLE PA */
	//SET_BIT(GPIOA->MODER, GPIO_MODER_MODE3_0);
	//CLEAR_BIT(GPIOA->MODER, GPIO_MODER_MODE3_1);
}

void toneUhfInit(Function_t funcion, Id_t id, Tone_uhf_t *uhf) {
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	603a      	str	r2, [r7, #0]
 8001aa0:	71fb      	strb	r3, [r7, #7]
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	71bb      	strb	r3, [r7, #6]
	uhf->ON_OFF = 0;
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	609a      	str	r2, [r3, #8]
	uhf->FreqBase = 0;
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	605a      	str	r2, [r3, #4]
	uhf->FreqOut = 0;
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
	uhf->PdBm = 0;
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	2200      	movs	r2, #0
 8001abc:	731a      	strb	r2, [r3, #12]
	uhf->function = funcion;
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	79fa      	ldrb	r2, [r7, #7]
 8001ac2:	739a      	strb	r2, [r3, #14]
	uhf->id = id;
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	79ba      	ldrb	r2, [r7, #6]
 8001ac8:	735a      	strb	r2, [r3, #13]
}
 8001aca:	bf00      	nop
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bc80      	pop	{r7}
 8001ad2:	4770      	bx	lr

08001ad4 <crc_get>:
 *      Author: sigmadev
 */
#include "rs485.h"
#define MINIMUN_FRAME_LEN 6

uint16_t crc_get(uint8_t *buffer, uint8_t buff_len) {
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	460b      	mov	r3, r1
 8001ade:	70fb      	strb	r3, [r7, #3]
	uint8_t b;
	uint8_t i;
	uint16_t generator = 0x1021; //divisor is 16bit
 8001ae0:	f241 0321 	movw	r3, #4129	; 0x1021
 8001ae4:	817b      	strh	r3, [r7, #10]
	uint16_t crc = 0;			 // CRC value is 16bit
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	81bb      	strh	r3, [r7, #12]

	for (b = 0; b < buff_len; b++) {
 8001aea:	2300      	movs	r3, #0
 8001aec:	73fb      	strb	r3, [r7, #15]
 8001aee:	e025      	b.n	8001b3c <crc_get+0x68>
		crc ^= ((uint16_t) (buffer[b] << 8)); // move byte into MSB of 16bit CRC
 8001af0:	7bfb      	ldrb	r3, [r7, #15]
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	4413      	add	r3, r2
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	b29b      	uxth	r3, r3
 8001afa:	021b      	lsls	r3, r3, #8
 8001afc:	b29a      	uxth	r2, r3
 8001afe:	89bb      	ldrh	r3, [r7, #12]
 8001b00:	4053      	eors	r3, r2
 8001b02:	81bb      	strh	r3, [r7, #12]
		for (i = 0; i < 8; i++) {
 8001b04:	2300      	movs	r3, #0
 8001b06:	73bb      	strb	r3, [r7, #14]
 8001b08:	e012      	b.n	8001b30 <crc_get+0x5c>
			if ((crc & 0x8000) != 0) // test for MSB = bit 15
 8001b0a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	da08      	bge.n	8001b24 <crc_get+0x50>
				crc = ((uint16_t) ((crc << 1) ^ generator));
 8001b12:	89bb      	ldrh	r3, [r7, #12]
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	b21a      	sxth	r2, r3
 8001b18:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b1c:	4053      	eors	r3, r2
 8001b1e:	b21b      	sxth	r3, r3
 8001b20:	81bb      	strh	r3, [r7, #12]
 8001b22:	e002      	b.n	8001b2a <crc_get+0x56>
			else
				crc <<= 1;
 8001b24:	89bb      	ldrh	r3, [r7, #12]
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	81bb      	strh	r3, [r7, #12]
		for (i = 0; i < 8; i++) {
 8001b2a:	7bbb      	ldrb	r3, [r7, #14]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	73bb      	strb	r3, [r7, #14]
 8001b30:	7bbb      	ldrb	r3, [r7, #14]
 8001b32:	2b07      	cmp	r3, #7
 8001b34:	d9e9      	bls.n	8001b0a <crc_get+0x36>
	for (b = 0; b < buff_len; b++) {
 8001b36:	7bfb      	ldrb	r3, [r7, #15]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	73fb      	strb	r3, [r7, #15]
 8001b3c:	7bfa      	ldrb	r2, [r7, #15]
 8001b3e:	78fb      	ldrb	r3, [r7, #3]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d3d5      	bcc.n	8001af0 <crc_get+0x1c>
		}
	}
	return crc;
 8001b44:	89bb      	ldrh	r3, [r7, #12]
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3714      	adds	r7, #20
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bc80      	pop	{r7}
 8001b4e:	4770      	bx	lr

08001b50 <rs485Init>:

void rs485Init(RS485_t *r) {
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
	r->len = 0;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	705a      	strb	r2, [r3, #1]
	r->status = DONE;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2207      	movs	r2, #7
 8001b62:	721a      	strb	r2, [r3, #8]
	r->cmd = NONE;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	701a      	strb	r2, [r3, #0]
	/* PB8 DE485 as output  */
	SET_BIT(GPIOB->ODR, GPIO_ODR_ODR8);
 8001b6a:	4b08      	ldr	r3, [pc, #32]	; (8001b8c <rs485Init+0x3c>)
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	4a07      	ldr	r2, [pc, #28]	; (8001b8c <rs485Init+0x3c>)
 8001b70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b74:	60d3      	str	r3, [r2, #12]
	CLEAR_BIT(GPIOB->ODR, GPIO_ODR_ODR8);
 8001b76:	4b05      	ldr	r3, [pc, #20]	; (8001b8c <rs485Init+0x3c>)
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	4a04      	ldr	r2, [pc, #16]	; (8001b8c <rs485Init+0x3c>)
 8001b7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b80:	60d3      	str	r3, [r2, #12]

}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bc80      	pop	{r7}
 8001b8a:	4770      	bx	lr
 8001b8c:	40010c00 	.word	0x40010c00

08001b90 <rs485_check_frame>:
Rs485_status_t rs485_check_frame(RS485_t *r, UART1_t *u) {
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]

	if (u->rxCount > (MINIMUN_FRAME_LEN)) {
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8001ba0:	2b06      	cmp	r3, #6
 8001ba2:	d913      	bls.n	8001bcc <rs485_check_frame+0x3c>
		if (u->rxBuffer[0] == LTEL_START_MARK) {
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	227e      	movs	r2, #126	; 0x7e
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d10c      	bne.n	8001bc8 <rs485_check_frame+0x38>
			if (u->rxBuffer[u->rxCount - 1] == LTEL_END_MARK)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8001bb4:	3b01      	subs	r3, #1
 8001bb6:	683a      	ldr	r2, [r7, #0]
 8001bb8:	5cd3      	ldrb	r3, [r2, r3]
 8001bba:	227f      	movs	r2, #127	; 0x7f
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d101      	bne.n	8001bc4 <rs485_check_frame+0x34>
				return VALID_FRAME;
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	e004      	b.n	8001bce <rs485_check_frame+0x3e>
			else
				return START_READING;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e002      	b.n	8001bce <rs485_check_frame+0x3e>
		} else
			return NOT_VALID_FRAME;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	e000      	b.n	8001bce <rs485_check_frame+0x3e>
	} else

		return WAITING;
 8001bcc:	2308      	movs	r3, #8
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr

08001bd8 <rs485_check_CRC_module>:

Rs485_status_t rs485_check_CRC_module(UART1_t *uart1) {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
	unsigned long crc_cal;
	unsigned long crc_save;
	crc_save = uart1->rxBuffer[8] << 8;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	7a1b      	ldrb	r3, [r3, #8]
 8001be4:	021b      	lsls	r3, r3, #8
 8001be6:	60fb      	str	r3, [r7, #12]
	crc_save |= uart1->rxBuffer[9];
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	7a5b      	ldrb	r3, [r3, #9]
 8001bec:	461a      	mov	r2, r3
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	60fb      	str	r3, [r7, #12]
	crc_cal = crc_get(&(uart1->rxBuffer[1]), 7);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	2107      	movs	r1, #7
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff ff6a 	bl	8001ad4 <crc_get>
 8001c00:	4603      	mov	r3, r0
 8001c02:	60bb      	str	r3, [r7, #8]
	if (crc_cal == crc_save)
 8001c04:	68ba      	ldr	r2, [r7, #8]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d101      	bne.n	8001c10 <rs485_check_CRC_module+0x38>
		return DATA_OK;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	e000      	b.n	8001c12 <rs485_check_CRC_module+0x3a>
	return CRC_ERROR;
 8001c10:	2306      	movs	r3, #6
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <rs485_check_valid_module>:

Rs485_status_t rs485_check_valid_module(UART1_t *uart1) {
 8001c1a:	b480      	push	{r7}
 8001c1c:	b085      	sub	sp, #20
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
	if (uart1->rxBuffer[1] == UHF_TONE) {
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	785b      	ldrb	r3, [r3, #1]
 8001c26:	2b07      	cmp	r3, #7
 8001c28:	d11c      	bne.n	8001c64 <rs485_check_valid_module+0x4a>
		if (uart1->rxBuffer[2] == ID0) {
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	789b      	ldrb	r3, [r3, #2]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d116      	bne.n	8001c60 <rs485_check_valid_module+0x46>
			for (int i = 3; i < uart1->rxCount; i++)
 8001c32:	2303      	movs	r3, #3
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	e00b      	b.n	8001c50 <rs485_check_valid_module+0x36>
				if (uart1->rxBuffer[i] == LTEL_END_MARK)
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	227f      	movs	r2, #127	; 0x7f
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d101      	bne.n	8001c4a <rs485_check_valid_module+0x30>
					return VALID_MODULE;
 8001c46:	2309      	movs	r3, #9
 8001c48:	e00f      	b.n	8001c6a <rs485_check_valid_module+0x50>
			for (int i = 3; i < uart1->rxCount; i++)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	60fb      	str	r3, [r7, #12]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8001c56:	461a      	mov	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	dbec      	blt.n	8001c38 <rs485_check_valid_module+0x1e>
 8001c5e:	e003      	b.n	8001c68 <rs485_check_valid_module+0x4e>
		} else
			return WRONG_MODULE_ID;
 8001c60:	2305      	movs	r3, #5
 8001c62:	e002      	b.n	8001c6a <rs485_check_valid_module+0x50>
	} else
		return WRONG_MODULE_FUNCTION;
 8001c64:	2304      	movs	r3, #4
 8001c66:	e000      	b.n	8001c6a <rs485_check_valid_module+0x50>
	return WRONG_MODULE_FUNCTION;
 8001c68:	2304      	movs	r3, #4
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3714      	adds	r7, #20
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc80      	pop	{r7}
 8001c72:	4770      	bx	lr

08001c74 <rs485Uart1Decode>:

void rs485Uart1Decode(RS485_t *rs485, UART1_t *uart1) {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
	switch (rs485->status) {
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	7a1b      	ldrb	r3, [r3, #8]
 8001c82:	2b09      	cmp	r3, #9
 8001c84:	f200 8083 	bhi.w	8001d8e <rs485Uart1Decode+0x11a>
 8001c88:	a201      	add	r2, pc, #4	; (adr r2, 8001c90 <rs485Uart1Decode+0x1c>)
 8001c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c8e:	bf00      	nop
 8001c90:	08001cc9 	.word	0x08001cc9
 8001c94:	08001cdf 	.word	0x08001cdf
 8001c98:	08001cfb 	.word	0x08001cfb
 8001c9c:	08001d0b 	.word	0x08001d0b
 8001ca0:	08001d39 	.word	0x08001d39
 8001ca4:	08001d25 	.word	0x08001d25
 8001ca8:	08001d4d 	.word	0x08001d4d
 8001cac:	08001d7b 	.word	0x08001d7b
 8001cb0:	08001d61 	.word	0x08001d61
 8001cb4:	08001cb9 	.word	0x08001cb9
	case VALID_MODULE:
		rs485->status = rs485_check_CRC_module(uart1);
 8001cb8:	6838      	ldr	r0, [r7, #0]
 8001cba:	f7ff ff8d 	bl	8001bd8 <rs485_check_CRC_module>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	721a      	strb	r2, [r3, #8]
		break;
 8001cc6:	e06a      	b.n	8001d9e <rs485Uart1Decode+0x12a>
	case DATA_OK:
		rs485->cmd = uart1->rxBuffer[3];
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	78da      	ldrb	r2, [r3, #3]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	701a      	strb	r2, [r3, #0]
		uart1_send_str("DATA OK\r\n");
 8001cd0:	4835      	ldr	r0, [pc, #212]	; (8001da8 <rs485Uart1Decode+0x134>)
 8001cd2:	f000 fb1b 	bl	800230c <uart1_send_str>
		rs485->status = DONE;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2207      	movs	r2, #7
 8001cda:	721a      	strb	r2, [r3, #8]
		break;
 8001cdc:	e05f      	b.n	8001d9e <rs485Uart1Decode+0x12a>
	case START_READING:
		rs485->status = WAITING;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2208      	movs	r2, #8
 8001ce2:	721a      	strb	r2, [r3, #8]
		if (uart1_clean_by_timeout(uart1, "START_READING"))
 8001ce4:	4931      	ldr	r1, [pc, #196]	; (8001dac <rs485Uart1Decode+0x138>)
 8001ce6:	6838      	ldr	r0, [r7, #0]
 8001ce8:	f000 fab8 	bl	800225c <uart1_clean_by_timeout>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d054      	beq.n	8001d9c <rs485Uart1Decode+0x128>
			rs485->status = DONE;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2207      	movs	r2, #7
 8001cf6:	721a      	strb	r2, [r3, #8]
		break;
 8001cf8:	e050      	b.n	8001d9c <rs485Uart1Decode+0x128>
	case VALID_FRAME:
		rs485->status = rs485_check_valid_module(uart1);
 8001cfa:	6838      	ldr	r0, [r7, #0]
 8001cfc:	f7ff ff8d 	bl	8001c1a <rs485_check_valid_module>
 8001d00:	4603      	mov	r3, r0
 8001d02:	461a      	mov	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	721a      	strb	r2, [r3, #8]
		break;
 8001d08:	e049      	b.n	8001d9e <rs485Uart1Decode+0x12a>
	case NOT_VALID_FRAME:
		HAL_Delay(50);
 8001d0a:	2032      	movs	r0, #50	; 0x32
 8001d0c:	f000 fbc8 	bl	80024a0 <HAL_Delay>
	    uart1_send_str("NOT VALID FRAME\r\n");
 8001d10:	4827      	ldr	r0, [pc, #156]	; (8001db0 <rs485Uart1Decode+0x13c>)
 8001d12:	f000 fafb 	bl	800230c <uart1_send_str>
		uart1_clean_buffer(uart1);
 8001d16:	6838      	ldr	r0, [r7, #0]
 8001d18:	f000 fb14 	bl	8002344 <uart1_clean_buffer>
		rs485->status = DONE;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2207      	movs	r2, #7
 8001d20:	721a      	strb	r2, [r3, #8]
		break;
 8001d22:	e03c      	b.n	8001d9e <rs485Uart1Decode+0x12a>
	case WRONG_MODULE_ID:
		uart1_send_str("WRONG MODULE ID\r\n");
 8001d24:	4823      	ldr	r0, [pc, #140]	; (8001db4 <rs485Uart1Decode+0x140>)
 8001d26:	f000 faf1 	bl	800230c <uart1_send_str>
		uart1_clean_buffer(uart1);
 8001d2a:	6838      	ldr	r0, [r7, #0]
 8001d2c:	f000 fb0a 	bl	8002344 <uart1_clean_buffer>
		rs485->status = DONE;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2207      	movs	r2, #7
 8001d34:	721a      	strb	r2, [r3, #8]
		break;
 8001d36:	e032      	b.n	8001d9e <rs485Uart1Decode+0x12a>
	case WRONG_MODULE_FUNCTION:
		uart1_send_str("WRONG MODULE FUNCTION\r\n");
 8001d38:	481f      	ldr	r0, [pc, #124]	; (8001db8 <rs485Uart1Decode+0x144>)
 8001d3a:	f000 fae7 	bl	800230c <uart1_send_str>
		uart1_clean_buffer(uart1);
 8001d3e:	6838      	ldr	r0, [r7, #0]
 8001d40:	f000 fb00 	bl	8002344 <uart1_clean_buffer>
		rs485->status = DONE;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2207      	movs	r2, #7
 8001d48:	721a      	strb	r2, [r3, #8]
		break;
 8001d4a:	e028      	b.n	8001d9e <rs485Uart1Decode+0x12a>
	case CRC_ERROR:
		uart1_send_str("CRC ERROR\r\n");
 8001d4c:	481b      	ldr	r0, [pc, #108]	; (8001dbc <rs485Uart1Decode+0x148>)
 8001d4e:	f000 fadd 	bl	800230c <uart1_send_str>
		uart1_clean_buffer(uart1);
 8001d52:	6838      	ldr	r0, [r7, #0]
 8001d54:	f000 faf6 	bl	8002344 <uart1_clean_buffer>
		rs485->status = DONE;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2207      	movs	r2, #7
 8001d5c:	721a      	strb	r2, [r3, #8]
		break;
 8001d5e:	e01e      	b.n	8001d9e <rs485Uart1Decode+0x12a>
	case WAITING:
		rs485->status = rs485_check_frame(rs485, uart1);
 8001d60:	6839      	ldr	r1, [r7, #0]
 8001d62:	6878      	ldr	r0, [r7, #4]
 8001d64:	f7ff ff14 	bl	8001b90 <rs485_check_frame>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	721a      	strb	r2, [r3, #8]
		uart1_clean_by_timeout(uart1, "WAITING");
 8001d70:	4913      	ldr	r1, [pc, #76]	; (8001dc0 <rs485Uart1Decode+0x14c>)
 8001d72:	6838      	ldr	r0, [r7, #0]
 8001d74:	f000 fa72 	bl	800225c <uart1_clean_by_timeout>
		break;
 8001d78:	e011      	b.n	8001d9e <rs485Uart1Decode+0x12a>
	case DONE:
		uart1_send_str("DONE\r\n");
 8001d7a:	4812      	ldr	r0, [pc, #72]	; (8001dc4 <rs485Uart1Decode+0x150>)
 8001d7c:	f000 fac6 	bl	800230c <uart1_send_str>
		uart1_clean_buffer(uart1);
 8001d80:	6838      	ldr	r0, [r7, #0]
 8001d82:	f000 fadf 	bl	8002344 <uart1_clean_buffer>
		rs485->status = WAITING;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2208      	movs	r2, #8
 8001d8a:	721a      	strb	r2, [r3, #8]
		break;
 8001d8c:	e007      	b.n	8001d9e <rs485Uart1Decode+0x12a>
	default:
		rs485->status = DONE;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2207      	movs	r2, #7
 8001d92:	721a      	strb	r2, [r3, #8]
		uart1_clean_buffer(uart1);
 8001d94:	6838      	ldr	r0, [r7, #0]
 8001d96:	f000 fad5 	bl	8002344 <uart1_clean_buffer>
		break;
 8001d9a:	e000      	b.n	8001d9e <rs485Uart1Decode+0x12a>
		break;
 8001d9c:	bf00      	nop
	}
}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	08005c20 	.word	0x08005c20
 8001dac:	08005c2c 	.word	0x08005c2c
 8001db0:	08005c3c 	.word	0x08005c3c
 8001db4:	08005c50 	.word	0x08005c50
 8001db8:	08005c64 	.word	0x08005c64
 8001dbc:	08005c7c 	.word	0x08005c7c
 8001dc0:	08005c88 	.word	0x08005c88
 8001dc4:	08005c90 	.word	0x08005c90

08001dc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b085      	sub	sp, #20
 8001dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001dce:	4b15      	ldr	r3, [pc, #84]	; (8001e24 <HAL_MspInit+0x5c>)
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	4a14      	ldr	r2, [pc, #80]	; (8001e24 <HAL_MspInit+0x5c>)
 8001dd4:	f043 0301 	orr.w	r3, r3, #1
 8001dd8:	6193      	str	r3, [r2, #24]
 8001dda:	4b12      	ldr	r3, [pc, #72]	; (8001e24 <HAL_MspInit+0x5c>)
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	f003 0301 	and.w	r3, r3, #1
 8001de2:	60bb      	str	r3, [r7, #8]
 8001de4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001de6:	4b0f      	ldr	r3, [pc, #60]	; (8001e24 <HAL_MspInit+0x5c>)
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	4a0e      	ldr	r2, [pc, #56]	; (8001e24 <HAL_MspInit+0x5c>)
 8001dec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001df0:	61d3      	str	r3, [r2, #28]
 8001df2:	4b0c      	ldr	r3, [pc, #48]	; (8001e24 <HAL_MspInit+0x5c>)
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfa:	607b      	str	r3, [r7, #4]
 8001dfc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001dfe:	4b0a      	ldr	r3, [pc, #40]	; (8001e28 <HAL_MspInit+0x60>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	4a04      	ldr	r2, [pc, #16]	; (8001e28 <HAL_MspInit+0x60>)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	3714      	adds	r7, #20
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr
 8001e24:	40021000 	.word	0x40021000
 8001e28:	40010000 	.word	0x40010000

08001e2c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b088      	sub	sp, #32
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e34:	f107 0310 	add.w	r3, r7, #16
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
 8001e3e:	609a      	str	r2, [r3, #8]
 8001e40:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a14      	ldr	r2, [pc, #80]	; (8001e98 <HAL_ADC_MspInit+0x6c>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d121      	bne.n	8001e90 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e4c:	4b13      	ldr	r3, [pc, #76]	; (8001e9c <HAL_ADC_MspInit+0x70>)
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	4a12      	ldr	r2, [pc, #72]	; (8001e9c <HAL_ADC_MspInit+0x70>)
 8001e52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e56:	6193      	str	r3, [r2, #24]
 8001e58:	4b10      	ldr	r3, [pc, #64]	; (8001e9c <HAL_ADC_MspInit+0x70>)
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e60:	60fb      	str	r3, [r7, #12]
 8001e62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e64:	4b0d      	ldr	r3, [pc, #52]	; (8001e9c <HAL_ADC_MspInit+0x70>)
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	4a0c      	ldr	r2, [pc, #48]	; (8001e9c <HAL_ADC_MspInit+0x70>)
 8001e6a:	f043 0304 	orr.w	r3, r3, #4
 8001e6e:	6193      	str	r3, [r2, #24]
 8001e70:	4b0a      	ldr	r3, [pc, #40]	; (8001e9c <HAL_ADC_MspInit+0x70>)
 8001e72:	699b      	ldr	r3, [r3, #24]
 8001e74:	f003 0304 	and.w	r3, r3, #4
 8001e78:	60bb      	str	r3, [r7, #8]
 8001e7a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8001e7c:	2313      	movs	r3, #19
 8001e7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e80:	2303      	movs	r3, #3
 8001e82:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e84:	f107 0310 	add.w	r3, r7, #16
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4805      	ldr	r0, [pc, #20]	; (8001ea0 <HAL_ADC_MspInit+0x74>)
 8001e8c:	f000 ff18 	bl	8002cc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e90:	bf00      	nop
 8001e92:	3720      	adds	r7, #32
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40012400 	.word	0x40012400
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	40010800 	.word	0x40010800

08001ea4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a09      	ldr	r2, [pc, #36]	; (8001ed8 <HAL_CRC_MspInit+0x34>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d10b      	bne.n	8001ece <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001eb6:	4b09      	ldr	r3, [pc, #36]	; (8001edc <HAL_CRC_MspInit+0x38>)
 8001eb8:	695b      	ldr	r3, [r3, #20]
 8001eba:	4a08      	ldr	r2, [pc, #32]	; (8001edc <HAL_CRC_MspInit+0x38>)
 8001ebc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ec0:	6153      	str	r3, [r2, #20]
 8001ec2:	4b06      	ldr	r3, [pc, #24]	; (8001edc <HAL_CRC_MspInit+0x38>)
 8001ec4:	695b      	ldr	r3, [r3, #20]
 8001ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001ece:	bf00      	nop
 8001ed0:	3714      	adds	r7, #20
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr
 8001ed8:	40023000 	.word	0x40023000
 8001edc:	40021000 	.word	0x40021000

08001ee0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b088      	sub	sp, #32
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	f107 0310 	add.w	r3, r7, #16
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a15      	ldr	r2, [pc, #84]	; (8001f50 <HAL_I2C_MspInit+0x70>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d123      	bne.n	8001f48 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f00:	4b14      	ldr	r3, [pc, #80]	; (8001f54 <HAL_I2C_MspInit+0x74>)
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	4a13      	ldr	r2, [pc, #76]	; (8001f54 <HAL_I2C_MspInit+0x74>)
 8001f06:	f043 0308 	orr.w	r3, r3, #8
 8001f0a:	6193      	str	r3, [r2, #24]
 8001f0c:	4b11      	ldr	r3, [pc, #68]	; (8001f54 <HAL_I2C_MspInit+0x74>)
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	f003 0308 	and.w	r3, r3, #8
 8001f14:	60fb      	str	r3, [r7, #12]
 8001f16:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f18:	23c0      	movs	r3, #192	; 0xc0
 8001f1a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f1c:	2312      	movs	r3, #18
 8001f1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f20:	2303      	movs	r3, #3
 8001f22:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f24:	f107 0310 	add.w	r3, r7, #16
 8001f28:	4619      	mov	r1, r3
 8001f2a:	480b      	ldr	r0, [pc, #44]	; (8001f58 <HAL_I2C_MspInit+0x78>)
 8001f2c:	f000 fec8 	bl	8002cc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f30:	4b08      	ldr	r3, [pc, #32]	; (8001f54 <HAL_I2C_MspInit+0x74>)
 8001f32:	69db      	ldr	r3, [r3, #28]
 8001f34:	4a07      	ldr	r2, [pc, #28]	; (8001f54 <HAL_I2C_MspInit+0x74>)
 8001f36:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f3a:	61d3      	str	r3, [r2, #28]
 8001f3c:	4b05      	ldr	r3, [pc, #20]	; (8001f54 <HAL_I2C_MspInit+0x74>)
 8001f3e:	69db      	ldr	r3, [r3, #28]
 8001f40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f44:	60bb      	str	r3, [r7, #8]
 8001f46:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001f48:	bf00      	nop
 8001f4a:	3720      	adds	r7, #32
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40005400 	.word	0x40005400
 8001f54:	40021000 	.word	0x40021000
 8001f58:	40010c00 	.word	0x40010c00

08001f5c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b088      	sub	sp, #32
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f64:	f107 0310 	add.w	r3, r7, #16
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
 8001f6c:	605a      	str	r2, [r3, #4]
 8001f6e:	609a      	str	r2, [r3, #8]
 8001f70:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a1b      	ldr	r2, [pc, #108]	; (8001fe4 <HAL_SPI_MspInit+0x88>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d12f      	bne.n	8001fdc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f7c:	4b1a      	ldr	r3, [pc, #104]	; (8001fe8 <HAL_SPI_MspInit+0x8c>)
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	4a19      	ldr	r2, [pc, #100]	; (8001fe8 <HAL_SPI_MspInit+0x8c>)
 8001f82:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001f86:	6193      	str	r3, [r2, #24]
 8001f88:	4b17      	ldr	r3, [pc, #92]	; (8001fe8 <HAL_SPI_MspInit+0x8c>)
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f90:	60fb      	str	r3, [r7, #12]
 8001f92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f94:	4b14      	ldr	r3, [pc, #80]	; (8001fe8 <HAL_SPI_MspInit+0x8c>)
 8001f96:	699b      	ldr	r3, [r3, #24]
 8001f98:	4a13      	ldr	r2, [pc, #76]	; (8001fe8 <HAL_SPI_MspInit+0x8c>)
 8001f9a:	f043 0304 	orr.w	r3, r3, #4
 8001f9e:	6193      	str	r3, [r2, #24]
 8001fa0:	4b11      	ldr	r3, [pc, #68]	; (8001fe8 <HAL_SPI_MspInit+0x8c>)
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	f003 0304 	and.w	r3, r3, #4
 8001fa8:	60bb      	str	r3, [r7, #8]
 8001faa:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001fac:	23a0      	movs	r3, #160	; 0xa0
 8001fae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb8:	f107 0310 	add.w	r3, r7, #16
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	480b      	ldr	r0, [pc, #44]	; (8001fec <HAL_SPI_MspInit+0x90>)
 8001fc0:	f000 fe7e 	bl	8002cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fc4:	2340      	movs	r3, #64	; 0x40
 8001fc6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd0:	f107 0310 	add.w	r3, r7, #16
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4805      	ldr	r0, [pc, #20]	; (8001fec <HAL_SPI_MspInit+0x90>)
 8001fd8:	f000 fe72 	bl	8002cc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001fdc:	bf00      	nop
 8001fde:	3720      	adds	r7, #32
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40013000 	.word	0x40013000
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	40010800 	.word	0x40010800

08001ff0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b08c      	sub	sp, #48	; 0x30
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	f107 0320 	add.w	r3, r7, #32
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a57      	ldr	r2, [pc, #348]	; (8002168 <HAL_UART_MspInit+0x178>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d13a      	bne.n	8002086 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002010:	4b56      	ldr	r3, [pc, #344]	; (800216c <HAL_UART_MspInit+0x17c>)
 8002012:	699b      	ldr	r3, [r3, #24]
 8002014:	4a55      	ldr	r2, [pc, #340]	; (800216c <HAL_UART_MspInit+0x17c>)
 8002016:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800201a:	6193      	str	r3, [r2, #24]
 800201c:	4b53      	ldr	r3, [pc, #332]	; (800216c <HAL_UART_MspInit+0x17c>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002024:	61fb      	str	r3, [r7, #28]
 8002026:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002028:	4b50      	ldr	r3, [pc, #320]	; (800216c <HAL_UART_MspInit+0x17c>)
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	4a4f      	ldr	r2, [pc, #316]	; (800216c <HAL_UART_MspInit+0x17c>)
 800202e:	f043 0304 	orr.w	r3, r3, #4
 8002032:	6193      	str	r3, [r2, #24]
 8002034:	4b4d      	ldr	r3, [pc, #308]	; (800216c <HAL_UART_MspInit+0x17c>)
 8002036:	699b      	ldr	r3, [r3, #24]
 8002038:	f003 0304 	and.w	r3, r3, #4
 800203c:	61bb      	str	r3, [r7, #24]
 800203e:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USB_TX_Pin;
 8002040:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002044:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002046:	2302      	movs	r3, #2
 8002048:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800204a:	2303      	movs	r3, #3
 800204c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 800204e:	f107 0320 	add.w	r3, r7, #32
 8002052:	4619      	mov	r1, r3
 8002054:	4846      	ldr	r0, [pc, #280]	; (8002170 <HAL_UART_MspInit+0x180>)
 8002056:	f000 fe33 	bl	8002cc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_RX_Pin;
 800205a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800205e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002060:	2300      	movs	r3, #0
 8002062:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002064:	2300      	movs	r3, #0
 8002066:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);
 8002068:	f107 0320 	add.w	r3, r7, #32
 800206c:	4619      	mov	r1, r3
 800206e:	4840      	ldr	r0, [pc, #256]	; (8002170 <HAL_UART_MspInit+0x180>)
 8002070:	f000 fe26 	bl	8002cc0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002074:	2200      	movs	r2, #0
 8002076:	2100      	movs	r1, #0
 8002078:	2025      	movs	r0, #37	; 0x25
 800207a:	f000 fd1e 	bl	8002aba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800207e:	2025      	movs	r0, #37	; 0x25
 8002080:	f000 fd37 	bl	8002af2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002084:	e06c      	b.n	8002160 <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART2)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a3a      	ldr	r2, [pc, #232]	; (8002174 <HAL_UART_MspInit+0x184>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d130      	bne.n	80020f2 <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002090:	4b36      	ldr	r3, [pc, #216]	; (800216c <HAL_UART_MspInit+0x17c>)
 8002092:	69db      	ldr	r3, [r3, #28]
 8002094:	4a35      	ldr	r2, [pc, #212]	; (800216c <HAL_UART_MspInit+0x17c>)
 8002096:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800209a:	61d3      	str	r3, [r2, #28]
 800209c:	4b33      	ldr	r3, [pc, #204]	; (800216c <HAL_UART_MspInit+0x17c>)
 800209e:	69db      	ldr	r3, [r3, #28]
 80020a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a4:	617b      	str	r3, [r7, #20]
 80020a6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a8:	4b30      	ldr	r3, [pc, #192]	; (800216c <HAL_UART_MspInit+0x17c>)
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	4a2f      	ldr	r2, [pc, #188]	; (800216c <HAL_UART_MspInit+0x17c>)
 80020ae:	f043 0304 	orr.w	r3, r3, #4
 80020b2:	6193      	str	r3, [r2, #24]
 80020b4:	4b2d      	ldr	r3, [pc, #180]	; (800216c <HAL_UART_MspInit+0x17c>)
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	613b      	str	r3, [r7, #16]
 80020be:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020c0:	2304      	movs	r3, #4
 80020c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c4:	2302      	movs	r3, #2
 80020c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020c8:	2303      	movs	r3, #3
 80020ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020cc:	f107 0320 	add.w	r3, r7, #32
 80020d0:	4619      	mov	r1, r3
 80020d2:	4827      	ldr	r0, [pc, #156]	; (8002170 <HAL_UART_MspInit+0x180>)
 80020d4:	f000 fdf4 	bl	8002cc0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80020d8:	2308      	movs	r3, #8
 80020da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020dc:	2300      	movs	r3, #0
 80020de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e4:	f107 0320 	add.w	r3, r7, #32
 80020e8:	4619      	mov	r1, r3
 80020ea:	4821      	ldr	r0, [pc, #132]	; (8002170 <HAL_UART_MspInit+0x180>)
 80020ec:	f000 fde8 	bl	8002cc0 <HAL_GPIO_Init>
}
 80020f0:	e036      	b.n	8002160 <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART3)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a20      	ldr	r2, [pc, #128]	; (8002178 <HAL_UART_MspInit+0x188>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d131      	bne.n	8002160 <HAL_UART_MspInit+0x170>
    __HAL_RCC_USART3_CLK_ENABLE();
 80020fc:	4b1b      	ldr	r3, [pc, #108]	; (800216c <HAL_UART_MspInit+0x17c>)
 80020fe:	69db      	ldr	r3, [r3, #28]
 8002100:	4a1a      	ldr	r2, [pc, #104]	; (800216c <HAL_UART_MspInit+0x17c>)
 8002102:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002106:	61d3      	str	r3, [r2, #28]
 8002108:	4b18      	ldr	r3, [pc, #96]	; (800216c <HAL_UART_MspInit+0x17c>)
 800210a:	69db      	ldr	r3, [r3, #28]
 800210c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002114:	4b15      	ldr	r3, [pc, #84]	; (800216c <HAL_UART_MspInit+0x17c>)
 8002116:	699b      	ldr	r3, [r3, #24]
 8002118:	4a14      	ldr	r2, [pc, #80]	; (800216c <HAL_UART_MspInit+0x17c>)
 800211a:	f043 0308 	orr.w	r3, r3, #8
 800211e:	6193      	str	r3, [r2, #24]
 8002120:	4b12      	ldr	r3, [pc, #72]	; (800216c <HAL_UART_MspInit+0x17c>)
 8002122:	699b      	ldr	r3, [r3, #24]
 8002124:	f003 0308 	and.w	r3, r3, #8
 8002128:	60bb      	str	r3, [r7, #8]
 800212a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS485_TX_Pin;
 800212c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002130:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002132:	2302      	movs	r3, #2
 8002134:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002136:	2303      	movs	r3, #3
 8002138:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 800213a:	f107 0320 	add.w	r3, r7, #32
 800213e:	4619      	mov	r1, r3
 8002140:	480e      	ldr	r0, [pc, #56]	; (800217c <HAL_UART_MspInit+0x18c>)
 8002142:	f000 fdbd 	bl	8002cc0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RS485_RX_Pin;
 8002146:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800214a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800214c:	2300      	movs	r3, #0
 800214e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002150:	2300      	movs	r3, #0
 8002152:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(RS485_RX_GPIO_Port, &GPIO_InitStruct);
 8002154:	f107 0320 	add.w	r3, r7, #32
 8002158:	4619      	mov	r1, r3
 800215a:	4808      	ldr	r0, [pc, #32]	; (800217c <HAL_UART_MspInit+0x18c>)
 800215c:	f000 fdb0 	bl	8002cc0 <HAL_GPIO_Init>
}
 8002160:	bf00      	nop
 8002162:	3730      	adds	r7, #48	; 0x30
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40013800 	.word	0x40013800
 800216c:	40021000 	.word	0x40021000
 8002170:	40010800 	.word	0x40010800
 8002174:	40004400 	.word	0x40004400
 8002178:	40004800 	.word	0x40004800
 800217c:	40010c00 	.word	0x40010c00

08002180 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002184:	e7fe      	b.n	8002184 <NMI_Handler+0x4>

08002186 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002186:	b480      	push	{r7}
 8002188:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800218a:	e7fe      	b.n	800218a <HardFault_Handler+0x4>

0800218c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002190:	e7fe      	b.n	8002190 <MemManage_Handler+0x4>

08002192 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002192:	b480      	push	{r7}
 8002194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002196:	e7fe      	b.n	8002196 <BusFault_Handler+0x4>

08002198 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800219c:	e7fe      	b.n	800219c <UsageFault_Handler+0x4>

0800219e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800219e:	b480      	push	{r7}
 80021a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr

080021aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021aa:	b480      	push	{r7}
 80021ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021ae:	bf00      	nop
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bc80      	pop	{r7}
 80021b4:	4770      	bx	lr

080021b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021b6:	b480      	push	{r7}
 80021b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021ba:	bf00      	nop
 80021bc:	46bd      	mov	sp, r7
 80021be:	bc80      	pop	{r7}
 80021c0:	4770      	bx	lr

080021c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021c6:	f000 f94f 	bl	8002468 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021ca:	bf00      	nop
 80021cc:	bd80      	pop	{r7, pc}
	...

080021d0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80021d4:	4802      	ldr	r0, [pc, #8]	; (80021e0 <USART1_IRQHandler+0x10>)
 80021d6:	f002 fbb7 	bl	8004948 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80021da:	bf00      	nop
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20000170 	.word	0x20000170

080021e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021ec:	4a14      	ldr	r2, [pc, #80]	; (8002240 <_sbrk+0x5c>)
 80021ee:	4b15      	ldr	r3, [pc, #84]	; (8002244 <_sbrk+0x60>)
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021f8:	4b13      	ldr	r3, [pc, #76]	; (8002248 <_sbrk+0x64>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d102      	bne.n	8002206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002200:	4b11      	ldr	r3, [pc, #68]	; (8002248 <_sbrk+0x64>)
 8002202:	4a12      	ldr	r2, [pc, #72]	; (800224c <_sbrk+0x68>)
 8002204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002206:	4b10      	ldr	r3, [pc, #64]	; (8002248 <_sbrk+0x64>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4413      	add	r3, r2
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	429a      	cmp	r2, r3
 8002212:	d207      	bcs.n	8002224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002214:	f002 ffc0 	bl	8005198 <__errno>
 8002218:	4603      	mov	r3, r0
 800221a:	220c      	movs	r2, #12
 800221c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800221e:	f04f 33ff 	mov.w	r3, #4294967295
 8002222:	e009      	b.n	8002238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002224:	4b08      	ldr	r3, [pc, #32]	; (8002248 <_sbrk+0x64>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800222a:	4b07      	ldr	r3, [pc, #28]	; (8002248 <_sbrk+0x64>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4413      	add	r3, r2
 8002232:	4a05      	ldr	r2, [pc, #20]	; (8002248 <_sbrk+0x64>)
 8002234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002236:	68fb      	ldr	r3, [r7, #12]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	20005000 	.word	0x20005000
 8002244:	00000400 	.word	0x00000400
 8002248:	20000258 	.word	0x20000258
 800224c:	20000270 	.word	0x20000270

08002250 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002254:	bf00      	nop
 8002256:	46bd      	mov	sp, r7
 8002258:	bc80      	pop	{r7}
 800225a:	4770      	bx	lr

0800225c <uart1_clean_by_timeout>:
 *      Author: sigmadev
 */

#include <uart1.h>

uint8_t  uart1_clean_by_timeout(UART1_t* uart1,const char* str){
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	6039      	str	r1, [r7, #0]
		if (HAL_GetTick() - uart1->timeout > SECONDS(5)) {
 8002266:	f000 f911 	bl	800248c <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	f241 3288 	movw	r2, #5000	; 0x1388
 8002278:	4293      	cmp	r3, r2
 800227a:	d914      	bls.n	80022a6 <uart1_clean_by_timeout+0x4a>
			uart1_send_str((char*)str);
 800227c:	6838      	ldr	r0, [r7, #0]
 800227e:	f000 f845 	bl	800230c <uart1_send_str>
			uart1_send_str("-TIMEOUT\r\n");
 8002282:	480b      	ldr	r0, [pc, #44]	; (80022b0 <uart1_clean_by_timeout+0x54>)
 8002284:	f000 f842 	bl	800230c <uart1_send_str>
			if(strlen(str)>0)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d002      	beq.n	8002296 <uart1_clean_by_timeout+0x3a>
				uart1_clean_buffer(uart1);
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	f000 f857 	bl	8002344 <uart1_clean_buffer>
			uart1->timeout = HAL_GetTick();
 8002296:	f000 f8f9 	bl	800248c <HAL_GetTick>
 800229a:	4602      	mov	r2, r0
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			return 1;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e000      	b.n	80022a8 <uart1_clean_by_timeout+0x4c>
		}
		return 0;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	08005c98 	.word	0x08005c98

080022b4 <uart1_write>:

	/* set the destination buffer */
	/*set the source buffer */
}

void uart1_write(char ch) {
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	71fb      	strb	r3, [r7, #7]
	SET_BIT(GPIOB->ODR, GPIO_ODR_ODR8);
 80022be:	4b11      	ldr	r3, [pc, #68]	; (8002304 <uart1_write+0x50>)
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	4a10      	ldr	r2, [pc, #64]	; (8002304 <uart1_write+0x50>)
 80022c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022c8:	60d3      	str	r3, [r2, #12]

	while (!READ_BIT(USART1->SR, USART_SR_TXE))
 80022ca:	bf00      	nop
 80022cc:	4b0e      	ldr	r3, [pc, #56]	; (8002308 <uart1_write+0x54>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d0f9      	beq.n	80022cc <uart1_write+0x18>
		;
	USART1->DR = (uint8_t) (ch & 0xFFU);
 80022d8:	4a0b      	ldr	r2, [pc, #44]	; (8002308 <uart1_write+0x54>)
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	6053      	str	r3, [r2, #4]

	while (!READ_BIT(USART1->SR, USART_SR_TC))
 80022de:	bf00      	nop
 80022e0:	4b09      	ldr	r3, [pc, #36]	; (8002308 <uart1_write+0x54>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d0f9      	beq.n	80022e0 <uart1_write+0x2c>
		;

	CLEAR_BIT(GPIOB->ODR, GPIO_ODR_ODR8);
 80022ec:	4b05      	ldr	r3, [pc, #20]	; (8002304 <uart1_write+0x50>)
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	4a04      	ldr	r2, [pc, #16]	; (8002304 <uart1_write+0x50>)
 80022f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022f6:	60d3      	str	r3, [r2, #12]
}
 80022f8:	bf00      	nop
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bc80      	pop	{r7}
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	40010c00 	.word	0x40010c00
 8002308:	40013800 	.word	0x40013800

0800230c <uart1_send_str>:
		u->rxCount = 0;
	}
	u->rxBuffer[u->rxCount++] = uart1_1byte_read();
}

void uart1_send_str(char *str) {
 800230c:	b580      	push	{r7, lr}
 800230e:	b084      	sub	sp, #16
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
	uint8_t i;
	for (i = 0; str[i] != '\0'; i++)
 8002314:	2300      	movs	r3, #0
 8002316:	73fb      	strb	r3, [r7, #15]
 8002318:	e009      	b.n	800232e <uart1_send_str+0x22>
		uart1_write(str[i]);
 800231a:	7bfb      	ldrb	r3, [r7, #15]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	4413      	add	r3, r2
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	4618      	mov	r0, r3
 8002324:	f7ff ffc6 	bl	80022b4 <uart1_write>
	for (i = 0; str[i] != '\0'; i++)
 8002328:	7bfb      	ldrb	r3, [r7, #15]
 800232a:	3301      	adds	r3, #1
 800232c:	73fb      	strb	r3, [r7, #15]
 800232e:	7bfb      	ldrb	r3, [r7, #15]
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	4413      	add	r3, r2
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1ef      	bne.n	800231a <uart1_send_str+0xe>
}
 800233a:	bf00      	nop
 800233c:	bf00      	nop
 800233e:	3710      	adds	r7, #16
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <uart1_clean_buffer>:
			str[i] = (char) '\0';
		}
	}
}

void uart1_clean_buffer(UART1_t *u) {
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
	u->rxCount = 0;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2200      	movs	r2, #0
 8002350:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
	if (TX_BUFFLEN > RX_BUFFLEN) {
		for (int i = 0; i < TX_BUFFLEN; i++) {
 8002354:	2300      	movs	r3, #0
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	e010      	b.n	800237c <uart1_clean_buffer+0x38>
			if (i < RX_BUFFLEN)
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2b18      	cmp	r3, #24
 800235e:	dc04      	bgt.n	800236a <uart1_clean_buffer+0x26>
				u->rxBuffer[i] = 0x00;
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	4413      	add	r3, r2
 8002366:	2200      	movs	r2, #0
 8002368:	701a      	strb	r2, [r3, #0]
			u->txBuffer[i] = 0x00;
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	4413      	add	r3, r2
 8002370:	3319      	adds	r3, #25
 8002372:	2200      	movs	r2, #0
 8002374:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < TX_BUFFLEN; i++) {
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	3301      	adds	r3, #1
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2b63      	cmp	r3, #99	; 0x63
 8002380:	ddeb      	ble.n	800235a <uart1_clean_buffer+0x16>
			if (i < TX_BUFFLEN)
				u->txBuffer[i] = 0x00;
			u->rxBuffer[i] = 0x00;
		}
	}
}
 8002382:	bf00      	nop
 8002384:	bf00      	nop
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	bc80      	pop	{r7}
 800238c:	4770      	bx	lr
	...

08002390 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:


	/* Copy the data segment initializers from flash to SRAM */  ldr r0, =_sdata
 8002390:	480c      	ldr	r0, [pc, #48]	; (80023c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002392:	490d      	ldr	r1, [pc, #52]	; (80023c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002394:	4a0d      	ldr	r2, [pc, #52]	; (80023cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002396:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002398:	e002      	b.n	80023a0 <LoopCopyDataInit>

0800239a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800239a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800239c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800239e:	3304      	adds	r3, #4

080023a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023a4:	d3f9      	bcc.n	800239a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023a6:	4a0a      	ldr	r2, [pc, #40]	; (80023d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023a8:	4c0a      	ldr	r4, [pc, #40]	; (80023d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023ac:	e001      	b.n	80023b2 <LoopFillZerobss>

080023ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023b0:	3204      	adds	r2, #4

080023b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023b4:	d3fb      	bcc.n	80023ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80023b6:	f7ff ff4b 	bl	8002250 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023ba:	f002 fef3 	bl	80051a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80023be:	f7ff f817 	bl	80013f0 <main>
  bx lr
 80023c2:	4770      	bx	lr
	/* Copy the data segment initializers from flash to SRAM */  ldr r0, =_sdata
 80023c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023c8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80023cc:	08005d70 	.word	0x08005d70
  ldr r2, =_sbss
 80023d0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80023d4:	20000270 	.word	0x20000270

080023d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023d8:	e7fe      	b.n	80023d8 <ADC1_2_IRQHandler>
	...

080023dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023e0:	4b08      	ldr	r3, [pc, #32]	; (8002404 <HAL_Init+0x28>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a07      	ldr	r2, [pc, #28]	; (8002404 <HAL_Init+0x28>)
 80023e6:	f043 0310 	orr.w	r3, r3, #16
 80023ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023ec:	2003      	movs	r0, #3
 80023ee:	f000 fb59 	bl	8002aa4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023f2:	200f      	movs	r0, #15
 80023f4:	f000 f808 	bl	8002408 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023f8:	f7ff fce6 	bl	8001dc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40022000 	.word	0x40022000

08002408 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002410:	4b12      	ldr	r3, [pc, #72]	; (800245c <HAL_InitTick+0x54>)
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	4b12      	ldr	r3, [pc, #72]	; (8002460 <HAL_InitTick+0x58>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	4619      	mov	r1, r3
 800241a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800241e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002422:	fbb2 f3f3 	udiv	r3, r2, r3
 8002426:	4618      	mov	r0, r3
 8002428:	f000 fb71 	bl	8002b0e <HAL_SYSTICK_Config>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e00e      	b.n	8002454 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2b0f      	cmp	r3, #15
 800243a:	d80a      	bhi.n	8002452 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800243c:	2200      	movs	r2, #0
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	f04f 30ff 	mov.w	r0, #4294967295
 8002444:	f000 fb39 	bl	8002aba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002448:	4a06      	ldr	r2, [pc, #24]	; (8002464 <HAL_InitTick+0x5c>)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800244e:	2300      	movs	r3, #0
 8002450:	e000      	b.n	8002454 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
}
 8002454:	4618      	mov	r0, r3
 8002456:	3708      	adds	r7, #8
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	20000000 	.word	0x20000000
 8002460:	20000008 	.word	0x20000008
 8002464:	20000004 	.word	0x20000004

08002468 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800246c:	4b05      	ldr	r3, [pc, #20]	; (8002484 <HAL_IncTick+0x1c>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	461a      	mov	r2, r3
 8002472:	4b05      	ldr	r3, [pc, #20]	; (8002488 <HAL_IncTick+0x20>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4413      	add	r3, r2
 8002478:	4a03      	ldr	r2, [pc, #12]	; (8002488 <HAL_IncTick+0x20>)
 800247a:	6013      	str	r3, [r2, #0]
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	bc80      	pop	{r7}
 8002482:	4770      	bx	lr
 8002484:	20000008 	.word	0x20000008
 8002488:	2000025c 	.word	0x2000025c

0800248c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  return uwTick;
 8002490:	4b02      	ldr	r3, [pc, #8]	; (800249c <HAL_GetTick+0x10>)
 8002492:	681b      	ldr	r3, [r3, #0]
}
 8002494:	4618      	mov	r0, r3
 8002496:	46bd      	mov	sp, r7
 8002498:	bc80      	pop	{r7}
 800249a:	4770      	bx	lr
 800249c:	2000025c 	.word	0x2000025c

080024a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024a8:	f7ff fff0 	bl	800248c <HAL_GetTick>
 80024ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b8:	d005      	beq.n	80024c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ba:	4b0a      	ldr	r3, [pc, #40]	; (80024e4 <HAL_Delay+0x44>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4413      	add	r3, r2
 80024c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024c6:	bf00      	nop
 80024c8:	f7ff ffe0 	bl	800248c <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d8f7      	bhi.n	80024c8 <HAL_Delay+0x28>
  {
  }
}
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20000008 	.word	0x20000008

080024e8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b086      	sub	sp, #24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024f0:	2300      	movs	r3, #0
 80024f2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80024f4:	2300      	movs	r3, #0
 80024f6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80024f8:	2300      	movs	r3, #0
 80024fa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80024fc:	2300      	movs	r3, #0
 80024fe:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d101      	bne.n	800250a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e0be      	b.n	8002688 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002514:	2b00      	cmp	r3, #0
 8002516:	d109      	bne.n	800252c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2200      	movs	r2, #0
 8002522:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f7ff fc80 	bl	8001e2c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f000 f9ab 	bl	8002888 <ADC_ConversionStop_Disable>
 8002532:	4603      	mov	r3, r0
 8002534:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253a:	f003 0310 	and.w	r3, r3, #16
 800253e:	2b00      	cmp	r3, #0
 8002540:	f040 8099 	bne.w	8002676 <HAL_ADC_Init+0x18e>
 8002544:	7dfb      	ldrb	r3, [r7, #23]
 8002546:	2b00      	cmp	r3, #0
 8002548:	f040 8095 	bne.w	8002676 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002550:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002554:	f023 0302 	bic.w	r3, r3, #2
 8002558:	f043 0202 	orr.w	r2, r3, #2
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002568:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	7b1b      	ldrb	r3, [r3, #12]
 800256e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002570:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002572:	68ba      	ldr	r2, [r7, #8]
 8002574:	4313      	orrs	r3, r2
 8002576:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002580:	d003      	beq.n	800258a <HAL_ADC_Init+0xa2>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d102      	bne.n	8002590 <HAL_ADC_Init+0xa8>
 800258a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800258e:	e000      	b.n	8002592 <HAL_ADC_Init+0xaa>
 8002590:	2300      	movs	r3, #0
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4313      	orrs	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	7d1b      	ldrb	r3, [r3, #20]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d119      	bne.n	80025d4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	7b1b      	ldrb	r3, [r3, #12]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d109      	bne.n	80025bc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	699b      	ldr	r3, [r3, #24]
 80025ac:	3b01      	subs	r3, #1
 80025ae:	035a      	lsls	r2, r3, #13
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80025b8:	613b      	str	r3, [r7, #16]
 80025ba:	e00b      	b.n	80025d4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c0:	f043 0220 	orr.w	r2, r3, #32
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025cc:	f043 0201 	orr.w	r2, r3, #1
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	693a      	ldr	r2, [r7, #16]
 80025e4:	430a      	orrs	r2, r1
 80025e6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689a      	ldr	r2, [r3, #8]
 80025ee:	4b28      	ldr	r3, [pc, #160]	; (8002690 <HAL_ADC_Init+0x1a8>)
 80025f0:	4013      	ands	r3, r2
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	6812      	ldr	r2, [r2, #0]
 80025f6:	68b9      	ldr	r1, [r7, #8]
 80025f8:	430b      	orrs	r3, r1
 80025fa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002604:	d003      	beq.n	800260e <HAL_ADC_Init+0x126>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d104      	bne.n	8002618 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	3b01      	subs	r3, #1
 8002614:	051b      	lsls	r3, r3, #20
 8002616:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800261e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68fa      	ldr	r2, [r7, #12]
 8002628:	430a      	orrs	r2, r1
 800262a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	689a      	ldr	r2, [r3, #8]
 8002632:	4b18      	ldr	r3, [pc, #96]	; (8002694 <HAL_ADC_Init+0x1ac>)
 8002634:	4013      	ands	r3, r2
 8002636:	68ba      	ldr	r2, [r7, #8]
 8002638:	429a      	cmp	r2, r3
 800263a:	d10b      	bne.n	8002654 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002646:	f023 0303 	bic.w	r3, r3, #3
 800264a:	f043 0201 	orr.w	r2, r3, #1
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002652:	e018      	b.n	8002686 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002658:	f023 0312 	bic.w	r3, r3, #18
 800265c:	f043 0210 	orr.w	r2, r3, #16
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002668:	f043 0201 	orr.w	r2, r3, #1
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002674:	e007      	b.n	8002686 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800267a:	f043 0210 	orr.w	r2, r3, #16
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002686:	7dfb      	ldrb	r3, [r7, #23]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3718      	adds	r7, #24
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	ffe1f7fd 	.word	0xffe1f7fd
 8002694:	ff1f0efe 	.word	0xff1f0efe

08002698 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002698:	b480      	push	{r7}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026a2:	2300      	movs	r3, #0
 80026a4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80026a6:	2300      	movs	r3, #0
 80026a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d101      	bne.n	80026b8 <HAL_ADC_ConfigChannel+0x20>
 80026b4:	2302      	movs	r3, #2
 80026b6:	e0dc      	b.n	8002872 <HAL_ADC_ConfigChannel+0x1da>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2b06      	cmp	r3, #6
 80026c6:	d81c      	bhi.n	8002702 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	685a      	ldr	r2, [r3, #4]
 80026d2:	4613      	mov	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	4413      	add	r3, r2
 80026d8:	3b05      	subs	r3, #5
 80026da:	221f      	movs	r2, #31
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	43db      	mvns	r3, r3
 80026e2:	4019      	ands	r1, r3
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	6818      	ldr	r0, [r3, #0]
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685a      	ldr	r2, [r3, #4]
 80026ec:	4613      	mov	r3, r2
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	4413      	add	r3, r2
 80026f2:	3b05      	subs	r3, #5
 80026f4:	fa00 f203 	lsl.w	r2, r0, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	635a      	str	r2, [r3, #52]	; 0x34
 8002700:	e03c      	b.n	800277c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	2b0c      	cmp	r3, #12
 8002708:	d81c      	bhi.n	8002744 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	685a      	ldr	r2, [r3, #4]
 8002714:	4613      	mov	r3, r2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	4413      	add	r3, r2
 800271a:	3b23      	subs	r3, #35	; 0x23
 800271c:	221f      	movs	r2, #31
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	43db      	mvns	r3, r3
 8002724:	4019      	ands	r1, r3
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	6818      	ldr	r0, [r3, #0]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	4613      	mov	r3, r2
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	4413      	add	r3, r2
 8002734:	3b23      	subs	r3, #35	; 0x23
 8002736:	fa00 f203 	lsl.w	r2, r0, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	430a      	orrs	r2, r1
 8002740:	631a      	str	r2, [r3, #48]	; 0x30
 8002742:	e01b      	b.n	800277c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685a      	ldr	r2, [r3, #4]
 800274e:	4613      	mov	r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	4413      	add	r3, r2
 8002754:	3b41      	subs	r3, #65	; 0x41
 8002756:	221f      	movs	r2, #31
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	43db      	mvns	r3, r3
 800275e:	4019      	ands	r1, r3
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	6818      	ldr	r0, [r3, #0]
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	4613      	mov	r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	4413      	add	r3, r2
 800276e:	3b41      	subs	r3, #65	; 0x41
 8002770:	fa00 f203 	lsl.w	r2, r0, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	430a      	orrs	r2, r1
 800277a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2b09      	cmp	r3, #9
 8002782:	d91c      	bls.n	80027be <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	68d9      	ldr	r1, [r3, #12]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	4613      	mov	r3, r2
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	4413      	add	r3, r2
 8002794:	3b1e      	subs	r3, #30
 8002796:	2207      	movs	r2, #7
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	4019      	ands	r1, r3
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	6898      	ldr	r0, [r3, #8]
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	4613      	mov	r3, r2
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	4413      	add	r3, r2
 80027ae:	3b1e      	subs	r3, #30
 80027b0:	fa00 f203 	lsl.w	r2, r0, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	430a      	orrs	r2, r1
 80027ba:	60da      	str	r2, [r3, #12]
 80027bc:	e019      	b.n	80027f2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	6919      	ldr	r1, [r3, #16]
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	4613      	mov	r3, r2
 80027ca:	005b      	lsls	r3, r3, #1
 80027cc:	4413      	add	r3, r2
 80027ce:	2207      	movs	r2, #7
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43db      	mvns	r3, r3
 80027d6:	4019      	ands	r1, r3
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	6898      	ldr	r0, [r3, #8]
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	4613      	mov	r3, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	4413      	add	r3, r2
 80027e6:	fa00 f203 	lsl.w	r2, r0, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	430a      	orrs	r2, r1
 80027f0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2b10      	cmp	r3, #16
 80027f8:	d003      	beq.n	8002802 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027fe:	2b11      	cmp	r3, #17
 8002800:	d132      	bne.n	8002868 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a1d      	ldr	r2, [pc, #116]	; (800287c <HAL_ADC_ConfigChannel+0x1e4>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d125      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d126      	bne.n	8002868 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	689a      	ldr	r2, [r3, #8]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002828:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2b10      	cmp	r3, #16
 8002830:	d11a      	bne.n	8002868 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002832:	4b13      	ldr	r3, [pc, #76]	; (8002880 <HAL_ADC_ConfigChannel+0x1e8>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a13      	ldr	r2, [pc, #76]	; (8002884 <HAL_ADC_ConfigChannel+0x1ec>)
 8002838:	fba2 2303 	umull	r2, r3, r2, r3
 800283c:	0c9a      	lsrs	r2, r3, #18
 800283e:	4613      	mov	r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	4413      	add	r3, r2
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002848:	e002      	b.n	8002850 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	3b01      	subs	r3, #1
 800284e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1f9      	bne.n	800284a <HAL_ADC_ConfigChannel+0x1b2>
 8002856:	e007      	b.n	8002868 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285c:	f043 0220 	orr.w	r2, r3, #32
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002870:	7bfb      	ldrb	r3, [r7, #15]
}
 8002872:	4618      	mov	r0, r3
 8002874:	3714      	adds	r7, #20
 8002876:	46bd      	mov	sp, r7
 8002878:	bc80      	pop	{r7}
 800287a:	4770      	bx	lr
 800287c:	40012400 	.word	0x40012400
 8002880:	20000000 	.word	0x20000000
 8002884:	431bde83 	.word	0x431bde83

08002888 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002890:	2300      	movs	r3, #0
 8002892:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d12e      	bne.n	8002900 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	689a      	ldr	r2, [r3, #8]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f022 0201 	bic.w	r2, r2, #1
 80028b0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028b2:	f7ff fdeb 	bl	800248c <HAL_GetTick>
 80028b6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80028b8:	e01b      	b.n	80028f2 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80028ba:	f7ff fde7 	bl	800248c <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d914      	bls.n	80028f2 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d10d      	bne.n	80028f2 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028da:	f043 0210 	orr.w	r2, r3, #16
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e6:	f043 0201 	orr.w	r2, r3, #1
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e007      	b.n	8002902 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	689b      	ldr	r3, [r3, #8]
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d0dc      	beq.n	80028ba <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f003 0307 	and.w	r3, r3, #7
 800291a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800291c:	4b0c      	ldr	r3, [pc, #48]	; (8002950 <__NVIC_SetPriorityGrouping+0x44>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002922:	68ba      	ldr	r2, [r7, #8]
 8002924:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002928:	4013      	ands	r3, r2
 800292a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002934:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002938:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800293c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800293e:	4a04      	ldr	r2, [pc, #16]	; (8002950 <__NVIC_SetPriorityGrouping+0x44>)
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	60d3      	str	r3, [r2, #12]
}
 8002944:	bf00      	nop
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	bc80      	pop	{r7}
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	e000ed00 	.word	0xe000ed00

08002954 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002958:	4b04      	ldr	r3, [pc, #16]	; (800296c <__NVIC_GetPriorityGrouping+0x18>)
 800295a:	68db      	ldr	r3, [r3, #12]
 800295c:	0a1b      	lsrs	r3, r3, #8
 800295e:	f003 0307 	and.w	r3, r3, #7
}
 8002962:	4618      	mov	r0, r3
 8002964:	46bd      	mov	sp, r7
 8002966:	bc80      	pop	{r7}
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	e000ed00 	.word	0xe000ed00

08002970 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	4603      	mov	r3, r0
 8002978:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800297a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297e:	2b00      	cmp	r3, #0
 8002980:	db0b      	blt.n	800299a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002982:	79fb      	ldrb	r3, [r7, #7]
 8002984:	f003 021f 	and.w	r2, r3, #31
 8002988:	4906      	ldr	r1, [pc, #24]	; (80029a4 <__NVIC_EnableIRQ+0x34>)
 800298a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298e:	095b      	lsrs	r3, r3, #5
 8002990:	2001      	movs	r0, #1
 8002992:	fa00 f202 	lsl.w	r2, r0, r2
 8002996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800299a:	bf00      	nop
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr
 80029a4:	e000e100 	.word	0xe000e100

080029a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	6039      	str	r1, [r7, #0]
 80029b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	db0a      	blt.n	80029d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	b2da      	uxtb	r2, r3
 80029c0:	490c      	ldr	r1, [pc, #48]	; (80029f4 <__NVIC_SetPriority+0x4c>)
 80029c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c6:	0112      	lsls	r2, r2, #4
 80029c8:	b2d2      	uxtb	r2, r2
 80029ca:	440b      	add	r3, r1
 80029cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029d0:	e00a      	b.n	80029e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	b2da      	uxtb	r2, r3
 80029d6:	4908      	ldr	r1, [pc, #32]	; (80029f8 <__NVIC_SetPriority+0x50>)
 80029d8:	79fb      	ldrb	r3, [r7, #7]
 80029da:	f003 030f 	and.w	r3, r3, #15
 80029de:	3b04      	subs	r3, #4
 80029e0:	0112      	lsls	r2, r2, #4
 80029e2:	b2d2      	uxtb	r2, r2
 80029e4:	440b      	add	r3, r1
 80029e6:	761a      	strb	r2, [r3, #24]
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bc80      	pop	{r7}
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	e000e100 	.word	0xe000e100
 80029f8:	e000ed00 	.word	0xe000ed00

080029fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b089      	sub	sp, #36	; 0x24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f003 0307 	and.w	r3, r3, #7
 8002a0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	f1c3 0307 	rsb	r3, r3, #7
 8002a16:	2b04      	cmp	r3, #4
 8002a18:	bf28      	it	cs
 8002a1a:	2304      	movcs	r3, #4
 8002a1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	3304      	adds	r3, #4
 8002a22:	2b06      	cmp	r3, #6
 8002a24:	d902      	bls.n	8002a2c <NVIC_EncodePriority+0x30>
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	3b03      	subs	r3, #3
 8002a2a:	e000      	b.n	8002a2e <NVIC_EncodePriority+0x32>
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a30:	f04f 32ff 	mov.w	r2, #4294967295
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3a:	43da      	mvns	r2, r3
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	401a      	ands	r2, r3
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a44:	f04f 31ff 	mov.w	r1, #4294967295
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a4e:	43d9      	mvns	r1, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a54:	4313      	orrs	r3, r2
         );
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3724      	adds	r7, #36	; 0x24
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr

08002a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a70:	d301      	bcc.n	8002a76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a72:	2301      	movs	r3, #1
 8002a74:	e00f      	b.n	8002a96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a76:	4a0a      	ldr	r2, [pc, #40]	; (8002aa0 <SysTick_Config+0x40>)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a7e:	210f      	movs	r1, #15
 8002a80:	f04f 30ff 	mov.w	r0, #4294967295
 8002a84:	f7ff ff90 	bl	80029a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a88:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <SysTick_Config+0x40>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a8e:	4b04      	ldr	r3, [pc, #16]	; (8002aa0 <SysTick_Config+0x40>)
 8002a90:	2207      	movs	r2, #7
 8002a92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	e000e010 	.word	0xe000e010

08002aa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f7ff ff2d 	bl	800290c <__NVIC_SetPriorityGrouping>
}
 8002ab2:	bf00      	nop
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b086      	sub	sp, #24
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	60b9      	str	r1, [r7, #8]
 8002ac4:	607a      	str	r2, [r7, #4]
 8002ac6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002acc:	f7ff ff42 	bl	8002954 <__NVIC_GetPriorityGrouping>
 8002ad0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	68b9      	ldr	r1, [r7, #8]
 8002ad6:	6978      	ldr	r0, [r7, #20]
 8002ad8:	f7ff ff90 	bl	80029fc <NVIC_EncodePriority>
 8002adc:	4602      	mov	r2, r0
 8002ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff ff5f 	bl	80029a8 <__NVIC_SetPriority>
}
 8002aea:	bf00      	nop
 8002aec:	3718      	adds	r7, #24
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b082      	sub	sp, #8
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	4603      	mov	r3, r0
 8002afa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff ff35 	bl	8002970 <__NVIC_EnableIRQ>
}
 8002b06:	bf00      	nop
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}

08002b0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b0e:	b580      	push	{r7, lr}
 8002b10:	b082      	sub	sp, #8
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7ff ffa2 	bl	8002a60 <SysTick_Config>
 8002b1c:	4603      	mov	r3, r0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b082      	sub	sp, #8
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d101      	bne.n	8002b38 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e00e      	b.n	8002b56 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	795b      	ldrb	r3, [r3, #5]
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d105      	bne.n	8002b4e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f7ff f9ab 	bl	8001ea4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2201      	movs	r2, #1
 8002b52:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3708      	adds	r7, #8
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b085      	sub	sp, #20
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b66:	2300      	movs	r3, #0
 8002b68:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d008      	beq.n	8002b86 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2204      	movs	r2, #4
 8002b78:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e020      	b.n	8002bc8 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f022 020e 	bic.w	r2, r2, #14
 8002b94:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f022 0201 	bic.w	r2, r2, #1
 8002ba4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bae:	2101      	movs	r1, #1
 8002bb0:	fa01 f202 	lsl.w	r2, r1, r2
 8002bb4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2201      	movs	r2, #1
 8002bba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3714      	adds	r7, #20
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bc80      	pop	{r7}
 8002bd0:	4770      	bx	lr
	...

08002bd4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d005      	beq.n	8002bf6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2204      	movs	r2, #4
 8002bee:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	73fb      	strb	r3, [r7, #15]
 8002bf4:	e051      	b.n	8002c9a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f022 020e 	bic.w	r2, r2, #14
 8002c04:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 0201 	bic.w	r2, r2, #1
 8002c14:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a22      	ldr	r2, [pc, #136]	; (8002ca4 <HAL_DMA_Abort_IT+0xd0>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d029      	beq.n	8002c74 <HAL_DMA_Abort_IT+0xa0>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a20      	ldr	r2, [pc, #128]	; (8002ca8 <HAL_DMA_Abort_IT+0xd4>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d022      	beq.n	8002c70 <HAL_DMA_Abort_IT+0x9c>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a1f      	ldr	r2, [pc, #124]	; (8002cac <HAL_DMA_Abort_IT+0xd8>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d01a      	beq.n	8002c6a <HAL_DMA_Abort_IT+0x96>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a1d      	ldr	r2, [pc, #116]	; (8002cb0 <HAL_DMA_Abort_IT+0xdc>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d012      	beq.n	8002c64 <HAL_DMA_Abort_IT+0x90>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a1c      	ldr	r2, [pc, #112]	; (8002cb4 <HAL_DMA_Abort_IT+0xe0>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d00a      	beq.n	8002c5e <HAL_DMA_Abort_IT+0x8a>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a1a      	ldr	r2, [pc, #104]	; (8002cb8 <HAL_DMA_Abort_IT+0xe4>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d102      	bne.n	8002c58 <HAL_DMA_Abort_IT+0x84>
 8002c52:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002c56:	e00e      	b.n	8002c76 <HAL_DMA_Abort_IT+0xa2>
 8002c58:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c5c:	e00b      	b.n	8002c76 <HAL_DMA_Abort_IT+0xa2>
 8002c5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c62:	e008      	b.n	8002c76 <HAL_DMA_Abort_IT+0xa2>
 8002c64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c68:	e005      	b.n	8002c76 <HAL_DMA_Abort_IT+0xa2>
 8002c6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c6e:	e002      	b.n	8002c76 <HAL_DMA_Abort_IT+0xa2>
 8002c70:	2310      	movs	r3, #16
 8002c72:	e000      	b.n	8002c76 <HAL_DMA_Abort_IT+0xa2>
 8002c74:	2301      	movs	r3, #1
 8002c76:	4a11      	ldr	r2, [pc, #68]	; (8002cbc <HAL_DMA_Abort_IT+0xe8>)
 8002c78:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d003      	beq.n	8002c9a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	4798      	blx	r3
    } 
  }
  return status;
 8002c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3710      	adds	r7, #16
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40020008 	.word	0x40020008
 8002ca8:	4002001c 	.word	0x4002001c
 8002cac:	40020030 	.word	0x40020030
 8002cb0:	40020044 	.word	0x40020044
 8002cb4:	40020058 	.word	0x40020058
 8002cb8:	4002006c 	.word	0x4002006c
 8002cbc:	40020000 	.word	0x40020000

08002cc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b08b      	sub	sp, #44	; 0x2c
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cd2:	e169      	b.n	8002fa8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	69fa      	ldr	r2, [r7, #28]
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	429a      	cmp	r2, r3
 8002cee:	f040 8158 	bne.w	8002fa2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	4a9a      	ldr	r2, [pc, #616]	; (8002f60 <HAL_GPIO_Init+0x2a0>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d05e      	beq.n	8002dba <HAL_GPIO_Init+0xfa>
 8002cfc:	4a98      	ldr	r2, [pc, #608]	; (8002f60 <HAL_GPIO_Init+0x2a0>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d875      	bhi.n	8002dee <HAL_GPIO_Init+0x12e>
 8002d02:	4a98      	ldr	r2, [pc, #608]	; (8002f64 <HAL_GPIO_Init+0x2a4>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d058      	beq.n	8002dba <HAL_GPIO_Init+0xfa>
 8002d08:	4a96      	ldr	r2, [pc, #600]	; (8002f64 <HAL_GPIO_Init+0x2a4>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d86f      	bhi.n	8002dee <HAL_GPIO_Init+0x12e>
 8002d0e:	4a96      	ldr	r2, [pc, #600]	; (8002f68 <HAL_GPIO_Init+0x2a8>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d052      	beq.n	8002dba <HAL_GPIO_Init+0xfa>
 8002d14:	4a94      	ldr	r2, [pc, #592]	; (8002f68 <HAL_GPIO_Init+0x2a8>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d869      	bhi.n	8002dee <HAL_GPIO_Init+0x12e>
 8002d1a:	4a94      	ldr	r2, [pc, #592]	; (8002f6c <HAL_GPIO_Init+0x2ac>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d04c      	beq.n	8002dba <HAL_GPIO_Init+0xfa>
 8002d20:	4a92      	ldr	r2, [pc, #584]	; (8002f6c <HAL_GPIO_Init+0x2ac>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d863      	bhi.n	8002dee <HAL_GPIO_Init+0x12e>
 8002d26:	4a92      	ldr	r2, [pc, #584]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d046      	beq.n	8002dba <HAL_GPIO_Init+0xfa>
 8002d2c:	4a90      	ldr	r2, [pc, #576]	; (8002f70 <HAL_GPIO_Init+0x2b0>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d85d      	bhi.n	8002dee <HAL_GPIO_Init+0x12e>
 8002d32:	2b12      	cmp	r3, #18
 8002d34:	d82a      	bhi.n	8002d8c <HAL_GPIO_Init+0xcc>
 8002d36:	2b12      	cmp	r3, #18
 8002d38:	d859      	bhi.n	8002dee <HAL_GPIO_Init+0x12e>
 8002d3a:	a201      	add	r2, pc, #4	; (adr r2, 8002d40 <HAL_GPIO_Init+0x80>)
 8002d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d40:	08002dbb 	.word	0x08002dbb
 8002d44:	08002d95 	.word	0x08002d95
 8002d48:	08002da7 	.word	0x08002da7
 8002d4c:	08002de9 	.word	0x08002de9
 8002d50:	08002def 	.word	0x08002def
 8002d54:	08002def 	.word	0x08002def
 8002d58:	08002def 	.word	0x08002def
 8002d5c:	08002def 	.word	0x08002def
 8002d60:	08002def 	.word	0x08002def
 8002d64:	08002def 	.word	0x08002def
 8002d68:	08002def 	.word	0x08002def
 8002d6c:	08002def 	.word	0x08002def
 8002d70:	08002def 	.word	0x08002def
 8002d74:	08002def 	.word	0x08002def
 8002d78:	08002def 	.word	0x08002def
 8002d7c:	08002def 	.word	0x08002def
 8002d80:	08002def 	.word	0x08002def
 8002d84:	08002d9d 	.word	0x08002d9d
 8002d88:	08002db1 	.word	0x08002db1
 8002d8c:	4a79      	ldr	r2, [pc, #484]	; (8002f74 <HAL_GPIO_Init+0x2b4>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d013      	beq.n	8002dba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d92:	e02c      	b.n	8002dee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	623b      	str	r3, [r7, #32]
          break;
 8002d9a:	e029      	b.n	8002df0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	3304      	adds	r3, #4
 8002da2:	623b      	str	r3, [r7, #32]
          break;
 8002da4:	e024      	b.n	8002df0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	3308      	adds	r3, #8
 8002dac:	623b      	str	r3, [r7, #32]
          break;
 8002dae:	e01f      	b.n	8002df0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	330c      	adds	r3, #12
 8002db6:	623b      	str	r3, [r7, #32]
          break;
 8002db8:	e01a      	b.n	8002df0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d102      	bne.n	8002dc8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002dc2:	2304      	movs	r3, #4
 8002dc4:	623b      	str	r3, [r7, #32]
          break;
 8002dc6:	e013      	b.n	8002df0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d105      	bne.n	8002ddc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002dd0:	2308      	movs	r3, #8
 8002dd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	69fa      	ldr	r2, [r7, #28]
 8002dd8:	611a      	str	r2, [r3, #16]
          break;
 8002dda:	e009      	b.n	8002df0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ddc:	2308      	movs	r3, #8
 8002dde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	69fa      	ldr	r2, [r7, #28]
 8002de4:	615a      	str	r2, [r3, #20]
          break;
 8002de6:	e003      	b.n	8002df0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002de8:	2300      	movs	r3, #0
 8002dea:	623b      	str	r3, [r7, #32]
          break;
 8002dec:	e000      	b.n	8002df0 <HAL_GPIO_Init+0x130>
          break;
 8002dee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	2bff      	cmp	r3, #255	; 0xff
 8002df4:	d801      	bhi.n	8002dfa <HAL_GPIO_Init+0x13a>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	e001      	b.n	8002dfe <HAL_GPIO_Init+0x13e>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	2bff      	cmp	r3, #255	; 0xff
 8002e04:	d802      	bhi.n	8002e0c <HAL_GPIO_Init+0x14c>
 8002e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	e002      	b.n	8002e12 <HAL_GPIO_Init+0x152>
 8002e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0e:	3b08      	subs	r3, #8
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	210f      	movs	r1, #15
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e20:	43db      	mvns	r3, r3
 8002e22:	401a      	ands	r2, r3
 8002e24:	6a39      	ldr	r1, [r7, #32]
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	fa01 f303 	lsl.w	r3, r1, r3
 8002e2c:	431a      	orrs	r2, r3
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f000 80b1 	beq.w	8002fa2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e40:	4b4d      	ldr	r3, [pc, #308]	; (8002f78 <HAL_GPIO_Init+0x2b8>)
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	4a4c      	ldr	r2, [pc, #304]	; (8002f78 <HAL_GPIO_Init+0x2b8>)
 8002e46:	f043 0301 	orr.w	r3, r3, #1
 8002e4a:	6193      	str	r3, [r2, #24]
 8002e4c:	4b4a      	ldr	r3, [pc, #296]	; (8002f78 <HAL_GPIO_Init+0x2b8>)
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	60bb      	str	r3, [r7, #8]
 8002e56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e58:	4a48      	ldr	r2, [pc, #288]	; (8002f7c <HAL_GPIO_Init+0x2bc>)
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5c:	089b      	lsrs	r3, r3, #2
 8002e5e:	3302      	adds	r3, #2
 8002e60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e68:	f003 0303 	and.w	r3, r3, #3
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	220f      	movs	r2, #15
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	43db      	mvns	r3, r3
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	4a40      	ldr	r2, [pc, #256]	; (8002f80 <HAL_GPIO_Init+0x2c0>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d013      	beq.n	8002eac <HAL_GPIO_Init+0x1ec>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a3f      	ldr	r2, [pc, #252]	; (8002f84 <HAL_GPIO_Init+0x2c4>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d00d      	beq.n	8002ea8 <HAL_GPIO_Init+0x1e8>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a3e      	ldr	r2, [pc, #248]	; (8002f88 <HAL_GPIO_Init+0x2c8>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d007      	beq.n	8002ea4 <HAL_GPIO_Init+0x1e4>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4a3d      	ldr	r2, [pc, #244]	; (8002f8c <HAL_GPIO_Init+0x2cc>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d101      	bne.n	8002ea0 <HAL_GPIO_Init+0x1e0>
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	e006      	b.n	8002eae <HAL_GPIO_Init+0x1ee>
 8002ea0:	2304      	movs	r3, #4
 8002ea2:	e004      	b.n	8002eae <HAL_GPIO_Init+0x1ee>
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	e002      	b.n	8002eae <HAL_GPIO_Init+0x1ee>
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e000      	b.n	8002eae <HAL_GPIO_Init+0x1ee>
 8002eac:	2300      	movs	r3, #0
 8002eae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eb0:	f002 0203 	and.w	r2, r2, #3
 8002eb4:	0092      	lsls	r2, r2, #2
 8002eb6:	4093      	lsls	r3, r2
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ebe:	492f      	ldr	r1, [pc, #188]	; (8002f7c <HAL_GPIO_Init+0x2bc>)
 8002ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec2:	089b      	lsrs	r3, r3, #2
 8002ec4:	3302      	adds	r3, #2
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d006      	beq.n	8002ee6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ed8:	4b2d      	ldr	r3, [pc, #180]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	492c      	ldr	r1, [pc, #176]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	600b      	str	r3, [r1, #0]
 8002ee4:	e006      	b.n	8002ef4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ee6:	4b2a      	ldr	r3, [pc, #168]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	43db      	mvns	r3, r3
 8002eee:	4928      	ldr	r1, [pc, #160]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d006      	beq.n	8002f0e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f00:	4b23      	ldr	r3, [pc, #140]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002f02:	685a      	ldr	r2, [r3, #4]
 8002f04:	4922      	ldr	r1, [pc, #136]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	604b      	str	r3, [r1, #4]
 8002f0c:	e006      	b.n	8002f1c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f0e:	4b20      	ldr	r3, [pc, #128]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002f10:	685a      	ldr	r2, [r3, #4]
 8002f12:	69bb      	ldr	r3, [r7, #24]
 8002f14:	43db      	mvns	r3, r3
 8002f16:	491e      	ldr	r1, [pc, #120]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002f18:	4013      	ands	r3, r2
 8002f1a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d006      	beq.n	8002f36 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f28:	4b19      	ldr	r3, [pc, #100]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002f2a:	689a      	ldr	r2, [r3, #8]
 8002f2c:	4918      	ldr	r1, [pc, #96]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002f2e:	69bb      	ldr	r3, [r7, #24]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	608b      	str	r3, [r1, #8]
 8002f34:	e006      	b.n	8002f44 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f36:	4b16      	ldr	r3, [pc, #88]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002f38:	689a      	ldr	r2, [r3, #8]
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	4914      	ldr	r1, [pc, #80]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002f40:	4013      	ands	r3, r2
 8002f42:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d021      	beq.n	8002f94 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f50:	4b0f      	ldr	r3, [pc, #60]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002f52:	68da      	ldr	r2, [r3, #12]
 8002f54:	490e      	ldr	r1, [pc, #56]	; (8002f90 <HAL_GPIO_Init+0x2d0>)
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	60cb      	str	r3, [r1, #12]
 8002f5c:	e021      	b.n	8002fa2 <HAL_GPIO_Init+0x2e2>
 8002f5e:	bf00      	nop
 8002f60:	10320000 	.word	0x10320000
 8002f64:	10310000 	.word	0x10310000
 8002f68:	10220000 	.word	0x10220000
 8002f6c:	10210000 	.word	0x10210000
 8002f70:	10120000 	.word	0x10120000
 8002f74:	10110000 	.word	0x10110000
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	40010000 	.word	0x40010000
 8002f80:	40010800 	.word	0x40010800
 8002f84:	40010c00 	.word	0x40010c00
 8002f88:	40011000 	.word	0x40011000
 8002f8c:	40011400 	.word	0x40011400
 8002f90:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f94:	4b0b      	ldr	r3, [pc, #44]	; (8002fc4 <HAL_GPIO_Init+0x304>)
 8002f96:	68da      	ldr	r2, [r3, #12]
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	43db      	mvns	r3, r3
 8002f9c:	4909      	ldr	r1, [pc, #36]	; (8002fc4 <HAL_GPIO_Init+0x304>)
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa4:	3301      	adds	r3, #1
 8002fa6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fae:	fa22 f303 	lsr.w	r3, r2, r3
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f47f ae8e 	bne.w	8002cd4 <HAL_GPIO_Init+0x14>
  }
}
 8002fb8:	bf00      	nop
 8002fba:	bf00      	nop
 8002fbc:	372c      	adds	r7, #44	; 0x2c
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bc80      	pop	{r7}
 8002fc2:	4770      	bx	lr
 8002fc4:	40010400 	.word	0x40010400

08002fc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	887b      	ldrh	r3, [r7, #2]
 8002fda:	4013      	ands	r3, r2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d002      	beq.n	8002fe6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	73fb      	strb	r3, [r7, #15]
 8002fe4:	e001      	b.n	8002fea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002fea:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3714      	adds	r7, #20
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bc80      	pop	{r7}
 8002ff4:	4770      	bx	lr

08002ff6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b083      	sub	sp, #12
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
 8002ffe:	460b      	mov	r3, r1
 8003000:	807b      	strh	r3, [r7, #2]
 8003002:	4613      	mov	r3, r2
 8003004:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003006:	787b      	ldrb	r3, [r7, #1]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d003      	beq.n	8003014 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800300c:	887a      	ldrh	r2, [r7, #2]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003012:	e003      	b.n	800301c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003014:	887b      	ldrh	r3, [r7, #2]
 8003016:	041a      	lsls	r2, r3, #16
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	611a      	str	r2, [r3, #16]
}
 800301c:	bf00      	nop
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	bc80      	pop	{r7}
 8003024:	4770      	bx	lr
	...

08003028 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d101      	bne.n	800303a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e12b      	b.n	8003292 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003040:	b2db      	uxtb	r3, r3
 8003042:	2b00      	cmp	r3, #0
 8003044:	d106      	bne.n	8003054 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f7fe ff46 	bl	8001ee0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2224      	movs	r2, #36	; 0x24
 8003058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f022 0201 	bic.w	r2, r2, #1
 800306a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800307a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800308a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800308c:	f000 fce4 	bl	8003a58 <HAL_RCC_GetPCLK1Freq>
 8003090:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	4a81      	ldr	r2, [pc, #516]	; (800329c <HAL_I2C_Init+0x274>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d807      	bhi.n	80030ac <HAL_I2C_Init+0x84>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4a80      	ldr	r2, [pc, #512]	; (80032a0 <HAL_I2C_Init+0x278>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	bf94      	ite	ls
 80030a4:	2301      	movls	r3, #1
 80030a6:	2300      	movhi	r3, #0
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	e006      	b.n	80030ba <HAL_I2C_Init+0x92>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	4a7d      	ldr	r2, [pc, #500]	; (80032a4 <HAL_I2C_Init+0x27c>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	bf94      	ite	ls
 80030b4:	2301      	movls	r3, #1
 80030b6:	2300      	movhi	r3, #0
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e0e7      	b.n	8003292 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	4a78      	ldr	r2, [pc, #480]	; (80032a8 <HAL_I2C_Init+0x280>)
 80030c6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ca:	0c9b      	lsrs	r3, r3, #18
 80030cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68ba      	ldr	r2, [r7, #8]
 80030de:	430a      	orrs	r2, r1
 80030e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	6a1b      	ldr	r3, [r3, #32]
 80030e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	4a6a      	ldr	r2, [pc, #424]	; (800329c <HAL_I2C_Init+0x274>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d802      	bhi.n	80030fc <HAL_I2C_Init+0xd4>
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	3301      	adds	r3, #1
 80030fa:	e009      	b.n	8003110 <HAL_I2C_Init+0xe8>
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003102:	fb02 f303 	mul.w	r3, r2, r3
 8003106:	4a69      	ldr	r2, [pc, #420]	; (80032ac <HAL_I2C_Init+0x284>)
 8003108:	fba2 2303 	umull	r2, r3, r2, r3
 800310c:	099b      	lsrs	r3, r3, #6
 800310e:	3301      	adds	r3, #1
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	6812      	ldr	r2, [r2, #0]
 8003114:	430b      	orrs	r3, r1
 8003116:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	69db      	ldr	r3, [r3, #28]
 800311e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003122:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	495c      	ldr	r1, [pc, #368]	; (800329c <HAL_I2C_Init+0x274>)
 800312c:	428b      	cmp	r3, r1
 800312e:	d819      	bhi.n	8003164 <HAL_I2C_Init+0x13c>
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	1e59      	subs	r1, r3, #1
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	fbb1 f3f3 	udiv	r3, r1, r3
 800313e:	1c59      	adds	r1, r3, #1
 8003140:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003144:	400b      	ands	r3, r1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d00a      	beq.n	8003160 <HAL_I2C_Init+0x138>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	1e59      	subs	r1, r3, #1
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	005b      	lsls	r3, r3, #1
 8003154:	fbb1 f3f3 	udiv	r3, r1, r3
 8003158:	3301      	adds	r3, #1
 800315a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800315e:	e051      	b.n	8003204 <HAL_I2C_Init+0x1dc>
 8003160:	2304      	movs	r3, #4
 8003162:	e04f      	b.n	8003204 <HAL_I2C_Init+0x1dc>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d111      	bne.n	8003190 <HAL_I2C_Init+0x168>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	1e58      	subs	r0, r3, #1
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6859      	ldr	r1, [r3, #4]
 8003174:	460b      	mov	r3, r1
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	440b      	add	r3, r1
 800317a:	fbb0 f3f3 	udiv	r3, r0, r3
 800317e:	3301      	adds	r3, #1
 8003180:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003184:	2b00      	cmp	r3, #0
 8003186:	bf0c      	ite	eq
 8003188:	2301      	moveq	r3, #1
 800318a:	2300      	movne	r3, #0
 800318c:	b2db      	uxtb	r3, r3
 800318e:	e012      	b.n	80031b6 <HAL_I2C_Init+0x18e>
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	1e58      	subs	r0, r3, #1
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6859      	ldr	r1, [r3, #4]
 8003198:	460b      	mov	r3, r1
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	440b      	add	r3, r1
 800319e:	0099      	lsls	r1, r3, #2
 80031a0:	440b      	add	r3, r1
 80031a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031a6:	3301      	adds	r3, #1
 80031a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	bf0c      	ite	eq
 80031b0:	2301      	moveq	r3, #1
 80031b2:	2300      	movne	r3, #0
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <HAL_I2C_Init+0x196>
 80031ba:	2301      	movs	r3, #1
 80031bc:	e022      	b.n	8003204 <HAL_I2C_Init+0x1dc>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10e      	bne.n	80031e4 <HAL_I2C_Init+0x1bc>
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	1e58      	subs	r0, r3, #1
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6859      	ldr	r1, [r3, #4]
 80031ce:	460b      	mov	r3, r1
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	440b      	add	r3, r1
 80031d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80031d8:	3301      	adds	r3, #1
 80031da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031e2:	e00f      	b.n	8003204 <HAL_I2C_Init+0x1dc>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	1e58      	subs	r0, r3, #1
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6859      	ldr	r1, [r3, #4]
 80031ec:	460b      	mov	r3, r1
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	440b      	add	r3, r1
 80031f2:	0099      	lsls	r1, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80031fa:	3301      	adds	r3, #1
 80031fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003200:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003204:	6879      	ldr	r1, [r7, #4]
 8003206:	6809      	ldr	r1, [r1, #0]
 8003208:	4313      	orrs	r3, r2
 800320a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	69da      	ldr	r2, [r3, #28]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	431a      	orrs	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	430a      	orrs	r2, r1
 8003226:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003232:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	6911      	ldr	r1, [r2, #16]
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	68d2      	ldr	r2, [r2, #12]
 800323e:	4311      	orrs	r1, r2
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	6812      	ldr	r2, [r2, #0]
 8003244:	430b      	orrs	r3, r1
 8003246:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	695a      	ldr	r2, [r3, #20]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	699b      	ldr	r3, [r3, #24]
 800325a:	431a      	orrs	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	430a      	orrs	r2, r1
 8003262:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f042 0201 	orr.w	r2, r2, #1
 8003272:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2220      	movs	r2, #32
 800327e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2200      	movs	r2, #0
 8003286:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2200      	movs	r2, #0
 800328c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003290:	2300      	movs	r3, #0
}
 8003292:	4618      	mov	r0, r3
 8003294:	3710      	adds	r7, #16
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	000186a0 	.word	0x000186a0
 80032a0:	001e847f 	.word	0x001e847f
 80032a4:	003d08ff 	.word	0x003d08ff
 80032a8:	431bde83 	.word	0x431bde83
 80032ac:	10624dd3 	.word	0x10624dd3

080032b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e272      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f000 8087 	beq.w	80033de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80032d0:	4b92      	ldr	r3, [pc, #584]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f003 030c 	and.w	r3, r3, #12
 80032d8:	2b04      	cmp	r3, #4
 80032da:	d00c      	beq.n	80032f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80032dc:	4b8f      	ldr	r3, [pc, #572]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f003 030c 	and.w	r3, r3, #12
 80032e4:	2b08      	cmp	r3, #8
 80032e6:	d112      	bne.n	800330e <HAL_RCC_OscConfig+0x5e>
 80032e8:	4b8c      	ldr	r3, [pc, #560]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032f4:	d10b      	bne.n	800330e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032f6:	4b89      	ldr	r3, [pc, #548]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d06c      	beq.n	80033dc <HAL_RCC_OscConfig+0x12c>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d168      	bne.n	80033dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e24c      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003316:	d106      	bne.n	8003326 <HAL_RCC_OscConfig+0x76>
 8003318:	4b80      	ldr	r3, [pc, #512]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a7f      	ldr	r2, [pc, #508]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 800331e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003322:	6013      	str	r3, [r2, #0]
 8003324:	e02e      	b.n	8003384 <HAL_RCC_OscConfig+0xd4>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d10c      	bne.n	8003348 <HAL_RCC_OscConfig+0x98>
 800332e:	4b7b      	ldr	r3, [pc, #492]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a7a      	ldr	r2, [pc, #488]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003334:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003338:	6013      	str	r3, [r2, #0]
 800333a:	4b78      	ldr	r3, [pc, #480]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a77      	ldr	r2, [pc, #476]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003340:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003344:	6013      	str	r3, [r2, #0]
 8003346:	e01d      	b.n	8003384 <HAL_RCC_OscConfig+0xd4>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003350:	d10c      	bne.n	800336c <HAL_RCC_OscConfig+0xbc>
 8003352:	4b72      	ldr	r3, [pc, #456]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a71      	ldr	r2, [pc, #452]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003358:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800335c:	6013      	str	r3, [r2, #0]
 800335e:	4b6f      	ldr	r3, [pc, #444]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a6e      	ldr	r2, [pc, #440]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003368:	6013      	str	r3, [r2, #0]
 800336a:	e00b      	b.n	8003384 <HAL_RCC_OscConfig+0xd4>
 800336c:	4b6b      	ldr	r3, [pc, #428]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a6a      	ldr	r2, [pc, #424]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003372:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003376:	6013      	str	r3, [r2, #0]
 8003378:	4b68      	ldr	r3, [pc, #416]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a67      	ldr	r2, [pc, #412]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 800337e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003382:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d013      	beq.n	80033b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800338c:	f7ff f87e 	bl	800248c <HAL_GetTick>
 8003390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003392:	e008      	b.n	80033a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003394:	f7ff f87a 	bl	800248c <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b64      	cmp	r3, #100	; 0x64
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e200      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033a6:	4b5d      	ldr	r3, [pc, #372]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d0f0      	beq.n	8003394 <HAL_RCC_OscConfig+0xe4>
 80033b2:	e014      	b.n	80033de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b4:	f7ff f86a 	bl	800248c <HAL_GetTick>
 80033b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ba:	e008      	b.n	80033ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033bc:	f7ff f866 	bl	800248c <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	2b64      	cmp	r3, #100	; 0x64
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e1ec      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ce:	4b53      	ldr	r3, [pc, #332]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d1f0      	bne.n	80033bc <HAL_RCC_OscConfig+0x10c>
 80033da:	e000      	b.n	80033de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0302 	and.w	r3, r3, #2
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d063      	beq.n	80034b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033ea:	4b4c      	ldr	r3, [pc, #304]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f003 030c 	and.w	r3, r3, #12
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00b      	beq.n	800340e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80033f6:	4b49      	ldr	r3, [pc, #292]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f003 030c 	and.w	r3, r3, #12
 80033fe:	2b08      	cmp	r3, #8
 8003400:	d11c      	bne.n	800343c <HAL_RCC_OscConfig+0x18c>
 8003402:	4b46      	ldr	r3, [pc, #280]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d116      	bne.n	800343c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800340e:	4b43      	ldr	r3, [pc, #268]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d005      	beq.n	8003426 <HAL_RCC_OscConfig+0x176>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	2b01      	cmp	r3, #1
 8003420:	d001      	beq.n	8003426 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e1c0      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003426:	4b3d      	ldr	r3, [pc, #244]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	4939      	ldr	r1, [pc, #228]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003436:	4313      	orrs	r3, r2
 8003438:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800343a:	e03a      	b.n	80034b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d020      	beq.n	8003486 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003444:	4b36      	ldr	r3, [pc, #216]	; (8003520 <HAL_RCC_OscConfig+0x270>)
 8003446:	2201      	movs	r2, #1
 8003448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344a:	f7ff f81f 	bl	800248c <HAL_GetTick>
 800344e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003450:	e008      	b.n	8003464 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003452:	f7ff f81b 	bl	800248c <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d901      	bls.n	8003464 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e1a1      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003464:	4b2d      	ldr	r3, [pc, #180]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0302 	and.w	r3, r3, #2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d0f0      	beq.n	8003452 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003470:	4b2a      	ldr	r3, [pc, #168]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	00db      	lsls	r3, r3, #3
 800347e:	4927      	ldr	r1, [pc, #156]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 8003480:	4313      	orrs	r3, r2
 8003482:	600b      	str	r3, [r1, #0]
 8003484:	e015      	b.n	80034b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003486:	4b26      	ldr	r3, [pc, #152]	; (8003520 <HAL_RCC_OscConfig+0x270>)
 8003488:	2200      	movs	r2, #0
 800348a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348c:	f7fe fffe 	bl	800248c <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003494:	f7fe fffa 	bl	800248c <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e180      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034a6:	4b1d      	ldr	r3, [pc, #116]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0302 	and.w	r3, r3, #2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1f0      	bne.n	8003494 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0308 	and.w	r3, r3, #8
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d03a      	beq.n	8003534 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	699b      	ldr	r3, [r3, #24]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d019      	beq.n	80034fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034c6:	4b17      	ldr	r3, [pc, #92]	; (8003524 <HAL_RCC_OscConfig+0x274>)
 80034c8:	2201      	movs	r2, #1
 80034ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034cc:	f7fe ffde 	bl	800248c <HAL_GetTick>
 80034d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034d2:	e008      	b.n	80034e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034d4:	f7fe ffda 	bl	800248c <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e160      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034e6:	4b0d      	ldr	r3, [pc, #52]	; (800351c <HAL_RCC_OscConfig+0x26c>)
 80034e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d0f0      	beq.n	80034d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80034f2:	2001      	movs	r0, #1
 80034f4:	f000 fad8 	bl	8003aa8 <RCC_Delay>
 80034f8:	e01c      	b.n	8003534 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034fa:	4b0a      	ldr	r3, [pc, #40]	; (8003524 <HAL_RCC_OscConfig+0x274>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003500:	f7fe ffc4 	bl	800248c <HAL_GetTick>
 8003504:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003506:	e00f      	b.n	8003528 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003508:	f7fe ffc0 	bl	800248c <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d908      	bls.n	8003528 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e146      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
 800351a:	bf00      	nop
 800351c:	40021000 	.word	0x40021000
 8003520:	42420000 	.word	0x42420000
 8003524:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003528:	4b92      	ldr	r3, [pc, #584]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 800352a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352c:	f003 0302 	and.w	r3, r3, #2
 8003530:	2b00      	cmp	r3, #0
 8003532:	d1e9      	bne.n	8003508 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0304 	and.w	r3, r3, #4
 800353c:	2b00      	cmp	r3, #0
 800353e:	f000 80a6 	beq.w	800368e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003542:	2300      	movs	r3, #0
 8003544:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003546:	4b8b      	ldr	r3, [pc, #556]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 8003548:	69db      	ldr	r3, [r3, #28]
 800354a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d10d      	bne.n	800356e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003552:	4b88      	ldr	r3, [pc, #544]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 8003554:	69db      	ldr	r3, [r3, #28]
 8003556:	4a87      	ldr	r2, [pc, #540]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 8003558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800355c:	61d3      	str	r3, [r2, #28]
 800355e:	4b85      	ldr	r3, [pc, #532]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 8003560:	69db      	ldr	r3, [r3, #28]
 8003562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003566:	60bb      	str	r3, [r7, #8]
 8003568:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800356a:	2301      	movs	r3, #1
 800356c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800356e:	4b82      	ldr	r3, [pc, #520]	; (8003778 <HAL_RCC_OscConfig+0x4c8>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003576:	2b00      	cmp	r3, #0
 8003578:	d118      	bne.n	80035ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800357a:	4b7f      	ldr	r3, [pc, #508]	; (8003778 <HAL_RCC_OscConfig+0x4c8>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a7e      	ldr	r2, [pc, #504]	; (8003778 <HAL_RCC_OscConfig+0x4c8>)
 8003580:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003584:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003586:	f7fe ff81 	bl	800248c <HAL_GetTick>
 800358a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800358c:	e008      	b.n	80035a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800358e:	f7fe ff7d 	bl	800248c <HAL_GetTick>
 8003592:	4602      	mov	r2, r0
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	2b64      	cmp	r3, #100	; 0x64
 800359a:	d901      	bls.n	80035a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e103      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035a0:	4b75      	ldr	r3, [pc, #468]	; (8003778 <HAL_RCC_OscConfig+0x4c8>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d0f0      	beq.n	800358e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d106      	bne.n	80035c2 <HAL_RCC_OscConfig+0x312>
 80035b4:	4b6f      	ldr	r3, [pc, #444]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80035b6:	6a1b      	ldr	r3, [r3, #32]
 80035b8:	4a6e      	ldr	r2, [pc, #440]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80035ba:	f043 0301 	orr.w	r3, r3, #1
 80035be:	6213      	str	r3, [r2, #32]
 80035c0:	e02d      	b.n	800361e <HAL_RCC_OscConfig+0x36e>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10c      	bne.n	80035e4 <HAL_RCC_OscConfig+0x334>
 80035ca:	4b6a      	ldr	r3, [pc, #424]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	4a69      	ldr	r2, [pc, #420]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80035d0:	f023 0301 	bic.w	r3, r3, #1
 80035d4:	6213      	str	r3, [r2, #32]
 80035d6:	4b67      	ldr	r3, [pc, #412]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80035d8:	6a1b      	ldr	r3, [r3, #32]
 80035da:	4a66      	ldr	r2, [pc, #408]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80035dc:	f023 0304 	bic.w	r3, r3, #4
 80035e0:	6213      	str	r3, [r2, #32]
 80035e2:	e01c      	b.n	800361e <HAL_RCC_OscConfig+0x36e>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	2b05      	cmp	r3, #5
 80035ea:	d10c      	bne.n	8003606 <HAL_RCC_OscConfig+0x356>
 80035ec:	4b61      	ldr	r3, [pc, #388]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80035ee:	6a1b      	ldr	r3, [r3, #32]
 80035f0:	4a60      	ldr	r2, [pc, #384]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80035f2:	f043 0304 	orr.w	r3, r3, #4
 80035f6:	6213      	str	r3, [r2, #32]
 80035f8:	4b5e      	ldr	r3, [pc, #376]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	4a5d      	ldr	r2, [pc, #372]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80035fe:	f043 0301 	orr.w	r3, r3, #1
 8003602:	6213      	str	r3, [r2, #32]
 8003604:	e00b      	b.n	800361e <HAL_RCC_OscConfig+0x36e>
 8003606:	4b5b      	ldr	r3, [pc, #364]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	4a5a      	ldr	r2, [pc, #360]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 800360c:	f023 0301 	bic.w	r3, r3, #1
 8003610:	6213      	str	r3, [r2, #32]
 8003612:	4b58      	ldr	r3, [pc, #352]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 8003614:	6a1b      	ldr	r3, [r3, #32]
 8003616:	4a57      	ldr	r2, [pc, #348]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 8003618:	f023 0304 	bic.w	r3, r3, #4
 800361c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d015      	beq.n	8003652 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003626:	f7fe ff31 	bl	800248c <HAL_GetTick>
 800362a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800362c:	e00a      	b.n	8003644 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800362e:	f7fe ff2d 	bl	800248c <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	f241 3288 	movw	r2, #5000	; 0x1388
 800363c:	4293      	cmp	r3, r2
 800363e:	d901      	bls.n	8003644 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e0b1      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003644:	4b4b      	ldr	r3, [pc, #300]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	f003 0302 	and.w	r3, r3, #2
 800364c:	2b00      	cmp	r3, #0
 800364e:	d0ee      	beq.n	800362e <HAL_RCC_OscConfig+0x37e>
 8003650:	e014      	b.n	800367c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003652:	f7fe ff1b 	bl	800248c <HAL_GetTick>
 8003656:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003658:	e00a      	b.n	8003670 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800365a:	f7fe ff17 	bl	800248c <HAL_GetTick>
 800365e:	4602      	mov	r2, r0
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	f241 3288 	movw	r2, #5000	; 0x1388
 8003668:	4293      	cmp	r3, r2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e09b      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003670:	4b40      	ldr	r3, [pc, #256]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 8003672:	6a1b      	ldr	r3, [r3, #32]
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	2b00      	cmp	r3, #0
 800367a:	d1ee      	bne.n	800365a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800367c:	7dfb      	ldrb	r3, [r7, #23]
 800367e:	2b01      	cmp	r3, #1
 8003680:	d105      	bne.n	800368e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003682:	4b3c      	ldr	r3, [pc, #240]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	4a3b      	ldr	r2, [pc, #236]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 8003688:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800368c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	69db      	ldr	r3, [r3, #28]
 8003692:	2b00      	cmp	r3, #0
 8003694:	f000 8087 	beq.w	80037a6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003698:	4b36      	ldr	r3, [pc, #216]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f003 030c 	and.w	r3, r3, #12
 80036a0:	2b08      	cmp	r3, #8
 80036a2:	d061      	beq.n	8003768 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	69db      	ldr	r3, [r3, #28]
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d146      	bne.n	800373a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ac:	4b33      	ldr	r3, [pc, #204]	; (800377c <HAL_RCC_OscConfig+0x4cc>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036b2:	f7fe feeb 	bl	800248c <HAL_GetTick>
 80036b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036b8:	e008      	b.n	80036cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ba:	f7fe fee7 	bl	800248c <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d901      	bls.n	80036cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e06d      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036cc:	4b29      	ldr	r3, [pc, #164]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d1f0      	bne.n	80036ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a1b      	ldr	r3, [r3, #32]
 80036dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036e0:	d108      	bne.n	80036f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80036e2:	4b24      	ldr	r3, [pc, #144]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	4921      	ldr	r1, [pc, #132]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036f4:	4b1f      	ldr	r3, [pc, #124]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a19      	ldr	r1, [r3, #32]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003704:	430b      	orrs	r3, r1
 8003706:	491b      	ldr	r1, [pc, #108]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 8003708:	4313      	orrs	r3, r2
 800370a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800370c:	4b1b      	ldr	r3, [pc, #108]	; (800377c <HAL_RCC_OscConfig+0x4cc>)
 800370e:	2201      	movs	r2, #1
 8003710:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003712:	f7fe febb 	bl	800248c <HAL_GetTick>
 8003716:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003718:	e008      	b.n	800372c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800371a:	f7fe feb7 	bl	800248c <HAL_GetTick>
 800371e:	4602      	mov	r2, r0
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	2b02      	cmp	r3, #2
 8003726:	d901      	bls.n	800372c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e03d      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800372c:	4b11      	ldr	r3, [pc, #68]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d0f0      	beq.n	800371a <HAL_RCC_OscConfig+0x46a>
 8003738:	e035      	b.n	80037a6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800373a:	4b10      	ldr	r3, [pc, #64]	; (800377c <HAL_RCC_OscConfig+0x4cc>)
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003740:	f7fe fea4 	bl	800248c <HAL_GetTick>
 8003744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003746:	e008      	b.n	800375a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003748:	f7fe fea0 	bl	800248c <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b02      	cmp	r3, #2
 8003754:	d901      	bls.n	800375a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e026      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800375a:	4b06      	ldr	r3, [pc, #24]	; (8003774 <HAL_RCC_OscConfig+0x4c4>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1f0      	bne.n	8003748 <HAL_RCC_OscConfig+0x498>
 8003766:	e01e      	b.n	80037a6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	69db      	ldr	r3, [r3, #28]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d107      	bne.n	8003780 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e019      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
 8003774:	40021000 	.word	0x40021000
 8003778:	40007000 	.word	0x40007000
 800377c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003780:	4b0b      	ldr	r3, [pc, #44]	; (80037b0 <HAL_RCC_OscConfig+0x500>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a1b      	ldr	r3, [r3, #32]
 8003790:	429a      	cmp	r2, r3
 8003792:	d106      	bne.n	80037a2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800379e:	429a      	cmp	r2, r3
 80037a0:	d001      	beq.n	80037a6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e000      	b.n	80037a8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3718      	adds	r7, #24
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	40021000 	.word	0x40021000

080037b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d101      	bne.n	80037c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e0d0      	b.n	800396a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037c8:	4b6a      	ldr	r3, [pc, #424]	; (8003974 <HAL_RCC_ClockConfig+0x1c0>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0307 	and.w	r3, r3, #7
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d910      	bls.n	80037f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037d6:	4b67      	ldr	r3, [pc, #412]	; (8003974 <HAL_RCC_ClockConfig+0x1c0>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f023 0207 	bic.w	r2, r3, #7
 80037de:	4965      	ldr	r1, [pc, #404]	; (8003974 <HAL_RCC_ClockConfig+0x1c0>)
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037e6:	4b63      	ldr	r3, [pc, #396]	; (8003974 <HAL_RCC_ClockConfig+0x1c0>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0307 	and.w	r3, r3, #7
 80037ee:	683a      	ldr	r2, [r7, #0]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d001      	beq.n	80037f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e0b8      	b.n	800396a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0302 	and.w	r3, r3, #2
 8003800:	2b00      	cmp	r3, #0
 8003802:	d020      	beq.n	8003846 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f003 0304 	and.w	r3, r3, #4
 800380c:	2b00      	cmp	r3, #0
 800380e:	d005      	beq.n	800381c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003810:	4b59      	ldr	r3, [pc, #356]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	4a58      	ldr	r2, [pc, #352]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 8003816:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800381a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0308 	and.w	r3, r3, #8
 8003824:	2b00      	cmp	r3, #0
 8003826:	d005      	beq.n	8003834 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003828:	4b53      	ldr	r3, [pc, #332]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	4a52      	ldr	r2, [pc, #328]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 800382e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003832:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003834:	4b50      	ldr	r3, [pc, #320]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	494d      	ldr	r1, [pc, #308]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 8003842:	4313      	orrs	r3, r2
 8003844:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	2b00      	cmp	r3, #0
 8003850:	d040      	beq.n	80038d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	2b01      	cmp	r3, #1
 8003858:	d107      	bne.n	800386a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800385a:	4b47      	ldr	r3, [pc, #284]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d115      	bne.n	8003892 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e07f      	b.n	800396a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	2b02      	cmp	r3, #2
 8003870:	d107      	bne.n	8003882 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003872:	4b41      	ldr	r3, [pc, #260]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d109      	bne.n	8003892 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e073      	b.n	800396a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003882:	4b3d      	ldr	r3, [pc, #244]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0302 	and.w	r3, r3, #2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e06b      	b.n	800396a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003892:	4b39      	ldr	r3, [pc, #228]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f023 0203 	bic.w	r2, r3, #3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	4936      	ldr	r1, [pc, #216]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038a4:	f7fe fdf2 	bl	800248c <HAL_GetTick>
 80038a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038aa:	e00a      	b.n	80038c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038ac:	f7fe fdee 	bl	800248c <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e053      	b.n	800396a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038c2:	4b2d      	ldr	r3, [pc, #180]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f003 020c 	and.w	r2, r3, #12
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d1eb      	bne.n	80038ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038d4:	4b27      	ldr	r3, [pc, #156]	; (8003974 <HAL_RCC_ClockConfig+0x1c0>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 0307 	and.w	r3, r3, #7
 80038dc:	683a      	ldr	r2, [r7, #0]
 80038de:	429a      	cmp	r2, r3
 80038e0:	d210      	bcs.n	8003904 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038e2:	4b24      	ldr	r3, [pc, #144]	; (8003974 <HAL_RCC_ClockConfig+0x1c0>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f023 0207 	bic.w	r2, r3, #7
 80038ea:	4922      	ldr	r1, [pc, #136]	; (8003974 <HAL_RCC_ClockConfig+0x1c0>)
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038f2:	4b20      	ldr	r3, [pc, #128]	; (8003974 <HAL_RCC_ClockConfig+0x1c0>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0307 	and.w	r3, r3, #7
 80038fa:	683a      	ldr	r2, [r7, #0]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d001      	beq.n	8003904 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e032      	b.n	800396a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0304 	and.w	r3, r3, #4
 800390c:	2b00      	cmp	r3, #0
 800390e:	d008      	beq.n	8003922 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003910:	4b19      	ldr	r3, [pc, #100]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	4916      	ldr	r1, [pc, #88]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 800391e:	4313      	orrs	r3, r2
 8003920:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0308 	and.w	r3, r3, #8
 800392a:	2b00      	cmp	r3, #0
 800392c:	d009      	beq.n	8003942 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800392e:	4b12      	ldr	r3, [pc, #72]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	691b      	ldr	r3, [r3, #16]
 800393a:	00db      	lsls	r3, r3, #3
 800393c:	490e      	ldr	r1, [pc, #56]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 800393e:	4313      	orrs	r3, r2
 8003940:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003942:	f000 f821 	bl	8003988 <HAL_RCC_GetSysClockFreq>
 8003946:	4602      	mov	r2, r0
 8003948:	4b0b      	ldr	r3, [pc, #44]	; (8003978 <HAL_RCC_ClockConfig+0x1c4>)
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	091b      	lsrs	r3, r3, #4
 800394e:	f003 030f 	and.w	r3, r3, #15
 8003952:	490a      	ldr	r1, [pc, #40]	; (800397c <HAL_RCC_ClockConfig+0x1c8>)
 8003954:	5ccb      	ldrb	r3, [r1, r3]
 8003956:	fa22 f303 	lsr.w	r3, r2, r3
 800395a:	4a09      	ldr	r2, [pc, #36]	; (8003980 <HAL_RCC_ClockConfig+0x1cc>)
 800395c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800395e:	4b09      	ldr	r3, [pc, #36]	; (8003984 <HAL_RCC_ClockConfig+0x1d0>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4618      	mov	r0, r3
 8003964:	f7fe fd50 	bl	8002408 <HAL_InitTick>

  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	3710      	adds	r7, #16
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	40022000 	.word	0x40022000
 8003978:	40021000 	.word	0x40021000
 800397c:	08005cb4 	.word	0x08005cb4
 8003980:	20000000 	.word	0x20000000
 8003984:	20000004 	.word	0x20000004

08003988 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003988:	b490      	push	{r4, r7}
 800398a:	b08a      	sub	sp, #40	; 0x28
 800398c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800398e:	4b29      	ldr	r3, [pc, #164]	; (8003a34 <HAL_RCC_GetSysClockFreq+0xac>)
 8003990:	1d3c      	adds	r4, r7, #4
 8003992:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003994:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003998:	f240 2301 	movw	r3, #513	; 0x201
 800399c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800399e:	2300      	movs	r3, #0
 80039a0:	61fb      	str	r3, [r7, #28]
 80039a2:	2300      	movs	r3, #0
 80039a4:	61bb      	str	r3, [r7, #24]
 80039a6:	2300      	movs	r3, #0
 80039a8:	627b      	str	r3, [r7, #36]	; 0x24
 80039aa:	2300      	movs	r3, #0
 80039ac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80039b2:	4b21      	ldr	r3, [pc, #132]	; (8003a38 <HAL_RCC_GetSysClockFreq+0xb0>)
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	f003 030c 	and.w	r3, r3, #12
 80039be:	2b04      	cmp	r3, #4
 80039c0:	d002      	beq.n	80039c8 <HAL_RCC_GetSysClockFreq+0x40>
 80039c2:	2b08      	cmp	r3, #8
 80039c4:	d003      	beq.n	80039ce <HAL_RCC_GetSysClockFreq+0x46>
 80039c6:	e02b      	b.n	8003a20 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80039c8:	4b1c      	ldr	r3, [pc, #112]	; (8003a3c <HAL_RCC_GetSysClockFreq+0xb4>)
 80039ca:	623b      	str	r3, [r7, #32]
      break;
 80039cc:	e02b      	b.n	8003a26 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	0c9b      	lsrs	r3, r3, #18
 80039d2:	f003 030f 	and.w	r3, r3, #15
 80039d6:	3328      	adds	r3, #40	; 0x28
 80039d8:	443b      	add	r3, r7
 80039da:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80039de:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d012      	beq.n	8003a10 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80039ea:	4b13      	ldr	r3, [pc, #76]	; (8003a38 <HAL_RCC_GetSysClockFreq+0xb0>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	0c5b      	lsrs	r3, r3, #17
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	3328      	adds	r3, #40	; 0x28
 80039f6:	443b      	add	r3, r7
 80039f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80039fc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	4a0e      	ldr	r2, [pc, #56]	; (8003a3c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a02:	fb03 f202 	mul.w	r2, r3, r2
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a0c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a0e:	e004      	b.n	8003a1a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	4a0b      	ldr	r2, [pc, #44]	; (8003a40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a14:	fb02 f303 	mul.w	r3, r2, r3
 8003a18:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1c:	623b      	str	r3, [r7, #32]
      break;
 8003a1e:	e002      	b.n	8003a26 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a20:	4b06      	ldr	r3, [pc, #24]	; (8003a3c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a22:	623b      	str	r3, [r7, #32]
      break;
 8003a24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a26:	6a3b      	ldr	r3, [r7, #32]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3728      	adds	r7, #40	; 0x28
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bc90      	pop	{r4, r7}
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	08005ca4 	.word	0x08005ca4
 8003a38:	40021000 	.word	0x40021000
 8003a3c:	007a1200 	.word	0x007a1200
 8003a40:	003d0900 	.word	0x003d0900

08003a44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a48:	4b02      	ldr	r3, [pc, #8]	; (8003a54 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bc80      	pop	{r7}
 8003a52:	4770      	bx	lr
 8003a54:	20000000 	.word	0x20000000

08003a58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a5c:	f7ff fff2 	bl	8003a44 <HAL_RCC_GetHCLKFreq>
 8003a60:	4602      	mov	r2, r0
 8003a62:	4b05      	ldr	r3, [pc, #20]	; (8003a78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	0a1b      	lsrs	r3, r3, #8
 8003a68:	f003 0307 	and.w	r3, r3, #7
 8003a6c:	4903      	ldr	r1, [pc, #12]	; (8003a7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a6e:	5ccb      	ldrb	r3, [r1, r3]
 8003a70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	08005cc4 	.word	0x08005cc4

08003a80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a84:	f7ff ffde 	bl	8003a44 <HAL_RCC_GetHCLKFreq>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	4b05      	ldr	r3, [pc, #20]	; (8003aa0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	0adb      	lsrs	r3, r3, #11
 8003a90:	f003 0307 	and.w	r3, r3, #7
 8003a94:	4903      	ldr	r1, [pc, #12]	; (8003aa4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a96:	5ccb      	ldrb	r3, [r1, r3]
 8003a98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	40021000 	.word	0x40021000
 8003aa4:	08005cc4 	.word	0x08005cc4

08003aa8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b085      	sub	sp, #20
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ab0:	4b0a      	ldr	r3, [pc, #40]	; (8003adc <RCC_Delay+0x34>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a0a      	ldr	r2, [pc, #40]	; (8003ae0 <RCC_Delay+0x38>)
 8003ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aba:	0a5b      	lsrs	r3, r3, #9
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	fb02 f303 	mul.w	r3, r2, r3
 8003ac2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ac4:	bf00      	nop
  }
  while (Delay --);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	1e5a      	subs	r2, r3, #1
 8003aca:	60fa      	str	r2, [r7, #12]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d1f9      	bne.n	8003ac4 <RCC_Delay+0x1c>
}
 8003ad0:	bf00      	nop
 8003ad2:	bf00      	nop
 8003ad4:	3714      	adds	r7, #20
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bc80      	pop	{r7}
 8003ada:	4770      	bx	lr
 8003adc:	20000000 	.word	0x20000000
 8003ae0:	10624dd3 	.word	0x10624dd3

08003ae4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003aec:	2300      	movs	r3, #0
 8003aee:	613b      	str	r3, [r7, #16]
 8003af0:	2300      	movs	r3, #0
 8003af2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d07d      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003b00:	2300      	movs	r3, #0
 8003b02:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b04:	4b4f      	ldr	r3, [pc, #316]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b06:	69db      	ldr	r3, [r3, #28]
 8003b08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10d      	bne.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b10:	4b4c      	ldr	r3, [pc, #304]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b12:	69db      	ldr	r3, [r3, #28]
 8003b14:	4a4b      	ldr	r2, [pc, #300]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b1a:	61d3      	str	r3, [r2, #28]
 8003b1c:	4b49      	ldr	r3, [pc, #292]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b1e:	69db      	ldr	r3, [r3, #28]
 8003b20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b24:	60bb      	str	r3, [r7, #8]
 8003b26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b2c:	4b46      	ldr	r3, [pc, #280]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d118      	bne.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b38:	4b43      	ldr	r3, [pc, #268]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a42      	ldr	r2, [pc, #264]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b44:	f7fe fca2 	bl	800248c <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b4a:	e008      	b.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b4c:	f7fe fc9e 	bl	800248c <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b64      	cmp	r3, #100	; 0x64
 8003b58:	d901      	bls.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e06d      	b.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b5e:	4b3a      	ldr	r3, [pc, #232]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d0f0      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b6a:	4b36      	ldr	r3, [pc, #216]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b72:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d02e      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b82:	68fa      	ldr	r2, [r7, #12]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d027      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b88:	4b2e      	ldr	r3, [pc, #184]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b8a:	6a1b      	ldr	r3, [r3, #32]
 8003b8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b90:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b92:	4b2e      	ldr	r3, [pc, #184]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b94:	2201      	movs	r2, #1
 8003b96:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b98:	4b2c      	ldr	r3, [pc, #176]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b9e:	4a29      	ldr	r2, [pc, #164]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f003 0301 	and.w	r3, r3, #1
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d014      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bae:	f7fe fc6d 	bl	800248c <HAL_GetTick>
 8003bb2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bb4:	e00a      	b.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bb6:	f7fe fc69 	bl	800248c <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d901      	bls.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	e036      	b.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bcc:	4b1d      	ldr	r3, [pc, #116]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d0ee      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bd8:	4b1a      	ldr	r3, [pc, #104]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	4917      	ldr	r1, [pc, #92]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003bea:	7dfb      	ldrb	r3, [r7, #23]
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d105      	bne.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bf0:	4b14      	ldr	r3, [pc, #80]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf2:	69db      	ldr	r3, [r3, #28]
 8003bf4:	4a13      	ldr	r2, [pc, #76]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bfa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0302 	and.w	r3, r3, #2
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d008      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c08:	4b0e      	ldr	r3, [pc, #56]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	490b      	ldr	r1, [pc, #44]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0310 	and.w	r3, r3, #16
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d008      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c26:	4b07      	ldr	r3, [pc, #28]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	4904      	ldr	r1, [pc, #16]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c34:	4313      	orrs	r3, r2
 8003c36:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3718      	adds	r7, #24
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	40021000 	.word	0x40021000
 8003c48:	40007000 	.word	0x40007000
 8003c4c:	42420440 	.word	0x42420440

08003c50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b082      	sub	sp, #8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e076      	b.n	8003d50 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d108      	bne.n	8003c7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c72:	d009      	beq.n	8003c88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	61da      	str	r2, [r3, #28]
 8003c7a:	e005      	b.n	8003c88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d106      	bne.n	8003ca8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7fe f95a 	bl	8001f5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2202      	movs	r2, #2
 8003cac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cbe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003cd0:	431a      	orrs	r2, r3
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003cda:	431a      	orrs	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	f003 0302 	and.w	r3, r3, #2
 8003ce4:	431a      	orrs	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	f003 0301 	and.w	r3, r3, #1
 8003cee:	431a      	orrs	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cf8:	431a      	orrs	r2, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	69db      	ldr	r3, [r3, #28]
 8003cfe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d02:	431a      	orrs	r2, r3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6a1b      	ldr	r3, [r3, #32]
 8003d08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d0c:	ea42 0103 	orr.w	r1, r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d14:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	699b      	ldr	r3, [r3, #24]
 8003d24:	0c1a      	lsrs	r2, r3, #16
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f002 0204 	and.w	r2, r2, #4
 8003d2e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	69da      	ldr	r2, [r3, #28]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d3e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3708      	adds	r7, #8
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b088      	sub	sp, #32
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	603b      	str	r3, [r7, #0]
 8003d64:	4613      	mov	r3, r2
 8003d66:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d101      	bne.n	8003d7a <HAL_SPI_Transmit+0x22>
 8003d76:	2302      	movs	r3, #2
 8003d78:	e126      	b.n	8003fc8 <HAL_SPI_Transmit+0x270>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d82:	f7fe fb83 	bl	800248c <HAL_GetTick>
 8003d86:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003d88:	88fb      	ldrh	r3, [r7, #6]
 8003d8a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d002      	beq.n	8003d9e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003d98:	2302      	movs	r3, #2
 8003d9a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003d9c:	e10b      	b.n	8003fb6 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d002      	beq.n	8003daa <HAL_SPI_Transmit+0x52>
 8003da4:	88fb      	ldrh	r3, [r7, #6]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d102      	bne.n	8003db0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003dae:	e102      	b.n	8003fb6 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2203      	movs	r2, #3
 8003db4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	68ba      	ldr	r2, [r7, #8]
 8003dc2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	88fa      	ldrh	r2, [r7, #6]
 8003dc8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	88fa      	ldrh	r2, [r7, #6]
 8003dce:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2200      	movs	r2, #0
 8003de0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2200      	movs	r2, #0
 8003de6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003df6:	d10f      	bne.n	8003e18 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e06:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e16:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e22:	2b40      	cmp	r3, #64	; 0x40
 8003e24:	d007      	beq.n	8003e36 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e34:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e3e:	d14b      	bne.n	8003ed8 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d002      	beq.n	8003e4e <HAL_SPI_Transmit+0xf6>
 8003e48:	8afb      	ldrh	r3, [r7, #22]
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d13e      	bne.n	8003ecc <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e52:	881a      	ldrh	r2, [r3, #0]
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5e:	1c9a      	adds	r2, r3, #2
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	b29a      	uxth	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003e72:	e02b      	b.n	8003ecc <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d112      	bne.n	8003ea8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e86:	881a      	ldrh	r2, [r3, #0]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e92:	1c9a      	adds	r2, r3, #2
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	b29a      	uxth	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	86da      	strh	r2, [r3, #54]	; 0x36
 8003ea6:	e011      	b.n	8003ecc <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ea8:	f7fe faf0 	bl	800248c <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	683a      	ldr	r2, [r7, #0]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d803      	bhi.n	8003ec0 <HAL_SPI_Transmit+0x168>
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ebe:	d102      	bne.n	8003ec6 <HAL_SPI_Transmit+0x16e>
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d102      	bne.n	8003ecc <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003eca:	e074      	b.n	8003fb6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ed0:	b29b      	uxth	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1ce      	bne.n	8003e74 <HAL_SPI_Transmit+0x11c>
 8003ed6:	e04c      	b.n	8003f72 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d002      	beq.n	8003ee6 <HAL_SPI_Transmit+0x18e>
 8003ee0:	8afb      	ldrh	r3, [r7, #22]
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d140      	bne.n	8003f68 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	330c      	adds	r3, #12
 8003ef0:	7812      	ldrb	r2, [r2, #0]
 8003ef2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef8:	1c5a      	adds	r2, r3, #1
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	3b01      	subs	r3, #1
 8003f06:	b29a      	uxth	r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003f0c:	e02c      	b.n	8003f68 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f003 0302 	and.w	r3, r3, #2
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d113      	bne.n	8003f44 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	330c      	adds	r3, #12
 8003f26:	7812      	ldrb	r2, [r2, #0]
 8003f28:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f2e:	1c5a      	adds	r2, r3, #1
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	b29a      	uxth	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	86da      	strh	r2, [r3, #54]	; 0x36
 8003f42:	e011      	b.n	8003f68 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f44:	f7fe faa2 	bl	800248c <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	69bb      	ldr	r3, [r7, #24]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	683a      	ldr	r2, [r7, #0]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d803      	bhi.n	8003f5c <HAL_SPI_Transmit+0x204>
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f5a:	d102      	bne.n	8003f62 <HAL_SPI_Transmit+0x20a>
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d102      	bne.n	8003f68 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003f66:	e026      	b.n	8003fb6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d1cd      	bne.n	8003f0e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f72:	69ba      	ldr	r2, [r7, #24]
 8003f74:	6839      	ldr	r1, [r7, #0]
 8003f76:	68f8      	ldr	r0, [r7, #12]
 8003f78:	f000 fbb8 	bl	80046ec <SPI_EndRxTxTransaction>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d002      	beq.n	8003f88 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2220      	movs	r2, #32
 8003f86:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10a      	bne.n	8003fa6 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f90:	2300      	movs	r3, #0
 8003f92:	613b      	str	r3, [r7, #16]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	613b      	str	r3, [r7, #16]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	613b      	str	r3, [r7, #16]
 8003fa4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d002      	beq.n	8003fb4 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	77fb      	strb	r3, [r7, #31]
 8003fb2:	e000      	b.n	8003fb6 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003fb4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003fc6:	7ffb      	ldrb	r3, [r7, #31]
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3720      	adds	r7, #32
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b088      	sub	sp, #32
 8003fd4:	af02      	add	r7, sp, #8
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	603b      	str	r3, [r7, #0]
 8003fdc:	4613      	mov	r3, r2
 8003fde:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fec:	d112      	bne.n	8004014 <HAL_SPI_Receive+0x44>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10e      	bne.n	8004014 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2204      	movs	r2, #4
 8003ffa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003ffe:	88fa      	ldrh	r2, [r7, #6]
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	9300      	str	r3, [sp, #0]
 8004004:	4613      	mov	r3, r2
 8004006:	68ba      	ldr	r2, [r7, #8]
 8004008:	68b9      	ldr	r1, [r7, #8]
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 f8f1 	bl	80041f2 <HAL_SPI_TransmitReceive>
 8004010:	4603      	mov	r3, r0
 8004012:	e0ea      	b.n	80041ea <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800401a:	2b01      	cmp	r3, #1
 800401c:	d101      	bne.n	8004022 <HAL_SPI_Receive+0x52>
 800401e:	2302      	movs	r3, #2
 8004020:	e0e3      	b.n	80041ea <HAL_SPI_Receive+0x21a>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800402a:	f7fe fa2f 	bl	800248c <HAL_GetTick>
 800402e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004036:	b2db      	uxtb	r3, r3
 8004038:	2b01      	cmp	r3, #1
 800403a:	d002      	beq.n	8004042 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800403c:	2302      	movs	r3, #2
 800403e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004040:	e0ca      	b.n	80041d8 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d002      	beq.n	800404e <HAL_SPI_Receive+0x7e>
 8004048:	88fb      	ldrh	r3, [r7, #6]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d102      	bne.n	8004054 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004052:	e0c1      	b.n	80041d8 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2204      	movs	r2, #4
 8004058:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	68ba      	ldr	r2, [r7, #8]
 8004066:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	88fa      	ldrh	r2, [r7, #6]
 800406c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	88fa      	ldrh	r2, [r7, #6]
 8004072:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2200      	movs	r2, #0
 800407e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2200      	movs	r2, #0
 800408a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800409a:	d10f      	bne.n	80040bc <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040aa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80040ba:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c6:	2b40      	cmp	r3, #64	; 0x40
 80040c8:	d007      	beq.n	80040da <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040d8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d162      	bne.n	80041a8 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80040e2:	e02e      	b.n	8004142 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d115      	bne.n	800411e <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f103 020c 	add.w	r2, r3, #12
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040fe:	7812      	ldrb	r2, [r2, #0]
 8004100:	b2d2      	uxtb	r2, r2
 8004102:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004108:	1c5a      	adds	r2, r3, #1
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004112:	b29b      	uxth	r3, r3
 8004114:	3b01      	subs	r3, #1
 8004116:	b29a      	uxth	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800411c:	e011      	b.n	8004142 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800411e:	f7fe f9b5 	bl	800248c <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	683a      	ldr	r2, [r7, #0]
 800412a:	429a      	cmp	r2, r3
 800412c:	d803      	bhi.n	8004136 <HAL_SPI_Receive+0x166>
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004134:	d102      	bne.n	800413c <HAL_SPI_Receive+0x16c>
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d102      	bne.n	8004142 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004140:	e04a      	b.n	80041d8 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004146:	b29b      	uxth	r3, r3
 8004148:	2b00      	cmp	r3, #0
 800414a:	d1cb      	bne.n	80040e4 <HAL_SPI_Receive+0x114>
 800414c:	e031      	b.n	80041b2 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	f003 0301 	and.w	r3, r3, #1
 8004158:	2b01      	cmp	r3, #1
 800415a:	d113      	bne.n	8004184 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	68da      	ldr	r2, [r3, #12]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004166:	b292      	uxth	r2, r2
 8004168:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416e:	1c9a      	adds	r2, r3, #2
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004178:	b29b      	uxth	r3, r3
 800417a:	3b01      	subs	r3, #1
 800417c:	b29a      	uxth	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004182:	e011      	b.n	80041a8 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004184:	f7fe f982 	bl	800248c <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	683a      	ldr	r2, [r7, #0]
 8004190:	429a      	cmp	r2, r3
 8004192:	d803      	bhi.n	800419c <HAL_SPI_Receive+0x1cc>
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800419a:	d102      	bne.n	80041a2 <HAL_SPI_Receive+0x1d2>
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d102      	bne.n	80041a8 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80041a6:	e017      	b.n	80041d8 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1cd      	bne.n	800414e <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041b2:	693a      	ldr	r2, [r7, #16]
 80041b4:	6839      	ldr	r1, [r7, #0]
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f000 fa46 	bl	8004648 <SPI_EndRxTransaction>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d002      	beq.n	80041c8 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2220      	movs	r2, #32
 80041c6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d002      	beq.n	80041d6 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	75fb      	strb	r3, [r7, #23]
 80041d4:	e000      	b.n	80041d8 <HAL_SPI_Receive+0x208>
  }

error :
 80041d6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80041e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3718      	adds	r7, #24
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}

080041f2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80041f2:	b580      	push	{r7, lr}
 80041f4:	b08c      	sub	sp, #48	; 0x30
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	60f8      	str	r0, [r7, #12]
 80041fa:	60b9      	str	r1, [r7, #8]
 80041fc:	607a      	str	r2, [r7, #4]
 80041fe:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004200:	2301      	movs	r3, #1
 8004202:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004204:	2300      	movs	r3, #0
 8004206:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004210:	2b01      	cmp	r3, #1
 8004212:	d101      	bne.n	8004218 <HAL_SPI_TransmitReceive+0x26>
 8004214:	2302      	movs	r3, #2
 8004216:	e18a      	b.n	800452e <HAL_SPI_TransmitReceive+0x33c>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004220:	f7fe f934 	bl	800248c <HAL_GetTick>
 8004224:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800422c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004236:	887b      	ldrh	r3, [r7, #2]
 8004238:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800423a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800423e:	2b01      	cmp	r3, #1
 8004240:	d00f      	beq.n	8004262 <HAL_SPI_TransmitReceive+0x70>
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004248:	d107      	bne.n	800425a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	689b      	ldr	r3, [r3, #8]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d103      	bne.n	800425a <HAL_SPI_TransmitReceive+0x68>
 8004252:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004256:	2b04      	cmp	r3, #4
 8004258:	d003      	beq.n	8004262 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800425a:	2302      	movs	r3, #2
 800425c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004260:	e15b      	b.n	800451a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d005      	beq.n	8004274 <HAL_SPI_TransmitReceive+0x82>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d002      	beq.n	8004274 <HAL_SPI_TransmitReceive+0x82>
 800426e:	887b      	ldrh	r3, [r7, #2]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d103      	bne.n	800427c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800427a:	e14e      	b.n	800451a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004282:	b2db      	uxtb	r3, r3
 8004284:	2b04      	cmp	r3, #4
 8004286:	d003      	beq.n	8004290 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2205      	movs	r2, #5
 800428c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2200      	movs	r2, #0
 8004294:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	887a      	ldrh	r2, [r7, #2]
 80042a0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	887a      	ldrh	r2, [r7, #2]
 80042a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	68ba      	ldr	r2, [r7, #8]
 80042ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	887a      	ldrh	r2, [r7, #2]
 80042b2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	887a      	ldrh	r2, [r7, #2]
 80042b8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2200      	movs	r2, #0
 80042be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2200      	movs	r2, #0
 80042c4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042d0:	2b40      	cmp	r3, #64	; 0x40
 80042d2:	d007      	beq.n	80042e4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80042e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	68db      	ldr	r3, [r3, #12]
 80042e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042ec:	d178      	bne.n	80043e0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d002      	beq.n	80042fc <HAL_SPI_TransmitReceive+0x10a>
 80042f6:	8b7b      	ldrh	r3, [r7, #26]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d166      	bne.n	80043ca <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004300:	881a      	ldrh	r2, [r3, #0]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430c:	1c9a      	adds	r2, r3, #2
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004316:	b29b      	uxth	r3, r3
 8004318:	3b01      	subs	r3, #1
 800431a:	b29a      	uxth	r2, r3
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004320:	e053      	b.n	80043ca <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	f003 0302 	and.w	r3, r3, #2
 800432c:	2b02      	cmp	r3, #2
 800432e:	d11b      	bne.n	8004368 <HAL_SPI_TransmitReceive+0x176>
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004334:	b29b      	uxth	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d016      	beq.n	8004368 <HAL_SPI_TransmitReceive+0x176>
 800433a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800433c:	2b01      	cmp	r3, #1
 800433e:	d113      	bne.n	8004368 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004344:	881a      	ldrh	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004350:	1c9a      	adds	r2, r3, #2
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800435a:	b29b      	uxth	r3, r3
 800435c:	3b01      	subs	r3, #1
 800435e:	b29a      	uxth	r2, r3
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004364:	2300      	movs	r3, #0
 8004366:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b01      	cmp	r3, #1
 8004374:	d119      	bne.n	80043aa <HAL_SPI_TransmitReceive+0x1b8>
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800437a:	b29b      	uxth	r3, r3
 800437c:	2b00      	cmp	r3, #0
 800437e:	d014      	beq.n	80043aa <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68da      	ldr	r2, [r3, #12]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800438a:	b292      	uxth	r2, r2
 800438c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004392:	1c9a      	adds	r2, r3, #2
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800439c:	b29b      	uxth	r3, r3
 800439e:	3b01      	subs	r3, #1
 80043a0:	b29a      	uxth	r2, r3
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80043a6:	2301      	movs	r3, #1
 80043a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80043aa:	f7fe f86f 	bl	800248c <HAL_GetTick>
 80043ae:	4602      	mov	r2, r0
 80043b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80043b6:	429a      	cmp	r2, r3
 80043b8:	d807      	bhi.n	80043ca <HAL_SPI_TransmitReceive+0x1d8>
 80043ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c0:	d003      	beq.n	80043ca <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80043c8:	e0a7      	b.n	800451a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d1a6      	bne.n	8004322 <HAL_SPI_TransmitReceive+0x130>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043d8:	b29b      	uxth	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1a1      	bne.n	8004322 <HAL_SPI_TransmitReceive+0x130>
 80043de:	e07c      	b.n	80044da <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d002      	beq.n	80043ee <HAL_SPI_TransmitReceive+0x1fc>
 80043e8:	8b7b      	ldrh	r3, [r7, #26]
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d16b      	bne.n	80044c6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	330c      	adds	r3, #12
 80043f8:	7812      	ldrb	r2, [r2, #0]
 80043fa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004400:	1c5a      	adds	r2, r3, #1
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800440a:	b29b      	uxth	r3, r3
 800440c:	3b01      	subs	r3, #1
 800440e:	b29a      	uxth	r2, r3
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004414:	e057      	b.n	80044c6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b02      	cmp	r3, #2
 8004422:	d11c      	bne.n	800445e <HAL_SPI_TransmitReceive+0x26c>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004428:	b29b      	uxth	r3, r3
 800442a:	2b00      	cmp	r3, #0
 800442c:	d017      	beq.n	800445e <HAL_SPI_TransmitReceive+0x26c>
 800442e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004430:	2b01      	cmp	r3, #1
 8004432:	d114      	bne.n	800445e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	330c      	adds	r3, #12
 800443e:	7812      	ldrb	r2, [r2, #0]
 8004440:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004446:	1c5a      	adds	r2, r3, #1
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004450:	b29b      	uxth	r3, r3
 8004452:	3b01      	subs	r3, #1
 8004454:	b29a      	uxth	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800445a:	2300      	movs	r3, #0
 800445c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f003 0301 	and.w	r3, r3, #1
 8004468:	2b01      	cmp	r3, #1
 800446a:	d119      	bne.n	80044a0 <HAL_SPI_TransmitReceive+0x2ae>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004470:	b29b      	uxth	r3, r3
 8004472:	2b00      	cmp	r3, #0
 8004474:	d014      	beq.n	80044a0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68da      	ldr	r2, [r3, #12]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004480:	b2d2      	uxtb	r2, r2
 8004482:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004488:	1c5a      	adds	r2, r3, #1
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004492:	b29b      	uxth	r3, r3
 8004494:	3b01      	subs	r3, #1
 8004496:	b29a      	uxth	r2, r3
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800449c:	2301      	movs	r3, #1
 800449e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80044a0:	f7fd fff4 	bl	800248c <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d803      	bhi.n	80044b8 <HAL_SPI_TransmitReceive+0x2c6>
 80044b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b6:	d102      	bne.n	80044be <HAL_SPI_TransmitReceive+0x2cc>
 80044b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d103      	bne.n	80044c6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80044c4:	e029      	b.n	800451a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d1a2      	bne.n	8004416 <HAL_SPI_TransmitReceive+0x224>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d19d      	bne.n	8004416 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80044de:	68f8      	ldr	r0, [r7, #12]
 80044e0:	f000 f904 	bl	80046ec <SPI_EndRxTxTransaction>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d006      	beq.n	80044f8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2220      	movs	r2, #32
 80044f4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80044f6:	e010      	b.n	800451a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d10b      	bne.n	8004518 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004500:	2300      	movs	r3, #0
 8004502:	617b      	str	r3, [r7, #20]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	617b      	str	r3, [r7, #20]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	617b      	str	r3, [r7, #20]
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	e000      	b.n	800451a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004518:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2201      	movs	r2, #1
 800451e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800452a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800452e:	4618      	mov	r0, r3
 8004530:	3730      	adds	r7, #48	; 0x30
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
	...

08004538 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b088      	sub	sp, #32
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	60b9      	str	r1, [r7, #8]
 8004542:	603b      	str	r3, [r7, #0]
 8004544:	4613      	mov	r3, r2
 8004546:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004548:	f7fd ffa0 	bl	800248c <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004550:	1a9b      	subs	r3, r3, r2
 8004552:	683a      	ldr	r2, [r7, #0]
 8004554:	4413      	add	r3, r2
 8004556:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004558:	f7fd ff98 	bl	800248c <HAL_GetTick>
 800455c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800455e:	4b39      	ldr	r3, [pc, #228]	; (8004644 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	015b      	lsls	r3, r3, #5
 8004564:	0d1b      	lsrs	r3, r3, #20
 8004566:	69fa      	ldr	r2, [r7, #28]
 8004568:	fb02 f303 	mul.w	r3, r2, r3
 800456c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800456e:	e054      	b.n	800461a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004576:	d050      	beq.n	800461a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004578:	f7fd ff88 	bl	800248c <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	69fa      	ldr	r2, [r7, #28]
 8004584:	429a      	cmp	r2, r3
 8004586:	d902      	bls.n	800458e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d13d      	bne.n	800460a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800459c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045a6:	d111      	bne.n	80045cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045b0:	d004      	beq.n	80045bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	689b      	ldr	r3, [r3, #8]
 80045b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045ba:	d107      	bne.n	80045cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045d4:	d10f      	bne.n	80045f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045e4:	601a      	str	r2, [r3, #0]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e017      	b.n	800463a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d101      	bne.n	8004614 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004610:	2300      	movs	r3, #0
 8004612:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	3b01      	subs	r3, #1
 8004618:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	689a      	ldr	r2, [r3, #8]
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	4013      	ands	r3, r2
 8004624:	68ba      	ldr	r2, [r7, #8]
 8004626:	429a      	cmp	r2, r3
 8004628:	bf0c      	ite	eq
 800462a:	2301      	moveq	r3, #1
 800462c:	2300      	movne	r3, #0
 800462e:	b2db      	uxtb	r3, r3
 8004630:	461a      	mov	r2, r3
 8004632:	79fb      	ldrb	r3, [r7, #7]
 8004634:	429a      	cmp	r2, r3
 8004636:	d19b      	bne.n	8004570 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	3720      	adds	r7, #32
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	20000000 	.word	0x20000000

08004648 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b086      	sub	sp, #24
 800464c:	af02      	add	r7, sp, #8
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800465c:	d111      	bne.n	8004682 <SPI_EndRxTransaction+0x3a>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004666:	d004      	beq.n	8004672 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004670:	d107      	bne.n	8004682 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004680:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800468a:	d117      	bne.n	80046bc <SPI_EndRxTransaction+0x74>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004694:	d112      	bne.n	80046bc <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	9300      	str	r3, [sp, #0]
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	2200      	movs	r2, #0
 800469e:	2101      	movs	r1, #1
 80046a0:	68f8      	ldr	r0, [r7, #12]
 80046a2:	f7ff ff49 	bl	8004538 <SPI_WaitFlagStateUntilTimeout>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d01a      	beq.n	80046e2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b0:	f043 0220 	orr.w	r2, r3, #32
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80046b8:	2303      	movs	r3, #3
 80046ba:	e013      	b.n	80046e4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	9300      	str	r3, [sp, #0]
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	2200      	movs	r2, #0
 80046c4:	2180      	movs	r1, #128	; 0x80
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f7ff ff36 	bl	8004538 <SPI_WaitFlagStateUntilTimeout>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d007      	beq.n	80046e2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046d6:	f043 0220 	orr.w	r2, r3, #32
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e000      	b.n	80046e4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3710      	adds	r7, #16
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}

080046ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b086      	sub	sp, #24
 80046f0:	af02      	add	r7, sp, #8
 80046f2:	60f8      	str	r0, [r7, #12]
 80046f4:	60b9      	str	r1, [r7, #8]
 80046f6:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	9300      	str	r3, [sp, #0]
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	2200      	movs	r2, #0
 8004700:	2180      	movs	r1, #128	; 0x80
 8004702:	68f8      	ldr	r0, [r7, #12]
 8004704:	f7ff ff18 	bl	8004538 <SPI_WaitFlagStateUntilTimeout>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d007      	beq.n	800471e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004712:	f043 0220 	orr.w	r2, r3, #32
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e000      	b.n	8004720 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800471e:	2300      	movs	r3, #0
}
 8004720:	4618      	mov	r0, r3
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d101      	bne.n	800473a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e03f      	b.n	80047ba <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004740:	b2db      	uxtb	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	d106      	bne.n	8004754 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f7fd fc4e 	bl	8001ff0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2224      	movs	r2, #36	; 0x24
 8004758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	68da      	ldr	r2, [r3, #12]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800476a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 fc85 	bl	800507c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	691a      	ldr	r2, [r3, #16]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004780:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	695a      	ldr	r2, [r3, #20]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004790:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68da      	ldr	r2, [r3, #12]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80047a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2220      	movs	r2, #32
 80047ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2220      	movs	r2, #32
 80047b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3708      	adds	r7, #8
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}

080047c2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047c2:	b580      	push	{r7, lr}
 80047c4:	b08a      	sub	sp, #40	; 0x28
 80047c6:	af02      	add	r7, sp, #8
 80047c8:	60f8      	str	r0, [r7, #12]
 80047ca:	60b9      	str	r1, [r7, #8]
 80047cc:	603b      	str	r3, [r7, #0]
 80047ce:	4613      	mov	r3, r2
 80047d0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b20      	cmp	r3, #32
 80047e0:	d17c      	bne.n	80048dc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d002      	beq.n	80047ee <HAL_UART_Transmit+0x2c>
 80047e8:	88fb      	ldrh	r3, [r7, #6]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d101      	bne.n	80047f2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e075      	b.n	80048de <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d101      	bne.n	8004800 <HAL_UART_Transmit+0x3e>
 80047fc:	2302      	movs	r3, #2
 80047fe:	e06e      	b.n	80048de <HAL_UART_Transmit+0x11c>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2200      	movs	r2, #0
 800480c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2221      	movs	r2, #33	; 0x21
 8004812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004816:	f7fd fe39 	bl	800248c <HAL_GetTick>
 800481a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	88fa      	ldrh	r2, [r7, #6]
 8004820:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	88fa      	ldrh	r2, [r7, #6]
 8004826:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004830:	d108      	bne.n	8004844 <HAL_UART_Transmit+0x82>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d104      	bne.n	8004844 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800483a:	2300      	movs	r3, #0
 800483c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	61bb      	str	r3, [r7, #24]
 8004842:	e003      	b.n	800484c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004848:	2300      	movs	r3, #0
 800484a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004854:	e02a      	b.n	80048ac <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	9300      	str	r3, [sp, #0]
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	2200      	movs	r2, #0
 800485e:	2180      	movs	r1, #128	; 0x80
 8004860:	68f8      	ldr	r0, [r7, #12]
 8004862:	f000 fa38 	bl	8004cd6 <UART_WaitOnFlagUntilTimeout>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d001      	beq.n	8004870 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	e036      	b.n	80048de <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d10b      	bne.n	800488e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	881b      	ldrh	r3, [r3, #0]
 800487a:	461a      	mov	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004884:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	3302      	adds	r3, #2
 800488a:	61bb      	str	r3, [r7, #24]
 800488c:	e007      	b.n	800489e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	781a      	ldrb	r2, [r3, #0]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	3301      	adds	r3, #1
 800489c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	3b01      	subs	r3, #1
 80048a6:	b29a      	uxth	r2, r3
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1cf      	bne.n	8004856 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	9300      	str	r3, [sp, #0]
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	2200      	movs	r2, #0
 80048be:	2140      	movs	r1, #64	; 0x40
 80048c0:	68f8      	ldr	r0, [r7, #12]
 80048c2:	f000 fa08 	bl	8004cd6 <UART_WaitOnFlagUntilTimeout>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d001      	beq.n	80048d0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e006      	b.n	80048de <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2220      	movs	r2, #32
 80048d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80048d8:	2300      	movs	r3, #0
 80048da:	e000      	b.n	80048de <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80048dc:	2302      	movs	r3, #2
  }
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3720      	adds	r7, #32
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}

080048e6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048e6:	b580      	push	{r7, lr}
 80048e8:	b084      	sub	sp, #16
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	60f8      	str	r0, [r7, #12]
 80048ee:	60b9      	str	r1, [r7, #8]
 80048f0:	4613      	mov	r3, r2
 80048f2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	2b20      	cmp	r3, #32
 80048fe:	d11d      	bne.n	800493c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d002      	beq.n	800490c <HAL_UART_Receive_IT+0x26>
 8004906:	88fb      	ldrh	r3, [r7, #6]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d101      	bne.n	8004910 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e016      	b.n	800493e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004916:	2b01      	cmp	r3, #1
 8004918:	d101      	bne.n	800491e <HAL_UART_Receive_IT+0x38>
 800491a:	2302      	movs	r3, #2
 800491c:	e00f      	b.n	800493e <HAL_UART_Receive_IT+0x58>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2201      	movs	r2, #1
 8004922:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800492c:	88fb      	ldrh	r3, [r7, #6]
 800492e:	461a      	mov	r2, r3
 8004930:	68b9      	ldr	r1, [r7, #8]
 8004932:	68f8      	ldr	r0, [r7, #12]
 8004934:	f000 fa19 	bl	8004d6a <UART_Start_Receive_IT>
 8004938:	4603      	mov	r3, r0
 800493a:	e000      	b.n	800493e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800493c:	2302      	movs	r3, #2
  }
}
 800493e:	4618      	mov	r0, r3
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
	...

08004948 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b08a      	sub	sp, #40	; 0x28
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	695b      	ldr	r3, [r3, #20]
 8004966:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004968:	2300      	movs	r3, #0
 800496a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800496c:	2300      	movs	r3, #0
 800496e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004972:	f003 030f 	and.w	r3, r3, #15
 8004976:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10d      	bne.n	800499a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800497e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004980:	f003 0320 	and.w	r3, r3, #32
 8004984:	2b00      	cmp	r3, #0
 8004986:	d008      	beq.n	800499a <HAL_UART_IRQHandler+0x52>
 8004988:	6a3b      	ldr	r3, [r7, #32]
 800498a:	f003 0320 	and.w	r3, r3, #32
 800498e:	2b00      	cmp	r3, #0
 8004990:	d003      	beq.n	800499a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 fac9 	bl	8004f2a <UART_Receive_IT>
      return;
 8004998:	e17b      	b.n	8004c92 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	2b00      	cmp	r3, #0
 800499e:	f000 80b1 	beq.w	8004b04 <HAL_UART_IRQHandler+0x1bc>
 80049a2:	69fb      	ldr	r3, [r7, #28]
 80049a4:	f003 0301 	and.w	r3, r3, #1
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d105      	bne.n	80049b8 <HAL_UART_IRQHandler+0x70>
 80049ac:	6a3b      	ldr	r3, [r7, #32]
 80049ae:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	f000 80a6 	beq.w	8004b04 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80049b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ba:	f003 0301 	and.w	r3, r3, #1
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00a      	beq.n	80049d8 <HAL_UART_IRQHandler+0x90>
 80049c2:	6a3b      	ldr	r3, [r7, #32]
 80049c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d005      	beq.n	80049d8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d0:	f043 0201 	orr.w	r2, r3, #1
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80049d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049da:	f003 0304 	and.w	r3, r3, #4
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00a      	beq.n	80049f8 <HAL_UART_IRQHandler+0xb0>
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	f003 0301 	and.w	r3, r3, #1
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d005      	beq.n	80049f8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f0:	f043 0202 	orr.w	r2, r3, #2
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80049f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fa:	f003 0302 	and.w	r3, r3, #2
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00a      	beq.n	8004a18 <HAL_UART_IRQHandler+0xd0>
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	f003 0301 	and.w	r3, r3, #1
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d005      	beq.n	8004a18 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a10:	f043 0204 	orr.w	r2, r3, #4
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1a:	f003 0308 	and.w	r3, r3, #8
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d00f      	beq.n	8004a42 <HAL_UART_IRQHandler+0xfa>
 8004a22:	6a3b      	ldr	r3, [r7, #32]
 8004a24:	f003 0320 	and.w	r3, r3, #32
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d104      	bne.n	8004a36 <HAL_UART_IRQHandler+0xee>
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d005      	beq.n	8004a42 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3a:	f043 0208 	orr.w	r2, r3, #8
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	f000 811e 	beq.w	8004c88 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4e:	f003 0320 	and.w	r3, r3, #32
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d007      	beq.n	8004a66 <HAL_UART_IRQHandler+0x11e>
 8004a56:	6a3b      	ldr	r3, [r7, #32]
 8004a58:	f003 0320 	and.w	r3, r3, #32
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d002      	beq.n	8004a66 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	f000 fa62 	bl	8004f2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	695b      	ldr	r3, [r3, #20]
 8004a6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	bf14      	ite	ne
 8004a74:	2301      	movne	r3, #1
 8004a76:	2300      	moveq	r3, #0
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a80:	f003 0308 	and.w	r3, r3, #8
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d102      	bne.n	8004a8e <HAL_UART_IRQHandler+0x146>
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d031      	beq.n	8004af2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 f9a4 	bl	8004ddc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d023      	beq.n	8004aea <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	695a      	ldr	r2, [r3, #20]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ab0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d013      	beq.n	8004ae2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004abe:	4a76      	ldr	r2, [pc, #472]	; (8004c98 <HAL_UART_IRQHandler+0x350>)
 8004ac0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f7fe f884 	bl	8002bd4 <HAL_DMA_Abort_IT>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d016      	beq.n	8004b00 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ad8:	687a      	ldr	r2, [r7, #4]
 8004ada:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004adc:	4610      	mov	r0, r2
 8004ade:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ae0:	e00e      	b.n	8004b00 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f8e3 	bl	8004cae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ae8:	e00a      	b.n	8004b00 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 f8df 	bl	8004cae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004af0:	e006      	b.n	8004b00 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f000 f8db 	bl	8004cae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004afe:	e0c3      	b.n	8004c88 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b00:	bf00      	nop
    return;
 8004b02:	e0c1      	b.n	8004c88 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	f040 80a1 	bne.w	8004c50 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b10:	f003 0310 	and.w	r3, r3, #16
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 809b 	beq.w	8004c50 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8004b1a:	6a3b      	ldr	r3, [r7, #32]
 8004b1c:	f003 0310 	and.w	r3, r3, #16
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	f000 8095 	beq.w	8004c50 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004b26:	2300      	movs	r3, #0
 8004b28:	60fb      	str	r3, [r7, #12]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	60fb      	str	r3, [r7, #12]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	60fb      	str	r3, [r7, #12]
 8004b3a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d04e      	beq.n	8004be8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004b54:	8a3b      	ldrh	r3, [r7, #16]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f000 8098 	beq.w	8004c8c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004b60:	8a3a      	ldrh	r2, [r7, #16]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	f080 8092 	bcs.w	8004c8c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	8a3a      	ldrh	r2, [r7, #16]
 8004b6c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b72:	699b      	ldr	r3, [r3, #24]
 8004b74:	2b20      	cmp	r3, #32
 8004b76:	d02b      	beq.n	8004bd0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68da      	ldr	r2, [r3, #12]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b86:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	695a      	ldr	r2, [r3, #20]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 0201 	bic.w	r2, r2, #1
 8004b96:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	695a      	ldr	r2, [r3, #20]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ba6:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2220      	movs	r2, #32
 8004bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68da      	ldr	r2, [r3, #12]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f022 0210 	bic.w	r2, r2, #16
 8004bc4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7fd ffc7 	bl	8002b5e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	4619      	mov	r1, r3
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f000 f86d 	bl	8004cc0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004be6:	e051      	b.n	8004c8c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d047      	beq.n	8004c90 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004c00:	8a7b      	ldrh	r3, [r7, #18]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d044      	beq.n	8004c90 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68da      	ldr	r2, [r3, #12]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004c14:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	695a      	ldr	r2, [r3, #20]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f022 0201 	bic.w	r2, r2, #1
 8004c24:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2220      	movs	r2, #32
 8004c2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68da      	ldr	r2, [r3, #12]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f022 0210 	bic.w	r2, r2, #16
 8004c42:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c44:	8a7b      	ldrh	r3, [r7, #18]
 8004c46:	4619      	mov	r1, r3
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f000 f839 	bl	8004cc0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004c4e:	e01f      	b.n	8004c90 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d008      	beq.n	8004c6c <HAL_UART_IRQHandler+0x324>
 8004c5a:	6a3b      	ldr	r3, [r7, #32]
 8004c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d003      	beq.n	8004c6c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 f8f9 	bl	8004e5c <UART_Transmit_IT>
    return;
 8004c6a:	e012      	b.n	8004c92 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00d      	beq.n	8004c92 <HAL_UART_IRQHandler+0x34a>
 8004c76:	6a3b      	ldr	r3, [r7, #32]
 8004c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d008      	beq.n	8004c92 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 f93a 	bl	8004efa <UART_EndTransmit_IT>
    return;
 8004c86:	e004      	b.n	8004c92 <HAL_UART_IRQHandler+0x34a>
    return;
 8004c88:	bf00      	nop
 8004c8a:	e002      	b.n	8004c92 <HAL_UART_IRQHandler+0x34a>
      return;
 8004c8c:	bf00      	nop
 8004c8e:	e000      	b.n	8004c92 <HAL_UART_IRQHandler+0x34a>
      return;
 8004c90:	bf00      	nop
  }
}
 8004c92:	3728      	adds	r7, #40	; 0x28
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	08004e35 	.word	0x08004e35

08004c9c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004ca4:	bf00      	nop
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bc80      	pop	{r7}
 8004cac:	4770      	bx	lr

08004cae <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b083      	sub	sp, #12
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004cb6:	bf00      	nop
 8004cb8:	370c      	adds	r7, #12
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bc80      	pop	{r7}
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	460b      	mov	r3, r1
 8004cca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ccc:	bf00      	nop
 8004cce:	370c      	adds	r7, #12
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bc80      	pop	{r7}
 8004cd4:	4770      	bx	lr

08004cd6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004cd6:	b580      	push	{r7, lr}
 8004cd8:	b084      	sub	sp, #16
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	60f8      	str	r0, [r7, #12]
 8004cde:	60b9      	str	r1, [r7, #8]
 8004ce0:	603b      	str	r3, [r7, #0]
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ce6:	e02c      	b.n	8004d42 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ce8:	69bb      	ldr	r3, [r7, #24]
 8004cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cee:	d028      	beq.n	8004d42 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d007      	beq.n	8004d06 <UART_WaitOnFlagUntilTimeout+0x30>
 8004cf6:	f7fd fbc9 	bl	800248c <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	69ba      	ldr	r2, [r7, #24]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d21d      	bcs.n	8004d42 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68da      	ldr	r2, [r3, #12]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d14:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	695a      	ldr	r2, [r3, #20]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f022 0201 	bic.w	r2, r2, #1
 8004d24:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2220      	movs	r2, #32
 8004d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2220      	movs	r2, #32
 8004d32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	e00f      	b.n	8004d62 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	68ba      	ldr	r2, [r7, #8]
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	bf0c      	ite	eq
 8004d52:	2301      	moveq	r3, #1
 8004d54:	2300      	movne	r3, #0
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	461a      	mov	r2, r3
 8004d5a:	79fb      	ldrb	r3, [r7, #7]
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d0c3      	beq.n	8004ce8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d60:	2300      	movs	r3, #0
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3710      	adds	r7, #16
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}

08004d6a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d6a:	b480      	push	{r7}
 8004d6c:	b085      	sub	sp, #20
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	60f8      	str	r0, [r7, #12]
 8004d72:	60b9      	str	r1, [r7, #8]
 8004d74:	4613      	mov	r3, r2
 8004d76:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	88fa      	ldrh	r2, [r7, #6]
 8004d82:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	88fa      	ldrh	r2, [r7, #6]
 8004d88:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2222      	movs	r2, #34	; 0x22
 8004d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68da      	ldr	r2, [r3, #12]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dae:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	695a      	ldr	r2, [r3, #20]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f042 0201 	orr.w	r2, r2, #1
 8004dbe:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68da      	ldr	r2, [r3, #12]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0220 	orr.w	r2, r2, #32
 8004dce:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3714      	adds	r7, #20
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bc80      	pop	{r7}
 8004dda:	4770      	bx	lr

08004ddc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68da      	ldr	r2, [r3, #12]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004df2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	695a      	ldr	r2, [r3, #20]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f022 0201 	bic.w	r2, r2, #1
 8004e02:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d107      	bne.n	8004e1c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68da      	ldr	r2, [r3, #12]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f022 0210 	bic.w	r2, r2, #16
 8004e1a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2220      	movs	r2, #32
 8004e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004e2a:	bf00      	nop
 8004e2c:	370c      	adds	r7, #12
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bc80      	pop	{r7}
 8004e32:	4770      	bx	lr

08004e34 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e4e:	68f8      	ldr	r0, [r7, #12]
 8004e50:	f7ff ff2d 	bl	8004cae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e54:	bf00      	nop
 8004e56:	3710      	adds	r7, #16
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b085      	sub	sp, #20
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	2b21      	cmp	r3, #33	; 0x21
 8004e6e:	d13e      	bne.n	8004eee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e78:	d114      	bne.n	8004ea4 <UART_Transmit_IT+0x48>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d110      	bne.n	8004ea4 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a1b      	ldr	r3, [r3, #32]
 8004e86:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	881b      	ldrh	r3, [r3, #0]
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e96:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a1b      	ldr	r3, [r3, #32]
 8004e9c:	1c9a      	adds	r2, r3, #2
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	621a      	str	r2, [r3, #32]
 8004ea2:	e008      	b.n	8004eb6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a1b      	ldr	r3, [r3, #32]
 8004ea8:	1c59      	adds	r1, r3, #1
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	6211      	str	r1, [r2, #32]
 8004eae:	781a      	ldrb	r2, [r3, #0]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d10f      	bne.n	8004eea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68da      	ldr	r2, [r3, #12]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ed8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68da      	ldr	r2, [r3, #12]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ee8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004eea:	2300      	movs	r3, #0
 8004eec:	e000      	b.n	8004ef0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004eee:	2302      	movs	r3, #2
  }
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3714      	adds	r7, #20
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bc80      	pop	{r7}
 8004ef8:	4770      	bx	lr

08004efa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b082      	sub	sp, #8
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	68da      	ldr	r2, [r3, #12]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f10:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2220      	movs	r2, #32
 8004f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7ff febe 	bl	8004c9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3708      	adds	r7, #8
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}

08004f2a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f2a:	b580      	push	{r7, lr}
 8004f2c:	b086      	sub	sp, #24
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b22      	cmp	r3, #34	; 0x22
 8004f3c:	f040 8099 	bne.w	8005072 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f48:	d117      	bne.n	8004f7a <UART_Receive_IT+0x50>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d113      	bne.n	8004f7a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004f52:	2300      	movs	r3, #0
 8004f54:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f5a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f72:	1c9a      	adds	r2, r3, #2
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	629a      	str	r2, [r3, #40]	; 0x28
 8004f78:	e026      	b.n	8004fc8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f7e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8004f80:	2300      	movs	r3, #0
 8004f82:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f8c:	d007      	beq.n	8004f9e <UART_Receive_IT+0x74>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d10a      	bne.n	8004fac <UART_Receive_IT+0x82>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d106      	bne.n	8004fac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	b2da      	uxtb	r2, r3
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	701a      	strb	r2, [r3, #0]
 8004faa:	e008      	b.n	8004fbe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004fb8:	b2da      	uxtb	r2, r3
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc2:	1c5a      	adds	r2, r3, #1
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d148      	bne.n	800506e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	68da      	ldr	r2, [r3, #12]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f022 0220 	bic.w	r2, r2, #32
 8004fea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68da      	ldr	r2, [r3, #12]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ffa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	695a      	ldr	r2, [r3, #20]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f022 0201 	bic.w	r2, r2, #1
 800500a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2220      	movs	r2, #32
 8005010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005018:	2b01      	cmp	r3, #1
 800501a:	d123      	bne.n	8005064 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68da      	ldr	r2, [r3, #12]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f022 0210 	bic.w	r2, r2, #16
 8005030:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0310 	and.w	r3, r3, #16
 800503c:	2b10      	cmp	r3, #16
 800503e:	d10a      	bne.n	8005056 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005040:	2300      	movs	r3, #0
 8005042:	60fb      	str	r3, [r7, #12]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	60fb      	str	r3, [r7, #12]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	60fb      	str	r3, [r7, #12]
 8005054:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800505a:	4619      	mov	r1, r3
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f7ff fe2f 	bl	8004cc0 <HAL_UARTEx_RxEventCallback>
 8005062:	e002      	b.n	800506a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f7fb fc75 	bl	8000954 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800506a:	2300      	movs	r3, #0
 800506c:	e002      	b.n	8005074 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800506e:	2300      	movs	r3, #0
 8005070:	e000      	b.n	8005074 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005072:	2302      	movs	r3, #2
  }
}
 8005074:	4618      	mov	r0, r3
 8005076:	3718      	adds	r7, #24
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	68da      	ldr	r2, [r3, #12]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	430a      	orrs	r2, r1
 8005098:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	689a      	ldr	r2, [r3, #8]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	691b      	ldr	r3, [r3, #16]
 80050a2:	431a      	orrs	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	695b      	ldr	r3, [r3, #20]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80050b6:	f023 030c 	bic.w	r3, r3, #12
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	6812      	ldr	r2, [r2, #0]
 80050be:	68b9      	ldr	r1, [r7, #8]
 80050c0:	430b      	orrs	r3, r1
 80050c2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	699a      	ldr	r2, [r3, #24]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	430a      	orrs	r2, r1
 80050d8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a2c      	ldr	r2, [pc, #176]	; (8005190 <UART_SetConfig+0x114>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d103      	bne.n	80050ec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80050e4:	f7fe fccc 	bl	8003a80 <HAL_RCC_GetPCLK2Freq>
 80050e8:	60f8      	str	r0, [r7, #12]
 80050ea:	e002      	b.n	80050f2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80050ec:	f7fe fcb4 	bl	8003a58 <HAL_RCC_GetPCLK1Freq>
 80050f0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	4613      	mov	r3, r2
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	4413      	add	r3, r2
 80050fa:	009a      	lsls	r2, r3, #2
 80050fc:	441a      	add	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	fbb2 f3f3 	udiv	r3, r2, r3
 8005108:	4a22      	ldr	r2, [pc, #136]	; (8005194 <UART_SetConfig+0x118>)
 800510a:	fba2 2303 	umull	r2, r3, r2, r3
 800510e:	095b      	lsrs	r3, r3, #5
 8005110:	0119      	lsls	r1, r3, #4
 8005112:	68fa      	ldr	r2, [r7, #12]
 8005114:	4613      	mov	r3, r2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4413      	add	r3, r2
 800511a:	009a      	lsls	r2, r3, #2
 800511c:	441a      	add	r2, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	fbb2 f2f3 	udiv	r2, r2, r3
 8005128:	4b1a      	ldr	r3, [pc, #104]	; (8005194 <UART_SetConfig+0x118>)
 800512a:	fba3 0302 	umull	r0, r3, r3, r2
 800512e:	095b      	lsrs	r3, r3, #5
 8005130:	2064      	movs	r0, #100	; 0x64
 8005132:	fb00 f303 	mul.w	r3, r0, r3
 8005136:	1ad3      	subs	r3, r2, r3
 8005138:	011b      	lsls	r3, r3, #4
 800513a:	3332      	adds	r3, #50	; 0x32
 800513c:	4a15      	ldr	r2, [pc, #84]	; (8005194 <UART_SetConfig+0x118>)
 800513e:	fba2 2303 	umull	r2, r3, r2, r3
 8005142:	095b      	lsrs	r3, r3, #5
 8005144:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005148:	4419      	add	r1, r3
 800514a:	68fa      	ldr	r2, [r7, #12]
 800514c:	4613      	mov	r3, r2
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	4413      	add	r3, r2
 8005152:	009a      	lsls	r2, r3, #2
 8005154:	441a      	add	r2, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005160:	4b0c      	ldr	r3, [pc, #48]	; (8005194 <UART_SetConfig+0x118>)
 8005162:	fba3 0302 	umull	r0, r3, r3, r2
 8005166:	095b      	lsrs	r3, r3, #5
 8005168:	2064      	movs	r0, #100	; 0x64
 800516a:	fb00 f303 	mul.w	r3, r0, r3
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	011b      	lsls	r3, r3, #4
 8005172:	3332      	adds	r3, #50	; 0x32
 8005174:	4a07      	ldr	r2, [pc, #28]	; (8005194 <UART_SetConfig+0x118>)
 8005176:	fba2 2303 	umull	r2, r3, r2, r3
 800517a:	095b      	lsrs	r3, r3, #5
 800517c:	f003 020f 	and.w	r2, r3, #15
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	440a      	add	r2, r1
 8005186:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005188:	bf00      	nop
 800518a:	3710      	adds	r7, #16
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	40013800 	.word	0x40013800
 8005194:	51eb851f 	.word	0x51eb851f

08005198 <__errno>:
 8005198:	4b01      	ldr	r3, [pc, #4]	; (80051a0 <__errno+0x8>)
 800519a:	6818      	ldr	r0, [r3, #0]
 800519c:	4770      	bx	lr
 800519e:	bf00      	nop
 80051a0:	2000000c 	.word	0x2000000c

080051a4 <__libc_init_array>:
 80051a4:	b570      	push	{r4, r5, r6, lr}
 80051a6:	2600      	movs	r6, #0
 80051a8:	4d0c      	ldr	r5, [pc, #48]	; (80051dc <__libc_init_array+0x38>)
 80051aa:	4c0d      	ldr	r4, [pc, #52]	; (80051e0 <__libc_init_array+0x3c>)
 80051ac:	1b64      	subs	r4, r4, r5
 80051ae:	10a4      	asrs	r4, r4, #2
 80051b0:	42a6      	cmp	r6, r4
 80051b2:	d109      	bne.n	80051c8 <__libc_init_array+0x24>
 80051b4:	f000 fc9c 	bl	8005af0 <_init>
 80051b8:	2600      	movs	r6, #0
 80051ba:	4d0a      	ldr	r5, [pc, #40]	; (80051e4 <__libc_init_array+0x40>)
 80051bc:	4c0a      	ldr	r4, [pc, #40]	; (80051e8 <__libc_init_array+0x44>)
 80051be:	1b64      	subs	r4, r4, r5
 80051c0:	10a4      	asrs	r4, r4, #2
 80051c2:	42a6      	cmp	r6, r4
 80051c4:	d105      	bne.n	80051d2 <__libc_init_array+0x2e>
 80051c6:	bd70      	pop	{r4, r5, r6, pc}
 80051c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80051cc:	4798      	blx	r3
 80051ce:	3601      	adds	r6, #1
 80051d0:	e7ee      	b.n	80051b0 <__libc_init_array+0xc>
 80051d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80051d6:	4798      	blx	r3
 80051d8:	3601      	adds	r6, #1
 80051da:	e7f2      	b.n	80051c2 <__libc_init_array+0x1e>
 80051dc:	08005d68 	.word	0x08005d68
 80051e0:	08005d68 	.word	0x08005d68
 80051e4:	08005d68 	.word	0x08005d68
 80051e8:	08005d6c 	.word	0x08005d6c

080051ec <memset>:
 80051ec:	4603      	mov	r3, r0
 80051ee:	4402      	add	r2, r0
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d100      	bne.n	80051f6 <memset+0xa>
 80051f4:	4770      	bx	lr
 80051f6:	f803 1b01 	strb.w	r1, [r3], #1
 80051fa:	e7f9      	b.n	80051f0 <memset+0x4>

080051fc <siprintf>:
 80051fc:	b40e      	push	{r1, r2, r3}
 80051fe:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005202:	b500      	push	{lr}
 8005204:	b09c      	sub	sp, #112	; 0x70
 8005206:	ab1d      	add	r3, sp, #116	; 0x74
 8005208:	9002      	str	r0, [sp, #8]
 800520a:	9006      	str	r0, [sp, #24]
 800520c:	9107      	str	r1, [sp, #28]
 800520e:	9104      	str	r1, [sp, #16]
 8005210:	4808      	ldr	r0, [pc, #32]	; (8005234 <siprintf+0x38>)
 8005212:	4909      	ldr	r1, [pc, #36]	; (8005238 <siprintf+0x3c>)
 8005214:	f853 2b04 	ldr.w	r2, [r3], #4
 8005218:	9105      	str	r1, [sp, #20]
 800521a:	6800      	ldr	r0, [r0, #0]
 800521c:	a902      	add	r1, sp, #8
 800521e:	9301      	str	r3, [sp, #4]
 8005220:	f000 f8fe 	bl	8005420 <_svfiprintf_r>
 8005224:	2200      	movs	r2, #0
 8005226:	9b02      	ldr	r3, [sp, #8]
 8005228:	701a      	strb	r2, [r3, #0]
 800522a:	b01c      	add	sp, #112	; 0x70
 800522c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005230:	b003      	add	sp, #12
 8005232:	4770      	bx	lr
 8005234:	2000000c 	.word	0x2000000c
 8005238:	ffff0208 	.word	0xffff0208

0800523c <__retarget_lock_acquire_recursive>:
 800523c:	4770      	bx	lr

0800523e <__retarget_lock_release_recursive>:
 800523e:	4770      	bx	lr

08005240 <sbrk_aligned>:
 8005240:	b570      	push	{r4, r5, r6, lr}
 8005242:	4e0e      	ldr	r6, [pc, #56]	; (800527c <sbrk_aligned+0x3c>)
 8005244:	460c      	mov	r4, r1
 8005246:	6831      	ldr	r1, [r6, #0]
 8005248:	4605      	mov	r5, r0
 800524a:	b911      	cbnz	r1, 8005252 <sbrk_aligned+0x12>
 800524c:	f000 fb7e 	bl	800594c <_sbrk_r>
 8005250:	6030      	str	r0, [r6, #0]
 8005252:	4621      	mov	r1, r4
 8005254:	4628      	mov	r0, r5
 8005256:	f000 fb79 	bl	800594c <_sbrk_r>
 800525a:	1c43      	adds	r3, r0, #1
 800525c:	d00a      	beq.n	8005274 <sbrk_aligned+0x34>
 800525e:	1cc4      	adds	r4, r0, #3
 8005260:	f024 0403 	bic.w	r4, r4, #3
 8005264:	42a0      	cmp	r0, r4
 8005266:	d007      	beq.n	8005278 <sbrk_aligned+0x38>
 8005268:	1a21      	subs	r1, r4, r0
 800526a:	4628      	mov	r0, r5
 800526c:	f000 fb6e 	bl	800594c <_sbrk_r>
 8005270:	3001      	adds	r0, #1
 8005272:	d101      	bne.n	8005278 <sbrk_aligned+0x38>
 8005274:	f04f 34ff 	mov.w	r4, #4294967295
 8005278:	4620      	mov	r0, r4
 800527a:	bd70      	pop	{r4, r5, r6, pc}
 800527c:	20000268 	.word	0x20000268

08005280 <_malloc_r>:
 8005280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005284:	1ccd      	adds	r5, r1, #3
 8005286:	f025 0503 	bic.w	r5, r5, #3
 800528a:	3508      	adds	r5, #8
 800528c:	2d0c      	cmp	r5, #12
 800528e:	bf38      	it	cc
 8005290:	250c      	movcc	r5, #12
 8005292:	2d00      	cmp	r5, #0
 8005294:	4607      	mov	r7, r0
 8005296:	db01      	blt.n	800529c <_malloc_r+0x1c>
 8005298:	42a9      	cmp	r1, r5
 800529a:	d905      	bls.n	80052a8 <_malloc_r+0x28>
 800529c:	230c      	movs	r3, #12
 800529e:	2600      	movs	r6, #0
 80052a0:	603b      	str	r3, [r7, #0]
 80052a2:	4630      	mov	r0, r6
 80052a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052a8:	4e2e      	ldr	r6, [pc, #184]	; (8005364 <_malloc_r+0xe4>)
 80052aa:	f000 fb95 	bl	80059d8 <__malloc_lock>
 80052ae:	6833      	ldr	r3, [r6, #0]
 80052b0:	461c      	mov	r4, r3
 80052b2:	bb34      	cbnz	r4, 8005302 <_malloc_r+0x82>
 80052b4:	4629      	mov	r1, r5
 80052b6:	4638      	mov	r0, r7
 80052b8:	f7ff ffc2 	bl	8005240 <sbrk_aligned>
 80052bc:	1c43      	adds	r3, r0, #1
 80052be:	4604      	mov	r4, r0
 80052c0:	d14d      	bne.n	800535e <_malloc_r+0xde>
 80052c2:	6834      	ldr	r4, [r6, #0]
 80052c4:	4626      	mov	r6, r4
 80052c6:	2e00      	cmp	r6, #0
 80052c8:	d140      	bne.n	800534c <_malloc_r+0xcc>
 80052ca:	6823      	ldr	r3, [r4, #0]
 80052cc:	4631      	mov	r1, r6
 80052ce:	4638      	mov	r0, r7
 80052d0:	eb04 0803 	add.w	r8, r4, r3
 80052d4:	f000 fb3a 	bl	800594c <_sbrk_r>
 80052d8:	4580      	cmp	r8, r0
 80052da:	d13a      	bne.n	8005352 <_malloc_r+0xd2>
 80052dc:	6821      	ldr	r1, [r4, #0]
 80052de:	3503      	adds	r5, #3
 80052e0:	1a6d      	subs	r5, r5, r1
 80052e2:	f025 0503 	bic.w	r5, r5, #3
 80052e6:	3508      	adds	r5, #8
 80052e8:	2d0c      	cmp	r5, #12
 80052ea:	bf38      	it	cc
 80052ec:	250c      	movcc	r5, #12
 80052ee:	4638      	mov	r0, r7
 80052f0:	4629      	mov	r1, r5
 80052f2:	f7ff ffa5 	bl	8005240 <sbrk_aligned>
 80052f6:	3001      	adds	r0, #1
 80052f8:	d02b      	beq.n	8005352 <_malloc_r+0xd2>
 80052fa:	6823      	ldr	r3, [r4, #0]
 80052fc:	442b      	add	r3, r5
 80052fe:	6023      	str	r3, [r4, #0]
 8005300:	e00e      	b.n	8005320 <_malloc_r+0xa0>
 8005302:	6822      	ldr	r2, [r4, #0]
 8005304:	1b52      	subs	r2, r2, r5
 8005306:	d41e      	bmi.n	8005346 <_malloc_r+0xc6>
 8005308:	2a0b      	cmp	r2, #11
 800530a:	d916      	bls.n	800533a <_malloc_r+0xba>
 800530c:	1961      	adds	r1, r4, r5
 800530e:	42a3      	cmp	r3, r4
 8005310:	6025      	str	r5, [r4, #0]
 8005312:	bf18      	it	ne
 8005314:	6059      	strne	r1, [r3, #4]
 8005316:	6863      	ldr	r3, [r4, #4]
 8005318:	bf08      	it	eq
 800531a:	6031      	streq	r1, [r6, #0]
 800531c:	5162      	str	r2, [r4, r5]
 800531e:	604b      	str	r3, [r1, #4]
 8005320:	4638      	mov	r0, r7
 8005322:	f104 060b 	add.w	r6, r4, #11
 8005326:	f000 fb5d 	bl	80059e4 <__malloc_unlock>
 800532a:	f026 0607 	bic.w	r6, r6, #7
 800532e:	1d23      	adds	r3, r4, #4
 8005330:	1af2      	subs	r2, r6, r3
 8005332:	d0b6      	beq.n	80052a2 <_malloc_r+0x22>
 8005334:	1b9b      	subs	r3, r3, r6
 8005336:	50a3      	str	r3, [r4, r2]
 8005338:	e7b3      	b.n	80052a2 <_malloc_r+0x22>
 800533a:	6862      	ldr	r2, [r4, #4]
 800533c:	42a3      	cmp	r3, r4
 800533e:	bf0c      	ite	eq
 8005340:	6032      	streq	r2, [r6, #0]
 8005342:	605a      	strne	r2, [r3, #4]
 8005344:	e7ec      	b.n	8005320 <_malloc_r+0xa0>
 8005346:	4623      	mov	r3, r4
 8005348:	6864      	ldr	r4, [r4, #4]
 800534a:	e7b2      	b.n	80052b2 <_malloc_r+0x32>
 800534c:	4634      	mov	r4, r6
 800534e:	6876      	ldr	r6, [r6, #4]
 8005350:	e7b9      	b.n	80052c6 <_malloc_r+0x46>
 8005352:	230c      	movs	r3, #12
 8005354:	4638      	mov	r0, r7
 8005356:	603b      	str	r3, [r7, #0]
 8005358:	f000 fb44 	bl	80059e4 <__malloc_unlock>
 800535c:	e7a1      	b.n	80052a2 <_malloc_r+0x22>
 800535e:	6025      	str	r5, [r4, #0]
 8005360:	e7de      	b.n	8005320 <_malloc_r+0xa0>
 8005362:	bf00      	nop
 8005364:	20000264 	.word	0x20000264

08005368 <__ssputs_r>:
 8005368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800536c:	688e      	ldr	r6, [r1, #8]
 800536e:	4682      	mov	sl, r0
 8005370:	429e      	cmp	r6, r3
 8005372:	460c      	mov	r4, r1
 8005374:	4690      	mov	r8, r2
 8005376:	461f      	mov	r7, r3
 8005378:	d838      	bhi.n	80053ec <__ssputs_r+0x84>
 800537a:	898a      	ldrh	r2, [r1, #12]
 800537c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005380:	d032      	beq.n	80053e8 <__ssputs_r+0x80>
 8005382:	6825      	ldr	r5, [r4, #0]
 8005384:	6909      	ldr	r1, [r1, #16]
 8005386:	3301      	adds	r3, #1
 8005388:	eba5 0901 	sub.w	r9, r5, r1
 800538c:	6965      	ldr	r5, [r4, #20]
 800538e:	444b      	add	r3, r9
 8005390:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005394:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005398:	106d      	asrs	r5, r5, #1
 800539a:	429d      	cmp	r5, r3
 800539c:	bf38      	it	cc
 800539e:	461d      	movcc	r5, r3
 80053a0:	0553      	lsls	r3, r2, #21
 80053a2:	d531      	bpl.n	8005408 <__ssputs_r+0xa0>
 80053a4:	4629      	mov	r1, r5
 80053a6:	f7ff ff6b 	bl	8005280 <_malloc_r>
 80053aa:	4606      	mov	r6, r0
 80053ac:	b950      	cbnz	r0, 80053c4 <__ssputs_r+0x5c>
 80053ae:	230c      	movs	r3, #12
 80053b0:	f04f 30ff 	mov.w	r0, #4294967295
 80053b4:	f8ca 3000 	str.w	r3, [sl]
 80053b8:	89a3      	ldrh	r3, [r4, #12]
 80053ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053be:	81a3      	strh	r3, [r4, #12]
 80053c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053c4:	464a      	mov	r2, r9
 80053c6:	6921      	ldr	r1, [r4, #16]
 80053c8:	f000 fade 	bl	8005988 <memcpy>
 80053cc:	89a3      	ldrh	r3, [r4, #12]
 80053ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80053d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053d6:	81a3      	strh	r3, [r4, #12]
 80053d8:	6126      	str	r6, [r4, #16]
 80053da:	444e      	add	r6, r9
 80053dc:	6026      	str	r6, [r4, #0]
 80053de:	463e      	mov	r6, r7
 80053e0:	6165      	str	r5, [r4, #20]
 80053e2:	eba5 0509 	sub.w	r5, r5, r9
 80053e6:	60a5      	str	r5, [r4, #8]
 80053e8:	42be      	cmp	r6, r7
 80053ea:	d900      	bls.n	80053ee <__ssputs_r+0x86>
 80053ec:	463e      	mov	r6, r7
 80053ee:	4632      	mov	r2, r6
 80053f0:	4641      	mov	r1, r8
 80053f2:	6820      	ldr	r0, [r4, #0]
 80053f4:	f000 fad6 	bl	80059a4 <memmove>
 80053f8:	68a3      	ldr	r3, [r4, #8]
 80053fa:	2000      	movs	r0, #0
 80053fc:	1b9b      	subs	r3, r3, r6
 80053fe:	60a3      	str	r3, [r4, #8]
 8005400:	6823      	ldr	r3, [r4, #0]
 8005402:	4433      	add	r3, r6
 8005404:	6023      	str	r3, [r4, #0]
 8005406:	e7db      	b.n	80053c0 <__ssputs_r+0x58>
 8005408:	462a      	mov	r2, r5
 800540a:	f000 fb39 	bl	8005a80 <_realloc_r>
 800540e:	4606      	mov	r6, r0
 8005410:	2800      	cmp	r0, #0
 8005412:	d1e1      	bne.n	80053d8 <__ssputs_r+0x70>
 8005414:	4650      	mov	r0, sl
 8005416:	6921      	ldr	r1, [r4, #16]
 8005418:	f000 faea 	bl	80059f0 <_free_r>
 800541c:	e7c7      	b.n	80053ae <__ssputs_r+0x46>
	...

08005420 <_svfiprintf_r>:
 8005420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005424:	4698      	mov	r8, r3
 8005426:	898b      	ldrh	r3, [r1, #12]
 8005428:	4607      	mov	r7, r0
 800542a:	061b      	lsls	r3, r3, #24
 800542c:	460d      	mov	r5, r1
 800542e:	4614      	mov	r4, r2
 8005430:	b09d      	sub	sp, #116	; 0x74
 8005432:	d50e      	bpl.n	8005452 <_svfiprintf_r+0x32>
 8005434:	690b      	ldr	r3, [r1, #16]
 8005436:	b963      	cbnz	r3, 8005452 <_svfiprintf_r+0x32>
 8005438:	2140      	movs	r1, #64	; 0x40
 800543a:	f7ff ff21 	bl	8005280 <_malloc_r>
 800543e:	6028      	str	r0, [r5, #0]
 8005440:	6128      	str	r0, [r5, #16]
 8005442:	b920      	cbnz	r0, 800544e <_svfiprintf_r+0x2e>
 8005444:	230c      	movs	r3, #12
 8005446:	603b      	str	r3, [r7, #0]
 8005448:	f04f 30ff 	mov.w	r0, #4294967295
 800544c:	e0d1      	b.n	80055f2 <_svfiprintf_r+0x1d2>
 800544e:	2340      	movs	r3, #64	; 0x40
 8005450:	616b      	str	r3, [r5, #20]
 8005452:	2300      	movs	r3, #0
 8005454:	9309      	str	r3, [sp, #36]	; 0x24
 8005456:	2320      	movs	r3, #32
 8005458:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800545c:	2330      	movs	r3, #48	; 0x30
 800545e:	f04f 0901 	mov.w	r9, #1
 8005462:	f8cd 800c 	str.w	r8, [sp, #12]
 8005466:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800560c <_svfiprintf_r+0x1ec>
 800546a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800546e:	4623      	mov	r3, r4
 8005470:	469a      	mov	sl, r3
 8005472:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005476:	b10a      	cbz	r2, 800547c <_svfiprintf_r+0x5c>
 8005478:	2a25      	cmp	r2, #37	; 0x25
 800547a:	d1f9      	bne.n	8005470 <_svfiprintf_r+0x50>
 800547c:	ebba 0b04 	subs.w	fp, sl, r4
 8005480:	d00b      	beq.n	800549a <_svfiprintf_r+0x7a>
 8005482:	465b      	mov	r3, fp
 8005484:	4622      	mov	r2, r4
 8005486:	4629      	mov	r1, r5
 8005488:	4638      	mov	r0, r7
 800548a:	f7ff ff6d 	bl	8005368 <__ssputs_r>
 800548e:	3001      	adds	r0, #1
 8005490:	f000 80aa 	beq.w	80055e8 <_svfiprintf_r+0x1c8>
 8005494:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005496:	445a      	add	r2, fp
 8005498:	9209      	str	r2, [sp, #36]	; 0x24
 800549a:	f89a 3000 	ldrb.w	r3, [sl]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	f000 80a2 	beq.w	80055e8 <_svfiprintf_r+0x1c8>
 80054a4:	2300      	movs	r3, #0
 80054a6:	f04f 32ff 	mov.w	r2, #4294967295
 80054aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80054ae:	f10a 0a01 	add.w	sl, sl, #1
 80054b2:	9304      	str	r3, [sp, #16]
 80054b4:	9307      	str	r3, [sp, #28]
 80054b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80054ba:	931a      	str	r3, [sp, #104]	; 0x68
 80054bc:	4654      	mov	r4, sl
 80054be:	2205      	movs	r2, #5
 80054c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054c4:	4851      	ldr	r0, [pc, #324]	; (800560c <_svfiprintf_r+0x1ec>)
 80054c6:	f000 fa51 	bl	800596c <memchr>
 80054ca:	9a04      	ldr	r2, [sp, #16]
 80054cc:	b9d8      	cbnz	r0, 8005506 <_svfiprintf_r+0xe6>
 80054ce:	06d0      	lsls	r0, r2, #27
 80054d0:	bf44      	itt	mi
 80054d2:	2320      	movmi	r3, #32
 80054d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80054d8:	0711      	lsls	r1, r2, #28
 80054da:	bf44      	itt	mi
 80054dc:	232b      	movmi	r3, #43	; 0x2b
 80054de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80054e2:	f89a 3000 	ldrb.w	r3, [sl]
 80054e6:	2b2a      	cmp	r3, #42	; 0x2a
 80054e8:	d015      	beq.n	8005516 <_svfiprintf_r+0xf6>
 80054ea:	4654      	mov	r4, sl
 80054ec:	2000      	movs	r0, #0
 80054ee:	f04f 0c0a 	mov.w	ip, #10
 80054f2:	9a07      	ldr	r2, [sp, #28]
 80054f4:	4621      	mov	r1, r4
 80054f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054fa:	3b30      	subs	r3, #48	; 0x30
 80054fc:	2b09      	cmp	r3, #9
 80054fe:	d94e      	bls.n	800559e <_svfiprintf_r+0x17e>
 8005500:	b1b0      	cbz	r0, 8005530 <_svfiprintf_r+0x110>
 8005502:	9207      	str	r2, [sp, #28]
 8005504:	e014      	b.n	8005530 <_svfiprintf_r+0x110>
 8005506:	eba0 0308 	sub.w	r3, r0, r8
 800550a:	fa09 f303 	lsl.w	r3, r9, r3
 800550e:	4313      	orrs	r3, r2
 8005510:	46a2      	mov	sl, r4
 8005512:	9304      	str	r3, [sp, #16]
 8005514:	e7d2      	b.n	80054bc <_svfiprintf_r+0x9c>
 8005516:	9b03      	ldr	r3, [sp, #12]
 8005518:	1d19      	adds	r1, r3, #4
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	9103      	str	r1, [sp, #12]
 800551e:	2b00      	cmp	r3, #0
 8005520:	bfbb      	ittet	lt
 8005522:	425b      	neglt	r3, r3
 8005524:	f042 0202 	orrlt.w	r2, r2, #2
 8005528:	9307      	strge	r3, [sp, #28]
 800552a:	9307      	strlt	r3, [sp, #28]
 800552c:	bfb8      	it	lt
 800552e:	9204      	strlt	r2, [sp, #16]
 8005530:	7823      	ldrb	r3, [r4, #0]
 8005532:	2b2e      	cmp	r3, #46	; 0x2e
 8005534:	d10c      	bne.n	8005550 <_svfiprintf_r+0x130>
 8005536:	7863      	ldrb	r3, [r4, #1]
 8005538:	2b2a      	cmp	r3, #42	; 0x2a
 800553a:	d135      	bne.n	80055a8 <_svfiprintf_r+0x188>
 800553c:	9b03      	ldr	r3, [sp, #12]
 800553e:	3402      	adds	r4, #2
 8005540:	1d1a      	adds	r2, r3, #4
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	9203      	str	r2, [sp, #12]
 8005546:	2b00      	cmp	r3, #0
 8005548:	bfb8      	it	lt
 800554a:	f04f 33ff 	movlt.w	r3, #4294967295
 800554e:	9305      	str	r3, [sp, #20]
 8005550:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8005610 <_svfiprintf_r+0x1f0>
 8005554:	2203      	movs	r2, #3
 8005556:	4650      	mov	r0, sl
 8005558:	7821      	ldrb	r1, [r4, #0]
 800555a:	f000 fa07 	bl	800596c <memchr>
 800555e:	b140      	cbz	r0, 8005572 <_svfiprintf_r+0x152>
 8005560:	2340      	movs	r3, #64	; 0x40
 8005562:	eba0 000a 	sub.w	r0, r0, sl
 8005566:	fa03 f000 	lsl.w	r0, r3, r0
 800556a:	9b04      	ldr	r3, [sp, #16]
 800556c:	3401      	adds	r4, #1
 800556e:	4303      	orrs	r3, r0
 8005570:	9304      	str	r3, [sp, #16]
 8005572:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005576:	2206      	movs	r2, #6
 8005578:	4826      	ldr	r0, [pc, #152]	; (8005614 <_svfiprintf_r+0x1f4>)
 800557a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800557e:	f000 f9f5 	bl	800596c <memchr>
 8005582:	2800      	cmp	r0, #0
 8005584:	d038      	beq.n	80055f8 <_svfiprintf_r+0x1d8>
 8005586:	4b24      	ldr	r3, [pc, #144]	; (8005618 <_svfiprintf_r+0x1f8>)
 8005588:	bb1b      	cbnz	r3, 80055d2 <_svfiprintf_r+0x1b2>
 800558a:	9b03      	ldr	r3, [sp, #12]
 800558c:	3307      	adds	r3, #7
 800558e:	f023 0307 	bic.w	r3, r3, #7
 8005592:	3308      	adds	r3, #8
 8005594:	9303      	str	r3, [sp, #12]
 8005596:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005598:	4433      	add	r3, r6
 800559a:	9309      	str	r3, [sp, #36]	; 0x24
 800559c:	e767      	b.n	800546e <_svfiprintf_r+0x4e>
 800559e:	460c      	mov	r4, r1
 80055a0:	2001      	movs	r0, #1
 80055a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80055a6:	e7a5      	b.n	80054f4 <_svfiprintf_r+0xd4>
 80055a8:	2300      	movs	r3, #0
 80055aa:	f04f 0c0a 	mov.w	ip, #10
 80055ae:	4619      	mov	r1, r3
 80055b0:	3401      	adds	r4, #1
 80055b2:	9305      	str	r3, [sp, #20]
 80055b4:	4620      	mov	r0, r4
 80055b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055ba:	3a30      	subs	r2, #48	; 0x30
 80055bc:	2a09      	cmp	r2, #9
 80055be:	d903      	bls.n	80055c8 <_svfiprintf_r+0x1a8>
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d0c5      	beq.n	8005550 <_svfiprintf_r+0x130>
 80055c4:	9105      	str	r1, [sp, #20]
 80055c6:	e7c3      	b.n	8005550 <_svfiprintf_r+0x130>
 80055c8:	4604      	mov	r4, r0
 80055ca:	2301      	movs	r3, #1
 80055cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80055d0:	e7f0      	b.n	80055b4 <_svfiprintf_r+0x194>
 80055d2:	ab03      	add	r3, sp, #12
 80055d4:	9300      	str	r3, [sp, #0]
 80055d6:	462a      	mov	r2, r5
 80055d8:	4638      	mov	r0, r7
 80055da:	4b10      	ldr	r3, [pc, #64]	; (800561c <_svfiprintf_r+0x1fc>)
 80055dc:	a904      	add	r1, sp, #16
 80055de:	f3af 8000 	nop.w
 80055e2:	1c42      	adds	r2, r0, #1
 80055e4:	4606      	mov	r6, r0
 80055e6:	d1d6      	bne.n	8005596 <_svfiprintf_r+0x176>
 80055e8:	89ab      	ldrh	r3, [r5, #12]
 80055ea:	065b      	lsls	r3, r3, #25
 80055ec:	f53f af2c 	bmi.w	8005448 <_svfiprintf_r+0x28>
 80055f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80055f2:	b01d      	add	sp, #116	; 0x74
 80055f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055f8:	ab03      	add	r3, sp, #12
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	462a      	mov	r2, r5
 80055fe:	4638      	mov	r0, r7
 8005600:	4b06      	ldr	r3, [pc, #24]	; (800561c <_svfiprintf_r+0x1fc>)
 8005602:	a904      	add	r1, sp, #16
 8005604:	f000 f87c 	bl	8005700 <_printf_i>
 8005608:	e7eb      	b.n	80055e2 <_svfiprintf_r+0x1c2>
 800560a:	bf00      	nop
 800560c:	08005d2c 	.word	0x08005d2c
 8005610:	08005d32 	.word	0x08005d32
 8005614:	08005d36 	.word	0x08005d36
 8005618:	00000000 	.word	0x00000000
 800561c:	08005369 	.word	0x08005369

08005620 <_printf_common>:
 8005620:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005624:	4616      	mov	r6, r2
 8005626:	4699      	mov	r9, r3
 8005628:	688a      	ldr	r2, [r1, #8]
 800562a:	690b      	ldr	r3, [r1, #16]
 800562c:	4607      	mov	r7, r0
 800562e:	4293      	cmp	r3, r2
 8005630:	bfb8      	it	lt
 8005632:	4613      	movlt	r3, r2
 8005634:	6033      	str	r3, [r6, #0]
 8005636:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800563a:	460c      	mov	r4, r1
 800563c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005640:	b10a      	cbz	r2, 8005646 <_printf_common+0x26>
 8005642:	3301      	adds	r3, #1
 8005644:	6033      	str	r3, [r6, #0]
 8005646:	6823      	ldr	r3, [r4, #0]
 8005648:	0699      	lsls	r1, r3, #26
 800564a:	bf42      	ittt	mi
 800564c:	6833      	ldrmi	r3, [r6, #0]
 800564e:	3302      	addmi	r3, #2
 8005650:	6033      	strmi	r3, [r6, #0]
 8005652:	6825      	ldr	r5, [r4, #0]
 8005654:	f015 0506 	ands.w	r5, r5, #6
 8005658:	d106      	bne.n	8005668 <_printf_common+0x48>
 800565a:	f104 0a19 	add.w	sl, r4, #25
 800565e:	68e3      	ldr	r3, [r4, #12]
 8005660:	6832      	ldr	r2, [r6, #0]
 8005662:	1a9b      	subs	r3, r3, r2
 8005664:	42ab      	cmp	r3, r5
 8005666:	dc28      	bgt.n	80056ba <_printf_common+0x9a>
 8005668:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800566c:	1e13      	subs	r3, r2, #0
 800566e:	6822      	ldr	r2, [r4, #0]
 8005670:	bf18      	it	ne
 8005672:	2301      	movne	r3, #1
 8005674:	0692      	lsls	r2, r2, #26
 8005676:	d42d      	bmi.n	80056d4 <_printf_common+0xb4>
 8005678:	4649      	mov	r1, r9
 800567a:	4638      	mov	r0, r7
 800567c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005680:	47c0      	blx	r8
 8005682:	3001      	adds	r0, #1
 8005684:	d020      	beq.n	80056c8 <_printf_common+0xa8>
 8005686:	6823      	ldr	r3, [r4, #0]
 8005688:	68e5      	ldr	r5, [r4, #12]
 800568a:	f003 0306 	and.w	r3, r3, #6
 800568e:	2b04      	cmp	r3, #4
 8005690:	bf18      	it	ne
 8005692:	2500      	movne	r5, #0
 8005694:	6832      	ldr	r2, [r6, #0]
 8005696:	f04f 0600 	mov.w	r6, #0
 800569a:	68a3      	ldr	r3, [r4, #8]
 800569c:	bf08      	it	eq
 800569e:	1aad      	subeq	r5, r5, r2
 80056a0:	6922      	ldr	r2, [r4, #16]
 80056a2:	bf08      	it	eq
 80056a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056a8:	4293      	cmp	r3, r2
 80056aa:	bfc4      	itt	gt
 80056ac:	1a9b      	subgt	r3, r3, r2
 80056ae:	18ed      	addgt	r5, r5, r3
 80056b0:	341a      	adds	r4, #26
 80056b2:	42b5      	cmp	r5, r6
 80056b4:	d11a      	bne.n	80056ec <_printf_common+0xcc>
 80056b6:	2000      	movs	r0, #0
 80056b8:	e008      	b.n	80056cc <_printf_common+0xac>
 80056ba:	2301      	movs	r3, #1
 80056bc:	4652      	mov	r2, sl
 80056be:	4649      	mov	r1, r9
 80056c0:	4638      	mov	r0, r7
 80056c2:	47c0      	blx	r8
 80056c4:	3001      	adds	r0, #1
 80056c6:	d103      	bne.n	80056d0 <_printf_common+0xb0>
 80056c8:	f04f 30ff 	mov.w	r0, #4294967295
 80056cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056d0:	3501      	adds	r5, #1
 80056d2:	e7c4      	b.n	800565e <_printf_common+0x3e>
 80056d4:	2030      	movs	r0, #48	; 0x30
 80056d6:	18e1      	adds	r1, r4, r3
 80056d8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80056dc:	1c5a      	adds	r2, r3, #1
 80056de:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80056e2:	4422      	add	r2, r4
 80056e4:	3302      	adds	r3, #2
 80056e6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80056ea:	e7c5      	b.n	8005678 <_printf_common+0x58>
 80056ec:	2301      	movs	r3, #1
 80056ee:	4622      	mov	r2, r4
 80056f0:	4649      	mov	r1, r9
 80056f2:	4638      	mov	r0, r7
 80056f4:	47c0      	blx	r8
 80056f6:	3001      	adds	r0, #1
 80056f8:	d0e6      	beq.n	80056c8 <_printf_common+0xa8>
 80056fa:	3601      	adds	r6, #1
 80056fc:	e7d9      	b.n	80056b2 <_printf_common+0x92>
	...

08005700 <_printf_i>:
 8005700:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005704:	7e0f      	ldrb	r7, [r1, #24]
 8005706:	4691      	mov	r9, r2
 8005708:	2f78      	cmp	r7, #120	; 0x78
 800570a:	4680      	mov	r8, r0
 800570c:	460c      	mov	r4, r1
 800570e:	469a      	mov	sl, r3
 8005710:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005712:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005716:	d807      	bhi.n	8005728 <_printf_i+0x28>
 8005718:	2f62      	cmp	r7, #98	; 0x62
 800571a:	d80a      	bhi.n	8005732 <_printf_i+0x32>
 800571c:	2f00      	cmp	r7, #0
 800571e:	f000 80d9 	beq.w	80058d4 <_printf_i+0x1d4>
 8005722:	2f58      	cmp	r7, #88	; 0x58
 8005724:	f000 80a4 	beq.w	8005870 <_printf_i+0x170>
 8005728:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800572c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005730:	e03a      	b.n	80057a8 <_printf_i+0xa8>
 8005732:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005736:	2b15      	cmp	r3, #21
 8005738:	d8f6      	bhi.n	8005728 <_printf_i+0x28>
 800573a:	a101      	add	r1, pc, #4	; (adr r1, 8005740 <_printf_i+0x40>)
 800573c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005740:	08005799 	.word	0x08005799
 8005744:	080057ad 	.word	0x080057ad
 8005748:	08005729 	.word	0x08005729
 800574c:	08005729 	.word	0x08005729
 8005750:	08005729 	.word	0x08005729
 8005754:	08005729 	.word	0x08005729
 8005758:	080057ad 	.word	0x080057ad
 800575c:	08005729 	.word	0x08005729
 8005760:	08005729 	.word	0x08005729
 8005764:	08005729 	.word	0x08005729
 8005768:	08005729 	.word	0x08005729
 800576c:	080058bb 	.word	0x080058bb
 8005770:	080057dd 	.word	0x080057dd
 8005774:	0800589d 	.word	0x0800589d
 8005778:	08005729 	.word	0x08005729
 800577c:	08005729 	.word	0x08005729
 8005780:	080058dd 	.word	0x080058dd
 8005784:	08005729 	.word	0x08005729
 8005788:	080057dd 	.word	0x080057dd
 800578c:	08005729 	.word	0x08005729
 8005790:	08005729 	.word	0x08005729
 8005794:	080058a5 	.word	0x080058a5
 8005798:	682b      	ldr	r3, [r5, #0]
 800579a:	1d1a      	adds	r2, r3, #4
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	602a      	str	r2, [r5, #0]
 80057a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80057a8:	2301      	movs	r3, #1
 80057aa:	e0a4      	b.n	80058f6 <_printf_i+0x1f6>
 80057ac:	6820      	ldr	r0, [r4, #0]
 80057ae:	6829      	ldr	r1, [r5, #0]
 80057b0:	0606      	lsls	r6, r0, #24
 80057b2:	f101 0304 	add.w	r3, r1, #4
 80057b6:	d50a      	bpl.n	80057ce <_printf_i+0xce>
 80057b8:	680e      	ldr	r6, [r1, #0]
 80057ba:	602b      	str	r3, [r5, #0]
 80057bc:	2e00      	cmp	r6, #0
 80057be:	da03      	bge.n	80057c8 <_printf_i+0xc8>
 80057c0:	232d      	movs	r3, #45	; 0x2d
 80057c2:	4276      	negs	r6, r6
 80057c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057c8:	230a      	movs	r3, #10
 80057ca:	485e      	ldr	r0, [pc, #376]	; (8005944 <_printf_i+0x244>)
 80057cc:	e019      	b.n	8005802 <_printf_i+0x102>
 80057ce:	680e      	ldr	r6, [r1, #0]
 80057d0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80057d4:	602b      	str	r3, [r5, #0]
 80057d6:	bf18      	it	ne
 80057d8:	b236      	sxthne	r6, r6
 80057da:	e7ef      	b.n	80057bc <_printf_i+0xbc>
 80057dc:	682b      	ldr	r3, [r5, #0]
 80057de:	6820      	ldr	r0, [r4, #0]
 80057e0:	1d19      	adds	r1, r3, #4
 80057e2:	6029      	str	r1, [r5, #0]
 80057e4:	0601      	lsls	r1, r0, #24
 80057e6:	d501      	bpl.n	80057ec <_printf_i+0xec>
 80057e8:	681e      	ldr	r6, [r3, #0]
 80057ea:	e002      	b.n	80057f2 <_printf_i+0xf2>
 80057ec:	0646      	lsls	r6, r0, #25
 80057ee:	d5fb      	bpl.n	80057e8 <_printf_i+0xe8>
 80057f0:	881e      	ldrh	r6, [r3, #0]
 80057f2:	2f6f      	cmp	r7, #111	; 0x6f
 80057f4:	bf0c      	ite	eq
 80057f6:	2308      	moveq	r3, #8
 80057f8:	230a      	movne	r3, #10
 80057fa:	4852      	ldr	r0, [pc, #328]	; (8005944 <_printf_i+0x244>)
 80057fc:	2100      	movs	r1, #0
 80057fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005802:	6865      	ldr	r5, [r4, #4]
 8005804:	2d00      	cmp	r5, #0
 8005806:	bfa8      	it	ge
 8005808:	6821      	ldrge	r1, [r4, #0]
 800580a:	60a5      	str	r5, [r4, #8]
 800580c:	bfa4      	itt	ge
 800580e:	f021 0104 	bicge.w	r1, r1, #4
 8005812:	6021      	strge	r1, [r4, #0]
 8005814:	b90e      	cbnz	r6, 800581a <_printf_i+0x11a>
 8005816:	2d00      	cmp	r5, #0
 8005818:	d04d      	beq.n	80058b6 <_printf_i+0x1b6>
 800581a:	4615      	mov	r5, r2
 800581c:	fbb6 f1f3 	udiv	r1, r6, r3
 8005820:	fb03 6711 	mls	r7, r3, r1, r6
 8005824:	5dc7      	ldrb	r7, [r0, r7]
 8005826:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800582a:	4637      	mov	r7, r6
 800582c:	42bb      	cmp	r3, r7
 800582e:	460e      	mov	r6, r1
 8005830:	d9f4      	bls.n	800581c <_printf_i+0x11c>
 8005832:	2b08      	cmp	r3, #8
 8005834:	d10b      	bne.n	800584e <_printf_i+0x14e>
 8005836:	6823      	ldr	r3, [r4, #0]
 8005838:	07de      	lsls	r6, r3, #31
 800583a:	d508      	bpl.n	800584e <_printf_i+0x14e>
 800583c:	6923      	ldr	r3, [r4, #16]
 800583e:	6861      	ldr	r1, [r4, #4]
 8005840:	4299      	cmp	r1, r3
 8005842:	bfde      	ittt	le
 8005844:	2330      	movle	r3, #48	; 0x30
 8005846:	f805 3c01 	strble.w	r3, [r5, #-1]
 800584a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800584e:	1b52      	subs	r2, r2, r5
 8005850:	6122      	str	r2, [r4, #16]
 8005852:	464b      	mov	r3, r9
 8005854:	4621      	mov	r1, r4
 8005856:	4640      	mov	r0, r8
 8005858:	f8cd a000 	str.w	sl, [sp]
 800585c:	aa03      	add	r2, sp, #12
 800585e:	f7ff fedf 	bl	8005620 <_printf_common>
 8005862:	3001      	adds	r0, #1
 8005864:	d14c      	bne.n	8005900 <_printf_i+0x200>
 8005866:	f04f 30ff 	mov.w	r0, #4294967295
 800586a:	b004      	add	sp, #16
 800586c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005870:	4834      	ldr	r0, [pc, #208]	; (8005944 <_printf_i+0x244>)
 8005872:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005876:	6829      	ldr	r1, [r5, #0]
 8005878:	6823      	ldr	r3, [r4, #0]
 800587a:	f851 6b04 	ldr.w	r6, [r1], #4
 800587e:	6029      	str	r1, [r5, #0]
 8005880:	061d      	lsls	r5, r3, #24
 8005882:	d514      	bpl.n	80058ae <_printf_i+0x1ae>
 8005884:	07df      	lsls	r7, r3, #31
 8005886:	bf44      	itt	mi
 8005888:	f043 0320 	orrmi.w	r3, r3, #32
 800588c:	6023      	strmi	r3, [r4, #0]
 800588e:	b91e      	cbnz	r6, 8005898 <_printf_i+0x198>
 8005890:	6823      	ldr	r3, [r4, #0]
 8005892:	f023 0320 	bic.w	r3, r3, #32
 8005896:	6023      	str	r3, [r4, #0]
 8005898:	2310      	movs	r3, #16
 800589a:	e7af      	b.n	80057fc <_printf_i+0xfc>
 800589c:	6823      	ldr	r3, [r4, #0]
 800589e:	f043 0320 	orr.w	r3, r3, #32
 80058a2:	6023      	str	r3, [r4, #0]
 80058a4:	2378      	movs	r3, #120	; 0x78
 80058a6:	4828      	ldr	r0, [pc, #160]	; (8005948 <_printf_i+0x248>)
 80058a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80058ac:	e7e3      	b.n	8005876 <_printf_i+0x176>
 80058ae:	0659      	lsls	r1, r3, #25
 80058b0:	bf48      	it	mi
 80058b2:	b2b6      	uxthmi	r6, r6
 80058b4:	e7e6      	b.n	8005884 <_printf_i+0x184>
 80058b6:	4615      	mov	r5, r2
 80058b8:	e7bb      	b.n	8005832 <_printf_i+0x132>
 80058ba:	682b      	ldr	r3, [r5, #0]
 80058bc:	6826      	ldr	r6, [r4, #0]
 80058be:	1d18      	adds	r0, r3, #4
 80058c0:	6961      	ldr	r1, [r4, #20]
 80058c2:	6028      	str	r0, [r5, #0]
 80058c4:	0635      	lsls	r5, r6, #24
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	d501      	bpl.n	80058ce <_printf_i+0x1ce>
 80058ca:	6019      	str	r1, [r3, #0]
 80058cc:	e002      	b.n	80058d4 <_printf_i+0x1d4>
 80058ce:	0670      	lsls	r0, r6, #25
 80058d0:	d5fb      	bpl.n	80058ca <_printf_i+0x1ca>
 80058d2:	8019      	strh	r1, [r3, #0]
 80058d4:	2300      	movs	r3, #0
 80058d6:	4615      	mov	r5, r2
 80058d8:	6123      	str	r3, [r4, #16]
 80058da:	e7ba      	b.n	8005852 <_printf_i+0x152>
 80058dc:	682b      	ldr	r3, [r5, #0]
 80058de:	2100      	movs	r1, #0
 80058e0:	1d1a      	adds	r2, r3, #4
 80058e2:	602a      	str	r2, [r5, #0]
 80058e4:	681d      	ldr	r5, [r3, #0]
 80058e6:	6862      	ldr	r2, [r4, #4]
 80058e8:	4628      	mov	r0, r5
 80058ea:	f000 f83f 	bl	800596c <memchr>
 80058ee:	b108      	cbz	r0, 80058f4 <_printf_i+0x1f4>
 80058f0:	1b40      	subs	r0, r0, r5
 80058f2:	6060      	str	r0, [r4, #4]
 80058f4:	6863      	ldr	r3, [r4, #4]
 80058f6:	6123      	str	r3, [r4, #16]
 80058f8:	2300      	movs	r3, #0
 80058fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058fe:	e7a8      	b.n	8005852 <_printf_i+0x152>
 8005900:	462a      	mov	r2, r5
 8005902:	4649      	mov	r1, r9
 8005904:	4640      	mov	r0, r8
 8005906:	6923      	ldr	r3, [r4, #16]
 8005908:	47d0      	blx	sl
 800590a:	3001      	adds	r0, #1
 800590c:	d0ab      	beq.n	8005866 <_printf_i+0x166>
 800590e:	6823      	ldr	r3, [r4, #0]
 8005910:	079b      	lsls	r3, r3, #30
 8005912:	d413      	bmi.n	800593c <_printf_i+0x23c>
 8005914:	68e0      	ldr	r0, [r4, #12]
 8005916:	9b03      	ldr	r3, [sp, #12]
 8005918:	4298      	cmp	r0, r3
 800591a:	bfb8      	it	lt
 800591c:	4618      	movlt	r0, r3
 800591e:	e7a4      	b.n	800586a <_printf_i+0x16a>
 8005920:	2301      	movs	r3, #1
 8005922:	4632      	mov	r2, r6
 8005924:	4649      	mov	r1, r9
 8005926:	4640      	mov	r0, r8
 8005928:	47d0      	blx	sl
 800592a:	3001      	adds	r0, #1
 800592c:	d09b      	beq.n	8005866 <_printf_i+0x166>
 800592e:	3501      	adds	r5, #1
 8005930:	68e3      	ldr	r3, [r4, #12]
 8005932:	9903      	ldr	r1, [sp, #12]
 8005934:	1a5b      	subs	r3, r3, r1
 8005936:	42ab      	cmp	r3, r5
 8005938:	dcf2      	bgt.n	8005920 <_printf_i+0x220>
 800593a:	e7eb      	b.n	8005914 <_printf_i+0x214>
 800593c:	2500      	movs	r5, #0
 800593e:	f104 0619 	add.w	r6, r4, #25
 8005942:	e7f5      	b.n	8005930 <_printf_i+0x230>
 8005944:	08005d3d 	.word	0x08005d3d
 8005948:	08005d4e 	.word	0x08005d4e

0800594c <_sbrk_r>:
 800594c:	b538      	push	{r3, r4, r5, lr}
 800594e:	2300      	movs	r3, #0
 8005950:	4d05      	ldr	r5, [pc, #20]	; (8005968 <_sbrk_r+0x1c>)
 8005952:	4604      	mov	r4, r0
 8005954:	4608      	mov	r0, r1
 8005956:	602b      	str	r3, [r5, #0]
 8005958:	f7fc fc44 	bl	80021e4 <_sbrk>
 800595c:	1c43      	adds	r3, r0, #1
 800595e:	d102      	bne.n	8005966 <_sbrk_r+0x1a>
 8005960:	682b      	ldr	r3, [r5, #0]
 8005962:	b103      	cbz	r3, 8005966 <_sbrk_r+0x1a>
 8005964:	6023      	str	r3, [r4, #0]
 8005966:	bd38      	pop	{r3, r4, r5, pc}
 8005968:	2000026c 	.word	0x2000026c

0800596c <memchr>:
 800596c:	4603      	mov	r3, r0
 800596e:	b510      	push	{r4, lr}
 8005970:	b2c9      	uxtb	r1, r1
 8005972:	4402      	add	r2, r0
 8005974:	4293      	cmp	r3, r2
 8005976:	4618      	mov	r0, r3
 8005978:	d101      	bne.n	800597e <memchr+0x12>
 800597a:	2000      	movs	r0, #0
 800597c:	e003      	b.n	8005986 <memchr+0x1a>
 800597e:	7804      	ldrb	r4, [r0, #0]
 8005980:	3301      	adds	r3, #1
 8005982:	428c      	cmp	r4, r1
 8005984:	d1f6      	bne.n	8005974 <memchr+0x8>
 8005986:	bd10      	pop	{r4, pc}

08005988 <memcpy>:
 8005988:	440a      	add	r2, r1
 800598a:	4291      	cmp	r1, r2
 800598c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005990:	d100      	bne.n	8005994 <memcpy+0xc>
 8005992:	4770      	bx	lr
 8005994:	b510      	push	{r4, lr}
 8005996:	f811 4b01 	ldrb.w	r4, [r1], #1
 800599a:	4291      	cmp	r1, r2
 800599c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059a0:	d1f9      	bne.n	8005996 <memcpy+0xe>
 80059a2:	bd10      	pop	{r4, pc}

080059a4 <memmove>:
 80059a4:	4288      	cmp	r0, r1
 80059a6:	b510      	push	{r4, lr}
 80059a8:	eb01 0402 	add.w	r4, r1, r2
 80059ac:	d902      	bls.n	80059b4 <memmove+0x10>
 80059ae:	4284      	cmp	r4, r0
 80059b0:	4623      	mov	r3, r4
 80059b2:	d807      	bhi.n	80059c4 <memmove+0x20>
 80059b4:	1e43      	subs	r3, r0, #1
 80059b6:	42a1      	cmp	r1, r4
 80059b8:	d008      	beq.n	80059cc <memmove+0x28>
 80059ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80059be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80059c2:	e7f8      	b.n	80059b6 <memmove+0x12>
 80059c4:	4601      	mov	r1, r0
 80059c6:	4402      	add	r2, r0
 80059c8:	428a      	cmp	r2, r1
 80059ca:	d100      	bne.n	80059ce <memmove+0x2a>
 80059cc:	bd10      	pop	{r4, pc}
 80059ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80059d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80059d6:	e7f7      	b.n	80059c8 <memmove+0x24>

080059d8 <__malloc_lock>:
 80059d8:	4801      	ldr	r0, [pc, #4]	; (80059e0 <__malloc_lock+0x8>)
 80059da:	f7ff bc2f 	b.w	800523c <__retarget_lock_acquire_recursive>
 80059de:	bf00      	nop
 80059e0:	20000260 	.word	0x20000260

080059e4 <__malloc_unlock>:
 80059e4:	4801      	ldr	r0, [pc, #4]	; (80059ec <__malloc_unlock+0x8>)
 80059e6:	f7ff bc2a 	b.w	800523e <__retarget_lock_release_recursive>
 80059ea:	bf00      	nop
 80059ec:	20000260 	.word	0x20000260

080059f0 <_free_r>:
 80059f0:	b538      	push	{r3, r4, r5, lr}
 80059f2:	4605      	mov	r5, r0
 80059f4:	2900      	cmp	r1, #0
 80059f6:	d040      	beq.n	8005a7a <_free_r+0x8a>
 80059f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059fc:	1f0c      	subs	r4, r1, #4
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	bfb8      	it	lt
 8005a02:	18e4      	addlt	r4, r4, r3
 8005a04:	f7ff ffe8 	bl	80059d8 <__malloc_lock>
 8005a08:	4a1c      	ldr	r2, [pc, #112]	; (8005a7c <_free_r+0x8c>)
 8005a0a:	6813      	ldr	r3, [r2, #0]
 8005a0c:	b933      	cbnz	r3, 8005a1c <_free_r+0x2c>
 8005a0e:	6063      	str	r3, [r4, #4]
 8005a10:	6014      	str	r4, [r2, #0]
 8005a12:	4628      	mov	r0, r5
 8005a14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a18:	f7ff bfe4 	b.w	80059e4 <__malloc_unlock>
 8005a1c:	42a3      	cmp	r3, r4
 8005a1e:	d908      	bls.n	8005a32 <_free_r+0x42>
 8005a20:	6820      	ldr	r0, [r4, #0]
 8005a22:	1821      	adds	r1, r4, r0
 8005a24:	428b      	cmp	r3, r1
 8005a26:	bf01      	itttt	eq
 8005a28:	6819      	ldreq	r1, [r3, #0]
 8005a2a:	685b      	ldreq	r3, [r3, #4]
 8005a2c:	1809      	addeq	r1, r1, r0
 8005a2e:	6021      	streq	r1, [r4, #0]
 8005a30:	e7ed      	b.n	8005a0e <_free_r+0x1e>
 8005a32:	461a      	mov	r2, r3
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	b10b      	cbz	r3, 8005a3c <_free_r+0x4c>
 8005a38:	42a3      	cmp	r3, r4
 8005a3a:	d9fa      	bls.n	8005a32 <_free_r+0x42>
 8005a3c:	6811      	ldr	r1, [r2, #0]
 8005a3e:	1850      	adds	r0, r2, r1
 8005a40:	42a0      	cmp	r0, r4
 8005a42:	d10b      	bne.n	8005a5c <_free_r+0x6c>
 8005a44:	6820      	ldr	r0, [r4, #0]
 8005a46:	4401      	add	r1, r0
 8005a48:	1850      	adds	r0, r2, r1
 8005a4a:	4283      	cmp	r3, r0
 8005a4c:	6011      	str	r1, [r2, #0]
 8005a4e:	d1e0      	bne.n	8005a12 <_free_r+0x22>
 8005a50:	6818      	ldr	r0, [r3, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	4401      	add	r1, r0
 8005a56:	6011      	str	r1, [r2, #0]
 8005a58:	6053      	str	r3, [r2, #4]
 8005a5a:	e7da      	b.n	8005a12 <_free_r+0x22>
 8005a5c:	d902      	bls.n	8005a64 <_free_r+0x74>
 8005a5e:	230c      	movs	r3, #12
 8005a60:	602b      	str	r3, [r5, #0]
 8005a62:	e7d6      	b.n	8005a12 <_free_r+0x22>
 8005a64:	6820      	ldr	r0, [r4, #0]
 8005a66:	1821      	adds	r1, r4, r0
 8005a68:	428b      	cmp	r3, r1
 8005a6a:	bf01      	itttt	eq
 8005a6c:	6819      	ldreq	r1, [r3, #0]
 8005a6e:	685b      	ldreq	r3, [r3, #4]
 8005a70:	1809      	addeq	r1, r1, r0
 8005a72:	6021      	streq	r1, [r4, #0]
 8005a74:	6063      	str	r3, [r4, #4]
 8005a76:	6054      	str	r4, [r2, #4]
 8005a78:	e7cb      	b.n	8005a12 <_free_r+0x22>
 8005a7a:	bd38      	pop	{r3, r4, r5, pc}
 8005a7c:	20000264 	.word	0x20000264

08005a80 <_realloc_r>:
 8005a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a84:	4680      	mov	r8, r0
 8005a86:	4614      	mov	r4, r2
 8005a88:	460e      	mov	r6, r1
 8005a8a:	b921      	cbnz	r1, 8005a96 <_realloc_r+0x16>
 8005a8c:	4611      	mov	r1, r2
 8005a8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a92:	f7ff bbf5 	b.w	8005280 <_malloc_r>
 8005a96:	b92a      	cbnz	r2, 8005aa4 <_realloc_r+0x24>
 8005a98:	f7ff ffaa 	bl	80059f0 <_free_r>
 8005a9c:	4625      	mov	r5, r4
 8005a9e:	4628      	mov	r0, r5
 8005aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005aa4:	f000 f81b 	bl	8005ade <_malloc_usable_size_r>
 8005aa8:	4284      	cmp	r4, r0
 8005aaa:	4607      	mov	r7, r0
 8005aac:	d802      	bhi.n	8005ab4 <_realloc_r+0x34>
 8005aae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005ab2:	d812      	bhi.n	8005ada <_realloc_r+0x5a>
 8005ab4:	4621      	mov	r1, r4
 8005ab6:	4640      	mov	r0, r8
 8005ab8:	f7ff fbe2 	bl	8005280 <_malloc_r>
 8005abc:	4605      	mov	r5, r0
 8005abe:	2800      	cmp	r0, #0
 8005ac0:	d0ed      	beq.n	8005a9e <_realloc_r+0x1e>
 8005ac2:	42bc      	cmp	r4, r7
 8005ac4:	4622      	mov	r2, r4
 8005ac6:	4631      	mov	r1, r6
 8005ac8:	bf28      	it	cs
 8005aca:	463a      	movcs	r2, r7
 8005acc:	f7ff ff5c 	bl	8005988 <memcpy>
 8005ad0:	4631      	mov	r1, r6
 8005ad2:	4640      	mov	r0, r8
 8005ad4:	f7ff ff8c 	bl	80059f0 <_free_r>
 8005ad8:	e7e1      	b.n	8005a9e <_realloc_r+0x1e>
 8005ada:	4635      	mov	r5, r6
 8005adc:	e7df      	b.n	8005a9e <_realloc_r+0x1e>

08005ade <_malloc_usable_size_r>:
 8005ade:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ae2:	1f18      	subs	r0, r3, #4
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	bfbc      	itt	lt
 8005ae8:	580b      	ldrlt	r3, [r1, r0]
 8005aea:	18c0      	addlt	r0, r0, r3
 8005aec:	4770      	bx	lr
	...

08005af0 <_init>:
 8005af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005af2:	bf00      	nop
 8005af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005af6:	bc08      	pop	{r3}
 8005af8:	469e      	mov	lr, r3
 8005afa:	4770      	bx	lr

08005afc <_fini>:
 8005afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005afe:	bf00      	nop
 8005b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b02:	bc08      	pop	{r3}
 8005b04:	469e      	mov	lr, r3
 8005b06:	4770      	bx	lr
