package soc

import _ "unsafe"

const I2S_SIG_LOOPBACK_V = 0x1
const I2S_SIG_LOOPBACK_S = 18
const I2S_RX_MSB_RIGHT_V = 0x1
const I2S_RX_MSB_RIGHT_S = 17
const I2S_TX_MSB_RIGHT_V = 0x1
const I2S_TX_MSB_RIGHT_S = 16
const I2S_RX_MONO_V = 0x1
const I2S_RX_MONO_S = 15
const I2S_TX_MONO_V = 0x1
const I2S_TX_MONO_S = 14
const I2S_RX_SHORT_SYNC_V = 0x1
const I2S_RX_SHORT_SYNC_S = 13
const I2S_TX_SHORT_SYNC_V = 0x1
const I2S_TX_SHORT_SYNC_S = 12
const I2S_RX_MSB_SHIFT_V = 0x1
const I2S_RX_MSB_SHIFT_S = 11
const I2S_TX_MSB_SHIFT_V = 0x1
const I2S_TX_MSB_SHIFT_S = 10
const I2S_RX_RIGHT_FIRST_V = 0x1
const I2S_RX_RIGHT_FIRST_S = 9
const I2S_TX_RIGHT_FIRST_V = 0x1
const I2S_TX_RIGHT_FIRST_S = 8
const I2S_RX_SLAVE_MOD_V = 0x1
const I2S_RX_SLAVE_MOD_S = 7
const I2S_TX_SLAVE_MOD_V = 0x1
const I2S_TX_SLAVE_MOD_S = 6
const I2S_RX_START_V = 0x1
const I2S_RX_START_S = 5
const I2S_TX_START_V = 0x1
const I2S_TX_START_S = 4
const I2S_RX_FIFO_RESET_V = 0x1
const I2S_RX_FIFO_RESET_S = 3
const I2S_TX_FIFO_RESET_V = 0x1
const I2S_TX_FIFO_RESET_S = 2
const I2S_RX_RESET_V = 0x1
const I2S_RX_RESET_S = 1
const I2S_TX_RESET_V = 0x1
const I2S_TX_RESET_S = 0
const I2S_OUT_TOTAL_EOF_INT_RAW_V = 0x1
const I2S_OUT_TOTAL_EOF_INT_RAW_S = 16
const I2S_IN_DSCR_EMPTY_INT_RAW_V = 0x1
const I2S_IN_DSCR_EMPTY_INT_RAW_S = 15
const I2S_OUT_DSCR_ERR_INT_RAW_V = 0x1
const I2S_OUT_DSCR_ERR_INT_RAW_S = 14
const I2S_IN_DSCR_ERR_INT_RAW_V = 0x1
const I2S_IN_DSCR_ERR_INT_RAW_S = 13
const I2S_OUT_EOF_INT_RAW_V = 0x1
const I2S_OUT_EOF_INT_RAW_S = 12
const I2S_OUT_DONE_INT_RAW_V = 0x1
const I2S_OUT_DONE_INT_RAW_S = 11
const I2S_IN_ERR_EOF_INT_RAW_V = 0x1
const I2S_IN_ERR_EOF_INT_RAW_S = 10
const I2S_IN_SUC_EOF_INT_RAW_V = 0x1
const I2S_IN_SUC_EOF_INT_RAW_S = 9
const I2S_IN_DONE_INT_RAW_V = 0x1
const I2S_IN_DONE_INT_RAW_S = 8
const I2S_TX_HUNG_INT_RAW_V = 0x1
const I2S_TX_HUNG_INT_RAW_S = 7
const I2S_RX_HUNG_INT_RAW_V = 0x1
const I2S_RX_HUNG_INT_RAW_S = 6
const I2S_TX_REMPTY_INT_RAW_V = 0x1
const I2S_TX_REMPTY_INT_RAW_S = 5
const I2S_TX_WFULL_INT_RAW_V = 0x1
const I2S_TX_WFULL_INT_RAW_S = 4
const I2S_RX_REMPTY_INT_RAW_V = 0x1
const I2S_RX_REMPTY_INT_RAW_S = 3
const I2S_RX_WFULL_INT_RAW_V = 0x1
const I2S_RX_WFULL_INT_RAW_S = 2
const I2S_TX_PUT_DATA_INT_RAW_V = 0x1
const I2S_TX_PUT_DATA_INT_RAW_S = 1
const I2S_RX_TAKE_DATA_INT_RAW_V = 0x1
const I2S_RX_TAKE_DATA_INT_RAW_S = 0
const I2S_OUT_TOTAL_EOF_INT_ST_V = 0x1
const I2S_OUT_TOTAL_EOF_INT_ST_S = 16
const I2S_IN_DSCR_EMPTY_INT_ST_V = 0x1
const I2S_IN_DSCR_EMPTY_INT_ST_S = 15
const I2S_OUT_DSCR_ERR_INT_ST_V = 0x1
const I2S_OUT_DSCR_ERR_INT_ST_S = 14
const I2S_IN_DSCR_ERR_INT_ST_V = 0x1
const I2S_IN_DSCR_ERR_INT_ST_S = 13
const I2S_OUT_EOF_INT_ST_V = 0x1
const I2S_OUT_EOF_INT_ST_S = 12
const I2S_OUT_DONE_INT_ST_V = 0x1
const I2S_OUT_DONE_INT_ST_S = 11
const I2S_IN_ERR_EOF_INT_ST_V = 0x1
const I2S_IN_ERR_EOF_INT_ST_S = 10
const I2S_IN_SUC_EOF_INT_ST_V = 0x1
const I2S_IN_SUC_EOF_INT_ST_S = 9
const I2S_IN_DONE_INT_ST_V = 0x1
const I2S_IN_DONE_INT_ST_S = 8
const I2S_TX_HUNG_INT_ST_V = 0x1
const I2S_TX_HUNG_INT_ST_S = 7
const I2S_RX_HUNG_INT_ST_V = 0x1
const I2S_RX_HUNG_INT_ST_S = 6
const I2S_TX_REMPTY_INT_ST_V = 0x1
const I2S_TX_REMPTY_INT_ST_S = 5
const I2S_TX_WFULL_INT_ST_V = 0x1
const I2S_TX_WFULL_INT_ST_S = 4
const I2S_RX_REMPTY_INT_ST_V = 0x1
const I2S_RX_REMPTY_INT_ST_S = 3
const I2S_RX_WFULL_INT_ST_V = 0x1
const I2S_RX_WFULL_INT_ST_S = 2
const I2S_TX_PUT_DATA_INT_ST_V = 0x1
const I2S_TX_PUT_DATA_INT_ST_S = 1
const I2S_RX_TAKE_DATA_INT_ST_V = 0x1
const I2S_RX_TAKE_DATA_INT_ST_S = 0
const I2S_OUT_TOTAL_EOF_INT_ENA_V = 0x1
const I2S_OUT_TOTAL_EOF_INT_ENA_S = 16
const I2S_IN_DSCR_EMPTY_INT_ENA_V = 0x1
const I2S_IN_DSCR_EMPTY_INT_ENA_S = 15
const I2S_OUT_DSCR_ERR_INT_ENA_V = 0x1
const I2S_OUT_DSCR_ERR_INT_ENA_S = 14
const I2S_IN_DSCR_ERR_INT_ENA_V = 0x1
const I2S_IN_DSCR_ERR_INT_ENA_S = 13
const I2S_OUT_EOF_INT_ENA_V = 0x1
const I2S_OUT_EOF_INT_ENA_S = 12
const I2S_OUT_DONE_INT_ENA_V = 0x1
const I2S_OUT_DONE_INT_ENA_S = 11
const I2S_IN_ERR_EOF_INT_ENA_V = 0x1
const I2S_IN_ERR_EOF_INT_ENA_S = 10
const I2S_IN_SUC_EOF_INT_ENA_V = 0x1
const I2S_IN_SUC_EOF_INT_ENA_S = 9
const I2S_IN_DONE_INT_ENA_V = 0x1
const I2S_IN_DONE_INT_ENA_S = 8
const I2S_TX_HUNG_INT_ENA_V = 0x1
const I2S_TX_HUNG_INT_ENA_S = 7
const I2S_RX_HUNG_INT_ENA_V = 0x1
const I2S_RX_HUNG_INT_ENA_S = 6
const I2S_TX_REMPTY_INT_ENA_V = 0x1
const I2S_TX_REMPTY_INT_ENA_S = 5
const I2S_TX_WFULL_INT_ENA_V = 0x1
const I2S_TX_WFULL_INT_ENA_S = 4
const I2S_RX_REMPTY_INT_ENA_V = 0x1
const I2S_RX_REMPTY_INT_ENA_S = 3
const I2S_RX_WFULL_INT_ENA_V = 0x1
const I2S_RX_WFULL_INT_ENA_S = 2
const I2S_TX_PUT_DATA_INT_ENA_V = 0x1
const I2S_TX_PUT_DATA_INT_ENA_S = 1
const I2S_RX_TAKE_DATA_INT_ENA_V = 0x1
const I2S_RX_TAKE_DATA_INT_ENA_S = 0
const I2S_OUT_TOTAL_EOF_INT_CLR_V = 0x1
const I2S_OUT_TOTAL_EOF_INT_CLR_S = 16
const I2S_IN_DSCR_EMPTY_INT_CLR_V = 0x1
const I2S_IN_DSCR_EMPTY_INT_CLR_S = 15
const I2S_OUT_DSCR_ERR_INT_CLR_V = 0x1
const I2S_OUT_DSCR_ERR_INT_CLR_S = 14
const I2S_IN_DSCR_ERR_INT_CLR_V = 0x1
const I2S_IN_DSCR_ERR_INT_CLR_S = 13
const I2S_OUT_EOF_INT_CLR_V = 0x1
const I2S_OUT_EOF_INT_CLR_S = 12
const I2S_OUT_DONE_INT_CLR_V = 0x1
const I2S_OUT_DONE_INT_CLR_S = 11
const I2S_IN_ERR_EOF_INT_CLR_V = 0x1
const I2S_IN_ERR_EOF_INT_CLR_S = 10
const I2S_IN_SUC_EOF_INT_CLR_V = 0x1
const I2S_IN_SUC_EOF_INT_CLR_S = 9
const I2S_IN_DONE_INT_CLR_V = 0x1
const I2S_IN_DONE_INT_CLR_S = 8
const I2S_TX_HUNG_INT_CLR_V = 0x1
const I2S_TX_HUNG_INT_CLR_S = 7
const I2S_RX_HUNG_INT_CLR_V = 0x1
const I2S_RX_HUNG_INT_CLR_S = 6
const I2S_TX_REMPTY_INT_CLR_V = 0x1
const I2S_TX_REMPTY_INT_CLR_S = 5
const I2S_TX_WFULL_INT_CLR_V = 0x1
const I2S_TX_WFULL_INT_CLR_S = 4
const I2S_RX_REMPTY_INT_CLR_V = 0x1
const I2S_RX_REMPTY_INT_CLR_S = 3
const I2S_RX_WFULL_INT_CLR_V = 0x1
const I2S_RX_WFULL_INT_CLR_S = 2
const I2S_PUT_DATA_INT_CLR_V = 0x1
const I2S_PUT_DATA_INT_CLR_S = 1
const I2S_TAKE_DATA_INT_CLR_V = 0x1
const I2S_TAKE_DATA_INT_CLR_S = 0
const I2S_TX_BCK_IN_INV_V = 0x1
const I2S_TX_BCK_IN_INV_S = 24
const I2S_DATA_ENABLE_DELAY = 0x00000003
const I2S_DATA_ENABLE_DELAY_V = 0x3
const I2S_DATA_ENABLE_DELAY_S = 22
const I2S_RX_DSYNC_SW_V = 0x1
const I2S_RX_DSYNC_SW_S = 21
const I2S_TX_DSYNC_SW_V = 0x1
const I2S_TX_DSYNC_SW_S = 20
const I2S_RX_BCK_OUT_DELAY = 0x00000003
const I2S_RX_BCK_OUT_DELAY_V = 0x3
const I2S_RX_BCK_OUT_DELAY_S = 18
const I2S_RX_WS_OUT_DELAY = 0x00000003
const I2S_RX_WS_OUT_DELAY_V = 0x3
const I2S_RX_WS_OUT_DELAY_S = 16
const I2S_TX_SD_OUT_DELAY = 0x00000003
const I2S_TX_SD_OUT_DELAY_V = 0x3
const I2S_TX_SD_OUT_DELAY_S = 14
const I2S_TX_WS_OUT_DELAY = 0x00000003
const I2S_TX_WS_OUT_DELAY_V = 0x3
const I2S_TX_WS_OUT_DELAY_S = 12
const I2S_TX_BCK_OUT_DELAY = 0x00000003
const I2S_TX_BCK_OUT_DELAY_V = 0x3
const I2S_TX_BCK_OUT_DELAY_S = 10
const I2S_RX_SD_IN_DELAY = 0x00000003
const I2S_RX_SD_IN_DELAY_V = 0x3
const I2S_RX_SD_IN_DELAY_S = 8
const I2S_RX_WS_IN_DELAY = 0x00000003
const I2S_RX_WS_IN_DELAY_V = 0x3
const I2S_RX_WS_IN_DELAY_S = 6
const I2S_RX_BCK_IN_DELAY = 0x00000003
const I2S_RX_BCK_IN_DELAY_V = 0x3
const I2S_RX_BCK_IN_DELAY_S = 4
const I2S_TX_WS_IN_DELAY = 0x00000003
const I2S_TX_WS_IN_DELAY_V = 0x3
const I2S_TX_WS_IN_DELAY_S = 2
const I2S_TX_BCK_IN_DELAY = 0x00000003
const I2S_TX_BCK_IN_DELAY_V = 0x3
const I2S_TX_BCK_IN_DELAY_S = 0
const I2S_RX_FIFO_MOD_FORCE_EN_V = 0x1
const I2S_RX_FIFO_MOD_FORCE_EN_S = 20
const I2S_TX_FIFO_MOD_FORCE_EN_V = 0x1
const I2S_TX_FIFO_MOD_FORCE_EN_S = 19
const I2S_RX_FIFO_MOD = 0x00000007
const I2S_RX_FIFO_MOD_V = 0x7
const I2S_RX_FIFO_MOD_S = 16
const I2S_TX_FIFO_MOD = 0x00000007
const I2S_TX_FIFO_MOD_V = 0x7
const I2S_TX_FIFO_MOD_S = 13
const I2S_DSCR_EN_V = 0x1
const I2S_DSCR_EN_S = 12
const I2S_TX_DATA_NUM = 0x0000003F
const I2S_TX_DATA_NUM_V = 0x3F
const I2S_TX_DATA_NUM_S = 6
const I2S_RX_DATA_NUM = 0x0000003F
const I2S_RX_DATA_NUM_V = 0x3F
const I2S_RX_DATA_NUM_S = 0
const I2S_RX_EOF_NUM = 0xFFFFFFFF
const I2S_RX_EOF_NUM_V = 0xFFFFFFFF
const I2S_RX_EOF_NUM_S = 0
const I2S_SIGLE_DATA = 0xFFFFFFFF
const I2S_SIGLE_DATA_V = 0xFFFFFFFF
const I2S_SIGLE_DATA_S = 0
const I2S_RX_CHAN_MOD = 0x00000003
const I2S_RX_CHAN_MOD_V = 0x3
const I2S_RX_CHAN_MOD_S = 3
const I2S_TX_CHAN_MOD = 0x00000007
const I2S_TX_CHAN_MOD_V = 0x7
const I2S_TX_CHAN_MOD_S = 0
const I2S_OUTLINK_PARK_V = 0x1
const I2S_OUTLINK_PARK_S = 31
const I2S_OUTLINK_RESTART_V = 0x1
const I2S_OUTLINK_RESTART_S = 30
const I2S_OUTLINK_START_V = 0x1
const I2S_OUTLINK_START_S = 29
const I2S_OUTLINK_STOP_V = 0x1
const I2S_OUTLINK_STOP_S = 28
const I2S_OUTLINK_ADDR = 0x000FFFFF
const I2S_OUTLINK_ADDR_V = 0xFFFFF
const I2S_OUTLINK_ADDR_S = 0
const I2S_INLINK_PARK_V = 0x1
const I2S_INLINK_PARK_S = 31
const I2S_INLINK_RESTART_V = 0x1
const I2S_INLINK_RESTART_S = 30
const I2S_INLINK_START_V = 0x1
const I2S_INLINK_START_S = 29
const I2S_INLINK_STOP_V = 0x1
const I2S_INLINK_STOP_S = 28
const I2S_INLINK_ADDR = 0x000FFFFF
const I2S_INLINK_ADDR_V = 0xFFFFF
const I2S_INLINK_ADDR_S = 0
const I2S_OUT_EOF_DES_ADDR = 0xFFFFFFFF
const I2S_OUT_EOF_DES_ADDR_V = 0xFFFFFFFF
const I2S_OUT_EOF_DES_ADDR_S = 0
const I2S_IN_SUC_EOF_DES_ADDR = 0xFFFFFFFF
const I2S_IN_SUC_EOF_DES_ADDR_V = 0xFFFFFFFF
const I2S_IN_SUC_EOF_DES_ADDR_S = 0
const I2S_OUT_EOF_BFR_DES_ADDR = 0xFFFFFFFF
const I2S_OUT_EOF_BFR_DES_ADDR_V = 0xFFFFFFFF
const I2S_OUT_EOF_BFR_DES_ADDR_S = 0
const I2S_AHB_TESTADDR = 0x00000003
const I2S_AHB_TESTADDR_V = 0x3
const I2S_AHB_TESTADDR_S = 4
const I2S_AHB_TESTMODE = 0x00000007
const I2S_AHB_TESTMODE_V = 0x7
const I2S_AHB_TESTMODE_S = 0
const I2S_INLINK_DSCR = 0xFFFFFFFF
const I2S_INLINK_DSCR_V = 0xFFFFFFFF
const I2S_INLINK_DSCR_S = 0
const I2S_INLINK_DSCR_BF0 = 0xFFFFFFFF
const I2S_INLINK_DSCR_BF0_V = 0xFFFFFFFF
const I2S_INLINK_DSCR_BF0_S = 0
const I2S_INLINK_DSCR_BF1 = 0xFFFFFFFF
const I2S_INLINK_DSCR_BF1_V = 0xFFFFFFFF
const I2S_INLINK_DSCR_BF1_S = 0
const I2S_OUTLINK_DSCR = 0xFFFFFFFF
const I2S_OUTLINK_DSCR_V = 0xFFFFFFFF
const I2S_OUTLINK_DSCR_S = 0
const I2S_OUTLINK_DSCR_BF0 = 0xFFFFFFFF
const I2S_OUTLINK_DSCR_BF0_V = 0xFFFFFFFF
const I2S_OUTLINK_DSCR_BF0_S = 0
const I2S_OUTLINK_DSCR_BF1 = 0xFFFFFFFF
const I2S_OUTLINK_DSCR_BF1_V = 0xFFFFFFFF
const I2S_OUTLINK_DSCR_BF1_S = 0
const I2S_MEM_TRANS_EN_V = 0x1
const I2S_MEM_TRANS_EN_S = 13
const I2S_CHECK_OWNER_V = 0x1
const I2S_CHECK_OWNER_S = 12
const I2S_OUT_DATA_BURST_EN_V = 0x1
const I2S_OUT_DATA_BURST_EN_S = 11
const I2S_INDSCR_BURST_EN_V = 0x1
const I2S_INDSCR_BURST_EN_S = 10
const I2S_OUTDSCR_BURST_EN_V = 0x1
const I2S_OUTDSCR_BURST_EN_S = 9
const I2S_OUT_EOF_MODE_V = 0x1
const I2S_OUT_EOF_MODE_S = 8
const I2S_OUT_NO_RESTART_CLR_V = 0x1
const I2S_OUT_NO_RESTART_CLR_S = 7
const I2S_OUT_AUTO_WRBACK_V = 0x1
const I2S_OUT_AUTO_WRBACK_S = 6
const I2S_IN_LOOP_TEST_V = 0x1
const I2S_IN_LOOP_TEST_S = 5
const I2S_OUT_LOOP_TEST_V = 0x1
const I2S_OUT_LOOP_TEST_S = 4
const I2S_AHBM_RST_V = 0x1
const I2S_AHBM_RST_S = 3
const I2S_AHBM_FIFO_RST_V = 0x1
const I2S_AHBM_FIFO_RST_S = 2
const I2S_OUT_RST_V = 0x1
const I2S_OUT_RST_S = 1
const I2S_IN_RST_V = 0x1
const I2S_IN_RST_S = 0
const I2S_OUTFIFO_PUSH_V = 0x1
const I2S_OUTFIFO_PUSH_S = 16
const I2S_OUTFIFO_WDATA = 0x000001FF
const I2S_OUTFIFO_WDATA_V = 0x1FF
const I2S_OUTFIFO_WDATA_S = 0
const I2S_INFIFO_POP_V = 0x1
const I2S_INFIFO_POP_S = 16
const I2S_INFIFO_RDATA = 0x00000FFF
const I2S_INFIFO_RDATA_V = 0xFFF
const I2S_INFIFO_RDATA_S = 0
const I2S_LC_STATE0 = 0xFFFFFFFF
const I2S_LC_STATE0_V = 0xFFFFFFFF
const I2S_LC_STATE0_S = 0
const I2S_LC_STATE1 = 0xFFFFFFFF
const I2S_LC_STATE1_V = 0xFFFFFFFF
const I2S_LC_STATE1_S = 0
const I2S_LC_FIFO_TIMEOUT_ENA_V = 0x1
const I2S_LC_FIFO_TIMEOUT_ENA_S = 11
const I2S_LC_FIFO_TIMEOUT_SHIFT = 0x00000007
const I2S_LC_FIFO_TIMEOUT_SHIFT_V = 0x7
const I2S_LC_FIFO_TIMEOUT_SHIFT_S = 8
const I2S_LC_FIFO_TIMEOUT = 0x000000FF
const I2S_LC_FIFO_TIMEOUT_V = 0xFF
const I2S_LC_FIFO_TIMEOUT_S = 0
const I2S_CVSD_Y_MIN = 0x0000FFFF
const I2S_CVSD_Y_MIN_V = 0xFFFF
const I2S_CVSD_Y_MIN_S = 16
const I2S_CVSD_Y_MAX = 0x0000FFFF
const I2S_CVSD_Y_MAX_V = 0xFFFF
const I2S_CVSD_Y_MAX_S = 0
const I2S_CVSD_SIGMA_MIN = 0x0000FFFF
const I2S_CVSD_SIGMA_MIN_V = 0xFFFF
const I2S_CVSD_SIGMA_MIN_S = 16
const I2S_CVSD_SIGMA_MAX = 0x0000FFFF
const I2S_CVSD_SIGMA_MAX_V = 0xFFFF
const I2S_CVSD_SIGMA_MAX_S = 0
const I2S_CVSD_H = 0x00000007
const I2S_CVSD_H_V = 0x7
const I2S_CVSD_H_S = 16
const I2S_CVSD_BETA = 0x000003FF
const I2S_CVSD_BETA_V = 0x3FF
const I2S_CVSD_BETA_S = 6
const I2S_CVSD_J = 0x00000007
const I2S_CVSD_J_V = 0x7
const I2S_CVSD_J_S = 3
const I2S_CVSD_K = 0x00000007
const I2S_CVSD_K_V = 0x7
const I2S_CVSD_K_S = 0
const I2S_N_MIN_ERR = 0x00000007
const I2S_N_MIN_ERR_V = 0x7
const I2S_N_MIN_ERR_S = 25
const I2S_PACK_LEN_8K = 0x0000001F
const I2S_PACK_LEN_8K_V = 0x1F
const I2S_PACK_LEN_8K_S = 20
const I2S_MAX_SLIDE_SAMPLE = 0x000000FF
const I2S_MAX_SLIDE_SAMPLE_V = 0xFF
const I2S_MAX_SLIDE_SAMPLE_S = 12
const I2S_SHIFT_RATE = 0x00000007
const I2S_SHIFT_RATE_V = 0x7
const I2S_SHIFT_RATE_S = 9
const I2S_N_ERR_SEG = 0x00000007
const I2S_N_ERR_SEG_V = 0x7
const I2S_N_ERR_SEG_S = 6
const I2S_GOOD_PACK_MAX = 0x0000003F
const I2S_GOOD_PACK_MAX_V = 0x3F
const I2S_GOOD_PACK_MAX_S = 0
const I2S_SLIDE_WIN_LEN = 0x000000FF
const I2S_SLIDE_WIN_LEN_V = 0xFF
const I2S_SLIDE_WIN_LEN_S = 24
const I2S_BAD_OLA_WIN2_PARA = 0x000000FF
const I2S_BAD_OLA_WIN2_PARA_V = 0xFF
const I2S_BAD_OLA_WIN2_PARA_S = 16
const I2S_BAD_OLA_WIN2_PARA_SHIFT = 0x0000000F
const I2S_BAD_OLA_WIN2_PARA_SHIFT_V = 0xF
const I2S_BAD_OLA_WIN2_PARA_SHIFT_S = 12
const I2S_BAD_CEF_ATTEN_PARA_SHIFT = 0x0000000F
const I2S_BAD_CEF_ATTEN_PARA_SHIFT_V = 0xF
const I2S_BAD_CEF_ATTEN_PARA_SHIFT_S = 8
const I2S_BAD_CEF_ATTEN_PARA = 0x000000FF
const I2S_BAD_CEF_ATTEN_PARA_V = 0xFF
const I2S_BAD_CEF_ATTEN_PARA_S = 0
const I2S_MIN_PERIOD = 0x0000001F
const I2S_MIN_PERIOD_V = 0x1F
const I2S_MIN_PERIOD_S = 2
const I2S_CVSD_SEG_MOD = 0x00000003
const I2S_CVSD_SEG_MOD_V = 0x3
const I2S_CVSD_SEG_MOD_S = 0
const I2S_PLC2DMA_EN_V = 0x1
const I2S_PLC2DMA_EN_S = 12
const I2S_PLC_EN_V = 0x1
const I2S_PLC_EN_S = 11
const I2S_CVSD_DEC_RESET_V = 0x1
const I2S_CVSD_DEC_RESET_S = 10
const I2S_CVSD_DEC_START_V = 0x1
const I2S_CVSD_DEC_START_S = 9
const I2S_ESCO_CVSD_INF_EN_V = 0x1
const I2S_ESCO_CVSD_INF_EN_S = 8
const I2S_ESCO_CVSD_PACK_LEN_8K = 0x0000001F
const I2S_ESCO_CVSD_PACK_LEN_8K_V = 0x1F
const I2S_ESCO_CVSD_PACK_LEN_8K_S = 3
const I2S_ESCO_CVSD_DEC_PACK_ERR_V = 0x1
const I2S_ESCO_CVSD_DEC_PACK_ERR_S = 2
const I2S_ESCO_CHAN_MOD_V = 0x1
const I2S_ESCO_CHAN_MOD_S = 1
const I2S_ESCO_EN_V = 0x1
const I2S_ESCO_EN_S = 0
const I2S_CVSD_ENC_RESET_V = 0x1
const I2S_CVSD_ENC_RESET_S = 3
const I2S_CVSD_ENC_START_V = 0x1
const I2S_CVSD_ENC_START_S = 2
const I2S_SCO_NO_I2S_EN_V = 0x1
const I2S_SCO_NO_I2S_EN_S = 1
const I2S_SCO_WITH_I2S_EN_V = 0x1
const I2S_SCO_WITH_I2S_EN_S = 0
const I2S_TX_ZEROS_RM_EN_V = 0x1
const I2S_TX_ZEROS_RM_EN_S = 9
const I2S_TX_STOP_EN_V = 0x1
const I2S_TX_STOP_EN_S = 8
const I2S_RX_PCM_BYPASS_V = 0x1
const I2S_RX_PCM_BYPASS_S = 7
const I2S_RX_PCM_CONF = 0x00000007
const I2S_RX_PCM_CONF_V = 0x7
const I2S_RX_PCM_CONF_S = 4
const I2S_TX_PCM_BYPASS_V = 0x1
const I2S_TX_PCM_BYPASS_S = 3
const I2S_TX_PCM_CONF = 0x00000007
const I2S_TX_PCM_CONF_V = 0x7
const I2S_TX_PCM_CONF_S = 0
const I2S_PLC_MEM_FORCE_PU_V = 0x1
const I2S_PLC_MEM_FORCE_PU_S = 3
const I2S_PLC_MEM_FORCE_PD_V = 0x1
const I2S_PLC_MEM_FORCE_PD_S = 2
const I2S_FIFO_FORCE_PU_V = 0x1
const I2S_FIFO_FORCE_PU_S = 1
const I2S_FIFO_FORCE_PD_V = 0x1
const I2S_FIFO_FORCE_PD_S = 0
const I2S_INTER_VALID_EN_V = 0x1
const I2S_INTER_VALID_EN_S = 7
const I2S_EXT_ADC_START_EN_V = 0x1
const I2S_EXT_ADC_START_EN_S = 6
const I2S_LCD_EN_V = 0x1
const I2S_LCD_EN_S = 5
const I2S_DATA_ENABLE_V = 0x1
const I2S_DATA_ENABLE_S = 4
const I2S_DATA_ENABLE_TEST_EN_V = 0x1
const I2S_DATA_ENABLE_TEST_EN_S = 3
const I2S_LCD_TX_SDX2_EN_V = 0x1
const I2S_LCD_TX_SDX2_EN_S = 2
const I2S_LCD_TX_WRX2_EN_V = 0x1
const I2S_LCD_TX_WRX2_EN_S = 1
const I2S_CAMERA_EN_V = 0x1
const I2S_CAMERA_EN_S = 0
const I2S_CLKA_ENA_V = 0x1
const I2S_CLKA_ENA_S = 21
const I2S_CLK_EN_V = 0x1
const I2S_CLK_EN_S = 20
const I2S_CLKM_DIV_A = 0x0000003F
const I2S_CLKM_DIV_A_V = 0x3F
const I2S_CLKM_DIV_A_S = 14
const I2S_CLKM_DIV_B = 0x0000003F
const I2S_CLKM_DIV_B_V = 0x3F
const I2S_CLKM_DIV_B_S = 8
const I2S_CLKM_DIV_NUM = 0x000000FF
const I2S_CLKM_DIV_NUM_V = 0xFF
const I2S_CLKM_DIV_NUM_S = 0
const I2S_RX_BITS_MOD = 0x0000003F
const I2S_RX_BITS_MOD_V = 0x3F
const I2S_RX_BITS_MOD_S = 18
const I2S_TX_BITS_MOD = 0x0000003F
const I2S_TX_BITS_MOD_V = 0x3F
const I2S_TX_BITS_MOD_S = 12
const I2S_RX_BCK_DIV_NUM = 0x0000003F
const I2S_RX_BCK_DIV_NUM_V = 0x3F
const I2S_RX_BCK_DIV_NUM_S = 6
const I2S_TX_BCK_DIV_NUM = 0x0000003F
const I2S_TX_BCK_DIV_NUM_V = 0x3F
const I2S_TX_BCK_DIV_NUM_S = 0
const I2S_TX_PDM_HP_BYPASS_V = 0x1
const I2S_TX_PDM_HP_BYPASS_S = 25
const I2S_RX_PDM_SINC_DSR_16_EN_V = 0x1
const I2S_RX_PDM_SINC_DSR_16_EN_S = 24
const I2S_TX_PDM_SIGMADELTA_IN_SHIFT = 0x00000003
const I2S_TX_PDM_SIGMADELTA_IN_SHIFT_V = 0x3
const I2S_TX_PDM_SIGMADELTA_IN_SHIFT_S = 22
const I2S_TX_PDM_SINC_IN_SHIFT = 0x00000003
const I2S_TX_PDM_SINC_IN_SHIFT_V = 0x3
const I2S_TX_PDM_SINC_IN_SHIFT_S = 20
const I2S_TX_PDM_LP_IN_SHIFT = 0x00000003
const I2S_TX_PDM_LP_IN_SHIFT_V = 0x3
const I2S_TX_PDM_LP_IN_SHIFT_S = 18
const I2S_TX_PDM_HP_IN_SHIFT = 0x00000003
const I2S_TX_PDM_HP_IN_SHIFT_V = 0x3
const I2S_TX_PDM_HP_IN_SHIFT_S = 16
const I2S_TX_PDM_PRESCALE = 0x000000FF
const I2S_TX_PDM_PRESCALE_V = 0xFF
const I2S_TX_PDM_PRESCALE_S = 8
const I2S_TX_PDM_SINC_OSR2 = 0x0000000F
const I2S_TX_PDM_SINC_OSR2_V = 0xF
const I2S_TX_PDM_SINC_OSR2_S = 4
const I2S_PDM2PCM_CONV_EN_V = 0x1
const I2S_PDM2PCM_CONV_EN_S = 3
const I2S_PCM2PDM_CONV_EN_V = 0x1
const I2S_PCM2PDM_CONV_EN_S = 2
const I2S_RX_PDM_EN_V = 0x1
const I2S_RX_PDM_EN_S = 1
const I2S_TX_PDM_EN_V = 0x1
const I2S_TX_PDM_EN_S = 0
const I2S_TX_PDM_FP = 0x000003FF
const I2S_TX_PDM_FP_V = 0x3FF
const I2S_TX_PDM_FP_S = 10
const I2S_TX_PDM_FS = 0x000003FF
const I2S_TX_PDM_FS_V = 0x3FF
const I2S_TX_PDM_FS_S = 0
const I2S_RX_FIFO_RESET_BACK_V = 0x1
const I2S_RX_FIFO_RESET_BACK_S = 2
const I2S_TX_FIFO_RESET_BACK_V = 0x1
const I2S_TX_FIFO_RESET_BACK_S = 1
const I2S_TX_IDLE_V = 0x1
const I2S_TX_IDLE_S = 0
const I2S_I2SDATE = 0xFFFFFFFF
const I2S_I2SDATE_V = 0xFFFFFFFF
const I2S_I2SDATE_S = 0
