Core: MebX_Qsys_Project_m2_ddr2_memory_p0 - Instance: SOPC_INST|m2_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.112,0.659
"Bus Turnaround Time (Slow 900mV 85C Model)",5.444,--
"Core (Slow 900mV 85C Model)",0.148,0.141
"Core Recovery/Removal (Slow 900mV 85C Model)",1.221,0.628
"Read Capture (Slow 900mV 85C Model)",0.152,0.104
"Read Resync (Slow 900mV 85C Model)",2.066,5.199
"Write (Slow 900mV 85C Model)",-0.084,-0.084
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.1,0.714
"Bus Turnaround Time (Slow 900mV 0C Model)",5.474,--
"Core (Slow 900mV 0C Model)",0.415,0.129
"Core Recovery/Removal (Slow 900mV 0C Model)",1.514,0.6
"Read Capture (Slow 900mV 0C Model)",0.155,0.107
"Read Resync (Slow 900mV 0C Model)",2.188,5.295
"Write (Slow 900mV 0C Model)",-0.065,-0.065
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.076,0.871
"Bus Turnaround Time (Fast 900mV 0C Model)",5.524,--
"Core (Fast 900mV 0C Model)",0.632,0.103
"Core Recovery/Removal (Fast 900mV 0C Model)",2.404,0.38
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",2.777,5.644
"Write (Fast 900mV 0C Model)",-0.07,-0.07
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
