{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition " "Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 16:53:01 2006 " "Info: Processing started: Thu Mar 16 16:53:01 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_segment_exercise -c seven_segment_exercise " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off seven_segment_exercise -c seven_segment_exercise" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pulse_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_generator-pulse_generator_architecture " "Info: Found design unit 1: pulse_generator-pulse_generator_architecture" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex7/pulse_generator.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 pulse_generator " "Info: Found entity 1: pulse_generator" {  } { { "pulse_generator.vhd" "" { Text "C:/altera/FPGA_course/ex7/pulse_generator.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_exercise.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file seven_segment_exercise.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_exercise " "Info: Found entity 1: seven_segment_exercise" {  } { { "seven_segment_exercise.bdf" "" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculate_sum.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file calculate_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculate_sum-calculate_sum_architecture " "Info: Found design unit 1: calculate_sum-calculate_sum_architecture" {  } { { "calculate_sum.vhd" "" { Text "C:/altera/FPGA_course/ex7/calculate_sum.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 calculate_sum " "Info: Found entity 1: calculate_sum" {  } { { "calculate_sum.vhd" "" { Text "C:/altera/FPGA_course/ex7/calculate_sum.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_seven_segment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file to_seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 to_seven_segment-to_seven_segment_architecture " "Info: Found design unit 1: to_seven_segment-to_seven_segment_architecture" {  } { { "to_seven_segment.vhd" "" { Text "C:/altera/FPGA_course/ex7/to_seven_segment.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 to_seven_segment " "Info: Found entity 1: to_seven_segment" {  } { { "to_seven_segment.vhd" "" { Text "C:/altera/FPGA_course/ex7/to_seven_segment.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequencer-sequencer_architecture " "Info: Found design unit 1: sequencer-sequencer_architecture" {  } { { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Info: Found entity 1: sequencer" {  } { { "sequencer.vhd" "" { Text "C:/altera/FPGA_course/ex7/sequencer.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x4_to_1x4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_4x4_to_1x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x4_to_1x4-mux_4x4_to_1x4_architecture " "Info: Found design unit 1: mux_4x4_to_1x4-mux_4x4_to_1x4_architecture" {  } { { "mux_4x4_to_1x4.vhd" "" { Text "C:/altera/FPGA_course/ex7/mux_4x4_to_1x4.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x4_to_1x4 " "Info: Found entity 1: mux_4x4_to_1x4" {  } { { "mux_4x4_to_1x4.vhd" "" { Text "C:/altera/FPGA_course/ex7/mux_4x4_to_1x4.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculate_dif.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file calculate_dif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculate_dif-calculate_dif_architecture " "Info: Found design unit 1: calculate_dif-calculate_dif_architecture" {  } { { "calculate_dif.vhd" "" { Text "C:/altera/FPGA_course/ex7/calculate_dif.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 calculate_dif " "Info: Found entity 1: calculate_dif" {  } { { "calculate_dif.vhd" "" { Text "C:/altera/FPGA_course/ex7/calculate_dif.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_segment_exercise " "Info: Elaborating entity \"seven_segment_exercise\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer sequencer:inst5 " "Info: Elaborating entity \"sequencer\" for hierarchy \"sequencer:inst5\"" {  } { { "seven_segment_exercise.bdf" "inst5" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 0 400 536 160 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_generator pulse_generator:inst " "Info: Elaborating entity \"pulse_generator\" for hierarchy \"pulse_generator:inst\"" {  } { { "seven_segment_exercise.bdf" "inst" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 64 160 328 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_seven_segment to_seven_segment:inst4 " "Info: Elaborating entity \"to_seven_segment\" for hierarchy \"to_seven_segment:inst4\"" {  } { { "seven_segment_exercise.bdf" "inst4" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 256 616 808 352 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "to_seven_segment.vhd(82) " "Info (10425): VHDL Case Statement information at to_seven_segment.vhd(82): OTHERS choice is never selected" {  } { { "to_seven_segment.vhd" "" { Text "C:/altera/FPGA_course/ex7/to_seven_segment.vhd" 82 0 0 } }  } 0 10425 "VHDL Case Statement information at %1!s!: OTHERS choice is never selected" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x4_to_1x4 mux_4x4_to_1x4:inst6 " "Info: Elaborating entity \"mux_4x4_to_1x4\" for hierarchy \"mux_4x4_to_1x4:inst6\"" {  } { { "seven_segment_exercise.bdf" "inst6" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 240 400 560 392 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculate_dif calculate_dif:inst8 " "Info: Elaborating entity \"calculate_dif\" for hierarchy \"calculate_dif:inst8\"" {  } { { "seven_segment_exercise.bdf" "inst8" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 352 200 336 456 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculate_sum calculate_sum:inst3 " "Info: Elaborating entity \"calculate_sum\" for hierarchy \"calculate_sum:inst3\"" {  } { { "seven_segment_exercise.bdf" "inst3" { Schematic "C:/altera/FPGA_course/ex7/seven_segment_exercise.bdf" { { 200 200 328 304 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "88 " "Info: Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "68 " "Info: Implemented 68 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 16:53:06 2006 " "Info: Processing ended: Thu Mar 16 16:53:06 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
