digraph "" {
	count_index -> count_nonzero	 [weight=1.0];
	quotient_msb -> expon_final_5	 [weight=1.0];
	quotient_msb -> remainder_4	 [weight=1.0];
	quotient_msb -> mantissa_4	 [weight=1.0];
	expon_final_4_et0 -> remainder_6	 [weight=1.0];
	expon_final_4_et0 -> mantissa_6	 [weight=1.0];
	expon_final_4_et0 -> expon_final_4_term	 [weight=1.0];
	enable_reg -> count_out	 [weight=2.0];
	dividend_a_shifted -> dividend_denorm	 [weight=1.0];
	a_is_zero -> exponent_out	 [weight=1.0];
	expon_a -> exponent_a	 [weight=1.0];
	expon_a -> a_is_norm	 [weight=1.0];
	expon_b -> b_is_norm	 [weight=1.0];
	expon_b -> exponent_b	 [weight=1.0];
	expon_uf_2 -> expon_final_3	 [weight=1.0];
	expon_uf_2 -> expon_uf_term_2	 [weight=1.0];
	expon_uf_1 -> expon_final_2	 [weight=1.0];
	expon_uf_1 -> expon_uf_term_1	 [weight=1.0];
	expon_final_3 -> expon_final_4	 [weight=1.0];
	expon_final_2 -> expon_uf_2	 [weight=1.0];
	expon_final_2 -> expon_final_3	 [weight=1.0];
	expon_final_2 -> expon_uf_term_2	 [weight=1.0];
	expon_final_1 -> expon_final_2	 [weight=1.0];
	divisor_1 -> divisor_reg	 [weight=1.0];
	expon_final_5 -> m_norm	 [weight=1.0];
	expon_final_5 -> exponent_out	 [weight=1.0];
	expon_final_4 -> expon_final_4_et0	 [weight=1.0];
	expon_final_4 -> expon_final_5	 [weight=1.0];
	expon_final_4 -> remainder_5	 [weight=1.0];
	expon_final_4 -> mantissa_5	 [weight=1.0];
	remainder_msb -> remainder_2	 [weight=1.0];
	remainder_msb -> remainder_3	 [weight=1.0];
	remainder_msb -> remainder_a	 [weight=1.0];
	remainder_2 -> remainder_5	 [weight=1.0];
	remainder_2 -> remainder_4	 [weight=1.0];
	remainder_1 -> remainder_6	 [weight=1.0];
	dividend_a -> dividend_a_shifted	 [weight=1.0];
	dividend_a -> dividend_shift	 [weight=53.0];
	dividend_a -> dividend_1	 [weight=1.0];
	remainder_6 -> rem_lsb	 [weight=1.0];
	remainder_6 -> mantissa_7	 [weight=1.0];
	remainder_5 -> remainder_6	 [weight=1.0];
	remainder_4 -> remainder_5	 [weight=1.0];
	dividend_denorm -> dividend_1	 [weight=1.0];
	mantissa_6 -> mantissa_7	 [weight=1.0];
	mantissa_5 -> mantissa_6	 [weight=1.0];
	exponent_a -> expon_term	 [weight=1.0];
	mantissa_3 -> mantissa_4	 [weight=1.0];
	mantissa_2 -> mantissa_5	 [weight=1.0];
	mantissa_2 -> mantissa_4	 [weight=1.0];
	mantissa_1 -> mantissa_6	 [weight=1.0];
	remainder_out -> remainder_2	 [weight=1.0];
	remainder_out -> remainder_3	 [weight=1.0];
	remainder_out -> remainder_a	 [weight=1.0];
	divisor_denorm -> divisor_1	 [weight=1.0];
	dividend_shift_2 -> dividend_a_shifted	 [weight=1.0];
	dividend_shift_2 -> expon_shift_a	 [weight=1.0];
	rem_lsb -> mantissa_7	 [weight=1.0];
	divisor_b_shifted -> divisor_denorm	 [weight=1.0];
	b_is_norm -> divisor_1	 [weight=1.0];
	b_is_norm -> expon_shift_b	 [weight=1.0];
	dividend_shift -> dividend_shift_2	 [weight=1.0];
	remainder_3 -> remainder_4	 [weight=1.0];
	count_nonzero -> count_out	 [weight=1.0];
	count_nonzero -> count_nonzero_reg	 [weight=1.0];
	exponent_b -> expon_uf_1	 [weight=1.0];
	exponent_b -> expon_final_1	 [weight=1.0];
	exponent_b -> expon_uf_term_1	 [weight=1.0];
	divisor_b -> divisor_1	 [weight=1.0];
	divisor_b -> divisor_b_shifted	 [weight=1.0];
	divisor_b -> divisor_shift	 [weight=53.0];
	a_is_norm -> expon_shift_a	 [weight=1.0];
	a_is_norm -> dividend_1	 [weight=1.0];
	enable -> enable_reg_2	 [weight=1.0];
	enable -> enable_reg_a	 [weight=1.0];
	m_norm -> mantissa_7	 [weight=1.0];
	mantissa_a -> dividend_a	 [weight=1.0];
	enable_reg_2 -> expon_final_4_et0	 [weight=1.0];
	enable_reg_2 -> dividend_a_shifted	 [weight=1.0];
	enable_reg_2 -> expon_uf_2	 [weight=1.0];
	enable_reg_2 -> expon_uf_1	 [weight=1.0];
	enable_reg_2 -> expon_final_3	 [weight=1.0];
	enable_reg_2 -> expon_final_2	 [weight=1.0];
	enable_reg_2 -> expon_final_1	 [weight=1.0];
	enable_reg_2 -> expon_final_5	 [weight=1.0];
	enable_reg_2 -> expon_final_4	 [weight=1.0];
	enable_reg_2 -> dividend_a	 [weight=1.0];
	enable_reg_2 -> mantissa_1	 [weight=1.0];
	enable_reg_2 -> dividend_shift_2	 [weight=1.0];
	enable_reg_2 -> divisor_b_shifted	 [weight=1.0];
	enable_reg_2 -> divisor_b	 [weight=1.0];
	enable_reg_2 -> mantissa_a	 [weight=1.0];
	enable_reg_2 -> remainder_b	 [weight=1.0];
	enable_reg_2 -> expon_uf_gt_maxshift	 [weight=1.0];
	enable_reg_2 -> expon_shift_a	 [weight=1.0];
	enable_reg_2 -> mantissa_b	 [weight=1.0];
	enable_reg_2 -> expon_final_4_term	 [weight=1.0];
	enable_reg_2 -> remainder_shift_term	 [weight=1.0];
	enable_reg_2 -> expon_shift_b	 [weight=1.0];
	enable_reg_2 -> expon_term	 [weight=1.0];
	enable_reg_2 -> expon_uf_term_4	 [weight=1.0];
	enable_reg_2 -> expon_uf_term_3	 [weight=1.0];
	enable_reg_2 -> expon_uf_term_2	 [weight=1.0];
	enable_reg_2 -> expon_uf_term_1	 [weight=1.0];
	enable_reg_2 -> divisor_shift_2	 [weight=1.0];
	remainder_b -> remainder_1	 [weight=1.0];
	remainder_a -> remainder_b	 [weight=1.0];
	divisor_shift -> divisor_shift_2	 [weight=1.0];
	expon_uf_gt_maxshift -> expon_uf_term_4	 [weight=1.0];
	expon_shift_a -> expon_uf_2	 [weight=1.0];
	expon_shift_a -> expon_final_3	 [weight=1.0];
	expon_shift_a -> expon_uf_term_2	 [weight=1.0];
	mantissa_4 -> mantissa_5	 [weight=1.0];
	opa -> a_is_zero	 [weight=1.0];
	opa -> expon_a	 [weight=1.0];
	opa -> sign	 [weight=1.0];
	opa -> mantissa_a	 [weight=1.0];
	opb -> expon_b	 [weight=1.0];
	opb -> sign	 [weight=1.0];
	opb -> mantissa_b	 [weight=1.0];
	mantissa_b -> divisor_b	 [weight=1.0];
	rst -> expon_final_4_et0	 [weight=2.0];
	rst -> enable_reg	 [weight=2.0];
	rst -> dividend_a_shifted	 [weight=2.0];
	rst -> expon_uf_2	 [weight=2.0];
	rst -> expon_uf_1	 [weight=2.0];
	rst -> expon_final_3	 [weight=2.0];
	rst -> expon_final_2	 [weight=2.0];
	rst -> expon_final_1	 [weight=2.0];
	rst -> expon_final_5	 [weight=2.0];
	rst -> expon_final_4	 [weight=2.0];
	rst -> remainder_msb	 [weight=2.0];
	rst -> dividend_a	 [weight=2.0];
	rst -> mantissa_1	 [weight=2.0];
	rst -> remainder_out	 [weight=2.0];
	rst -> dividend_shift_2	 [weight=2.0];
	rst -> divisor_b_shifted	 [weight=2.0];
	rst -> divisor_b	 [weight=2.0];
	rst -> mantissa_a	 [weight=2.0];
	rst -> enable_reg_2	 [weight=2.0];
	rst -> remainder_b	 [weight=2.0];
	rst -> expon_uf_gt_maxshift	 [weight=2.0];
	rst -> exponent_out	 [weight=2.0];
	rst -> expon_shift_a	 [weight=2.0];
	rst -> mantissa_b	 [weight=2.0];
	rst -> expon_final_4_term	 [weight=2.0];
	rst -> quotient_out	 [weight=2.0];
	rst -> remainder	 [weight=2.0];
	rst -> remainder_shift_term	 [weight=2.0];
	rst -> count_out	 [weight=3.0];
	rst -> count_nonzero_reg	 [weight=2.0];
	rst -> divisor_reg	 [weight=2.0];
	rst -> expon_shift_b	 [weight=2.0];
	rst -> count_nonzero_reg_2	 [weight=2.0];
	rst -> enable_reg_e	 [weight=2.0];
	rst -> expon_term	 [weight=2.0];
	rst -> quotient	 [weight=2.0];
	rst -> enable_reg_c	 [weight=2.0];
	rst -> enable_reg_b	 [weight=2.0];
	rst -> enable_reg_a	 [weight=2.0];
	rst -> expon_uf_term_4	 [weight=2.0];
	rst -> expon_uf_term_3	 [weight=2.0];
	rst -> expon_uf_term_2	 [weight=2.0];
	rst -> expon_uf_term_1	 [weight=2.0];
	rst -> enable_reg_d	 [weight=2.0];
	rst -> divisor_shift_2	 [weight=2.0];
	rst -> dividend_reg	 [weight=3.0];
	expon_final_4_term -> expon_final_5	 [weight=1.0];
	quotient_out -> quotient_msb	 [weight=1.0];
	quotient_out -> remainder_2	 [weight=1.0];
	quotient_out -> mantissa_3	 [weight=1.0];
	quotient_out -> mantissa_2	 [weight=1.0];
	quotient_out -> mantissa_1	 [weight=1.0];
	quotient_out -> remainder_a	 [weight=1.0];
	remainder -> remainder_out	 [weight=1.0];
	remainder_shift_term -> remainder_b	 [weight=1.0];
	count_out -> count_index	 [weight=1.0];
	count_out -> count_out	 [weight=1.0];
	count_nonzero_reg -> remainder_msb	 [weight=1.0];
	count_nonzero_reg -> remainder	 [weight=1.0];
	count_nonzero_reg -> count_nonzero_reg_2	 [weight=1.0];
	count_nonzero_reg -> quotient	 [weight=1.0];
	count_nonzero_reg -> dividend_reg	 [weight=1.0];
	divisor_reg -> remainder_msb	 [weight=1.0];
	divisor_reg -> quotient	 [weight=1.0];
	divisor_reg -> dividend_reg	 [weight=1.0];
	expon_shift_b -> expon_final_4	 [weight=1.0];
	count_nonzero_reg_2 -> remainder_msb	 [weight=1.0];
	count_nonzero_reg_2 -> remainder	 [weight=1.0];
	enable_reg_e -> enable_reg	 [weight=1.0];
	enable_reg_e -> divisor_reg	 [weight=1.0];
	enable_reg_e -> dividend_reg	 [weight=2.0];
	expon_term -> expon_uf_1	 [weight=1.0];
	expon_term -> expon_final_1	 [weight=1.0];
	expon_term -> expon_uf_term_1	 [weight=1.0];
	quotient -> quotient_out	 [weight=1.0];
	enable_reg_c -> enable_reg_d	 [weight=1.0];
	enable_reg_b -> enable_reg_c	 [weight=1.0];
	enable_reg_a -> enable_reg_b	 [weight=1.0];
	expon_uf_term_4 -> mantissa_1	 [weight=1.0];
	expon_uf_term_4 -> remainder_shift_term	 [weight=1.0];
	expon_uf_term_3 -> expon_uf_gt_maxshift	 [weight=1.0];
	expon_uf_term_3 -> expon_uf_term_4	 [weight=1.0];
	expon_uf_term_2 -> expon_uf_term_3	 [weight=1.0];
	expon_uf_term_1 -> expon_uf_term_3	 [weight=1.0];
	enable_reg_d -> enable_reg_e	 [weight=1.0];
	divisor_shift_2 -> divisor_b_shifted	 [weight=1.0];
	divisor_shift_2 -> expon_shift_b	 [weight=1.0];
	dividend_reg -> remainder_msb	 [weight=1.0];
	dividend_reg -> remainder	 [weight=1.0];
	dividend_reg -> quotient	 [weight=1.0];
	dividend_reg -> dividend_reg	 [weight=1.0];
	dividend_1 -> dividend_reg	 [weight=1.0];
}
