// Seed: 3385273511
module module_0;
  id_1(
      .id_0(id_2),
      .id_1(1),
      .id_2(id_3 || id_3 - id_3),
      .id_3(1),
      .id_4(id_2),
      .id_5(id_3),
      .id_6(1'b0),
      .id_7(1)
  );
  assign module_1.type_3 = 0;
  assign id_2 = id_1;
endmodule
module module_1 (
    input tri0 id_0
    , id_7,
    input supply0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    output tri id_4,
    input tri1 id_5
);
  wire id_8;
  assign id_7[1] = 1;
  integer id_9;
  module_0 modCall_1 ();
endmodule
