{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 27 10:12:24 2018 " "Info: Processing started: Fri Jul 27 10:12:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hw9 -c hw9 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hw9 -c hw9 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Mux2to1:u0\|f~1 " "Warning: Node \"Mux2to1:u0\|f~1\" is a latch" {  } { { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s " "Info: Assuming node \"s\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Mux2to1:u0\|f~1 b s 0.944 ns register " "Info: tsu for register \"Mux2to1:u0\|f~1\" (data pin = \"b\", clock pin = \"s\") is 0.944 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.883 ns + Longest pin register " "Info: + Longest pin to register delay is 1.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns b 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'b'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } } { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.271 ns) 1.883 ns Mux2to1:u0\|f~1 2 REG LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.633 ns) + CELL(0.271 ns) = 1.883 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'Mux2to1:u0\|f~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { b Mux2to1:u0|f~1 } "NODE_NAME" } } { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.250 ns ( 66.38 % ) " "Info: Total cell delay = 1.250 ns ( 66.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.633 ns ( 33.62 % ) " "Info: Total interconnect delay = 0.633 ns ( 33.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { b Mux2to1:u0|f~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.883 ns" { b {} b~combout {} Mux2to1:u0|f~1 {} } { 0.000ns 0.000ns 0.633ns } { 0.000ns 0.979ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.818 ns + " "Info: + Micro setup delay of destination is 0.818 ns" {  } { { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s destination 1.757 ns - Shortest register " "Info: - Shortest clock path from clock \"s\" to destination register is 1.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns s 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 's'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s } "NODE_NAME" } } { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.150 ns) 1.757 ns Mux2to1:u0\|f~1 2 REG LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.628 ns) + CELL(0.150 ns) = 1.757 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'Mux2to1:u0\|f~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { s Mux2to1:u0|f~1 } "NODE_NAME" } } { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 64.26 % ) " "Info: Total cell delay = 1.129 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.628 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.628 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { s Mux2to1:u0|f~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.757 ns" { s {} s~combout {} Mux2to1:u0|f~1 {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 0.979ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { b Mux2to1:u0|f~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.883 ns" { b {} b~combout {} Mux2to1:u0|f~1 {} } { 0.000ns 0.000ns 0.633ns } { 0.000ns 0.979ns 0.271ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { s Mux2to1:u0|f~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.757 ns" { s {} s~combout {} Mux2to1:u0|f~1 {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 0.979ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "s f Mux2to1:u0\|f~1 5.121 ns register " "Info: tco from clock \"s\" to destination pin \"f\" through register \"Mux2to1:u0\|f~1\" is 5.121 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s source 1.757 ns + Longest register " "Info: + Longest clock path from clock \"s\" to source register is 1.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns s 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 's'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s } "NODE_NAME" } } { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.150 ns) 1.757 ns Mux2to1:u0\|f~1 2 REG LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.628 ns) + CELL(0.150 ns) = 1.757 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'Mux2to1:u0\|f~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { s Mux2to1:u0|f~1 } "NODE_NAME" } } { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 64.26 % ) " "Info: Total cell delay = 1.129 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.628 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.628 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { s Mux2to1:u0|f~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.757 ns" { s {} s~combout {} Mux2to1:u0|f~1 {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 0.979ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.364 ns + Longest register pin " "Info: + Longest register to pin delay is 3.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Mux2to1:u0\|f~1 1 REG LCCOMB_X31_Y35_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'Mux2to1:u0\|f~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux2to1:u0|f~1 } "NODE_NAME" } } { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(2.788 ns) 3.364 ns f 2 PIN PIN_C12 0 " "Info: 2: + IC(0.576 ns) + CELL(2.788 ns) = 3.364 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'f'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { Mux2to1:u0|f~1 f } "NODE_NAME" } } { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 82.88 % ) " "Info: Total cell delay = 2.788 ns ( 82.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.576 ns ( 17.12 % ) " "Info: Total interconnect delay = 0.576 ns ( 17.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { Mux2to1:u0|f~1 f } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.364 ns" { Mux2to1:u0|f~1 {} f {} } { 0.000ns 0.576ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { s Mux2to1:u0|f~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.757 ns" { s {} s~combout {} Mux2to1:u0|f~1 {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 0.979ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.364 ns" { Mux2to1:u0|f~1 f } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.364 ns" { Mux2to1:u0|f~1 {} f {} } { 0.000ns 0.576ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Mux2to1:u0\|f~1 b s -0.126 ns register " "Info: th for register \"Mux2to1:u0\|f~1\" (data pin = \"b\", clock pin = \"s\") is -0.126 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s destination 1.757 ns + Longest register " "Info: + Longest clock path from clock \"s\" to destination register is 1.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns s 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 's'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s } "NODE_NAME" } } { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.150 ns) 1.757 ns Mux2to1:u0\|f~1 2 REG LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.628 ns) + CELL(0.150 ns) = 1.757 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'Mux2to1:u0\|f~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { s Mux2to1:u0|f~1 } "NODE_NAME" } } { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.129 ns ( 64.26 % ) " "Info: Total cell delay = 1.129 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.628 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.628 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { s Mux2to1:u0|f~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.757 ns" { s {} s~combout {} Mux2to1:u0|f~1 {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 0.979ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.883 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns b 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'b'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } } { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.271 ns) 1.883 ns Mux2to1:u0\|f~1 2 REG LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.633 ns) + CELL(0.271 ns) = 1.883 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; REG Node = 'Mux2to1:u0\|f~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { b Mux2to1:u0|f~1 } "NODE_NAME" } } { "Mux_latch.v" "" { Text "F:/计歙t参/hw9/Mux_latch.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.250 ns ( 66.38 % ) " "Info: Total cell delay = 1.250 ns ( 66.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.633 ns ( 33.62 % ) " "Info: Total interconnect delay = 0.633 ns ( 33.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { b Mux2to1:u0|f~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.883 ns" { b {} b~combout {} Mux2to1:u0|f~1 {} } { 0.000ns 0.000ns 0.633ns } { 0.000ns 0.979ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { s Mux2to1:u0|f~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.757 ns" { s {} s~combout {} Mux2to1:u0|f~1 {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 0.979ns 0.150ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { b Mux2to1:u0|f~1 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.883 ns" { b {} b~combout {} Mux2to1:u0|f~1 {} } { 0.000ns 0.000ns 0.633ns } { 0.000ns 0.979ns 0.271ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 27 10:12:25 2018 " "Info: Processing ended: Fri Jul 27 10:12:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
