Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot car_check_tb_behav xil_defaultlib.car_check_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'out' [C:/Users/mattp/MAI/5M01/lab02/lab02.srcs/sim_1/new/car_check_tb.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.car_check
Compiling module xil_defaultlib.stim_gen(EN=10)
Compiling module xil_defaultlib.scoreboard
Compiling module xil_defaultlib.car_check_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot car_check_tb_behav
