<stg><name>ddr_write.1</name>


<trans_list>

<trans id="232" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="49" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="71" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %loop_index9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index9"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %ddr_header_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_header

]]></Node>
<StgValue><ssdm name="ddr_header_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
entry:4 %ringbuffer_header_bytes = alloca i64 1

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
entry:5 %ps_ddr_addr = getelementptr i8 %ps_ddr, i64 %ddr_header_read

]]></Node>
<StgValue><ssdm name="ps_ddr_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:7 %store_ln132 = store i5 0, i5 %loop_index9

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="78" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="82" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1 %device_id_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %device_id

]]></Node>
<StgValue><ssdm name="device_id_read"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 10, void @empty, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %ps_ddr_addr, i32 28

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln132 = br void %load-store-loop8

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
load-store-loop8:0 %loop_index9_load = load i5 %loop_index9

]]></Node>
<StgValue><ssdm name="loop_index9_load"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
load-store-loop8:1 %loop_index9_cast = zext i5 %loop_index9_load

]]></Node>
<StgValue><ssdm name="loop_index9_cast"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop8:2 %exitcond116 = icmp_eq  i5 %loop_index9_load, i5 28

]]></Node>
<StgValue><ssdm name="exitcond116"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop8:3 %empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load-store-loop8:4 %empty_77 = add i5 %loop_index9_load, i5 1

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop8:5 %br_ln0 = br i1 %exitcond116, void %load-store-loop8.split, void %memcpy-split7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop8.split:3 %store_ln0 = store i5 %empty_77, i5 %loop_index9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split7:0 %ringbuffer_header_bytes_addr = getelementptr i8 %ringbuffer_header_bytes, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:1 %ringbuffer_header_bytes_load = load i5 %ringbuffer_header_bytes_addr

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split7:2 %ringbuffer_header_bytes_addr_25 = getelementptr i8 %ringbuffer_header_bytes, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_25"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:3 %ringbuffer_header_bytes_load_23 = load i5 %ringbuffer_header_bytes_addr_25

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_23"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="98" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
load-store-loop8.split:0 %ps_ddr_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %ps_ddr_addr

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop8.split:1 %ringbuffer_header_bytes_addr_36 = getelementptr i8 %ringbuffer_header_bytes, i64 0, i64 %loop_index9_cast

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_36"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
load-store-loop8.split:2 %store_ln132 = store i8 %ps_ddr_addr_read, i5 %ringbuffer_header_bytes_addr_36

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop8.split:4 %br_ln0 = br void %load-store-loop8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:1 %ringbuffer_header_bytes_load = load i5 %ringbuffer_header_bytes_addr

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:3 %ringbuffer_header_bytes_load_23 = load i5 %ringbuffer_header_bytes_addr_25

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_23"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split7:4 %ringbuffer_header_bytes_addr_26 = getelementptr i8 %ringbuffer_header_bytes, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_26"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:5 %ringbuffer_header_bytes_load_24 = load i5 %ringbuffer_header_bytes_addr_26

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_24"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split7:6 %ringbuffer_header_bytes_addr_27 = getelementptr i8 %ringbuffer_header_bytes, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_27"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:7 %ringbuffer_header_bytes_load_25 = load i5 %ringbuffer_header_bytes_addr_27

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_25"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="108" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:5 %ringbuffer_header_bytes_load_24 = load i5 %ringbuffer_header_bytes_addr_26

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_24"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:7 %ringbuffer_header_bytes_load_25 = load i5 %ringbuffer_header_bytes_addr_27

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_25"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split7:18 %ringbuffer_header_bytes_addr_32 = getelementptr i8 %ringbuffer_header_bytes, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_32"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:19 %ringbuffer_header_bytes_load_30 = load i5 %ringbuffer_header_bytes_addr_32

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_30"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split7:20 %ringbuffer_header_bytes_addr_33 = getelementptr i8 %ringbuffer_header_bytes, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_33"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:21 %ringbuffer_header_bytes_load_31 = load i5 %ringbuffer_header_bytes_addr_33

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_31"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:19 %ringbuffer_header_bytes_load_30 = load i5 %ringbuffer_header_bytes_addr_32

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_30"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:21 %ringbuffer_header_bytes_load_31 = load i5 %ringbuffer_header_bytes_addr_33

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_31"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split7:22 %ringbuffer_header_bytes_addr_34 = getelementptr i8 %ringbuffer_header_bytes, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_34"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:23 %ringbuffer_header_bytes_load_32 = load i5 %ringbuffer_header_bytes_addr_34

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_32"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split7:24 %ringbuffer_header_bytes_addr_35 = getelementptr i8 %ringbuffer_header_bytes, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_35"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:25 %ringbuffer_header_bytes_load_33 = load i5 %ringbuffer_header_bytes_addr_35

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_33"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
memcpy-split7:8 %max_uart_count = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ringbuffer_header_bytes_load, i8 %ringbuffer_header_bytes_load_23, i8 %ringbuffer_header_bytes_load_24, i8 %ringbuffer_header_bytes_load_25

]]></Node>
<StgValue><ssdm name="max_uart_count"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:23 %ringbuffer_header_bytes_load_32 = load i5 %ringbuffer_header_bytes_addr_34

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_32"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:25 %ringbuffer_header_bytes_load_33 = load i5 %ringbuffer_header_bytes_addr_35

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_33"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
memcpy-split7:26 %writeUartIndex = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ringbuffer_header_bytes_load_30, i8 %ringbuffer_header_bytes_load_31, i8 %ringbuffer_header_bytes_load_32, i8 %ringbuffer_header_bytes_load_33

]]></Node>
<StgValue><ssdm name="writeUartIndex"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:27 %add_ln145 = add i32 %writeUartIndex, i32 1

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="126" st_id="15" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="127" st_id="16" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="128" st_id="17" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="129" st_id="18" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="130" st_id="19" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="131" st_id="20" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="132" st_id="21" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="133" st_id="22" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="134" st_id="23" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="135" st_id="24" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="136" st_id="25" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="137" st_id="26" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="138" st_id="27" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="139" st_id="28" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="140" st_id="29" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="141" st_id="30" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="142" st_id="31" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="143" st_id="32" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="144" st_id="33" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="145" st_id="34" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="146" st_id="35" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="147" st_id="36" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="148" st_id="37" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="149" st_id="38" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="150" st_id="39" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="151" st_id="40" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="152" st_id="41" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="153" st_id="42" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="154" st_id="43" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="155" st_id="44" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="156" st_id="45" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="157" st_id="46" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="158" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split7:9 %ringbuffer_header_bytes_addr_28 = getelementptr i8 %ringbuffer_header_bytes, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_28"/></StgValue>
</operation>

<operation id="159" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:10 %ringbuffer_header_bytes_load_26 = load i5 %ringbuffer_header_bytes_addr_28

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_26"/></StgValue>
</operation>

<operation id="160" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split7:11 %ringbuffer_header_bytes_addr_29 = getelementptr i8 %ringbuffer_header_bytes, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_29"/></StgValue>
</operation>

<operation id="161" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:12 %ringbuffer_header_bytes_load_27 = load i5 %ringbuffer_header_bytes_addr_29

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_27"/></StgValue>
</operation>

<operation id="162" st_id="47" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="163" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:10 %ringbuffer_header_bytes_load_26 = load i5 %ringbuffer_header_bytes_addr_28

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_26"/></StgValue>
</operation>

<operation id="164" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:12 %ringbuffer_header_bytes_load_27 = load i5 %ringbuffer_header_bytes_addr_29

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_27"/></StgValue>
</operation>

<operation id="165" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split7:13 %ringbuffer_header_bytes_addr_30 = getelementptr i8 %ringbuffer_header_bytes, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_30"/></StgValue>
</operation>

<operation id="166" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:14 %ringbuffer_header_bytes_load_28 = load i5 %ringbuffer_header_bytes_addr_30

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_28"/></StgValue>
</operation>

<operation id="167" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split7:15 %ringbuffer_header_bytes_addr_31 = getelementptr i8 %ringbuffer_header_bytes, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_addr_31"/></StgValue>
</operation>

<operation id="168" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:16 %ringbuffer_header_bytes_load_29 = load i5 %ringbuffer_header_bytes_addr_31

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_29"/></StgValue>
</operation>

<operation id="169" st_id="48" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="170" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:14 %ringbuffer_header_bytes_load_28 = load i5 %ringbuffer_header_bytes_addr_30

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_28"/></StgValue>
</operation>

<operation id="171" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="5">
<![CDATA[
memcpy-split7:16 %ringbuffer_header_bytes_load_29 = load i5 %ringbuffer_header_bytes_addr_31

]]></Node>
<StgValue><ssdm name="ringbuffer_header_bytes_load_29"/></StgValue>
</operation>

<operation id="172" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
memcpy-split7:17 %readUartIndex = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %ringbuffer_header_bytes_load_26, i8 %ringbuffer_header_bytes_load_27, i8 %ringbuffer_header_bytes_load_28, i8 %ringbuffer_header_bytes_load_29

]]></Node>
<StgValue><ssdm name="readUartIndex"/></StgValue>
</operation>

<operation id="173" st_id="49" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:28 %nextWriteUartIndex = urem i32 %add_ln145, i32 %max_uart_count

]]></Node>
<StgValue><ssdm name="nextWriteUartIndex"/></StgValue>
</operation>

<operation id="174" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split7:29 %icmp_ln147 = icmp_eq  i32 %nextWriteUartIndex, i32 %readUartIndex

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="175" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy-split7:30 %br_ln147 = br i1 %icmp_ln147, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="176" st_id="49" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:0 %mul_ln154 = mul i32 %writeUartIndex, i32 204

]]></Node>
<StgValue><ssdm name="mul_ln154"/></StgValue>
</operation>

<operation id="177" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="33" op_0_bw="32">
<![CDATA[
if.else:1 %zext_ln155 = zext i32 %mul_ln154

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="178" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="3">
<![CDATA[
if.else:2 %zext_ln155_1 = zext i3 %device_id_read

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="179" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.else:5 %add_ln154 = add i33 %zext_ln155, i33 28

]]></Node>
<StgValue><ssdm name="add_ln154"/></StgValue>
</operation>

<operation id="180" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="33">
<![CDATA[
if.else:6 %zext_ln154 = zext i33 %add_ln154

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="181" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else:7 %add_ln154_1 = add i64 %zext_ln154, i64 %ddr_header_read

]]></Node>
<StgValue><ssdm name="add_ln154_1"/></StgValue>
</operation>

<operation id="182" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:21 %PL_Ctrl_fifo_index_addr = getelementptr i32 %PL_Ctrl_fifo_index, i64 0, i64 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="PL_Ctrl_fifo_index_addr"/></StgValue>
</operation>

<operation id="183" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
if.else:22 %store_ln160 = store i32 12, i3 %PL_Ctrl_fifo_index_addr

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="184" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:23 %PL_Header_pkt_len_bytes_addr = getelementptr i16 %PL_Header_pkt_len_bytes, i64 0, i64 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="PL_Header_pkt_len_bytes_addr"/></StgValue>
</operation>

<operation id="185" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
if.else:24 %store_ln161 = store i16 0, i3 %PL_Header_pkt_len_bytes_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="186" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:25 %PL_Ctrl_first_time_addr = getelementptr i1 %PL_Ctrl_first_time, i64 0, i64 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="PL_Ctrl_first_time_addr"/></StgValue>
</operation>

<operation id="187" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
if.else:26 %store_ln162 = store i1 1, i3 %PL_Ctrl_first_time_addr

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="188" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:27 %PL_Ctrl_first_timestamp_addr = getelementptr i64 %PL_Ctrl_first_timestamp, i64 0, i64 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="PL_Ctrl_first_timestamp_addr"/></StgValue>
</operation>

<operation id="189" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
if.else:28 %store_ln163 = store i64 0, i3 %PL_Ctrl_first_timestamp_addr

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="190" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then:5 %add_ln149 = add i64 %ddr_header_read, i64 4

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="191" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
if.then:6 %ps_ddr_addr_7 = getelementptr i8 %ps_ddr, i64 %add_ln149

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="192" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
if.else:8 %ps_ddr_addr_8 = getelementptr i8 %ps_ddr, i64 %add_ln154_1

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_8"/></StgValue>
</operation>

<operation id="193" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.else:9 %empty_79 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %ps_ddr_addr_8, i32 204

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="194" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="3">
<![CDATA[
if.else:3 %device_id_cast = zext i3 %device_id_read

]]></Node>
<StgValue><ssdm name="device_id_cast"/></StgValue>
</operation>

<operation id="195" st_id="51" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.else:4 %empty_78 = mul i11 %device_id_cast, i11 204

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="196" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="11" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.else:10 %call_ln154 = call void @ddr_write.1_Pipeline_1, i8 %ps_ddr, i64 %add_ln154_1, i11 %empty_78, i8 %uart_fifo

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="197" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="11" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.else:10 %call_ln154 = call void @ddr_write.1_Pipeline_1, i8 %ps_ddr, i64 %add_ln154_1, i11 %empty_78, i8 %uart_fifo

]]></Node>
<StgValue><ssdm name="call_ln154"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="198" st_id="53" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:11 %empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %ps_ddr_addr_8

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="199" st_id="54" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:11 %empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %ps_ddr_addr_8

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="200" st_id="55" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:11 %empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %ps_ddr_addr_8

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="201" st_id="56" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:11 %empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %ps_ddr_addr_8

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="202" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else:16 %add_ln17 = add i64 %ddr_header_read, i64 24

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="203" st_id="57" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:11 %empty_80 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %ps_ddr_addr_8

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="204" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
if.else:17 %ps_ddr_addr_9 = getelementptr i8 %ps_ddr, i64 %add_ln17

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_9"/></StgValue>
</operation>

<operation id="205" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.else:18 %empty_81 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %ps_ddr_addr_9, i32 4

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="206" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:12 %write_index_array_0 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %nextWriteUartIndex, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="write_index_array_0"/></StgValue>
</operation>

<operation id="207" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:13 %write_index_array_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %nextWriteUartIndex, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="write_index_array_1"/></StgValue>
</operation>

<operation id="208" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else:14 %write_index_array_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %nextWriteUartIndex, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="write_index_array_2"/></StgValue>
</operation>

<operation id="209" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32">
<![CDATA[
if.else:15 %write_index_array_3 = trunc i32 %nextWriteUartIndex

]]></Node>
<StgValue><ssdm name="write_index_array_3"/></StgValue>
</operation>

<operation id="210" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.else:19 %call_ln17 = call void @ddr_write.1_Pipeline_2, i8 %ps_ddr, i64 %add_ln17, i8 %write_index_array_0, i8 %write_index_array_1, i8 %write_index_array_2, i8 %write_index_array_3

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="211" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.else:19 %call_ln17 = call void @ddr_write.1_Pipeline_2, i8 %ps_ddr, i64 %add_ln17, i8 %write_index_array_0, i8 %write_index_array_1, i8 %write_index_array_2, i8 %write_index_array_3

]]></Node>
<StgValue><ssdm name="call_ln17"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="212" st_id="60" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:20 %empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %ps_ddr_addr_9

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="213" st_id="61" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:20 %empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %ps_ddr_addr_9

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="214" st_id="62" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:20 %empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %ps_ddr_addr_9

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="215" st_id="63" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:20 %empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %ps_ddr_addr_9

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="216" st_id="64" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.else:20 %empty_82 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %ps_ddr_addr_9

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="217" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
if.else:29 %br_ln164 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="218" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0">
<![CDATA[
cleanup:0 %ret_ln164 = ret

]]></Node>
<StgValue><ssdm name="ret_ln164"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="219" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16">
<![CDATA[
if.then:0 %dropped_uart_counter_load = load i16 %dropped_uart_counter

]]></Node>
<StgValue><ssdm name="dropped_uart_counter_load"/></StgValue>
</operation>

<operation id="220" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="16">
<![CDATA[
if.then:1 %trunc_ln148 = trunc i16 %dropped_uart_counter_load

]]></Node>
<StgValue><ssdm name="trunc_ln148"/></StgValue>
</operation>

<operation id="221" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then:2 %add_ln148 = add i16 %dropped_uart_counter_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="222" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then:3 %store_ln148 = store i16 %add_ln148, i16 %dropped_uart_counter

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="223" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then:4 %add_ln149_1 = add i8 %trunc_ln148, i8 1

]]></Node>
<StgValue><ssdm name="add_ln149_1"/></StgValue>
</operation>

<operation id="224" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
if.then:7 %ps_ddr_addr_7_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %ps_ddr_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_7_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="225" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.then:8 %write_ln149 = write void @_ssdm_op_Write.m_axi.volatile.i8P1A, i8 %ps_ddr_addr_7, i8 %add_ln149_1, i1 1

]]></Node>
<StgValue><ssdm name="write_ln149"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="226" st_id="67" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:9 %ps_ddr_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %ps_ddr_addr_7

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="227" st_id="68" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:9 %ps_ddr_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %ps_ddr_addr_7

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="228" st_id="69" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:9 %ps_ddr_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %ps_ddr_addr_7

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="229" st_id="70" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:9 %ps_ddr_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %ps_ddr_addr_7

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="230" st_id="71" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:9 %ps_ddr_addr_7_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %ps_ddr_addr_7

]]></Node>
<StgValue><ssdm name="ps_ddr_addr_7_resp"/></StgValue>
</operation>

<operation id="231" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
if.then:10 %br_ln150 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
