Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri May 21 00:13:44 2021
| Host         : dyna-comet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (86)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (86)
-------------------------------
 There are 86 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.290    -1311.168                   2185                64502        0.051        0.000                      0                64502        1.100        0.000                       0                 27884  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
CLK_10M          {0.000 50.000}       100.000         10.000          
CLK_200M         {0.000 2.500}        5.000           200.000         
  CLK_125M_1     {0.000 4.000}        8.000           125.000         
  PLL_CLKFB_2    {0.000 2.500}        5.000           200.000         
  PLL_CLKFB_3    {0.000 2.500}        5.000           200.000         
GMII_RX_CLK      {0.000 4.000}        8.000           125.000         
GMII_TX_CLK      {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_10M               96.109        0.000                      0                  131        0.204        0.000                      0                  131       49.600        0.000                       0                    69  
CLK_200M              -2.877    -1156.901                   1862                62513        0.051        0.000                      0                62513        1.100        0.000                       0                 27190  
  CLK_125M_1           5.717        0.000                      0                  415        0.097        0.000                      0                  415        3.358        0.000                       0                   284  
  PLL_CLKFB_2                                                                                                                                                      3.929        0.000                       0                     2  
  PLL_CLKFB_3                                                                                                                                                      3.929        0.000                       0                     2  
GMII_RX_CLK            0.373        0.000                      0                  619        0.100        0.000                      0                  619        3.600        0.000                       0                   336  
SYSCLK_200MP_IN                                                                                                                                                    3.592        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_200M          CLK_10M                 0.148        0.000                      0                   67        0.133        0.000                      0                   67  
input port clock  CLK_200M                3.331        0.000                      0                    2        0.431        0.000                      0                    2  
CLK_10M           CLK_200M               -0.232      -36.652                    276                 2573        0.787        0.000                      0                 2573  
CLK_125M_1        CLK_200M               -4.290      -12.864                      3                    3        1.771        0.000                      0                    3  
GMII_RX_CLK       CLK_200M               -2.943      -34.750                     12                   12        1.432        0.000                      0                   12  
CLK_200M          CLK_125M_1             -2.679      -52.183                     23                   23        0.671        0.000                      0                   23  
GMII_RX_CLK       CLK_125M_1              4.234        0.000                      0                   19        0.054        0.000                      0                   19  
CLK_200M          GMII_RX_CLK            -2.334      -17.820                      9                    9        0.385        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_200M           CLK_200M                 0.035        0.000                      0                  781        0.323        0.000                      0                  781  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_10M

Setup :            0  Failing Endpoints,  Worst Slack       96.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.109ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.868ns (24.848%)  route 2.625ns (75.152%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X54Y189        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y189        FDRE (Prop_fdre_C_Q)         0.259     3.034 r  irMrsyncTime_reg[1]/Q
                         net (fo=2, routed)           0.560     3.594    LOC_REG/irMrsyncTime_reg[1]
    SLICE_X55Y191        LUT6 (Prop_lut6_I1_O)        0.043     3.637 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.637    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.896 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.896    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.949 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.949    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.074 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345     4.419    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129     4.548 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.721     6.268    nolabel_line168_n_9
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism              0.226   102.753    
                         clock uncertainty           -0.095   102.658    
    SLICE_X54Y196        FDRE (Setup_fdre_C_R)       -0.281   102.377    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                        102.377    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                 96.109    

Slack (MET) :             96.109ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.868ns (24.848%)  route 2.625ns (75.152%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X54Y189        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y189        FDRE (Prop_fdre_C_Q)         0.259     3.034 r  irMrsyncTime_reg[1]/Q
                         net (fo=2, routed)           0.560     3.594    LOC_REG/irMrsyncTime_reg[1]
    SLICE_X55Y191        LUT6 (Prop_lut6_I1_O)        0.043     3.637 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.637    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.896 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.896    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.949 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.949    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.074 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345     4.419    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129     4.548 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.721     6.268    nolabel_line168_n_9
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.226   102.753    
                         clock uncertainty           -0.095   102.658    
    SLICE_X54Y196        FDRE (Setup_fdre_C_R)       -0.281   102.377    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        102.377    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                 96.109    

Slack (MET) :             96.109ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.868ns (24.848%)  route 2.625ns (75.152%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X54Y189        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y189        FDRE (Prop_fdre_C_Q)         0.259     3.034 r  irMrsyncTime_reg[1]/Q
                         net (fo=2, routed)           0.560     3.594    LOC_REG/irMrsyncTime_reg[1]
    SLICE_X55Y191        LUT6 (Prop_lut6_I1_O)        0.043     3.637 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.637    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.896 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.896    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.949 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.949    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.074 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345     4.419    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129     4.548 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.721     6.268    nolabel_line168_n_9
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[30]/C
                         clock pessimism              0.226   102.753    
                         clock uncertainty           -0.095   102.658    
    SLICE_X54Y196        FDRE (Setup_fdre_C_R)       -0.281   102.377    irMrsyncTime_reg[30]
  -------------------------------------------------------------------
                         required time                        102.377    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                 96.109    

Slack (MET) :             96.109ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.868ns (24.848%)  route 2.625ns (75.152%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X54Y189        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y189        FDRE (Prop_fdre_C_Q)         0.259     3.034 r  irMrsyncTime_reg[1]/Q
                         net (fo=2, routed)           0.560     3.594    LOC_REG/irMrsyncTime_reg[1]
    SLICE_X55Y191        LUT6 (Prop_lut6_I1_O)        0.043     3.637 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.637    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.896 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.896    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.949 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.949    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.074 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345     4.419    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129     4.548 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.721     6.268    nolabel_line168_n_9
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[31]/C
                         clock pessimism              0.226   102.753    
                         clock uncertainty           -0.095   102.658    
    SLICE_X54Y196        FDRE (Setup_fdre_C_R)       -0.281   102.377    irMrsyncTime_reg[31]
  -------------------------------------------------------------------
                         required time                        102.377    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                 96.109    

Slack (MET) :             96.194ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.868ns (25.470%)  route 2.540ns (74.530%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X54Y189        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y189        FDRE (Prop_fdre_C_Q)         0.259     3.034 r  irMrsyncTime_reg[1]/Q
                         net (fo=2, routed)           0.560     3.594    LOC_REG/irMrsyncTime_reg[1]
    SLICE_X55Y191        LUT6 (Prop_lut6_I1_O)        0.043     3.637 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.637    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.896 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.896    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.949 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.949    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.074 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345     4.419    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129     4.548 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.635     6.183    nolabel_line168_n_9
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[24]/C
                         clock pessimism              0.226   102.753    
                         clock uncertainty           -0.095   102.658    
    SLICE_X54Y195        FDRE (Setup_fdre_C_R)       -0.281   102.377    irMrsyncTime_reg[24]
  -------------------------------------------------------------------
                         required time                        102.377    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 96.194    

Slack (MET) :             96.194ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.868ns (25.470%)  route 2.540ns (74.530%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X54Y189        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y189        FDRE (Prop_fdre_C_Q)         0.259     3.034 r  irMrsyncTime_reg[1]/Q
                         net (fo=2, routed)           0.560     3.594    LOC_REG/irMrsyncTime_reg[1]
    SLICE_X55Y191        LUT6 (Prop_lut6_I1_O)        0.043     3.637 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.637    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.896 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.896    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.949 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.949    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.074 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345     4.419    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129     4.548 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.635     6.183    nolabel_line168_n_9
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[25]/C
                         clock pessimism              0.226   102.753    
                         clock uncertainty           -0.095   102.658    
    SLICE_X54Y195        FDRE (Setup_fdre_C_R)       -0.281   102.377    irMrsyncTime_reg[25]
  -------------------------------------------------------------------
                         required time                        102.377    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 96.194    

Slack (MET) :             96.194ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.868ns (25.470%)  route 2.540ns (74.530%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X54Y189        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y189        FDRE (Prop_fdre_C_Q)         0.259     3.034 r  irMrsyncTime_reg[1]/Q
                         net (fo=2, routed)           0.560     3.594    LOC_REG/irMrsyncTime_reg[1]
    SLICE_X55Y191        LUT6 (Prop_lut6_I1_O)        0.043     3.637 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.637    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.896 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.896    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.949 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.949    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.074 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345     4.419    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129     4.548 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.635     6.183    nolabel_line168_n_9
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[26]/C
                         clock pessimism              0.226   102.753    
                         clock uncertainty           -0.095   102.658    
    SLICE_X54Y195        FDRE (Setup_fdre_C_R)       -0.281   102.377    irMrsyncTime_reg[26]
  -------------------------------------------------------------------
                         required time                        102.377    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 96.194    

Slack (MET) :             96.194ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.868ns (25.470%)  route 2.540ns (74.530%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X54Y189        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y189        FDRE (Prop_fdre_C_Q)         0.259     3.034 r  irMrsyncTime_reg[1]/Q
                         net (fo=2, routed)           0.560     3.594    LOC_REG/irMrsyncTime_reg[1]
    SLICE_X55Y191        LUT6 (Prop_lut6_I1_O)        0.043     3.637 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.637    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.896 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.896    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.949 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.949    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.074 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345     4.419    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129     4.548 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.635     6.183    nolabel_line168_n_9
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[27]/C
                         clock pessimism              0.226   102.753    
                         clock uncertainty           -0.095   102.658    
    SLICE_X54Y195        FDRE (Setup_fdre_C_R)       -0.281   102.377    irMrsyncTime_reg[27]
  -------------------------------------------------------------------
                         required time                        102.377    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 96.194    

Slack (MET) :             96.284ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.868ns (26.157%)  route 2.450ns (73.843%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X54Y189        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y189        FDRE (Prop_fdre_C_Q)         0.259     3.034 r  irMrsyncTime_reg[1]/Q
                         net (fo=2, routed)           0.560     3.594    LOC_REG/irMrsyncTime_reg[1]
    SLICE_X55Y191        LUT6 (Prop_lut6_I1_O)        0.043     3.637 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.637    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.896 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.896    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.949 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.949    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.074 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345     4.419    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129     4.548 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.546     6.093    nolabel_line168_n_9
    SLICE_X54Y194        FDRE                                         r  irMrsyncTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y194        FDRE                                         r  irMrsyncTime_reg[20]/C
                         clock pessimism              0.226   102.753    
                         clock uncertainty           -0.095   102.658    
    SLICE_X54Y194        FDRE (Setup_fdre_C_R)       -0.281   102.377    irMrsyncTime_reg[20]
  -------------------------------------------------------------------
                         required time                        102.377    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                 96.284    

Slack (MET) :             96.284ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.868ns (26.157%)  route 2.450ns (73.843%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.219     2.775    CLK_10M_BUFG
    SLICE_X54Y189        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y189        FDRE (Prop_fdre_C_Q)         0.259     3.034 r  irMrsyncTime_reg[1]/Q
                         net (fo=2, routed)           0.560     3.594    LOC_REG/irMrsyncTime_reg[1]
    SLICE_X55Y191        LUT6 (Prop_lut6_I1_O)        0.043     3.637 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     3.637    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X55Y191        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     3.896 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.896    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X55Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.949 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.949    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     4.074 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345     4.419    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129     4.548 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.546     6.093    nolabel_line168_n_9
    SLICE_X54Y194        FDRE                                         r  irMrsyncTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y194        FDRE                                         r  irMrsyncTime_reg[21]/C
                         clock pessimism              0.226   102.753    
                         clock uncertainty           -0.095   102.658    
    SLICE_X54Y194        FDRE (Setup_fdre_C_R)       -0.281   102.377    irMrsyncTime_reg[21]
  -------------------------------------------------------------------
                         required time                        102.377    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                 96.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 irSpillTime_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.578     1.196    CLK_10M_BUFG
    SLICE_X45Y193        FDRE                                         r  irSpillTime_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y193        FDRE (Prop_fdre_C_Q)         0.100     1.296 r  irSpillTime_reg[15]/Q
                         net (fo=3, routed)           0.098     1.394    irSpillTime_reg[15]
    SLICE_X45Y193        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.471 r  irSpillTime_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.471    irSpillTime_reg[12]_i_1_n_4
    SLICE_X45Y193        FDRE                                         r  irSpillTime_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.777     1.464    CLK_10M_BUFG
    SLICE_X45Y193        FDRE                                         r  irSpillTime_reg[15]/C
                         clock pessimism             -0.268     1.196    
    SLICE_X45Y193        FDRE (Hold_fdre_C_D)         0.071     1.267    irSpillTime_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.579     1.197    CLK_10M_BUFG
    SLICE_X45Y197        FDRE                                         r  irSpillTime_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y197        FDRE (Prop_fdre_C_Q)         0.100     1.297 r  irSpillTime_reg[31]/Q
                         net (fo=3, routed)           0.101     1.398    irSpillTime_reg[31]
    SLICE_X45Y197        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.475 r  irSpillTime_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.475    irSpillTime_reg[28]_i_1_n_4
    SLICE_X45Y197        FDRE                                         r  irSpillTime_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.778     1.465    CLK_10M_BUFG
    SLICE_X45Y197        FDRE                                         r  irSpillTime_reg[31]/C
                         clock pessimism             -0.268     1.197    
    SLICE_X45Y197        FDRE (Hold_fdre_C_D)         0.071     1.268    irSpillTime_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.577     1.195    CLK_10M_BUFG
    SLICE_X45Y192        FDRE                                         r  irSpillTime_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y192        FDRE (Prop_fdre_C_Q)         0.100     1.295 r  irSpillTime_reg[11]/Q
                         net (fo=3, routed)           0.101     1.396    irSpillTime_reg[11]
    SLICE_X45Y192        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.473 r  irSpillTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.473    irSpillTime_reg[8]_i_1_n_4
    SLICE_X45Y192        FDRE                                         r  irSpillTime_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.776     1.463    CLK_10M_BUFG
    SLICE_X45Y192        FDRE                                         r  irSpillTime_reg[11]/C
                         clock pessimism             -0.268     1.195    
    SLICE_X45Y192        FDRE (Hold_fdre_C_D)         0.071     1.266    irSpillTime_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.578     1.196    CLK_10M_BUFG
    SLICE_X45Y194        FDRE                                         r  irSpillTime_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_fdre_C_Q)         0.100     1.296 r  irSpillTime_reg[19]/Q
                         net (fo=3, routed)           0.101     1.397    irSpillTime_reg[19]
    SLICE_X45Y194        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.474 r  irSpillTime_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.474    irSpillTime_reg[16]_i_1_n_4
    SLICE_X45Y194        FDRE                                         r  irSpillTime_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.777     1.464    CLK_10M_BUFG
    SLICE_X45Y194        FDRE                                         r  irSpillTime_reg[19]/C
                         clock pessimism             -0.268     1.196    
    SLICE_X45Y194        FDRE (Hold_fdre_C_D)         0.071     1.267    irSpillTime_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.646%)  route 0.101ns (36.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.577     1.195    CLK_10M_BUFG
    SLICE_X45Y190        FDRE                                         r  irSpillTime_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y190        FDRE (Prop_fdre_C_Q)         0.100     1.295 r  irSpillTime_reg[3]/Q
                         net (fo=3, routed)           0.101     1.396    irSpillTime_reg[3]
    SLICE_X45Y190        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.473 r  irSpillTime_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.473    irSpillTime_reg[0]_i_2_n_4
    SLICE_X45Y190        FDRE                                         r  irSpillTime_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.776     1.463    CLK_10M_BUFG
    SLICE_X45Y190        FDRE                                         r  irSpillTime_reg[3]/C
                         clock pessimism             -0.268     1.195    
    SLICE_X45Y190        FDRE (Hold_fdre_C_D)         0.071     1.266    irSpillTime_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.578     1.196    CLK_10M_BUFG
    SLICE_X45Y195        FDRE                                         r  irSpillTime_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y195        FDRE (Prop_fdre_C_Q)         0.100     1.296 r  irSpillTime_reg[23]/Q
                         net (fo=3, routed)           0.101     1.397    irSpillTime_reg[23]
    SLICE_X45Y195        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.474 r  irSpillTime_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.474    irSpillTime_reg[20]_i_1_n_4
    SLICE_X45Y195        FDRE                                         r  irSpillTime_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.777     1.464    CLK_10M_BUFG
    SLICE_X45Y195        FDRE                                         r  irSpillTime_reg[23]/C
                         clock pessimism             -0.268     1.196    
    SLICE_X45Y195        FDRE (Hold_fdre_C_D)         0.071     1.267    irSpillTime_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.578     1.196    CLK_10M_BUFG
    SLICE_X45Y196        FDRE                                         r  irSpillTime_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y196        FDRE (Prop_fdre_C_Q)         0.100     1.296 r  irSpillTime_reg[27]/Q
                         net (fo=3, routed)           0.101     1.397    irSpillTime_reg[27]
    SLICE_X45Y196        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.474 r  irSpillTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.474    irSpillTime_reg[24]_i_1_n_4
    SLICE_X45Y196        FDRE                                         r  irSpillTime_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.777     1.464    CLK_10M_BUFG
    SLICE_X45Y196        FDRE                                         r  irSpillTime_reg[27]/C
                         clock pessimism             -0.268     1.196    
    SLICE_X45Y196        FDRE (Hold_fdre_C_D)         0.071     1.267    irSpillTime_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.577     1.195    CLK_10M_BUFG
    SLICE_X45Y191        FDRE                                         r  irSpillTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y191        FDRE (Prop_fdre_C_Q)         0.100     1.295 r  irSpillTime_reg[7]/Q
                         net (fo=3, routed)           0.101     1.396    irSpillTime_reg[7]
    SLICE_X45Y191        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.473 r  irSpillTime_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.473    irSpillTime_reg[4]_i_1_n_4
    SLICE_X45Y191        FDRE                                         r  irSpillTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.776     1.463    CLK_10M_BUFG
    SLICE_X45Y191        FDRE                                         r  irSpillTime_reg[7]/C
                         clock pessimism             -0.268     1.195    
    SLICE_X45Y191        FDRE (Hold_fdre_C_D)         0.071     1.266    irSpillTime_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 irSpillTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.183ns (65.208%)  route 0.098ns (34.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.577     1.195    CLK_10M_BUFG
    SLICE_X45Y191        FDRE                                         r  irSpillTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y191        FDRE (Prop_fdre_C_Q)         0.100     1.295 r  irSpillTime_reg[4]/Q
                         net (fo=3, routed)           0.098     1.393    irSpillTime_reg[4]
    SLICE_X45Y191        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     1.476 r  irSpillTime_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.476    irSpillTime_reg[4]_i_1_n_7
    SLICE_X45Y191        FDRE                                         r  irSpillTime_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.776     1.463    CLK_10M_BUFG
    SLICE_X45Y191        FDRE                                         r  irSpillTime_reg[4]/C
                         clock pessimism             -0.268     1.195    
    SLICE_X45Y191        FDRE (Hold_fdre_C_D)         0.071     1.266    irSpillTime_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 irSpillTime_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.183ns (64.414%)  route 0.101ns (35.586%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.578     1.196    CLK_10M_BUFG
    SLICE_X45Y194        FDRE                                         r  irSpillTime_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_fdre_C_Q)         0.100     1.296 r  irSpillTime_reg[16]/Q
                         net (fo=3, routed)           0.101     1.397    irSpillTime_reg[16]
    SLICE_X45Y194        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     1.480 r  irSpillTime_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.480    irSpillTime_reg[16]_i_1_n_7
    SLICE_X45Y194        FDRE                                         r  irSpillTime_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.777     1.464    CLK_10M_BUFG
    SLICE_X45Y194        FDRE                                         r  irSpillTime_reg[16]/C
                         clock pessimism             -0.268     1.196    
    SLICE_X45Y194        FDRE (Hold_fdre_C_D)         0.071     1.267    irSpillTime_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_DEBUG/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3   CLK_10M_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         100.000     99.250     SLICE_X71Y190   irTestSpill_reg[1]/C
Min Period        n/a     FDSE/C             n/a            0.700         100.000     99.300     SLICE_X54Y189   irMrsyncTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X54Y191   irMrsyncTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X54Y191   irMrsyncTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X54Y192   irMrsyncTime_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X54Y192   irMrsyncTime_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X54Y192   irMrsyncTime_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X54Y192   irMrsyncTime_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X71Y190   irTestSpill_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X71Y190   irTestSpill_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X54Y189   irMrsyncTime_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y191   irMrsyncTime_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y191   irMrsyncTime_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y192   irMrsyncTime_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y192   irMrsyncTime_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y192   irMrsyncTime_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y192   irMrsyncTime_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y189   irMrsyncTime_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X54Y189   irMrsyncTime_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y191   irMrsyncTime_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y191   irMrsyncTime_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y193   irMrsyncTime_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y193   irMrsyncTime_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y193   irMrsyncTime_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y193   irMrsyncTime_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y189   irMrsyncTime_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y194   irMrsyncTime_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X54Y194   irMrsyncTime_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :         1862  Failing Endpoints,  Worst Slack       -2.877ns,  Total Violation    -1156.900ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.877ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 0.723ns (8.814%)  route 7.480ns (91.186%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.216     1.216    LOC_REG/CLK_200M
    SLICE_X78Y158        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDCE (Prop_fdce_C_Q)         0.259     1.475 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1549, routed)        7.472     8.947    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/lopt
    SLICE_X122Y74        LUT3 (Prop_lut3_I1_O)        0.043     8.990 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR[11]_i_4__13/O
                         net (fo=1, routed)           0.000     8.990    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR[11]_i_4__13_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.246 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[11]_i_1__87/CO[3]
                         net (fo=1, routed)           0.007     9.254    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[11]_i_1__87_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.419 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[15]_i_1__87/O[1]
                         net (fo=1, routed)           0.000     9.419    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[15]_i_1__87_n_6
    SLICE_X122Y75        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.488     6.488    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/CLK_200M
    SLICE_X122Y75        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[13]/C
                         clock pessimism              0.013     6.501    
                         clock uncertainty           -0.035     6.466    
    SLICE_X122Y75        FDRE (Setup_fdre_C_D)        0.076     6.542    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[13]
  -------------------------------------------------------------------
                         required time                          6.542    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                 -2.877    

Slack (VIOLATED) :        -2.863ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.189ns  (logic 0.709ns (8.658%)  route 7.480ns (91.342%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.216     1.216    LOC_REG/CLK_200M
    SLICE_X78Y158        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDCE (Prop_fdce_C_Q)         0.259     1.475 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1549, routed)        7.472     8.947    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/lopt
    SLICE_X122Y74        LUT3 (Prop_lut3_I1_O)        0.043     8.990 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR[11]_i_4__13/O
                         net (fo=1, routed)           0.000     8.990    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR[11]_i_4__13_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.246 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[11]_i_1__87/CO[3]
                         net (fo=1, routed)           0.007     9.254    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[11]_i_1__87_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     9.405 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[15]_i_1__87/O[3]
                         net (fo=1, routed)           0.000     9.405    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[15]_i_1__87_n_4
    SLICE_X122Y75        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.488     6.488    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/CLK_200M
    SLICE_X122Y75        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[15]/C
                         clock pessimism              0.013     6.501    
                         clock uncertainty           -0.035     6.466    
    SLICE_X122Y75        FDRE (Setup_fdre_C_D)        0.076     6.542    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[15]
  -------------------------------------------------------------------
                         required time                          6.542    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 -2.863    

Slack (VIOLATED) :        -2.847ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 0.704ns (8.857%)  route 7.245ns (91.143%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 6.277 - 5.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.216     1.216    LOC_REG/CLK_200M
    SLICE_X78Y158        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDCE (Prop_fdce_C_Q)         0.259     1.475 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1549, routed)        7.245     8.720    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/lopt
    SLICE_X8Y260         LUT3 (Prop_lut3_I1_O)        0.043     8.763 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR[7]_i_3__192/O
                         net (fo=1, routed)           0.000     8.763    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR[7]_i_3__192_n_0
    SLICE_X8Y260         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.946 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[7]_i_1__192/CO[3]
                         net (fo=1, routed)           0.000     8.946    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[7]_i_1__192_n_0
    SLICE_X8Y261         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.000 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[11]_i_1__192/CO[3]
                         net (fo=1, routed)           0.000     9.000    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[11]_i_1__192_n_0
    SLICE_X8Y262         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.165 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[15]_i_1__192/O[1]
                         net (fo=1, routed)           0.000     9.165    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[15]_i_1__192_n_6
    SLICE_X8Y262         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.277     6.277    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/CLK_200M
    SLICE_X8Y262         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[13]/C
                         clock pessimism              0.000     6.277    
                         clock uncertainty           -0.035     6.242    
    SLICE_X8Y262         FDRE (Setup_fdre_C_D)        0.076     6.318    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[13]
  -------------------------------------------------------------------
                         required time                          6.318    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                 -2.847    

Slack (VIOLATED) :        -2.833ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 0.690ns (8.696%)  route 7.245ns (91.304%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 6.277 - 5.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.216     1.216    LOC_REG/CLK_200M
    SLICE_X78Y158        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDCE (Prop_fdce_C_Q)         0.259     1.475 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1549, routed)        7.245     8.720    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/lopt
    SLICE_X8Y260         LUT3 (Prop_lut3_I1_O)        0.043     8.763 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR[7]_i_3__192/O
                         net (fo=1, routed)           0.000     8.763    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR[7]_i_3__192_n_0
    SLICE_X8Y260         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.946 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[7]_i_1__192/CO[3]
                         net (fo=1, routed)           0.000     8.946    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[7]_i_1__192_n_0
    SLICE_X8Y261         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.000 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[11]_i_1__192/CO[3]
                         net (fo=1, routed)           0.000     9.000    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[11]_i_1__192_n_0
    SLICE_X8Y262         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     9.151 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[15]_i_1__192/O[3]
                         net (fo=1, routed)           0.000     9.151    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[15]_i_1__192_n_4
    SLICE_X8Y262         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.277     6.277    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/CLK_200M
    SLICE_X8Y262         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[15]/C
                         clock pessimism              0.000     6.277    
                         clock uncertainty           -0.035     6.242    
    SLICE_X8Y262         FDRE (Setup_fdre_C_D)        0.076     6.318    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[15]
  -------------------------------------------------------------------
                         required time                          6.318    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 -2.833    

Slack (VIOLATED) :        -2.830ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 0.831ns (10.182%)  route 7.330ns (89.818%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 6.494 - 5.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.216     1.216    LOC_REG/CLK_200M
    SLICE_X78Y158        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDCE (Prop_fdce_C_Q)         0.259     1.475 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1549, routed)        7.330     8.805    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/lopt
    SLICE_X122Y77        LUT3 (Prop_lut3_I1_O)        0.043     8.848 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR[3]_i_5__48/O
                         net (fo=1, routed)           0.000     8.848    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR[3]_i_5__48_n_0
    SLICE_X122Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.104 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[3]_i_1__122/CO[3]
                         net (fo=1, routed)           0.000     9.104    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[3]_i_1__122_n_0
    SLICE_X122Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.158 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[7]_i_1__122/CO[3]
                         net (fo=1, routed)           0.000     9.158    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[7]_i_1__122_n_0
    SLICE_X122Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.212 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[11]_i_1__122/CO[3]
                         net (fo=1, routed)           0.000     9.212    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[11]_i_1__122_n_0
    SLICE_X122Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.377 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[15]_i_1__122/O[1]
                         net (fo=1, routed)           0.000     9.377    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[15]_i_1__122_n_6
    SLICE_X122Y80        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.494     6.494    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/CLK_200M
    SLICE_X122Y80        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[13]/C
                         clock pessimism              0.013     6.507    
                         clock uncertainty           -0.035     6.472    
    SLICE_X122Y80        FDRE (Setup_fdre_C_D)        0.076     6.548    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[13]
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 -2.830    

Slack (VIOLATED) :        -2.824ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 0.670ns (8.221%)  route 7.480ns (91.779%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.216     1.216    LOC_REG/CLK_200M
    SLICE_X78Y158        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDCE (Prop_fdce_C_Q)         0.259     1.475 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1549, routed)        7.472     8.947    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/lopt
    SLICE_X122Y74        LUT3 (Prop_lut3_I1_O)        0.043     8.990 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR[11]_i_4__13/O
                         net (fo=1, routed)           0.000     8.990    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR[11]_i_4__13_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.246 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[11]_i_1__87/CO[3]
                         net (fo=1, routed)           0.007     9.254    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[11]_i_1__87_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.366 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[15]_i_1__87/O[2]
                         net (fo=1, routed)           0.000     9.366    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[15]_i_1__87_n_5
    SLICE_X122Y75        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.488     6.488    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/CLK_200M
    SLICE_X122Y75        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[14]/C
                         clock pessimism              0.013     6.501    
                         clock uncertainty           -0.035     6.466    
    SLICE_X122Y75        FDRE (Setup_fdre_C_D)        0.076     6.542    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[14]
  -------------------------------------------------------------------
                         required time                          6.542    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                 -2.824    

Slack (VIOLATED) :        -2.820ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.146ns  (logic 0.666ns (8.176%)  route 7.480ns (91.824%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 6.488 - 5.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.216     1.216    LOC_REG/CLK_200M
    SLICE_X78Y158        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDCE (Prop_fdce_C_Q)         0.259     1.475 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1549, routed)        7.472     8.947    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/lopt
    SLICE_X122Y74        LUT3 (Prop_lut3_I1_O)        0.043     8.990 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR[11]_i_4__13/O
                         net (fo=1, routed)           0.000     8.990    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR[11]_i_4__13_n_0
    SLICE_X122Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.246 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[11]_i_1__87/CO[3]
                         net (fo=1, routed)           0.007     9.254    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[11]_i_1__87_n_0
    SLICE_X122Y75        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.362 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[15]_i_1__87/O[0]
                         net (fo=1, routed)           0.000     9.362    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[15]_i_1__87_n_7
    SLICE_X122Y75        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.488     6.488    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/CLK_200M
    SLICE_X122Y75        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[12]/C
                         clock pessimism              0.013     6.501    
                         clock uncertainty           -0.035     6.466    
    SLICE_X122Y75        FDRE (Setup_fdre_C_D)        0.076     6.542    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[14].shift_cntr/regCNTR_reg[12]
  -------------------------------------------------------------------
                         required time                          6.542    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                 -2.820    

Slack (VIOLATED) :        -2.816ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 0.817ns (10.028%)  route 7.330ns (89.972%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 6.494 - 5.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.216     1.216    LOC_REG/CLK_200M
    SLICE_X78Y158        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDCE (Prop_fdce_C_Q)         0.259     1.475 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1549, routed)        7.330     8.805    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/lopt
    SLICE_X122Y77        LUT3 (Prop_lut3_I1_O)        0.043     8.848 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR[3]_i_5__48/O
                         net (fo=1, routed)           0.000     8.848    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR[3]_i_5__48_n_0
    SLICE_X122Y77        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     9.104 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[3]_i_1__122/CO[3]
                         net (fo=1, routed)           0.000     9.104    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[3]_i_1__122_n_0
    SLICE_X122Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.158 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[7]_i_1__122/CO[3]
                         net (fo=1, routed)           0.000     9.158    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[7]_i_1__122_n_0
    SLICE_X122Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.212 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[11]_i_1__122/CO[3]
                         net (fo=1, routed)           0.000     9.212    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[11]_i_1__122_n_0
    SLICE_X122Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     9.363 r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[15]_i_1__122/O[3]
                         net (fo=1, routed)           0.000     9.363    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[15]_i_1__122_n_4
    SLICE_X122Y80        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.494     6.494    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/CLK_200M
    SLICE_X122Y80        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[15]/C
                         clock pessimism              0.013     6.507    
                         clock uncertainty           -0.035     6.472    
    SLICE_X122Y80        FDRE (Setup_fdre_C_D)        0.076     6.548    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[49].shift_cntr/regCNTR_reg[15]
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                 -2.816    

Slack (VIOLATED) :        -2.794ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 0.651ns (8.245%)  route 7.245ns (91.755%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 6.277 - 5.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.216     1.216    LOC_REG/CLK_200M
    SLICE_X78Y158        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDCE (Prop_fdce_C_Q)         0.259     1.475 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1549, routed)        7.245     8.720    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/lopt
    SLICE_X8Y260         LUT3 (Prop_lut3_I1_O)        0.043     8.763 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR[7]_i_3__192/O
                         net (fo=1, routed)           0.000     8.763    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR[7]_i_3__192_n_0
    SLICE_X8Y260         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.946 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[7]_i_1__192/CO[3]
                         net (fo=1, routed)           0.000     8.946    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[7]_i_1__192_n_0
    SLICE_X8Y261         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.000 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[11]_i_1__192/CO[3]
                         net (fo=1, routed)           0.000     9.000    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[11]_i_1__192_n_0
    SLICE_X8Y262         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.112 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[15]_i_1__192/O[2]
                         net (fo=1, routed)           0.000     9.112    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[15]_i_1__192_n_5
    SLICE_X8Y262         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.277     6.277    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/CLK_200M
    SLICE_X8Y262         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[14]/C
                         clock pessimism              0.000     6.277    
                         clock uncertainty           -0.035     6.242    
    SLICE_X8Y262         FDRE (Setup_fdre_C_D)        0.076     6.318    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[14]
  -------------------------------------------------------------------
                         required time                          6.318    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                 -2.794    

Slack (VIOLATED) :        -2.793ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 0.650ns (8.233%)  route 7.245ns (91.767%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 6.277 - 5.000 ) 
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.216     1.216    LOC_REG/CLK_200M
    SLICE_X78Y158        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y158        FDCE (Prop_fdce_C_Q)         0.259     1.475 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1549, routed)        7.245     8.720    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/lopt
    SLICE_X8Y260         LUT3 (Prop_lut3_I1_O)        0.043     8.763 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR[7]_i_3__192/O
                         net (fo=1, routed)           0.000     8.763    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR[7]_i_3__192_n_0
    SLICE_X8Y260         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     8.946 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[7]_i_1__192/CO[3]
                         net (fo=1, routed)           0.000     8.946    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[7]_i_1__192_n_0
    SLICE_X8Y261         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.111 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[11]_i_1__192/O[1]
                         net (fo=1, routed)           0.000     9.111    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[11]_i_1__192_n_6
    SLICE_X8Y261         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.277     6.277    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/CLK_200M
    SLICE_X8Y261         FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[9]/C
                         clock pessimism              0.000     6.277    
                         clock uncertainty           -0.035     6.242    
    SLICE_X8Y261         FDRE (Setup_fdre_C_D)        0.076     6.318    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[45].shift_cntr/regCNTR_reg[9]
  -------------------------------------------------------------------
                         required time                          6.318    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 -2.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/dlyCNTR3CLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.865%)  route 0.149ns (62.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.541     0.541    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/CLK_200M
    SLICE_X51Y187        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/dlyCNTR3CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y187        FDRE (Prop_fdre_C_Q)         0.091     0.632 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/dlyCNTR3CLK_reg[1]/Q
                         net (fo=1, routed)           0.149     0.781    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y37         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.771     0.771    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.185     0.586    
    RAMB36_X2Y37         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.145     0.731    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[71].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/dlyCNTR3CLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.865%)  route 0.149ns (62.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.587     0.587    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/CLK_200M
    SLICE_X123Y152       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/dlyCNTR3CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y152       FDRE (Prop_fdre_C_Q)         0.091     0.678 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/dlyCNTR3CLK_reg[1]/Q
                         net (fo=1, routed)           0.149     0.827    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X4Y30         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.816     0.816    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y30         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.186     0.630    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.145     0.775    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[9].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/dlyCNTR3CLK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.107ns (40.892%)  route 0.155ns (59.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.555     0.555    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/CLK_200M
    SLICE_X106Y191       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/dlyCNTR3CLK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y191       FDRE (Prop_fdre_C_Q)         0.107     0.662 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/dlyCNTR3CLK_reg[9]/Q
                         net (fo=1, routed)           0.155     0.817    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X3Y38         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.786     0.786    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y38         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.168     0.618    
    RAMB36_X3Y38         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.145     0.763    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[51].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR3CLK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.107ns (41.039%)  route 0.154ns (58.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.551     0.551    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/CLK_200M
    SLICE_X106Y166       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR3CLK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y166       FDRE (Prop_fdre_C_Q)         0.107     0.658 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/dlyCNTR3CLK_reg[7]/Q
                         net (fo=1, routed)           0.154     0.812    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y33         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.777     0.777    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y33         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.168     0.609    
    RAMB36_X3Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.147     0.756    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[16].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR3CLK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.015%)  route 0.203ns (66.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.641     0.641    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/CLK_200M
    SLICE_X21Y146        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR3CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y146        FDRE (Prop_fdre_C_Q)         0.100     0.741 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR3CLK_reg[8]/Q
                         net (fo=1, routed)           0.203     0.944    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y29         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.892     0.892    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.704    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.887    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/dlyCNTR3CLK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.015%)  route 0.203ns (66.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.642     0.642    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/CLK_200M
    SLICE_X11Y140        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/dlyCNTR3CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y140        FDRE (Prop_fdre_C_Q)         0.100     0.742 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/dlyCNTR3CLK_reg[8]/Q
                         net (fo=1, routed)           0.203     0.945    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y27         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.892     0.892    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.704    
    RAMB36_X0Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.887    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[63].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/dlyCNTR3CLK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.772%)  route 0.188ns (65.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.531     0.531    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/CLK_200M
    SLICE_X51Y200        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/dlyCNTR3CLK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y200        FDRE (Prop_fdre_C_Q)         0.100     0.631 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/dlyCNTR3CLK_reg[0]/Q
                         net (fo=1, routed)           0.188     0.819    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y40         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.764     0.764    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y40         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.190     0.574    
    RAMB36_X2Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.757    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR3CLK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.100ns (20.311%)  route 0.392ns (79.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.576     0.576    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/CLK_200M
    SLICE_X23Y201        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR3CLK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y201        FDRE (Prop_fdre_C_Q)         0.100     0.676 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/dlyCNTR3CLK_reg[10]/Q
                         net (fo=1, routed)           0.392     1.068    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X1Y39         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.820     0.820    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.820    
    RAMB36_X1Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.003    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[62].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/dlyCNTR3CLK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.967%)  route 0.193ns (62.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.609     0.609    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/CLK_200M
    SLICE_X106Y148       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/dlyCNTR3CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y148       FDRE (Prop_fdre_C_Q)         0.118     0.727 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/dlyCNTR3CLK_reg[8]/Q
                         net (fo=1, routed)           0.193     0.920    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y29         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.859     0.859    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y29         RAMB36E1                                     r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.671    
    RAMB36_X3Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.854    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[47].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/dlyCNTR3CLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.091ns (19.808%)  route 0.368ns (80.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.571     0.571    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/CLK_200M
    SLICE_X29Y200        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/dlyCNTR3CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y200        FDRE (Prop_fdre_C_Q)         0.091     0.662 r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/dlyCNTR3CLK_reg[1]/Q
                         net (fo=1, routed)           0.368     1.030    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y38         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.819     0.819    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.819    
    RAMB36_X1Y38         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.145     0.964    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[65].shift_cntr/bram1152_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line168/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y72    nolabel_line168/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y71    nolabel_line168/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y38    nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y38    nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y55    nolabel_line168/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y55    nolabel_line168/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y41    nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y41    nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y56    nolabel_line168/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y56    nolabel_line168/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y183   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y183   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y183   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y183   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y183   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y183   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKIN1
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y183   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y183   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y183   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X16Y183   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y183   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X18Y183   nolabel_line168/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.373ns (20.561%)  route 1.441ns (79.439%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.354     5.950    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y156         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y156         FDCE (Prop_fdce_C_Q)         0.204     6.154 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/Q
                         net (fo=15, routed)          0.549     6.703    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
    SLICE_X5Y155         LUT2 (Prop_lut2_I0_O)        0.126     6.829 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot_lut/O
                         net (fo=2, routed)           0.534     7.363    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot_lut
    SLICE_X6Y155         LUT4 (Prop_lut4_I3_O)        0.043     7.406 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_700/O
                         net (fo=1, routed)           0.358     7.764    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_454
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.191    13.477    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.873    
                         clock uncertainty           -0.064    13.809    
    RAMB18_X0Y60         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.481    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.481    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_13/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.345ns (18.028%)  route 1.569ns (81.972%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns = ( 13.505 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.298     5.894    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y158         FDRE (Prop_fdre_C_Q)         0.259     6.153 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1/Q
                         net (fo=4, routed)           0.807     6.960    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[1]
    SLICE_X3Y163         LUT2 (Prop_lut2_I1_O)        0.043     7.003 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1/O
                         net (fo=13, routed)          0.762     7.765    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[6]
    SLICE_X2Y160         LUT6 (Prop_lut6_I2_O)        0.043     7.808 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04765/O
                         net (fo=1, routed)           0.000     7.808    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[13]
    SLICE_X2Y160         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.219    13.505    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y160         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_13/C
                         clock pessimism              0.396    13.901    
                         clock uncertainty           -0.064    13.837    
    SLICE_X2Y160         FDCE (Setup_fdce_C_D)        0.066    13.903    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_13
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.314ns (22.001%)  route 1.113ns (77.999%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.351     5.947    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y161         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDCE (Prop_fdce_C_Q)         0.223     6.170 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.585     6.755    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X9Y159         LUT2 (Prop_lut2_I0_O)        0.043     6.798 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.238     7.036    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X9Y158         LUT4 (Prop_lut4_I2_O)        0.048     7.084 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_708/O
                         net (fo=1, routed)           0.290     7.374    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_458
    RAMB18_X0Y63         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.191    13.477    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y63         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.873    
                         clock uncertainty           -0.064    13.809    
    RAMB18_X0Y63         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.332    13.477    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.477    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  6.103    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.345ns (18.613%)  route 1.509ns (81.387%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.298     5.894    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y159         FDRE (Prop_fdre_C_Q)         0.259     6.153 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_6/Q
                         net (fo=9, routed)           0.701     6.854    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[6]
    SLICE_X0Y162         LUT2 (Prop_lut2_I1_O)        0.043     6.897 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<1>_xo<0>1/O
                         net (fo=7, routed)           0.807     7.705    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[1]
    SLICE_X4Y161         LUT6 (Prop_lut6_I1_O)        0.043     7.748 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476121/O
                         net (fo=1, routed)           0.000     7.748    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[1]
    SLICE_X4Y161         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.217    13.503    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y161         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_1/C
                         clock pessimism              0.396    13.899    
                         clock uncertainty           -0.064    13.835    
    SLICE_X4Y161         FDCE (Setup_fdce_C_D)        0.034    13.869    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_1
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.274ns (19.000%)  route 1.168ns (81.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.298     5.894    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y158         FDRE (Prop_fdre_C_Q)         0.223     6.117 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.719     6.836    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y155         LUT3 (Prop_lut3_I1_O)        0.051     6.887 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.449     7.336    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.191    13.477    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.419    13.896    
                         clock uncertainty           -0.064    13.832    
    RAMB18_X0Y60         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.336    13.496    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.496    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_6/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.345ns (19.013%)  route 1.470ns (80.987%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.298     5.894    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y158         FDRE (Prop_fdre_C_Q)         0.259     6.153 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1/Q
                         net (fo=4, routed)           0.807     6.960    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[1]
    SLICE_X3Y163         LUT2 (Prop_lut2_I1_O)        0.043     7.003 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1/O
                         net (fo=13, routed)          0.663     7.666    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[6]
    SLICE_X5Y162         LUT6 (Prop_lut6_I2_O)        0.043     7.709 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047629/O
                         net (fo=1, routed)           0.000     7.709    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[6]
    SLICE_X5Y162         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.217    13.503    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y162         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_6/C
                         clock pessimism              0.396    13.899    
                         clock uncertainty           -0.064    13.835    
    SLICE_X5Y162         FDCE (Setup_fdce_C_D)        0.034    13.869    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_6
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.345ns (19.235%)  route 1.449ns (80.765%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 13.503 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.298     5.894    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y158         FDRE (Prop_fdre_C_Q)         0.259     6.153 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1/Q
                         net (fo=4, routed)           0.807     6.960    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[1]
    SLICE_X3Y163         LUT2 (Prop_lut2_I1_O)        0.043     7.003 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<6>_xo<0>1/O
                         net (fo=13, routed)          0.642     7.645    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[6]
    SLICE_X4Y161         LUT6 (Prop_lut6_I3_O)        0.043     7.688 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476161/O
                         net (fo=1, routed)           0.000     7.688    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[23]
    SLICE_X4Y161         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.217    13.503    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y161         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23/C
                         clock pessimism              0.396    13.899    
                         clock uncertainty           -0.064    13.835    
    SLICE_X4Y161         FDCE (Setup_fdce_C_D)        0.034    13.869    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_23
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.309ns (21.569%)  route 1.124ns (78.431%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 13.477 - 8.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.351     5.947    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y161         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDCE (Prop_fdce_C_Q)         0.223     6.170 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.585     6.755    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X9Y159         LUT2 (Prop_lut2_I0_O)        0.043     6.798 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.236     7.034    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X9Y158         LUT4 (Prop_lut4_I2_O)        0.043     7.077 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_706/O
                         net (fo=1, routed)           0.302     7.380    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_457
    RAMB18_X0Y62         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.191    13.477    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y62         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.396    13.873    
                         clock uncertainty           -0.064    13.809    
    RAMB18_X0Y62         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    13.566    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.566    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_0/R
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.302ns (21.282%)  route 1.117ns (78.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.355     5.951    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y154         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDCE (Prop_fdce_C_Q)         0.259     6.210 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/Q
                         net (fo=6, routed)           0.546     6.756    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq
    SLICE_X5Y156         LUT1 (Prop_lut1_I0_O)        0.043     6.799 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq_inv1_INV_0/O
                         net (fo=11, routed)          0.571     7.370    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq_inv
    SLICE_X7Y153         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_0/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.221    13.507    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y153         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_0/C
                         clock pessimism              0.419    13.926    
                         clock uncertainty           -0.064    13.862    
    SLICE_X7Y153         FDRE (Setup_fdre_C_R)       -0.304    13.558    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_0
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/R
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.302ns (21.282%)  route 1.117ns (78.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 13.507 - 8.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.355     5.951    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y154         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDCE (Prop_fdce_C_Q)         0.259     6.210 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq/Q
                         net (fo=6, routed)           0.546     6.756    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq
    SLICE_X5Y156         LUT1 (Prop_lut1_I0_O)        0.043     6.799 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq_inv1_INV_0/O
                         net (fo=11, routed)          0.571     7.370    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/rdReq_inv
    SLICE_X7Y153         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.221    13.507    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y153         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/C
                         clock pessimism              0.419    13.926    
                         clock uncertainty           -0.064    13.862    
    SLICE_X7Y153         FDRE (Setup_fdre_C_R)       -0.304    13.558    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  6.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.091ns (35.266%)  route 0.167ns (64.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.591     2.579    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y156         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_fdre_C_Q)         0.091     2.670 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/Q
                         net (fo=1, routed)           0.167     2.837    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[1]
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.822     3.158    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.623    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.117     2.740    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.883%)  route 0.214ns (68.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.622     2.610    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y153         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y153         FDRE (Prop_fdre_C_Q)         0.100     2.710 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/Q
                         net (fo=5, routed)           0.214     2.924    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[1]
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.823     3.159    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.516     2.643    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.826    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.557%)  route 0.217ns (68.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.622     2.610    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y154         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_fdre_C_Q)         0.100     2.710 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_5/Q
                         net (fo=5, routed)           0.217     2.927    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[5]
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.823     3.159    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.516     2.643    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.826    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.366%)  route 0.219ns (68.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.623     2.611    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y151         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDCE (Prop_fdce_C_Q)         0.100     2.711 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/Q
                         net (fo=3, routed)           0.219     2.930    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[6]
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.822     3.158    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.516     2.642    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.825    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.933%)  route 0.230ns (66.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.591     2.579    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y156         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y156         FDCE (Prop_fdce_C_Q)         0.118     2.697 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/Q
                         net (fo=5, routed)           0.230     2.927    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[4]
    RAMB18_X0Y62         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.822     3.158    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y62         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.535     2.623    
    RAMB18_X0Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.806    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.933%)  route 0.230ns (66.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.591     2.579    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y156         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y156         FDCE (Prop_fdce_C_Q)         0.118     2.697 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_4/Q
                         net (fo=5, routed)           0.230     2.927    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[4]
    RAMB18_X0Y63         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.822     3.158    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y63         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.535     2.623    
    RAMB18_X0Y63         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.806    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.084%)  route 0.222ns (68.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.591     2.579    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y156         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y156         FDRE (Prop_fdre_C_Q)         0.100     2.679 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/Q
                         net (fo=1, routed)           0.222     2.901    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[3]
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.822     3.158    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y60         RAMB18E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.623    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     2.778    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
                            (rising edge-triggered cell SRL16E clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.001%)  route 0.144ns (58.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.622     2.610    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y155         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDRE (Prop_fdre_C_Q)         0.100     2.710 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/Q
                         net (fo=13, routed)          0.144     2.854    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof
    SLICE_X6Y155         SRL16E                                       r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.823     3.159    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y155         SRL16E                                       r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                         clock pessimism             -0.535     2.624    
    SLICE_X6Y155         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.726    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.726    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.633%)  route 0.098ns (43.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.590     2.578    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y159         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDCE (Prop_fdce_C_Q)         0.100     2.678 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank/Q
                         net (fo=22, routed)          0.098     2.776    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank
    SLICE_X8Y159         LUT5 (Prop_lut5_I2_O)        0.028     2.804 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_88_OUT<6>1/O
                         net (fo=1, routed)           0.000     2.804    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/GND_5_o_GND_5_o_or_88_OUT[6]
    SLICE_X8Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.791     3.127    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_6/C
                         clock pessimism             -0.538     2.589    
    SLICE_X8Y159         FDRE (Hold_fdre_C_D)         0.087     2.676    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_6
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.158ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.621     2.609    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y157         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y157         FDRE (Prop_fdre_C_Q)         0.118     2.727 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr/Q
                         net (fo=1, routed)           0.055     2.782    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdLastAddr
    SLICE_X6Y157         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.822     3.158    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y157         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/C
                         clock pessimism             -0.549     2.609    
    SLICE_X6Y157         FDRE (Hold_fdre_C_D)         0.042     2.651    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd
  -------------------------------------------------------------------
                         required time                         -2.651    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line168/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y60    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y62    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y63    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y60    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line168/GMIIBUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line168/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y155    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y155    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X9Y159    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X7Y161    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X7Y161    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y162    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y158    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y158    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblSel/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y160    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y160    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y155    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y155    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X4Y157    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X4Y157    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y158    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y157    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y157    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y157    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y158    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X4Y157    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_2
  To Clock:  PLL_CLKFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_DEBUG/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_3
  To Clock:  PLL_CLKFB_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line168/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  nolabel_line168/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.274ns (19.488%)  route 5.261ns (80.512%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 12.465 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.274     6.774 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           5.261    12.035    nolabel_line168/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X0Y140         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.390    12.465    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y140         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    12.465    
                         clock uncertainty           -0.035    12.430    
    SLICE_X0Y140         FDRE (Setup_fdre_C_D)       -0.022    12.408    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 1.251ns (19.831%)  route 5.056ns (80.169%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           5.056    11.807    nolabel_line168/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y145         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.392    12.467    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y145         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.019    12.413    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.413    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 1.255ns (20.504%)  route 4.864ns (79.496%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           4.864    11.619    nolabel_line168/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y145         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.392    12.467    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y145         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.031    12.401    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -11.619    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 1.239ns (20.336%)  route 4.855ns (79.664%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           4.855    11.594    nolabel_line168/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y145         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.392    12.467    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y145         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.022    12.410    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.237ns (20.453%)  route 4.811ns (79.547%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 12.465 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.237     6.737 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           4.811    11.549    nolabel_line168/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X0Y140         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.390    12.465    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y140         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    12.465    
                         clock uncertainty           -0.035    12.430    
    SLICE_X0Y140         FDRE (Setup_fdre_C_D)       -0.031    12.399    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 1.262ns (21.415%)  route 4.630ns (78.585%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 12.297 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         1.262     6.762 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           4.630    11.392    nolabel_line168/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X2Y151         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222    12.297    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    12.297    
                         clock uncertainty           -0.035    12.262    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)       -0.002    12.260    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 1.266ns (21.571%)  route 4.603ns (78.429%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 12.297 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         1.266     6.766 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           4.603    11.369    nolabel_line168/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X2Y151         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222    12.297    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    12.297    
                         clock uncertainty           -0.035    12.262    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)        0.000    12.262    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         12.262    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 1.203ns (20.722%)  route 4.603ns (79.278%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.297ns = ( 12.297 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         1.203     6.703 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           4.603    11.306    nolabel_line168/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X2Y151         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.222    12.297    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    12.297    
                         clock uncertainty           -0.035    12.262    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)       -0.010    12.252    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         12.252    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.796ns (21.246%)  route 2.949ns (78.754%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 10.243 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         0.796     6.296 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           2.949     9.245    nolabel_line168/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y135         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.672    10.243    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y135         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    10.243    
                         clock uncertainty           -0.035    10.208    
    SLICE_X0Y135         FDRE (Setup_fdre_C_D)        0.006    10.214    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         10.214    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.810ns (22.188%)  route 2.841ns (77.812%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 10.196 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         0.810     6.310 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           2.841     9.151    nolabel_line168/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X2Y151         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.625    10.196    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y151         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    10.196    
                         clock uncertainty           -0.035    10.161    
    SLICE_X2Y151         FDRE (Setup_fdre_C_D)       -0.004    10.157    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  1.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrEnb/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.507%)  route 0.070ns (35.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.585     2.156    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y167         FDRE (Prop_fdre_C_Q)         0.100     2.256 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrEnb/Q
                         net (fo=12, routed)          0.070     2.327    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrEnb
    SLICE_X8Y167         LUT3 (Prop_lut3_I0_O)        0.028     2.355 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n0122111/O
                         net (fo=1, routed)           0.000     2.355    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[8]
    SLICE_X8Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.784     2.594    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_8/C
                         clock pessimism             -0.427     2.167    
    SLICE_X8Y167         FDRE (Hold_fdre_C_D)         0.087     2.254    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_8
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.468%)  route 0.071ns (35.532%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.586     2.157    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y166        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_fdre_C_Q)         0.100     2.257 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_2/Q
                         net (fo=26, routed)          0.071     2.328    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]
    SLICE_X10Y166        LUT5 (Prop_lut5_I3_O)        0.028     2.356 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_195_OUT<1>/O
                         net (fo=1, routed)           0.000     2.356    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_195_OUT[1]
    SLICE_X10Y166        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.785     2.595    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y166        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_1/C
                         clock pessimism             -0.427     2.168    
    SLICE_X10Y166        FDRE (Hold_fdre_C_D)         0.087     2.255    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_1
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.623%)  route 0.213ns (64.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.585     2.156    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.118     2.274 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_8/Q
                         net (fo=3, routed)           0.213     2.487    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[8]
    RAMB36_X0Y33         RAMB36E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.813     2.623    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    RAMB36_X0Y33         RAMB36E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.426     2.197    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.380    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.379%)  route 0.081ns (38.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.586     2.157    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y166        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_fdre_C_Q)         0.100     2.257 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=26, routed)          0.081     2.338    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X10Y166        LUT5 (Prop_lut5_I4_O)        0.028     2.366 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_195_OUT<0>/O
                         net (fo=1, routed)           0.000     2.366    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_195_OUT[0]
    SLICE_X10Y166        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.785     2.595    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y166        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_0/C
                         clock pessimism             -0.427     2.168    
    SLICE_X10Y166        FDRE (Hold_fdre_C_D)         0.087     2.255    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxData_0
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdOk/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.585     2.156    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdOk/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y167        FDRE (Prop_fdre_C_Q)         0.100     2.256 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdOk/Q
                         net (fo=2, routed)           0.088     2.344    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdOk
    SLICE_X14Y167        LUT4 (Prop_lut4_I3_O)        0.028     2.372 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_soLay4Hd_ipHdOk_MUX_236_o11/O
                         net (fo=1, routed)           0.000     2.372    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/soLay4Hd_ipHdOk_MUX_236_o
    SLICE_X14Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.783     2.593    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y167        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait/C
                         clock pessimism             -0.426     2.167    
    SLICE_X14Y167        FDRE (Hold_fdre_C_D)         0.087     2.254    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Wait
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.791%)  route 0.090ns (41.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.586     2.157    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.100     2.257 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/Q
                         net (fo=9, routed)           0.090     2.347    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk[2]
    SLICE_X18Y163        LUT3 (Prop_lut3_I0_O)        0.028     2.375 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/mux711/O
                         net (fo=1, routed)           0.000     2.375    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[15]_rxData[7]_mux_209_OUT[7]
    SLICE_X18Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.786     2.596    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_15/C
                         clock pessimism             -0.428     2.168    
    SLICE_X18Y163        FDRE (Hold_fdre_C_D)         0.087     2.255    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_15
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdArpIp/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.583     2.154    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y169        FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdArpIp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y169        FDSE (Prop_fdse_C_Q)         0.100     2.254 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdArpIp/Q
                         net (fo=2, routed)           0.090     2.344    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/cmpLdArpIp
    SLICE_X12Y169        LUT6 (Prop_lut6_I1_O)        0.028     2.372 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk_rstpot1/O
                         net (fo=1, routed)           0.000     2.372    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk_rstpot1
    SLICE_X12Y169        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.781     2.591    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y169        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk/C
                         clock pessimism             -0.426     2.165    
    SLICE_X12Y169        FDRE (Hold_fdre_C_D)         0.087     2.252    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/arpIpAddrCmpOk
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.522%)  route 0.091ns (41.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.586     2.157    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.100     2.257 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_2/Q
                         net (fo=9, routed)           0.091     2.348    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk[2]
    SLICE_X18Y163        LUT3 (Prop_lut3_I0_O)        0.028     2.376 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/mux411/O
                         net (fo=1, routed)           0.000     2.376    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[15]_rxData[7]_mux_209_OUT[4]
    SLICE_X18Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.786     2.596    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_12/C
                         clock pessimism             -0.428     2.168    
    SLICE_X18Y163        FDRE (Hold_fdre_C_D)         0.087     2.255    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_12
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_28/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.510%)  route 0.091ns (41.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.586     2.157    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X19Y164        FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y164        FDSE (Prop_fdse_C_Q)         0.100     2.257 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_29/Q
                         net (fo=9, routed)           0.091     2.348    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[29]
    SLICE_X18Y164        LUT6 (Prop_lut6_I4_O)        0.028     2.376 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd28b[7]_fcsCal[20]_XOR_94_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.376    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd28b[7]_fcsCal[20]_XOR_94_o
    SLICE_X18Y164        FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_28/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.786     2.596    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y164        FDSE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_28/C
                         clock pessimism             -0.428     2.168    
    SLICE_X18Y164        FDSE (Hold_fdse_C_D)         0.087     2.255    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_28
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWe/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.769%)  route 0.158ns (61.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.586     2.157    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y166         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_fdre_C_Q)         0.100     2.257 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWe/Q
                         net (fo=1, routed)           0.158     2.415    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWe
    RAMB36_X0Y33         RAMB36E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.813     2.623    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    RAMB36_X0Y33         RAMB36E1                                     r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.426     2.197    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.293    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y33   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X6Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X9Y169   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X9Y169   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X9Y169   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X9Y165   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_0/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X9Y166   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_1/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X9Y165   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X9Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X6Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y165   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y165   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y165   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y165   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X17Y167  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X12Y169  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X16Y168  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlTim/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X17Y167  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X15Y169  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X9Y169   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X9Y169   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X9Y169   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X9Y169   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X8Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X8Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X8Y168   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X9Y169   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X9Y169   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X9Y169   nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line168/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_10M

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.693ns  (logic 0.668ns (11.734%)  route 5.025ns (88.266%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X57Y193        FDCE                                         r  LOC_REG/x28_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y193        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x28_Reg_reg[2]/Q
                         net (fo=2, routed)           2.959    99.403    LOC_REG/TEST_MRSYNC_FRQ_0[26]
    SLICE_X55Y193        LUT6 (Prop_lut6_I0_O)        0.043    99.446 r  LOC_REG/irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000    99.446    LOC_REG/irTestMrsync_i_5_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    99.719 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345   100.064    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129   100.193 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.721   101.914    nolabel_line168_n_9
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism              0.000   102.527    
                         clock uncertainty           -0.185   102.342    
    SLICE_X54Y196        FDRE (Setup_fdre_C_R)       -0.281   102.061    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                        102.061    
                         arrival time                        -101.914    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.693ns  (logic 0.668ns (11.734%)  route 5.025ns (88.266%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X57Y193        FDCE                                         r  LOC_REG/x28_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y193        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x28_Reg_reg[2]/Q
                         net (fo=2, routed)           2.959    99.403    LOC_REG/TEST_MRSYNC_FRQ_0[26]
    SLICE_X55Y193        LUT6 (Prop_lut6_I0_O)        0.043    99.446 r  LOC_REG/irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000    99.446    LOC_REG/irTestMrsync_i_5_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    99.719 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345   100.064    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129   100.193 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.721   101.914    nolabel_line168_n_9
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.000   102.527    
                         clock uncertainty           -0.185   102.342    
    SLICE_X54Y196        FDRE (Setup_fdre_C_R)       -0.281   102.061    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        102.061    
                         arrival time                        -101.914    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.693ns  (logic 0.668ns (11.734%)  route 5.025ns (88.266%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X57Y193        FDCE                                         r  LOC_REG/x28_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y193        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x28_Reg_reg[2]/Q
                         net (fo=2, routed)           2.959    99.403    LOC_REG/TEST_MRSYNC_FRQ_0[26]
    SLICE_X55Y193        LUT6 (Prop_lut6_I0_O)        0.043    99.446 r  LOC_REG/irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000    99.446    LOC_REG/irTestMrsync_i_5_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    99.719 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345   100.064    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129   100.193 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.721   101.914    nolabel_line168_n_9
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[30]/C
                         clock pessimism              0.000   102.527    
                         clock uncertainty           -0.185   102.342    
    SLICE_X54Y196        FDRE (Setup_fdre_C_R)       -0.281   102.061    irMrsyncTime_reg[30]
  -------------------------------------------------------------------
                         required time                        102.061    
                         arrival time                        -101.914    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.693ns  (logic 0.668ns (11.734%)  route 5.025ns (88.266%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X57Y193        FDCE                                         r  LOC_REG/x28_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y193        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x28_Reg_reg[2]/Q
                         net (fo=2, routed)           2.959    99.403    LOC_REG/TEST_MRSYNC_FRQ_0[26]
    SLICE_X55Y193        LUT6 (Prop_lut6_I0_O)        0.043    99.446 r  LOC_REG/irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000    99.446    LOC_REG/irTestMrsync_i_5_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    99.719 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345   100.064    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129   100.193 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.721   101.914    nolabel_line168_n_9
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y196        FDRE                                         r  irMrsyncTime_reg[31]/C
                         clock pessimism              0.000   102.527    
                         clock uncertainty           -0.185   102.342    
    SLICE_X54Y196        FDRE (Setup_fdre_C_R)       -0.281   102.061    irMrsyncTime_reg[31]
  -------------------------------------------------------------------
                         required time                        102.061    
                         arrival time                        -101.914    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.607ns  (logic 0.668ns (11.913%)  route 4.939ns (88.087%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X57Y193        FDCE                                         r  LOC_REG/x28_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y193        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x28_Reg_reg[2]/Q
                         net (fo=2, routed)           2.959    99.403    LOC_REG/TEST_MRSYNC_FRQ_0[26]
    SLICE_X55Y193        LUT6 (Prop_lut6_I0_O)        0.043    99.446 r  LOC_REG/irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000    99.446    LOC_REG/irTestMrsync_i_5_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    99.719 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345   100.064    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129   100.193 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.635   101.828    nolabel_line168_n_9
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[24]/C
                         clock pessimism              0.000   102.527    
                         clock uncertainty           -0.185   102.342    
    SLICE_X54Y195        FDRE (Setup_fdre_C_R)       -0.281   102.061    irMrsyncTime_reg[24]
  -------------------------------------------------------------------
                         required time                        102.061    
                         arrival time                        -101.828    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.607ns  (logic 0.668ns (11.913%)  route 4.939ns (88.087%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X57Y193        FDCE                                         r  LOC_REG/x28_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y193        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x28_Reg_reg[2]/Q
                         net (fo=2, routed)           2.959    99.403    LOC_REG/TEST_MRSYNC_FRQ_0[26]
    SLICE_X55Y193        LUT6 (Prop_lut6_I0_O)        0.043    99.446 r  LOC_REG/irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000    99.446    LOC_REG/irTestMrsync_i_5_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    99.719 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345   100.064    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129   100.193 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.635   101.828    nolabel_line168_n_9
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[25]/C
                         clock pessimism              0.000   102.527    
                         clock uncertainty           -0.185   102.342    
    SLICE_X54Y195        FDRE (Setup_fdre_C_R)       -0.281   102.061    irMrsyncTime_reg[25]
  -------------------------------------------------------------------
                         required time                        102.061    
                         arrival time                        -101.828    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.607ns  (logic 0.668ns (11.913%)  route 4.939ns (88.087%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X57Y193        FDCE                                         r  LOC_REG/x28_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y193        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x28_Reg_reg[2]/Q
                         net (fo=2, routed)           2.959    99.403    LOC_REG/TEST_MRSYNC_FRQ_0[26]
    SLICE_X55Y193        LUT6 (Prop_lut6_I0_O)        0.043    99.446 r  LOC_REG/irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000    99.446    LOC_REG/irTestMrsync_i_5_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    99.719 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345   100.064    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129   100.193 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.635   101.828    nolabel_line168_n_9
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[26]/C
                         clock pessimism              0.000   102.527    
                         clock uncertainty           -0.185   102.342    
    SLICE_X54Y195        FDRE (Setup_fdre_C_R)       -0.281   102.061    irMrsyncTime_reg[26]
  -------------------------------------------------------------------
                         required time                        102.061    
                         arrival time                        -101.828    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.607ns  (logic 0.668ns (11.913%)  route 4.939ns (88.087%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X57Y193        FDCE                                         r  LOC_REG/x28_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y193        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x28_Reg_reg[2]/Q
                         net (fo=2, routed)           2.959    99.403    LOC_REG/TEST_MRSYNC_FRQ_0[26]
    SLICE_X55Y193        LUT6 (Prop_lut6_I0_O)        0.043    99.446 r  LOC_REG/irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000    99.446    LOC_REG/irTestMrsync_i_5_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    99.719 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345   100.064    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129   100.193 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.635   101.828    nolabel_line168_n_9
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y195        FDRE                                         r  irMrsyncTime_reg[27]/C
                         clock pessimism              0.000   102.527    
                         clock uncertainty           -0.185   102.342    
    SLICE_X54Y195        FDRE (Setup_fdre_C_R)       -0.281   102.061    irMrsyncTime_reg[27]
  -------------------------------------------------------------------
                         required time                        102.061    
                         arrival time                        -101.828    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.518ns  (logic 0.668ns (12.106%)  route 4.850ns (87.894%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X57Y193        FDCE                                         r  LOC_REG/x28_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y193        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x28_Reg_reg[2]/Q
                         net (fo=2, routed)           2.959    99.403    LOC_REG/TEST_MRSYNC_FRQ_0[26]
    SLICE_X55Y193        LUT6 (Prop_lut6_I0_O)        0.043    99.446 r  LOC_REG/irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000    99.446    LOC_REG/irTestMrsync_i_5_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    99.719 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345   100.064    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129   100.193 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.546   101.739    nolabel_line168_n_9
    SLICE_X54Y194        FDRE                                         r  irMrsyncTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y194        FDRE                                         r  irMrsyncTime_reg[20]/C
                         clock pessimism              0.000   102.527    
                         clock uncertainty           -0.185   102.342    
    SLICE_X54Y194        FDRE (Setup_fdre_C_R)       -0.281   102.061    irMrsyncTime_reg[20]
  -------------------------------------------------------------------
                         required time                        102.061    
                         arrival time                        -101.739    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 LOC_REG/x28_Reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        5.518ns  (logic 0.668ns (12.106%)  route 4.850ns (87.894%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 102.527 - 100.000 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 96.221 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.221    96.221    LOC_REG/CLK_200M
    SLICE_X57Y193        FDCE                                         r  LOC_REG/x28_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y193        FDCE (Prop_fdce_C_Q)         0.223    96.444 r  LOC_REG/x28_Reg_reg[2]/Q
                         net (fo=2, routed)           2.959    99.403    LOC_REG/TEST_MRSYNC_FRQ_0[26]
    SLICE_X55Y193        LUT6 (Prop_lut6_I0_O)        0.043    99.446 r  LOC_REG/irTestMrsync_i_5/O
                         net (fo=1, routed)           0.000    99.446    LOC_REG/irTestMrsync_i_5_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    99.719 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.345   100.064    nolabel_line168/SiTCP/irMrsyncTime_reg[31][0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.129   100.193 r  nolabel_line168/SiTCP/irMrsyncTime[0]_i_1/O
                         net (fo=32, routed)          1.546   101.739    nolabel_line168_n_9
    SLICE_X54Y194        FDRE                                         r  irMrsyncTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.353   101.353    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   101.436 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.091   102.527    CLK_10M_BUFG
    SLICE_X54Y194        FDRE                                         r  irMrsyncTime_reg[21]/C
                         clock pessimism              0.000   102.527    
                         clock uncertainty           -0.185   102.342    
    SLICE_X54Y194        FDRE (Setup_fdre_C_R)       -0.281   102.061    irMrsyncTime_reg[21]
  -------------------------------------------------------------------
                         required time                        102.061    
                         arrival time                        -101.739    
  -------------------------------------------------------------------
                         slack                                  0.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.426ns (20.326%)  route 1.670ns (79.674%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.149     1.149    LOC_REG/CLK_200M
    SLICE_X48Y193        FDCE                                         r  LOC_REG/x20_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y193        FDCE (Prop_fdce_C_Q)         0.178     1.327 r  LOC_REG/x20_Reg_reg[6]/Q
                         net (fo=4, routed)           0.742     2.069    LOC_REG/p_0_in[30]
    SLICE_X46Y194        LUT3 (Prop_lut3_I1_O)        0.036     2.105 r  LOC_REG/irTestSpill[1]_i_9/O
                         net (fo=1, routed)           0.000     2.105    LOC_REG/irTestSpill[1]_i_9_n_0
    SLICE_X46Y194        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.108     2.213 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=2, routed)           0.928     3.141    LOC_REG/irTestSpill1
    SLICE_X71Y190        LUT4 (Prop_lut4_I2_O)        0.104     3.245 r  LOC_REG/irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     3.245    LOC_REG_n_9
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.218     2.774    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism              0.000     2.774    
                         clock uncertainty            0.185     2.959    
    SLICE_X71Y190        FDRE (Hold_fdre_C_D)         0.153     3.112    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.112    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 LOC_REG/x20_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.435ns (20.667%)  route 1.670ns (79.333%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.149     1.149    LOC_REG/CLK_200M
    SLICE_X48Y193        FDCE                                         r  LOC_REG/x20_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y193        FDCE (Prop_fdce_C_Q)         0.178     1.327 r  LOC_REG/x20_Reg_reg[6]/Q
                         net (fo=4, routed)           0.742     2.069    LOC_REG/p_0_in[30]
    SLICE_X46Y194        LUT3 (Prop_lut3_I1_O)        0.036     2.105 r  LOC_REG/irTestSpill[1]_i_9/O
                         net (fo=1, routed)           0.000     2.105    LOC_REG/irTestSpill[1]_i_9_n_0
    SLICE_X46Y194        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.108     2.213 r  LOC_REG/irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=2, routed)           0.928     3.141    LOC_REG/irTestSpill1
    SLICE_X71Y190        LUT5 (Prop_lut5_I2_O)        0.113     3.254 r  LOC_REG/irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     3.254    LOC_REG_n_7
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.218     2.774    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism              0.000     2.774    
                         clock uncertainty            0.185     2.959    
    SLICE_X71Y190        FDRE (Hold_fdre_C_D)         0.160     3.119    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 LOC_REG/x28_Reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.353ns (14.937%)  route 2.010ns (85.063%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        1.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.090     1.090    LOC_REG/CLK_200M
    SLICE_X56Y193        FDCE                                         r  LOC_REG/x28_Reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y193        FDCE (Prop_fdce_C_Q)         0.206     1.296 r  LOC_REG/x28_Reg_reg[6]/Q
                         net (fo=2, routed)           2.010     3.306    LOC_REG/TEST_MRSYNC_FRQ_0[30]
    SLICE_X55Y193        LUT4 (Prop_lut4_I2_O)        0.036     3.342 r  LOC_REG/irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000     3.342    LOC_REG/irTestMrsync_i_3_n_0
    SLICE_X55Y193        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.111     3.453 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     3.453    irMrsyncTime0
    SLICE_X55Y193        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.221     2.777    CLK_10M_BUFG
    SLICE_X55Y193        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism              0.000     2.777    
                         clock uncertainty            0.185     2.962    
    SLICE_X55Y193        FDRE (Hold_fdre_C_D)         0.156     3.118    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -3.118    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 LOC_REG/x25_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.447ns (29.293%)  route 1.079ns (70.707%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.575     0.575    LOC_REG/CLK_200M
    SLICE_X48Y192        FDCE                                         r  LOC_REG/x25_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y192        FDCE (Prop_fdce_C_Q)         0.100     0.675 r  LOC_REG/x25_Reg_reg[7]/Q
                         net (fo=2, routed)           0.266     0.941    LOC_REG/x25_Reg[7]
    SLICE_X48Y194        LUT2 (Prop_lut2_I1_O)        0.028     0.969 r  LOC_REG/irTestSpill[1]_i_45/O
                         net (fo=1, routed)           0.000     0.969    LOC_REG/irTestSpill[1]_i_45_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.018 r  LOC_REG/irTestSpill_reg[1]_i_28/O[3]
                         net (fo=1, routed)           0.177     1.196    irSpillTime1[23]
    SLICE_X47Y193        LUT6 (Prop_lut6_I0_O)        0.068     1.264 r  irTestSpill[1]_i_13/O
                         net (fo=1, routed)           0.000     1.264    irTestSpill[1]_i_13_n_0
    SLICE_X47Y193        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     1.348 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.348    LOC_REG/irTestSpill_reg[1]_1[0]
    SLICE_X47Y194        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.395 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.240     1.634    nolabel_line168/SiTCP/CO[0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.071     1.705 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.396     2.101    nolabel_line168_n_8
    SLICE_X45Y195        FDRE                                         r  irSpillTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.777     1.464    CLK_10M_BUFG
    SLICE_X45Y195        FDRE                                         r  irSpillTime_reg[20]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.185     1.649    
    SLICE_X45Y195        FDRE (Hold_fdre_C_R)        -0.055     1.594    irSpillTime_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 LOC_REG/x25_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.447ns (29.293%)  route 1.079ns (70.707%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.575     0.575    LOC_REG/CLK_200M
    SLICE_X48Y192        FDCE                                         r  LOC_REG/x25_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y192        FDCE (Prop_fdce_C_Q)         0.100     0.675 r  LOC_REG/x25_Reg_reg[7]/Q
                         net (fo=2, routed)           0.266     0.941    LOC_REG/x25_Reg[7]
    SLICE_X48Y194        LUT2 (Prop_lut2_I1_O)        0.028     0.969 r  LOC_REG/irTestSpill[1]_i_45/O
                         net (fo=1, routed)           0.000     0.969    LOC_REG/irTestSpill[1]_i_45_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.018 r  LOC_REG/irTestSpill_reg[1]_i_28/O[3]
                         net (fo=1, routed)           0.177     1.196    irSpillTime1[23]
    SLICE_X47Y193        LUT6 (Prop_lut6_I0_O)        0.068     1.264 r  irTestSpill[1]_i_13/O
                         net (fo=1, routed)           0.000     1.264    irTestSpill[1]_i_13_n_0
    SLICE_X47Y193        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     1.348 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.348    LOC_REG/irTestSpill_reg[1]_1[0]
    SLICE_X47Y194        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.395 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.240     1.634    nolabel_line168/SiTCP/CO[0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.071     1.705 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.396     2.101    nolabel_line168_n_8
    SLICE_X45Y195        FDRE                                         r  irSpillTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.777     1.464    CLK_10M_BUFG
    SLICE_X45Y195        FDRE                                         r  irSpillTime_reg[21]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.185     1.649    
    SLICE_X45Y195        FDRE (Hold_fdre_C_R)        -0.055     1.594    irSpillTime_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 LOC_REG/x25_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.447ns (29.293%)  route 1.079ns (70.707%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.575     0.575    LOC_REG/CLK_200M
    SLICE_X48Y192        FDCE                                         r  LOC_REG/x25_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y192        FDCE (Prop_fdce_C_Q)         0.100     0.675 r  LOC_REG/x25_Reg_reg[7]/Q
                         net (fo=2, routed)           0.266     0.941    LOC_REG/x25_Reg[7]
    SLICE_X48Y194        LUT2 (Prop_lut2_I1_O)        0.028     0.969 r  LOC_REG/irTestSpill[1]_i_45/O
                         net (fo=1, routed)           0.000     0.969    LOC_REG/irTestSpill[1]_i_45_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.018 r  LOC_REG/irTestSpill_reg[1]_i_28/O[3]
                         net (fo=1, routed)           0.177     1.196    irSpillTime1[23]
    SLICE_X47Y193        LUT6 (Prop_lut6_I0_O)        0.068     1.264 r  irTestSpill[1]_i_13/O
                         net (fo=1, routed)           0.000     1.264    irTestSpill[1]_i_13_n_0
    SLICE_X47Y193        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     1.348 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.348    LOC_REG/irTestSpill_reg[1]_1[0]
    SLICE_X47Y194        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.395 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.240     1.634    nolabel_line168/SiTCP/CO[0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.071     1.705 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.396     2.101    nolabel_line168_n_8
    SLICE_X45Y195        FDRE                                         r  irSpillTime_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.777     1.464    CLK_10M_BUFG
    SLICE_X45Y195        FDRE                                         r  irSpillTime_reg[22]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.185     1.649    
    SLICE_X45Y195        FDRE (Hold_fdre_C_R)        -0.055     1.594    irSpillTime_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 LOC_REG/x25_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.447ns (29.293%)  route 1.079ns (70.707%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.575     0.575    LOC_REG/CLK_200M
    SLICE_X48Y192        FDCE                                         r  LOC_REG/x25_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y192        FDCE (Prop_fdce_C_Q)         0.100     0.675 r  LOC_REG/x25_Reg_reg[7]/Q
                         net (fo=2, routed)           0.266     0.941    LOC_REG/x25_Reg[7]
    SLICE_X48Y194        LUT2 (Prop_lut2_I1_O)        0.028     0.969 r  LOC_REG/irTestSpill[1]_i_45/O
                         net (fo=1, routed)           0.000     0.969    LOC_REG/irTestSpill[1]_i_45_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.018 r  LOC_REG/irTestSpill_reg[1]_i_28/O[3]
                         net (fo=1, routed)           0.177     1.196    irSpillTime1[23]
    SLICE_X47Y193        LUT6 (Prop_lut6_I0_O)        0.068     1.264 r  irTestSpill[1]_i_13/O
                         net (fo=1, routed)           0.000     1.264    irTestSpill[1]_i_13_n_0
    SLICE_X47Y193        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     1.348 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.348    LOC_REG/irTestSpill_reg[1]_1[0]
    SLICE_X47Y194        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.395 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.240     1.634    nolabel_line168/SiTCP/CO[0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.071     1.705 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.396     2.101    nolabel_line168_n_8
    SLICE_X45Y195        FDRE                                         r  irSpillTime_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.777     1.464    CLK_10M_BUFG
    SLICE_X45Y195        FDRE                                         r  irSpillTime_reg[23]/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.185     1.649    
    SLICE_X45Y195        FDRE (Hold_fdre_C_R)        -0.055     1.594    irSpillTime_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 LOC_REG/x25_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.447ns (29.180%)  route 1.085ns (70.820%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.575     0.575    LOC_REG/CLK_200M
    SLICE_X48Y192        FDCE                                         r  LOC_REG/x25_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y192        FDCE (Prop_fdce_C_Q)         0.100     0.675 r  LOC_REG/x25_Reg_reg[7]/Q
                         net (fo=2, routed)           0.266     0.941    LOC_REG/x25_Reg[7]
    SLICE_X48Y194        LUT2 (Prop_lut2_I1_O)        0.028     0.969 r  LOC_REG/irTestSpill[1]_i_45/O
                         net (fo=1, routed)           0.000     0.969    LOC_REG/irTestSpill[1]_i_45_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.018 r  LOC_REG/irTestSpill_reg[1]_i_28/O[3]
                         net (fo=1, routed)           0.177     1.196    irSpillTime1[23]
    SLICE_X47Y193        LUT6 (Prop_lut6_I0_O)        0.068     1.264 r  irTestSpill[1]_i_13/O
                         net (fo=1, routed)           0.000     1.264    irTestSpill[1]_i_13_n_0
    SLICE_X47Y193        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     1.348 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.348    LOC_REG/irTestSpill_reg[1]_1[0]
    SLICE_X47Y194        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.395 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.240     1.634    nolabel_line168/SiTCP/CO[0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.071     1.705 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.401     2.107    nolabel_line168_n_8
    SLICE_X45Y197        FDRE                                         r  irSpillTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.778     1.465    CLK_10M_BUFG
    SLICE_X45Y197        FDRE                                         r  irSpillTime_reg[28]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.185     1.650    
    SLICE_X45Y197        FDRE (Hold_fdre_C_R)        -0.055     1.595    irSpillTime_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 LOC_REG/x25_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.447ns (29.180%)  route 1.085ns (70.820%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.575     0.575    LOC_REG/CLK_200M
    SLICE_X48Y192        FDCE                                         r  LOC_REG/x25_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y192        FDCE (Prop_fdce_C_Q)         0.100     0.675 r  LOC_REG/x25_Reg_reg[7]/Q
                         net (fo=2, routed)           0.266     0.941    LOC_REG/x25_Reg[7]
    SLICE_X48Y194        LUT2 (Prop_lut2_I1_O)        0.028     0.969 r  LOC_REG/irTestSpill[1]_i_45/O
                         net (fo=1, routed)           0.000     0.969    LOC_REG/irTestSpill[1]_i_45_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.018 r  LOC_REG/irTestSpill_reg[1]_i_28/O[3]
                         net (fo=1, routed)           0.177     1.196    irSpillTime1[23]
    SLICE_X47Y193        LUT6 (Prop_lut6_I0_O)        0.068     1.264 r  irTestSpill[1]_i_13/O
                         net (fo=1, routed)           0.000     1.264    irTestSpill[1]_i_13_n_0
    SLICE_X47Y193        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     1.348 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.348    LOC_REG/irTestSpill_reg[1]_1[0]
    SLICE_X47Y194        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.395 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.240     1.634    nolabel_line168/SiTCP/CO[0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.071     1.705 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.401     2.107    nolabel_line168_n_8
    SLICE_X45Y197        FDRE                                         r  irSpillTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.778     1.465    CLK_10M_BUFG
    SLICE_X45Y197        FDRE                                         r  irSpillTime_reg[29]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.185     1.650    
    SLICE_X45Y197        FDRE (Hold_fdre_C_R)        -0.055     1.595    irSpillTime_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 LOC_REG/x25_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.447ns (29.180%)  route 1.085ns (70.820%))
  Logic Levels:           6  (CARRY4=3 LUT2=2 LUT6=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.575     0.575    LOC_REG/CLK_200M
    SLICE_X48Y192        FDCE                                         r  LOC_REG/x25_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y192        FDCE (Prop_fdce_C_Q)         0.100     0.675 r  LOC_REG/x25_Reg_reg[7]/Q
                         net (fo=2, routed)           0.266     0.941    LOC_REG/x25_Reg[7]
    SLICE_X48Y194        LUT2 (Prop_lut2_I1_O)        0.028     0.969 r  LOC_REG/irTestSpill[1]_i_45/O
                         net (fo=1, routed)           0.000     0.969    LOC_REG/irTestSpill[1]_i_45_n_0
    SLICE_X48Y194        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.018 r  LOC_REG/irTestSpill_reg[1]_i_28/O[3]
                         net (fo=1, routed)           0.177     1.196    irSpillTime1[23]
    SLICE_X47Y193        LUT6 (Prop_lut6_I0_O)        0.068     1.264 r  irTestSpill[1]_i_13/O
                         net (fo=1, routed)           0.000     1.264    irTestSpill[1]_i_13_n_0
    SLICE_X47Y193        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     1.348 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.348    LOC_REG/irTestSpill_reg[1]_1[0]
    SLICE_X47Y194        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.395 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.240     1.634    nolabel_line168/SiTCP/CO[0]
    SLICE_X55Y194        LUT2 (Prop_lut2_I0_O)        0.071     1.705 r  nolabel_line168/SiTCP/irSpillTime[0]_i_1/O
                         net (fo=32, routed)          0.401     2.107    nolabel_line168_n_8
    SLICE_X45Y197        FDRE                                         r  irSpillTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.657     0.657    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.687 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.778     1.465    CLK_10M_BUFG
    SLICE_X45Y197        FDRE                                         r  irSpillTime_reg[30]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.185     1.650    
    SLICE_X45Y197        FDRE (Hold_fdre_C_R)        -0.055     1.595    irSpillTime_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.512    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.284    11.284    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.717ns  (logic 1.259ns (46.350%)  route 1.458ns (53.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.458     2.717    nolabel_line168/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X1Y185         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.217    11.217    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X1Y185         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.217    
                         clock uncertainty           -0.025    11.192    
    SLICE_X1Y185         FDRE (Setup_fdre_C_D)       -0.008    11.184    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -2.717    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.324ns  (logic 0.649ns (49.041%)  route 0.675ns (50.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.675     1.324    nolabel_line168/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X1Y185         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.819     0.819    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X1Y185         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.025     0.844    
    SLICE_X1Y185         FDRE (Hold_fdre_C_D)         0.049     0.893    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.853     0.853    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_IN
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_200M

Setup :          276  Failing Endpoints,  Worst Slack       -0.232ns,  Total Violation      -36.652ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/RELCNTR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.327ns (10.047%)  route 2.928ns (89.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 6.262 - 5.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.218     2.774    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.204     2.978 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.250     3.228    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.123     3.351 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.678     6.029    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/RELCNTR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.262     6.262    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/CLK_200M
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/RELCNTR_reg[1]/C
                         clock pessimism              0.000     6.262    
                         clock uncertainty           -0.185     6.077    
    SLICE_X52Y144        FDRE (Setup_fdre_C_R)       -0.281     5.796    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/RELCNTR_reg[1]
  -------------------------------------------------------------------
                         required time                          5.796    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/RELCNTR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.327ns (10.047%)  route 2.928ns (89.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 6.262 - 5.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.218     2.774    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.204     2.978 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.250     3.228    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.123     3.351 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.678     6.029    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/RELCNTR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.262     6.262    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/CLK_200M
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/RELCNTR_reg[2]/C
                         clock pessimism              0.000     6.262    
                         clock uncertainty           -0.185     6.077    
    SLICE_X52Y144        FDRE (Setup_fdre_C_R)       -0.281     5.796    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[70].shift_cntr/RELCNTR_reg[2]
  -------------------------------------------------------------------
                         required time                          5.796    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.327ns (10.047%)  route 2.928ns (89.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 6.262 - 5.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.218     2.774    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.204     2.978 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.250     3.228    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.123     3.351 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.678     6.029    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.262     6.262    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/CLK_200M
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[10]/C
                         clock pessimism              0.000     6.262    
                         clock uncertainty           -0.185     6.077    
    SLICE_X52Y144        FDRE (Setup_fdre_C_R)       -0.281     5.796    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                          5.796    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.327ns (10.047%)  route 2.928ns (89.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 6.262 - 5.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.218     2.774    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.204     2.978 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.250     3.228    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.123     3.351 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.678     6.029    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.262     6.262    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/CLK_200M
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[6]/C
                         clock pessimism              0.000     6.262    
                         clock uncertainty           -0.185     6.077    
    SLICE_X52Y144        FDRE (Setup_fdre_C_R)       -0.281     5.796    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                          5.796    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.327ns (10.047%)  route 2.928ns (89.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 6.262 - 5.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.218     2.774    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.204     2.978 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.250     3.228    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.123     3.351 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.678     6.029    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.262     6.262    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/CLK_200M
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[7]/C
                         clock pessimism              0.000     6.262    
                         clock uncertainty           -0.185     6.077    
    SLICE_X52Y144        FDRE (Setup_fdre_C_R)       -0.281     5.796    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[7]
  -------------------------------------------------------------------
                         required time                          5.796    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.327ns (10.047%)  route 2.928ns (89.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 6.262 - 5.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.218     2.774    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.204     2.978 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.250     3.228    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.123     3.351 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.678     6.029    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.262     6.262    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/CLK_200M
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[8]/C
                         clock pessimism              0.000     6.262    
                         clock uncertainty           -0.185     6.077    
    SLICE_X52Y144        FDRE (Setup_fdre_C_R)       -0.281     5.796    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[8]
  -------------------------------------------------------------------
                         required time                          5.796    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.327ns (10.047%)  route 2.928ns (89.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 6.262 - 5.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.218     2.774    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.204     2.978 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.250     3.228    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.123     3.351 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.678     6.029    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[0]_0[0]
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.262     6.262    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/CLK_200M
    SLICE_X52Y144        FDRE                                         r  top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[9]/C
                         clock pessimism              0.000     6.262    
                         clock uncertainty           -0.185     6.077    
    SLICE_X52Y144        FDRE (Setup_fdre_C_R)       -0.281     5.796    top_mcs/BUF_LOOP[0].shift_cntr_eachbuf/CHANNEL_BLK[72].shift_cntr/RELCNTR_reg[9]
  -------------------------------------------------------------------
                         required time                          5.796    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.327ns (10.590%)  route 2.761ns (89.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 6.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.218     2.774    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.204     2.978 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.250     3.228    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.123     3.351 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.511     5.862    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X114Y180       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.106     6.106    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/CLK_200M
    SLICE_X114Y180       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[5]/C
                         clock pessimism              0.000     6.106    
                         clock uncertainty           -0.185     5.921    
    SLICE_X114Y180       FDRE (Setup_fdre_C_R)       -0.281     5.640    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                          5.640    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.327ns (10.590%)  route 2.761ns (89.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 6.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.218     2.774    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.204     2.978 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.250     3.228    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.123     3.351 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.511     5.862    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X114Y180       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.106     6.106    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/CLK_200M
    SLICE_X114Y180       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[6]/C
                         clock pessimism              0.000     6.106    
                         clock uncertainty           -0.185     5.921    
    SLICE_X114Y180       FDRE (Setup_fdre_C_R)       -0.281     5.640    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                          5.640    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.327ns (10.590%)  route 2.761ns (89.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.106ns = ( 6.106 - 5.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.463     1.463    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     1.556 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.218     2.774    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.204     2.978 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.250     3.228    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.123     3.351 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        2.511     5.862    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X114Y180       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.106     6.106    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/CLK_200M
    SLICE_X114Y180       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[7]/C
                         clock pessimism              0.000     6.106    
                         clock uncertainty           -0.185     5.921    
    SLICE_X114Y180       FDRE (Setup_fdre_C_R)       -0.281     5.640    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[35].shift_cntr/RELCNTR_reg[7]
  -------------------------------------------------------------------
                         required time                          5.640    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                 -0.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RELCNTR_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.155ns (28.632%)  route 0.386ns (71.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.135     1.383    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.064     1.447 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.251     1.698    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X68Y193        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RELCNTR_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.741     0.741    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/CLK_200M
    SLICE_X68Y193        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RELCNTR_reg[1]/C
                         clock pessimism              0.000     0.741    
                         clock uncertainty            0.185     0.926    
    SLICE_X68Y193        FDRE (Hold_fdre_C_R)        -0.014     0.912    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RELCNTR_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RELCNTR_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.155ns (28.632%)  route 0.386ns (71.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.135     1.383    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.064     1.447 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.251     1.698    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X68Y193        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RELCNTR_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.741     0.741    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/CLK_200M
    SLICE_X68Y193        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RELCNTR_reg[2]/C
                         clock pessimism              0.000     0.741    
                         clock uncertainty            0.185     0.926    
    SLICE_X68Y193        FDRE (Hold_fdre_C_R)        -0.014     0.912    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[44].shift_cntr/RELCNTR_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.155ns (27.917%)  route 0.400ns (72.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.135     1.383    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.064     1.447 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.265     1.712    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X81Y194        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.742     0.742    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/CLK_200M
    SLICE_X81Y194        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[5]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X81Y194        FDRE (Hold_fdre_C_R)        -0.014     0.913    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.155ns (27.917%)  route 0.400ns (72.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.135     1.383    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.064     1.447 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.265     1.712    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X81Y194        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.742     0.742    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/CLK_200M
    SLICE_X81Y194        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[6]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X81Y194        FDRE (Hold_fdre_C_R)        -0.014     0.913    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.155ns (27.917%)  route 0.400ns (72.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.135     1.383    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.064     1.447 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.265     1.712    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X81Y194        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.742     0.742    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/CLK_200M
    SLICE_X81Y194        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[7]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X81Y194        FDRE (Hold_fdre_C_R)        -0.014     0.913    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.155ns (27.812%)  route 0.402ns (72.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.135     1.383    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.064     1.447 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.267     1.714    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X80Y194        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.742     0.742    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/CLK_200M
    SLICE_X80Y194        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[10]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X80Y194        FDRE (Hold_fdre_C_R)        -0.014     0.913    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.155ns (27.812%)  route 0.402ns (72.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.135     1.383    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.064     1.447 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.267     1.714    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X80Y194        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.742     0.742    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/CLK_200M
    SLICE_X80Y194        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[8]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X80Y194        FDRE (Hold_fdre_C_R)        -0.014     0.913    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.155ns (27.812%)  route 0.402ns (72.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.135     1.383    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.064     1.447 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.267     1.714    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X80Y194        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.742     0.742    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/CLK_200M
    SLICE_X80Y194        FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[9]/C
                         clock pessimism              0.000     0.742    
                         clock uncertainty            0.185     0.927    
    SLICE_X80Y194        FDRE (Hold_fdre_C_R)        -0.014     0.913    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[55].shift_cntr/RELCNTR_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.155ns (27.117%)  route 0.417ns (72.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.135     1.383    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.064     1.447 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.282     1.729    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X64Y195        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.741     0.741    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/CLK_200M
    SLICE_X64Y195        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[3]/C
                         clock pessimism              0.000     0.741    
                         clock uncertainty            0.185     0.926    
    SLICE_X64Y195        FDRE (Hold_fdre_C_R)        -0.014     0.912    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.155ns (27.117%)  route 0.417ns (72.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X0Y3       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           0.592     0.592    CLK_10M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.618 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.539     1.157    CLK_10M_BUFG
    SLICE_X71Y190        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y190        FDRE (Prop_fdre_C_Q)         0.091     1.248 r  irTestSpill_reg[1]/Q
                         net (fo=4, routed)           0.135     1.383    LOC_REG/TEST_PSPILL
    SLICE_X71Y190        LUT6 (Prop_lut6_I0_O)        0.064     1.447 r  LOC_REG/RELCNTR[10]_i_1__220/O
                         net (fo=2442, routed)        0.282     1.729    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[10]_0[0]
    SLICE_X64Y195        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.741     0.741    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/CLK_200M
    SLICE_X64Y195        FDRE                                         r  top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[4]/C
                         clock pessimism              0.000     0.741    
                         clock uncertainty            0.185     0.926    
    SLICE_X64Y195        FDRE (Hold_fdre_C_R)        -0.014     0.912    top_mcs/BUF_LOOP[1].shift_cntr_eachbuf/CHANNEL_BLK[17].shift_cntr/RELCNTR_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.817    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -4.290ns,  Total Violation      -12.864ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.771ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.290ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.494%)  route 0.194ns (46.506%))
  Logic Levels:           0  
  Clock Path Skew:        -4.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.217 - 25.000 ) 
    Source Clock Delay      (SCD):    5.947ns = ( 29.947 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959    25.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.351    29.947    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y162         FDRE (Prop_fdre_C_Q)         0.223    30.170 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.194    30.364    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X6Y163         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.217    26.217    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X6Y163         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.217    
                         clock uncertainty           -0.154    26.063    
    SLICE_X6Y163         FDCE (Setup_fdce_C_D)        0.011    26.074    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         26.074    
                         arrival time                         -30.364    
  -------------------------------------------------------------------
                         slack                                 -4.290    

Slack (VIOLATED) :        -4.287ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.970%)  route 0.110ns (35.030%))
  Logic Levels:           0  
  Clock Path Skew:        -4.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.217ns = ( 26.217 - 25.000 ) 
    Source Clock Delay      (SCD):    5.945ns = ( 29.945 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959    25.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.349    29.945    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDCE (Prop_fdce_C_Q)         0.204    30.149 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.110    30.259    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X0Y164         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.217    26.217    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y164         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.217    
                         clock uncertainty           -0.154    26.063    
    SLICE_X0Y164         FDCE (Setup_fdce_C_D)       -0.091    25.972    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         25.972    
                         arrival time                         -30.259    
  -------------------------------------------------------------------
                         slack                                 -4.287    

Slack (VIOLATED) :        -4.287ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -4.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.162 - 25.000 ) 
    Source Clock Delay      (SCD):    5.892ns = ( 29.892 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959    25.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.296    29.892    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.223    30.115 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.191    30.306    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X8Y162         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.162    26.162    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X8Y162         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.162    
                         clock uncertainty           -0.154    26.008    
    SLICE_X8Y162         FDCE (Setup_fdce_C_D)        0.011    26.019    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         26.019    
                         arrival time                         -30.306    
  -------------------------------------------------------------------
                         slack                                 -4.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.771ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.620     2.608    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y164         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDCE (Prop_fdce_C_Q)         0.091     2.699 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.054     2.753    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X0Y164         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.819     0.819    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X0Y164         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.154     0.973    
    SLICE_X0Y164         FDCE (Hold_fdce_C_D)         0.009     0.982    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.788ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.788ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.589     2.577    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y161         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.100     2.677 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.095     2.772    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X8Y162         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.788     0.788    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X8Y162         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.788    
                         clock uncertainty            0.154     0.942    
    SLICE_X8Y162         FDCE (Hold_fdce_C_D)         0.042     0.984    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        -1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.767     0.767    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.619     2.607    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y162         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y162         FDRE (Prop_fdre_C_Q)         0.100     2.707 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.096     2.803    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X6Y163         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.818     0.818    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X6Y163         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.154     0.972    
    SLICE_X6Y163         FDCE (Hold_fdce_C_D)         0.042     1.014    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  1.789    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           12  Failing Endpoints,  Worst Slack       -2.943ns,  Total Violation      -34.750ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.943ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.451ns  (logic 0.259ns (57.444%)  route 0.192ns (42.556%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 26.212 - 25.000 ) 
    Source Clock Delay      (SCD):    4.661ns = ( 28.661 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.344    28.661    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y168         FDCE (Prop_fdce_C_Q)         0.259    28.920 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.192    29.112    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X4Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.212    26.212    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X4Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    26.212    
                         clock uncertainty           -0.035    26.177    
    SLICE_X4Y168         FDRE (Setup_fdre_C_D)       -0.008    26.169    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         26.169    
                         arrival time                         -29.112    
  -------------------------------------------------------------------
                         slack                                 -2.943    

Slack (VIOLATED) :        -2.923ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.450ns  (logic 0.259ns (57.572%)  route 0.191ns (42.428%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.157 - 25.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 28.606 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.289    28.606    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDCE (Prop_fdce_C_Q)         0.259    28.865 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.191    29.056    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.157    26.157    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.157    
                         clock uncertainty           -0.035    26.122    
    SLICE_X8Y169         FDRE (Setup_fdre_C_D)        0.011    26.133    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         26.133    
                         arrival time                         -29.056    
  -------------------------------------------------------------------
                         slack                                 -2.923    

Slack (VIOLATED) :        -2.921ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.387%)  route 0.109ns (31.613%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 26.212 - 25.000 ) 
    Source Clock Delay      (SCD):    4.661ns = ( 28.661 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.344    28.661    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y168         FDCE (Prop_fdce_C_Q)         0.236    28.897 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.109    29.006    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X7Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.212    26.212    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X7Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.212    
                         clock uncertainty           -0.035    26.177    
    SLICE_X7Y168         FDRE (Setup_fdre_C_D)       -0.091    26.086    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         26.086    
                         arrival time                         -29.006    
  -------------------------------------------------------------------
                         slack                                 -2.921    

Slack (VIOLATED) :        -2.920ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.494%)  route 0.194ns (46.506%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 26.156 - 25.000 ) 
    Source Clock Delay      (SCD):    4.605ns = ( 28.605 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.288    28.605    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.223    28.828 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.194    29.022    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X9Y170         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.156    26.156    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X9Y170         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    26.156    
                         clock uncertainty           -0.035    26.121    
    SLICE_X9Y170         FDRE (Setup_fdre_C_D)       -0.019    26.102    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         26.102    
                         arrival time                         -29.022    
  -------------------------------------------------------------------
                         slack                                 -2.920    

Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.453ns  (logic 0.259ns (57.214%)  route 0.194ns (42.786%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.157 - 25.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 28.606 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.289    28.606    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDCE (Prop_fdce_C_Q)         0.259    28.865 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.194    29.059    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.157    26.157    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    26.157    
                         clock uncertainty           -0.035    26.122    
    SLICE_X8Y169         FDRE (Setup_fdre_C_D)        0.023    26.145    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         26.145    
                         arrival time                         -29.059    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -2.911ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.494%)  route 0.194ns (46.506%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 26.156 - 25.000 ) 
    Source Clock Delay      (SCD):    4.605ns = ( 28.605 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.288    28.605    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.223    28.828 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.194    29.022    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X9Y170         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.156    26.156    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X9Y170         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.156    
                         clock uncertainty           -0.035    26.121    
    SLICE_X9Y170         FDRE (Setup_fdre_C_D)       -0.010    26.111    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         26.111    
                         arrival time                         -29.022    
  -------------------------------------------------------------------
                         slack                                 -2.911    

Slack (VIOLATED) :        -2.910ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.366%)  route 0.195ns (46.634%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 26.156 - 25.000 ) 
    Source Clock Delay      (SCD):    4.605ns = ( 28.605 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.288    28.605    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.223    28.828 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.195    29.023    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X9Y170         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.156    26.156    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X9Y170         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    26.156    
                         clock uncertainty           -0.035    26.121    
    SLICE_X9Y170         FDRE (Setup_fdre_C_D)       -0.008    26.113    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         26.113    
                         arrival time                         -29.023    
  -------------------------------------------------------------------
                         slack                                 -2.910    

Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.447ns  (logic 0.259ns (57.983%)  route 0.188ns (42.017%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.157 - 25.000 ) 
    Source Clock Delay      (SCD):    4.606ns = ( 28.606 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.289    28.606    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDCE (Prop_fdce_C_Q)         0.259    28.865 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.188    29.053    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.157    26.157    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    26.157    
                         clock uncertainty           -0.035    26.122    
    SLICE_X8Y169         FDRE (Setup_fdre_C_D)        0.023    26.145    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         26.145    
                         arrival time                         -29.053    
  -------------------------------------------------------------------
                         slack                                 -2.908    

Slack (VIOLATED) :        -2.875ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.157 - 25.000 ) 
    Source Clock Delay      (SCD):    4.605ns = ( 28.605 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.288    28.605    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.204    28.809 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.109    28.918    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.157    26.157    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    26.157    
                         clock uncertainty           -0.035    26.122    
    SLICE_X8Y169         FDRE (Setup_fdre_C_D)       -0.078    26.044    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         26.044    
                         arrival time                         -28.918    
  -------------------------------------------------------------------
                         slack                                 -2.875    

Slack (VIOLATED) :        -2.867ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.970%)  route 0.110ns (35.030%))
  Logic Levels:           0  
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.157 - 25.000 ) 
    Source Clock Delay      (SCD):    4.605ns = ( 28.605 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.288    28.605    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.204    28.809 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.110    28.919    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.157    26.157    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    26.157    
                         clock uncertainty           -0.035    26.122    
    SLICE_X8Y169         FDRE (Setup_fdre_C_D)       -0.070    26.052    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         26.052    
                         arrival time                         -28.919    
  -------------------------------------------------------------------
                         slack                                 -2.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.432ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.583     2.154    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.100     2.254 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.055     2.309    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.782     0.782    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.035     0.817    
    SLICE_X8Y169         FDRE (Hold_fdre_C_D)         0.059     0.876    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.805%)  route 0.054ns (37.195%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.583     2.154    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.091     2.245 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.054     2.299    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.782     0.782    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.035     0.817    
    SLICE_X8Y169         FDRE (Hold_fdre_C_D)         0.009     0.826    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.475ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.583     2.154    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.091     2.245 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.054     2.299    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.782     0.782    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.035     0.817    
    SLICE_X8Y169         FDRE (Hold_fdre_C_D)         0.007     0.824    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.479ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.583     2.154    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.091     2.245 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.053     2.298    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.782     0.782    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.035     0.817    
    SLICE_X8Y169         FDRE (Hold_fdre_C_D)         0.002     0.819    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.486ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.583     2.154    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.100     2.254 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.097     2.351    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X9Y170         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.781     0.781    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X9Y170         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.035     0.816    
    SLICE_X9Y170         FDRE (Hold_fdre_C_D)         0.049     0.865    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Path Skew:        -1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.615     2.186    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y168         FDCE (Prop_fdce_C_Q)         0.107     2.293 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.053     2.346    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X7Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.814     0.814    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X7Y168         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.035     0.849    
    SLICE_X7Y168         FDRE (Hold_fdre_C_D)         0.011     0.860    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.583     2.154    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.100     2.254 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.096     2.350    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X9Y170         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.781     0.781    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X9Y170         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.035     0.816    
    SLICE_X9Y170         FDRE (Hold_fdre_C_D)         0.047     0.863    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.490ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.583     2.154    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.100     2.254 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.096     2.350    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X9Y170         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.781     0.781    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X9Y170         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.035     0.816    
    SLICE_X9Y170         FDRE (Hold_fdre_C_D)         0.044     0.860    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.481%)  route 0.095ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.584     2.155    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDCE (Prop_fdce_C_Q)         0.118     2.273 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.095     2.368    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.782     0.782    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.035     0.817    
    SLICE_X8Y169         FDRE (Hold_fdre_C_D)         0.059     0.876    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.222%)  route 0.096ns (44.778%))
  Logic Levels:           0  
  Clock Path Skew:        -1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.584     2.155    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y168         FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y168         FDCE (Prop_fdce_C_Q)         0.118     2.273 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.096     2.369    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.782     0.782    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X8Y169         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.035     0.817    
    SLICE_X8Y169         FDRE (Hold_fdre_C_D)         0.059     0.876    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  1.493    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M_1

Setup :           23  Failing Endpoints,  Worst Slack       -2.679ns,  Total Violation      -52.183ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.679ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.577ns  (logic 0.236ns (3.115%)  route 7.341ns (96.885%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 21.507 - 16.000 ) 
    Source Clock Delay      (SCD):    1.355ns = ( 16.355 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.355    16.355    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y157         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE (Prop_fdre_C_Q)         0.236    16.591 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           7.341    23.932    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X3Y157         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.221    21.507    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y157         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    21.507    
                         clock uncertainty           -0.154    21.353    
    SLICE_X3Y157         FDRE (Setup_fdre_C_D)       -0.099    21.254    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         21.254    
                         arrival time                         -23.932    
  -------------------------------------------------------------------
                         slack                                 -2.679    

Slack (VIOLATED) :        -2.477ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.386ns  (logic 0.204ns (2.762%)  route 7.182ns (97.238%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    1.354ns = ( 16.354 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.354    16.354    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X1Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.204    16.558 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           7.182    23.740    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X3Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.220    21.506    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000    21.506    
                         clock uncertainty           -0.154    21.352    
    SLICE_X3Y158         FDRE (Setup_fdre_C_D)       -0.089    21.263    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                         -23.740    
  -------------------------------------------------------------------
                         slack                                 -2.477    

Slack (VIOLATED) :        -2.451ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.348ns  (logic 0.204ns (2.776%)  route 7.144ns (97.224%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    1.354ns = ( 16.354 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.354    16.354    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X1Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.204    16.558 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           7.144    23.701    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X0Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.220    21.506    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    21.506    
                         clock uncertainty           -0.154    21.352    
    SLICE_X0Y158         FDRE (Setup_fdre_C_D)       -0.101    21.251    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         21.251    
                         arrival time                         -23.702    
  -------------------------------------------------------------------
                         slack                                 -2.451    

Slack (VIOLATED) :        -2.412ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.391ns  (logic 0.259ns (3.504%)  route 7.132ns (96.496%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 21.504 - 16.000 ) 
    Source Clock Delay      (SCD):    1.352ns = ( 16.352 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.352    16.352    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X6Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y160         FDRE (Prop_fdre_C_Q)         0.259    16.611 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           7.132    23.743    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.218    21.504    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.154    21.350    
    SLICE_X4Y160         FDRE (Setup_fdre_C_D)       -0.019    21.331    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         21.331    
                         arrival time                         -23.743    
  -------------------------------------------------------------------
                         slack                                 -2.412    

Slack (VIOLATED) :        -2.377ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.276ns  (logic 0.204ns (2.804%)  route 7.072ns (97.196%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    1.354ns = ( 16.354 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.354    16.354    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X1Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.204    16.558 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           7.072    23.630    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X0Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.220    21.506    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000    21.506    
                         clock uncertainty           -0.154    21.352    
    SLICE_X0Y158         FDRE (Setup_fdre_C_D)       -0.099    21.253    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         21.253    
                         arrival time                         -23.630    
  -------------------------------------------------------------------
                         slack                                 -2.377    

Slack (VIOLATED) :        -2.373ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.282ns  (logic 0.236ns (3.241%)  route 7.046ns (96.759%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    1.353ns = ( 16.353 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.353    16.353    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X6Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y158         FDRE (Prop_fdre_C_Q)         0.236    16.589 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           7.046    23.635    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X3Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.220    21.506    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000    21.506    
                         clock uncertainty           -0.154    21.352    
    SLICE_X3Y158         FDRE (Setup_fdre_C_D)       -0.090    21.262    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         21.262    
                         arrival time                         -23.635    
  -------------------------------------------------------------------
                         slack                                 -2.373    

Slack (VIOLATED) :        -2.333ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.397ns  (logic 0.266ns (3.596%)  route 7.131ns (96.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 21.448 - 16.000 ) 
    Source Clock Delay      (SCD):    1.295ns = ( 16.295 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.295    16.295    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X9Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y163         FDRE (Prop_fdre_C_Q)         0.223    16.518 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           7.131    23.649    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X8Y163         LUT2 (Prop_lut2_I0_O)        0.043    23.692 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000    23.692    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X8Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.162    21.448    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000    21.448    
                         clock uncertainty           -0.154    21.294    
    SLICE_X8Y163         FDRE (Setup_fdre_C_D)        0.065    21.359    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         21.359    
                         arrival time                         -23.692    
  -------------------------------------------------------------------
                         slack                                 -2.333    

Slack (VIOLATED) :        -2.332ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.230ns  (logic 0.236ns (3.264%)  route 6.994ns (96.736%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns = ( 21.505 - 16.000 ) 
    Source Clock Delay      (SCD):    1.353ns = ( 16.353 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.353    16.353    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X6Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y158         FDRE (Prop_fdre_C_Q)         0.236    16.589 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           6.994    23.583    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X5Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.219    21.505    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.154    21.351    
    SLICE_X5Y159         FDRE (Setup_fdre_C_D)       -0.100    21.251    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         21.251    
                         arrival time                         -23.583    
  -------------------------------------------------------------------
                         slack                                 -2.332    

Slack (VIOLATED) :        -2.326ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.305ns  (logic 0.259ns (3.546%)  route 7.046ns (96.454%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.504ns = ( 21.504 - 16.000 ) 
    Source Clock Delay      (SCD):    1.352ns = ( 16.352 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.352    16.352    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X6Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y160         FDRE (Prop_fdre_C_Q)         0.259    16.611 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           7.046    23.657    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X5Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.218    21.504    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000    21.504    
                         clock uncertainty           -0.154    21.350    
    SLICE_X5Y160         FDRE (Setup_fdre_C_D)       -0.019    21.331    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         21.331    
                         arrival time                         -23.657    
  -------------------------------------------------------------------
                         slack                                 -2.326    

Slack (VIOLATED) :        -2.314ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.292ns  (logic 0.223ns (3.058%)  route 7.069ns (96.942%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.506ns = ( 21.506 - 16.000 ) 
    Source Clock Delay      (SCD):    1.354ns = ( 16.354 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.354    16.354    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X1Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDRE (Prop_fdre_C_Q)         0.223    16.577 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           7.069    23.646    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X0Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796    17.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.220    21.506    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000    21.506    
                         clock uncertainty           -0.154    21.352    
    SLICE_X0Y158         FDRE (Setup_fdre_C_D)       -0.019    21.333    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         21.333    
                         arrival time                         -23.646    
  -------------------------------------------------------------------
                         slack                                 -2.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 0.206ns (3.639%)  route 5.454ns (96.361%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.218     1.218    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X6Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y160         FDRE (Prop_fdre_C_Q)         0.206     1.424 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           5.454     6.878    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.352     5.948    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X4Y160         FDRE (Hold_fdre_C_D)         0.105     6.207    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -6.207    
                         arrival time                           6.878    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.189ns (3.345%)  route 5.461ns (96.655%))
  Logic Levels:           0  
  Clock Path Skew:        4.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.950ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.219     1.219    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X6Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y158         FDRE (Prop_fdre_C_Q)         0.189     1.408 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           5.461     6.869    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X3Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.354     5.950    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y158         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000     5.950    
                         clock uncertainty            0.154     6.104    
    SLICE_X3Y158         FDRE (Hold_fdre_C_D)         0.033     6.137    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         -6.137    
                         arrival time                           6.869    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.214ns (3.635%)  route 5.673ns (96.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.891ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.217     1.217    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X7Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_fdre_C_Q)         0.178     1.395 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           5.673     7.068    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X8Y163         LUT2 (Prop_lut2_I1_O)        0.036     7.104 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     7.104    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X8Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.295     5.891    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y163         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     5.891    
                         clock uncertainty            0.154     6.045    
    SLICE_X8Y163         FDRE (Hold_fdre_C_D)         0.189     6.234    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -6.234    
                         arrival time                           7.104    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 0.206ns (3.510%)  route 5.664ns (96.490%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.951ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.221     1.221    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y157         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE (Prop_fdre_C_Q)         0.206     1.427 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           5.664     7.091    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X3Y157         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.355     5.951    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y157         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     5.951    
                         clock uncertainty            0.154     6.105    
    SLICE_X3Y157         FDRE (Hold_fdre_C_D)         0.105     6.210    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -6.210    
                         arrival time                           7.091    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.189ns (3.235%)  route 5.653ns (96.765%))
  Logic Levels:           0  
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.219     1.219    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X6Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDRE (Prop_fdre_C_Q)         0.189     1.408 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           5.653     7.061    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.352     5.948    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X4Y160         FDRE (Hold_fdre_C_D)         0.045     6.147    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -6.147    
                         arrival time                           7.061    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.189ns (3.234%)  route 5.655ns (96.766%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.219     1.219    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X6Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDRE (Prop_fdre_C_Q)         0.189     1.408 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           5.655     7.063    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X5Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.353     5.949    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X5Y159         FDRE (Hold_fdre_C_D)         0.042     6.145    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -6.145    
                         arrival time                           7.063    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 0.189ns (3.229%)  route 5.664ns (96.771%))
  Logic Levels:           0  
  Clock Path Skew:        4.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.949ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.219     1.219    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X6Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDRE (Prop_fdre_C_Q)         0.189     1.408 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           5.664     7.072    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X5Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.353     5.949    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     5.949    
                         clock uncertainty            0.154     6.103    
    SLICE_X5Y159         FDRE (Hold_fdre_C_D)         0.040     6.143    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -6.143    
                         arrival time                           7.072    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.189ns (3.205%)  route 5.708ns (96.795%))
  Logic Levels:           0  
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.219     1.219    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X6Y159         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDRE (Prop_fdre_C_Q)         0.189     1.408 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           5.708     7.116    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.352     5.948    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.154     6.102    
    SLICE_X4Y160         FDRE (Hold_fdre_C_D)         0.035     6.137    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -6.137    
                         arrival time                           7.116    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.118ns (3.167%)  route 3.608ns (96.833%))
  Logic Levels:           0  
  Clock Path Skew:        2.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.157ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.620     0.620    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X6Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y160         FDRE (Prop_fdre_C_Q)         0.118     0.738 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           3.608     4.346    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.821     3.157    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y160         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     3.157    
                         clock uncertainty            0.154     3.311    
    SLICE_X4Y160         FDRE (Hold_fdre_C_D)         0.041     3.352    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.118ns (3.160%)  route 3.616ns (96.840%))
  Logic Levels:           0  
  Clock Path Skew:        2.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    0.623ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.623     0.623    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X2Y157         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE (Prop_fdre_C_Q)         0.118     0.741 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           3.616     4.357    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X3Y157         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.037     1.037    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         0.823     3.159    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y157         FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000     3.159    
                         clock uncertainty            0.154     3.313    
    SLICE_X3Y157         FDRE (Hold_fdre_C_D)         0.044     3.357    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -3.357    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  1.000    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        4.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.894ns (19.883%)  route 3.602ns (80.117%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.294     4.611    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.259     4.870 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.602     8.472    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X15Y160        LUT3 (Prop_lut3_I0_O)        0.043     8.515 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     8.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.782 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.782    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.835 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.835    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.888 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.888    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.941 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.941    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X15Y164        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.107 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.107    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X15Y164        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.161    13.447    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y164        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    13.447    
                         clock uncertainty           -0.154    13.293    
    SLICE_X15Y164        FDRE (Setup_fdre_C_D)        0.049    13.342    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.841ns (18.927%)  route 3.602ns (81.073%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.294     4.611    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.259     4.870 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.602     8.472    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X15Y160        LUT3 (Prop_lut3_I0_O)        0.043     8.515 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     8.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.782 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.782    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.835 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.835    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.888 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.888    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.054 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.054    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.162    13.448    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    13.448    
                         clock uncertainty           -0.154    13.294    
    SLICE_X15Y163        FDRE (Setup_fdre_C_D)        0.049    13.343    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.839ns (18.891%)  route 3.602ns (81.109%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.294     4.611    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.259     4.870 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.602     8.472    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X15Y160        LUT3 (Prop_lut3_I0_O)        0.043     8.515 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     8.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.782 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.782    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.835 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.835    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.888 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.888    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.941 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.941    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X15Y164        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.052 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.052    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X15Y164        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.161    13.447    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y164        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    13.447    
                         clock uncertainty           -0.154    13.293    
    SLICE_X15Y164        FDRE (Setup_fdre_C_D)        0.049    13.342    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         13.342    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 0.824ns (18.616%)  route 3.602ns (81.384%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.294     4.611    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.259     4.870 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.602     8.472    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X15Y160        LUT3 (Prop_lut3_I0_O)        0.043     8.515 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     8.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.782 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.782    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.835 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.835    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.888 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.888    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.037 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.037    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.162    13.448    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    13.448    
                         clock uncertainty           -0.154    13.294    
    SLICE_X15Y163        FDRE (Setup_fdre_C_D)        0.049    13.343    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.788ns (17.949%)  route 3.602ns (82.051%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.294     4.611    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.259     4.870 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.602     8.472    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X15Y160        LUT3 (Prop_lut3_I0_O)        0.043     8.515 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     8.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.782 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.782    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.835 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.835    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.001 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.001    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X15Y162        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.162    13.448    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y162        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    13.448    
                         clock uncertainty           -0.154    13.294    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.049    13.343    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.786ns (17.911%)  route 3.602ns (82.089%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.294     4.611    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.259     4.870 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.602     8.472    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X15Y160        LUT3 (Prop_lut3_I0_O)        0.043     8.515 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     8.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.782 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.782    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.835 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.835    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.888 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.888    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.999 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.999    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.162    13.448    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    13.448    
                         clock uncertainty           -0.154    13.294    
    SLICE_X15Y163        FDRE (Setup_fdre_C_D)        0.049    13.343    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.786ns (17.911%)  route 3.602ns (82.089%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.294     4.611    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.259     4.870 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.602     8.472    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X15Y160        LUT3 (Prop_lut3_I0_O)        0.043     8.515 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     8.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.782 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.782    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.835 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.835    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.888 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.888    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.999 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.999    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.162    13.448    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    13.448    
                         clock uncertainty           -0.154    13.294    
    SLICE_X15Y163        FDRE (Setup_fdre_C_D)        0.049    13.343    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.771ns (17.630%)  route 3.602ns (82.370%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.294     4.611    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.259     4.870 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.602     8.472    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X15Y160        LUT3 (Prop_lut3_I0_O)        0.043     8.515 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     8.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.782 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.782    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.835 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.835    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.984 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.984    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X15Y162        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.162    13.448    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y162        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    13.448    
                         clock uncertainty           -0.154    13.294    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.049    13.343    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.735ns (16.946%)  route 3.602ns (83.054%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.294     4.611    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.259     4.870 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.602     8.472    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X15Y160        LUT3 (Prop_lut3_I0_O)        0.043     8.515 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     8.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.782 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.782    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.948 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.948    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X15Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.162    13.448    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    13.448    
                         clock uncertainty           -0.154    13.294    
    SLICE_X15Y161        FDRE (Setup_fdre_C_D)        0.049    13.343    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.733ns (16.908%)  route 3.602ns (83.092%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.294     4.611    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.259     4.870 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.602     8.472    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X15Y160        LUT3 (Prop_lut3_I0_O)        0.043     8.515 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     8.515    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.782 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.782    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.835 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.835    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.946 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.946    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X15Y162        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.796     9.796    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.162    13.448    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y162        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    13.448    
                         clock uncertainty           -0.154    13.294    
    SLICE_X15Y162        FDRE (Setup_fdre_C_D)        0.049    13.343    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  4.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.378ns (18.640%)  route 1.650ns (81.360%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162     4.237    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.189     4.426 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           1.650     6.076    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X15Y162        LUT3 (Prop_lut3_I1_O)        0.101     6.177 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     6.177    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X15Y162        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.265 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.265    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X15Y162        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.296     5.892    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y162        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     5.892    
                         clock uncertainty            0.154     6.046    
    SLICE_X15Y162        FDRE (Hold_fdre_C_D)         0.165     6.211    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -6.211    
                         arrival time                           6.265    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.329ns (16.146%)  route 1.709ns (83.854%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162     4.237    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y161        FDRE (Prop_fdre_C_Q)         0.206     4.443 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           1.709     6.152    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X15Y160        LUT3 (Prop_lut3_I1_O)        0.036     6.188 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.188    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.275 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.275    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X15Y160        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.297     5.893    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y160        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     5.893    
                         clock uncertainty            0.154     6.047    
    SLICE_X15Y160        FDRE (Hold_fdre_C_D)         0.165     6.212    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -6.212    
                         arrival time                           6.275    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.330ns (16.180%)  route 1.710ns (83.820%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162     4.237    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y161        FDRE (Prop_fdre_C_Q)         0.206     4.443 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           1.710     6.153    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X15Y160        LUT3 (Prop_lut3_I2_O)        0.036     6.189 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     6.189    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.277 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.277    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X15Y160        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.297     5.893    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y160        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     5.893    
                         clock uncertainty            0.154     6.047    
    SLICE_X15Y160        FDRE (Hold_fdre_C_D)         0.165     6.212    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -6.212    
                         arrival time                           6.277    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.335ns (16.377%)  route 1.711ns (83.623%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.891ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162     4.237    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.206     4.443 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           1.711     6.154    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X15Y163        LUT3 (Prop_lut3_I2_O)        0.036     6.190 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<12>/O
                         net (fo=1, routed)           0.000     6.190    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[12]
    SLICE_X15Y163        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.283 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.283    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.295     5.891    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000     5.891    
                         clock uncertainty            0.154     6.045    
    SLICE_X15Y163        FDRE (Hold_fdre_C_D)         0.165     6.210    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         -6.210    
                         arrival time                           6.283    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.178ns (8.883%)  route 1.826ns (91.117%))
  Logic Levels:           0  
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.163     4.238    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.178     4.416 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/Q
                         net (fo=1, routed)           1.826     6.242    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause
    SLICE_X11Y162        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.296     5.892    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y162        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
                         clock pessimism              0.000     5.892    
                         clock uncertainty            0.154     6.046    
    SLICE_X11Y162        FDCE (Hold_fdce_C_D)         0.105     6.151    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0
  -------------------------------------------------------------------
                         required time                         -6.151    
                         arrival time                           6.242    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.382ns (18.490%)  route 1.684ns (81.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.889ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162     4.237    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.189     4.426 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           1.684     6.110    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X15Y164        LUT2 (Prop_lut2_I0_O)        0.100     6.210 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<16>/O
                         net (fo=1, routed)           0.000     6.210    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[16]
    SLICE_X15Y164        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.303 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.303    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X15Y164        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.293     5.889    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y164        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000     5.889    
                         clock uncertainty            0.154     6.043    
    SLICE_X15Y164        FDRE (Hold_fdre_C_D)         0.165     6.208    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         -6.208    
                         arrival time                           6.303    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.296ns (14.310%)  route 1.772ns (85.690%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.891ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162     4.237    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y163        FDRE (Prop_fdre_C_Q)         0.178     4.415 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           1.772     6.188    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X15Y163        LUT3 (Prop_lut3_I2_O)        0.036     6.224 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     6.224    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X15Y163        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.306 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.306    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.295     5.891    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     5.891    
                         clock uncertainty            0.154     6.045    
    SLICE_X15Y163        FDRE (Hold_fdre_C_D)         0.165     6.210    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -6.210    
                         arrival time                           6.306    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.324ns (15.652%)  route 1.746ns (84.348%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.892ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162     4.237    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y161        FDRE (Prop_fdre_C_Q)         0.206     4.443 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_4/Q
                         net (fo=2, routed)           1.746     6.189    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[4]
    SLICE_X15Y161        LUT3 (Prop_lut3_I1_O)        0.036     6.225 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.225    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X15Y161        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.307 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.307    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X15Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.296     5.892    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y161        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     5.892    
                         clock uncertainty            0.154     6.046    
    SLICE_X15Y161        FDRE (Hold_fdre_C_D)         0.165     6.211    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -6.211    
                         arrival time                           6.307    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.376ns (18.169%)  route 1.693ns (81.831%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.891ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162     4.237    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.189     4.426 f  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           1.693     6.120    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X15Y163        LUT3 (Prop_lut3_I2_O)        0.100     6.220 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     6.220    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X15Y163        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.307 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.307    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.295     5.891    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     5.891    
                         clock uncertainty            0.154     6.045    
    SLICE_X15Y163        FDRE (Hold_fdre_C_D)         0.165     6.210    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -6.210    
                         arrival time                           6.307    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.307ns (14.817%)  route 1.765ns (85.183%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.893ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.162     4.237    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y163        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y163        FDRE (Prop_fdre_C_Q)         0.178     4.415 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           1.765     6.180    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X15Y160        LUT2 (Prop_lut2_I1_O)        0.036     6.216 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_GND_8_o_mux_9_OUT18/O
                         net (fo=1, routed)           0.000     6.216    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_mux_9_OUT[0]
    SLICE_X15Y160        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.309 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.309    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[0]
    SLICE_X15Y160        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.959     1.959    nolabel_line168/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line168/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line168/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line168/GMIIBUFG/O
                         net (fo=282, routed)         1.297     5.893    nolabel_line168/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y160        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0/C
                         clock pessimism              0.000     5.893    
                         clock uncertainty            0.154     6.047    
    SLICE_X15Y160        FDRE (Hold_fdre_C_D)         0.165     6.212    nolabel_line168/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_0
  -------------------------------------------------------------------
                         required time                         -6.212    
                         arrival time                           6.309    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -2.334ns,  Total Violation      -17.820ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.334ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.310ns  (logic 0.327ns (5.183%)  route 5.983ns (94.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 20.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 16.281 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.281    16.281    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y176        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y176        FDCE (Prop_fdce_C_Q)         0.204    16.485 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           5.983    22.468    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X16Y175        LUT6 (Prop_lut6_I5_O)        0.123    22.591 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    22.591    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.151    20.226    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.226    
                         clock uncertainty           -0.035    20.191    
    SLICE_X16Y175        FDRE (Setup_fdre_C_D)        0.066    20.257    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.257    
                         arrival time                         -22.591    
  -------------------------------------------------------------------
                         slack                                 -2.334    

Slack (VIOLATED) :        -2.298ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.270ns  (logic 0.302ns (4.817%)  route 5.968ns (95.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 20.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 16.284 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.284    16.284    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y178        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y178        FDCE (Prop_fdce_C_Q)         0.259    16.543 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/Q
                         net (fo=4, routed)           5.968    22.511    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[3]
    SLICE_X16Y175        LUT6 (Prop_lut6_I2_O)        0.043    22.554 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    22.554    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.151    20.226    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.226    
                         clock uncertainty           -0.035    20.191    
    SLICE_X16Y175        FDRE (Setup_fdre_C_D)        0.065    20.256    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.256    
                         arrival time                         -22.554    
  -------------------------------------------------------------------
                         slack                                 -2.298    

Slack (VIOLATED) :        -2.286ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.260ns  (logic 0.266ns (4.249%)  route 5.994ns (95.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 20.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 16.281 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.281    16.281    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y176        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y176        FDCE (Prop_fdce_C_Q)         0.223    16.504 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/Q
                         net (fo=4, routed)           5.994    22.498    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[8]
    SLICE_X16Y175        LUT6 (Prop_lut6_I5_O)        0.043    22.541 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    22.541    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.151    20.226    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.226    
                         clock uncertainty           -0.035    20.191    
    SLICE_X16Y175        FDRE (Setup_fdre_C_D)        0.064    20.255    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.255    
                         arrival time                         -22.541    
  -------------------------------------------------------------------
                         slack                                 -2.286    

Slack (VIOLATED) :        -2.222ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.167ns  (logic 0.266ns (4.313%)  route 5.901ns (95.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 20.228 - 16.000 ) 
    Source Clock Delay      (SCD):    1.281ns = ( 16.281 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.281    16.281    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X15Y175        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDPE (Prop_fdpe_C_Q)         0.223    16.504 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/Q
                         net (fo=4, routed)           5.901    22.405    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[31]
    SLICE_X15Y172        LUT6 (Prop_lut6_I4_O)        0.043    22.448 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    22.448    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X15Y172        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.153    20.228    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y172        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.228    
                         clock uncertainty           -0.035    20.193    
    SLICE_X15Y172        FDRE (Setup_fdre_C_D)        0.034    20.227    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.227    
                         arrival time                         -22.448    
  -------------------------------------------------------------------
                         slack                                 -2.222    

Slack (VIOLATED) :        -2.189ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.132ns  (logic 0.328ns (5.349%)  route 5.804ns (94.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 20.227 - 16.000 ) 
    Source Clock Delay      (SCD):    1.283ns = ( 16.283 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.283    16.283    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y177        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.204    16.487 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/Q
                         net (fo=4, routed)           5.804    22.291    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[6]
    SLICE_X15Y176        LUT6 (Prop_lut6_I2_O)        0.124    22.415 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    22.415    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X15Y176        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.152    20.227    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y176        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.227    
                         clock uncertainty           -0.035    20.192    
    SLICE_X15Y176        FDRE (Setup_fdre_C_D)        0.034    20.226    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.226    
                         arrival time                         -22.415    
  -------------------------------------------------------------------
                         slack                                 -2.189    

Slack (VIOLATED) :        -2.186ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.159ns  (logic 0.302ns (4.903%)  route 5.857ns (95.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 20.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 16.284 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.284    16.284    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X16Y178        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.259    16.543 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/Q
                         net (fo=4, routed)           5.857    22.400    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[28]
    SLICE_X16Y175        LUT6 (Prop_lut6_I4_O)        0.043    22.443 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    22.443    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.151    20.226    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.226    
                         clock uncertainty           -0.035    20.191    
    SLICE_X16Y175        FDRE (Setup_fdre_C_D)        0.066    20.257    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.257    
                         arrival time                         -22.443    
  -------------------------------------------------------------------
                         slack                                 -2.186    

Slack (VIOLATED) :        -2.146ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.092ns  (logic 0.266ns (4.366%)  route 5.826ns (95.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 20.227 - 16.000 ) 
    Source Clock Delay      (SCD):    1.280ns = ( 16.280 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.280    16.280    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y174        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDCE (Prop_fdce_C_Q)         0.223    16.503 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/Q
                         net (fo=4, routed)           5.826    22.329    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[17]
    SLICE_X15Y176        LUT6 (Prop_lut6_I3_O)        0.043    22.372 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    22.372    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X15Y176        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.152    20.227    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y176        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.227    
                         clock uncertainty           -0.035    20.192    
    SLICE_X15Y176        FDRE (Setup_fdre_C_D)        0.034    20.226    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.226    
                         arrival time                         -22.372    
  -------------------------------------------------------------------
                         slack                                 -2.146    

Slack (VIOLATED) :        -1.142ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.119ns  (logic 0.266ns (5.196%)  route 4.853ns (94.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 20.226 - 16.000 ) 
    Source Clock Delay      (SCD):    1.280ns = ( 16.280 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.280    16.280    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y174        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDCE (Prop_fdce_C_Q)         0.223    16.503 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_2/Q
                         net (fo=4, routed)           4.853    21.356    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[18]
    SLICE_X16Y174        LUT6 (Prop_lut6_I3_O)        0.043    21.399 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    21.399    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X16Y174        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.151    20.226    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y174        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.226    
                         clock uncertainty           -0.035    20.191    
    SLICE_X16Y174        FDRE (Setup_fdre_C_D)        0.066    20.257    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.257    
                         arrival time                         -21.399    
  -------------------------------------------------------------------
                         slack                                 -1.142    

Slack (VIOLATED) :        -1.017ns  (required time - arrival time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.916ns  (logic 0.259ns (5.269%)  route 4.657ns (94.731%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 20.232 - 16.000 ) 
    Source Clock Delay      (SCD):    1.288ns = ( 16.288 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.288    16.288    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y181        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y181        FDCE (Prop_fdce_C_Q)         0.259    16.547 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           4.657    21.204    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X15Y169        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.157    20.232    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y169        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.232    
                         clock uncertainty           -0.035    20.197    
    SLICE_X15Y169        FDRE (Setup_fdre_C_D)       -0.010    20.187    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.187    
                         arrival time                         -21.204    
  -------------------------------------------------------------------
                         slack                                 -1.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.214ns (5.279%)  route 3.840ns (94.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.597ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.153     1.153    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y172        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDPE (Prop_fdpe_C_Q)         0.178     1.331 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/Q
                         net (fo=4, routed)           3.840     5.171    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[11]
    SLICE_X16Y175        LUT6 (Prop_lut6_I5_O)        0.036     5.207 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     5.207    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.280     4.597    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     4.597    
                         clock uncertainty            0.035     4.633    
    SLICE_X16Y175        FDRE (Hold_fdre_C_D)         0.189     4.822    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -4.822    
                         arrival time                           5.207    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.242ns (5.918%)  route 3.847ns (94.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.597ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.154     1.154    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X16Y178        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.206     1.360 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/Q
                         net (fo=4, routed)           3.847     5.207    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[26]
    SLICE_X16Y174        LUT6 (Prop_lut6_I4_O)        0.036     5.243 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     5.243    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X16Y174        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.280     4.597    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y174        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     4.597    
                         clock uncertainty            0.035     4.633    
    SLICE_X16Y174        FDRE (Hold_fdre_C_D)         0.189     4.822    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -4.822    
                         arrival time                           5.243    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.214ns (5.174%)  route 3.922ns (94.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.597ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.151     1.151    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y174        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDCE (Prop_fdce_C_Q)         0.178     1.329 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/Q
                         net (fo=4, routed)           3.922     5.251    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[16]
    SLICE_X16Y175        LUT6 (Prop_lut6_I3_O)        0.036     5.287 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     5.287    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.280     4.597    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     4.597    
                         clock uncertainty            0.035     4.633    
    SLICE_X16Y175        FDRE (Hold_fdre_C_D)         0.188     4.821    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -4.821    
                         arrival time                           5.287    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.262ns (6.315%)  route 3.887ns (93.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.597ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.151     1.151    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y174        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDPE (Prop_fdpe_C_Q)         0.162     1.313 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/Q
                         net (fo=4, routed)           3.887     5.200    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[21]
    SLICE_X16Y175        LUT6 (Prop_lut6_I3_O)        0.100     5.300 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     5.300    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.280     4.597    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     4.597    
                         clock uncertainty            0.035     4.633    
    SLICE_X16Y175        FDRE (Hold_fdre_C_D)         0.189     4.822    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -4.822    
                         arrival time                           5.300    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.206ns (4.965%)  route 3.943ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.605ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.157     1.157    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y181        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y181        FDCE (Prop_fdce_C_Q)         0.206     1.363 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           3.943     5.306    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X15Y169        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.288     4.605    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y169        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     4.605    
                         clock uncertainty            0.035     4.641    
    SLICE_X15Y169        FDRE (Hold_fdre_C_D)         0.105     4.746    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                           5.306    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.263ns (6.097%)  route 4.051ns (93.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.599ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.151     1.151    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y174        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDCE (Prop_fdce_C_Q)         0.162     1.313 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/Q
                         net (fo=4, routed)           4.051     5.364    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[22]
    SLICE_X15Y176        LUT6 (Prop_lut6_I3_O)        0.101     5.465 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     5.465    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X15Y176        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.282     4.599    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y176        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     4.599    
                         clock uncertainty            0.035     4.635    
    SLICE_X15Y176        FDRE (Hold_fdre_C_D)         0.154     4.789    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -4.789    
                         arrival time                           5.465    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.155ns (5.410%)  route 2.710ns (94.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.588ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.577     0.577    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y174        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDPE (Prop_fdpe_C_Q)         0.091     0.668 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_7/Q
                         net (fo=4, routed)           2.710     3.378    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[23]
    SLICE_X15Y172        LUT6 (Prop_lut6_I3_O)        0.064     3.442 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     3.442    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X15Y172        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.778     2.588    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y172        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     2.588    
                         clock uncertainty            0.035     2.624    
    SLICE_X15Y172        FDRE (Hold_fdre_C_D)         0.060     2.684    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.128ns (4.439%)  route 2.755ns (95.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.579     0.579    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y177        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.100     0.679 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/Q
                         net (fo=4, routed)           2.755     3.434    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[1]
    SLICE_X15Y176        LUT6 (Prop_lut6_I2_O)        0.028     3.462 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     3.462    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X15Y176        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.776     2.586    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y176        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     2.586    
                         clock uncertainty            0.035     2.622    
    SLICE_X15Y176        FDRE (Hold_fdre_C_D)         0.061     2.683    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.128ns (4.276%)  route 2.865ns (95.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.578     0.578    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X17Y176        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y176        FDCE (Prop_fdce_C_Q)         0.100     0.678 r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/Q
                         net (fo=4, routed)           2.865     3.543    nolabel_line168/SiTCP/SiTCP/IP_ADDR_IN[12]
    SLICE_X16Y175        LUT6 (Prop_lut6_I5_O)        0.028     3.571 r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     3.571    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.775     2.585    nolabel_line168/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y175        FDRE                                         r  nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     2.585    
                         clock uncertainty            0.035     2.621    
    SLICE_X16Y175        FDRE (Hold_fdre_C_D)         0.087     2.708    nolabel_line168/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.864    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 nolabel_line168/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.266ns (5.657%)  route 4.436ns (94.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.220     1.220    nolabel_line168/CLK_200M
    SLICE_X71Y155        FDCE                                         r  nolabel_line168/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y155        FDCE (Prop_fdce_C_Q)         0.223     1.443 r  nolabel_line168/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.724     5.167    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X7Y192         LUT1 (Prop_lut1_I0_O)        0.043     5.210 f  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.712     5.922    nolabel_line168/AT93C46_IIC/SYS_RST
    SLICE_X4Y200         FDCE                                         f  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.205     6.205    nolabel_line168/AT93C46_IIC/CLK_IN
    SLICE_X4Y200         FDCE                                         r  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[2]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X4Y200         FDCE (Recov_fdce_C_CLR)     -0.212     5.958    nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 nolabel_line168/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.266ns (5.657%)  route 4.436ns (94.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.220     1.220    nolabel_line168/CLK_200M
    SLICE_X71Y155        FDCE                                         r  nolabel_line168/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y155        FDCE (Prop_fdce_C_Q)         0.223     1.443 r  nolabel_line168/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.724     5.167    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X7Y192         LUT1 (Prop_lut1_I0_O)        0.043     5.210 f  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.712     5.922    nolabel_line168/AT93C46_IIC/SYS_RST
    SLICE_X4Y200         FDCE                                         f  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.205     6.205    nolabel_line168/AT93C46_IIC/CLK_IN
    SLICE_X4Y200         FDCE                                         r  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[3]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X4Y200         FDCE (Recov_fdce_C_CLR)     -0.212     5.958    nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 nolabel_line168/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.266ns (5.657%)  route 4.436ns (94.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.220     1.220    nolabel_line168/CLK_200M
    SLICE_X71Y155        FDCE                                         r  nolabel_line168/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y155        FDCE (Prop_fdce_C_Q)         0.223     1.443 r  nolabel_line168/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.724     5.167    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X7Y192         LUT1 (Prop_lut1_I0_O)        0.043     5.210 f  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.712     5.922    nolabel_line168/AT93C46_IIC/SYS_RST
    SLICE_X4Y200         FDCE                                         f  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.205     6.205    nolabel_line168/AT93C46_IIC/CLK_IN
    SLICE_X4Y200         FDCE                                         r  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[4]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X4Y200         FDCE (Recov_fdce_C_CLR)     -0.212     5.958    nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 nolabel_line168/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 0.266ns (5.659%)  route 4.434ns (94.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.220     1.220    nolabel_line168/CLK_200M
    SLICE_X71Y155        FDCE                                         r  nolabel_line168/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y155        FDCE (Prop_fdce_C_Q)         0.223     1.443 r  nolabel_line168/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.724     5.167    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X7Y192         LUT1 (Prop_lut1_I0_O)        0.043     5.210 f  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.710     5.920    nolabel_line168/AT93C46_IIC/SYS_RST
    SLICE_X5Y200         FDCE                                         f  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.205     6.205    nolabel_line168/AT93C46_IIC/CLK_IN
    SLICE_X5Y200         FDCE                                         r  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[0]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X5Y200         FDCE (Recov_fdce_C_CLR)     -0.212     5.958    nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 nolabel_line168/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 0.266ns (5.659%)  route 4.434ns (94.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.220     1.220    nolabel_line168/CLK_200M
    SLICE_X71Y155        FDCE                                         r  nolabel_line168/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y155        FDCE (Prop_fdce_C_Q)         0.223     1.443 r  nolabel_line168/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.724     5.167    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X7Y192         LUT1 (Prop_lut1_I0_O)        0.043     5.210 f  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.710     5.920    nolabel_line168/AT93C46_IIC/SYS_RST
    SLICE_X5Y200         FDCE                                         f  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.205     6.205    nolabel_line168/AT93C46_IIC/CLK_IN
    SLICE_X5Y200         FDCE                                         r  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[1]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X5Y200         FDCE (Recov_fdce_C_CLR)     -0.212     5.958    nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 nolabel_line168/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 0.266ns (5.659%)  route 4.434ns (94.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.220     1.220    nolabel_line168/CLK_200M
    SLICE_X71Y155        FDCE                                         r  nolabel_line168/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y155        FDCE (Prop_fdce_C_Q)         0.223     1.443 r  nolabel_line168/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.724     5.167    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X7Y192         LUT1 (Prop_lut1_I0_O)        0.043     5.210 f  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.710     5.920    nolabel_line168/AT93C46_IIC/SYS_RST
    SLICE_X5Y200         FDCE                                         f  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.205     6.205    nolabel_line168/AT93C46_IIC/CLK_IN
    SLICE_X5Y200         FDCE                                         r  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[5]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X5Y200         FDCE (Recov_fdce_C_CLR)     -0.212     5.958    nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 nolabel_line168/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 0.266ns (5.659%)  route 4.434ns (94.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.220     1.220    nolabel_line168/CLK_200M
    SLICE_X71Y155        FDCE                                         r  nolabel_line168/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y155        FDCE (Prop_fdce_C_Q)         0.223     1.443 r  nolabel_line168/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.724     5.167    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X7Y192         LUT1 (Prop_lut1_I0_O)        0.043     5.210 f  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.710     5.920    nolabel_line168/AT93C46_IIC/SYS_RST
    SLICE_X5Y200         FDCE                                         f  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.205     6.205    nolabel_line168/AT93C46_IIC/CLK_IN
    SLICE_X5Y200         FDCE                                         r  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[6]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X5Y200         FDCE (Recov_fdce_C_CLR)     -0.212     5.958    nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[6]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 nolabel_line168/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 0.266ns (5.659%)  route 4.434ns (94.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 6.205 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.220     1.220    nolabel_line168/CLK_200M
    SLICE_X71Y155        FDCE                                         r  nolabel_line168/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y155        FDCE (Prop_fdce_C_Q)         0.223     1.443 r  nolabel_line168/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.724     5.167    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X7Y192         LUT1 (Prop_lut1_I0_O)        0.043     5.210 f  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.710     5.920    nolabel_line168/AT93C46_IIC/SYS_RST
    SLICE_X5Y200         FDCE                                         f  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.205     6.205    nolabel_line168/AT93C46_IIC/CLK_IN
    SLICE_X5Y200         FDCE                                         r  nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[7]/C
                         clock pessimism              0.000     6.205    
                         clock uncertainty           -0.035     6.170    
    SLICE_X5Y200         FDCE (Recov_fdce_C_CLR)     -0.212     5.958    nolabel_line168/AT93C46_IIC/BOOT_CNT_reg[7]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 nolabel_line168/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_NOA_reg/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 0.266ns (5.631%)  route 4.458ns (94.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 6.221 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.220     1.220    nolabel_line168/CLK_200M
    SLICE_X71Y155        FDCE                                         r  nolabel_line168/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y155        FDCE (Prop_fdce_C_Q)         0.223     1.443 r  nolabel_line168/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.724     5.167    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X7Y192         LUT1 (Prop_lut1_I0_O)        0.043     5.210 f  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.734     5.944    nolabel_line168/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X4Y197         FDCE                                         f  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_NOA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.221     6.221    nolabel_line168/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X4Y197         FDCE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_NOA_reg/C
                         clock pessimism              0.086     6.307    
                         clock uncertainty           -0.035     6.272    
    SLICE_X4Y197         FDCE (Recov_fdce_C_CLR)     -0.212     6.060    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_NOA_reg
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 nolabel_line168/SYS_RSTn_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 0.266ns (5.631%)  route 4.458ns (94.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 6.221 - 5.000 ) 
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.220     1.220    nolabel_line168/CLK_200M
    SLICE_X71Y155        FDCE                                         r  nolabel_line168/SYS_RSTn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y155        FDCE (Prop_fdce_C_Q)         0.223     1.443 r  nolabel_line168/SYS_RSTn_reg/Q
                         net (fo=224, routed)         3.724     5.167    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SYS_RSTn
    SLICE_X7Y192         LUT1 (Prop_lut1_I0_O)        0.043     5.210 f  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/ENB_SDA_i_2/O
                         net (fo=261, routed)         0.734     5.944    nolabel_line168/AT93C46_IIC/PCA9548_SW/SYS_RST
    SLICE_X4Y197         FDCE                                         f  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       1.221     6.221    nolabel_line168/AT93C46_IIC/PCA9548_SW/CLK_IN
    SLICE_X4Y197         FDCE                                         r  nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[1]/C
                         clock pessimism              0.086     6.307    
                         clock uncertainty           -0.035     6.272    
    SLICE_X4Y197         FDCE (Recov_fdce_C_CLR)     -0.212     6.060    nolabel_line168/AT93C46_IIC/PCA9548_SW/IIC_NUM_reg[1]
  -------------------------------------------------------------------
                         required time                          6.060    
                         arrival time                          -5.944    
  -------------------------------------------------------------------
                         slack                                  0.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.107ns (39.773%)  route 0.162ns (60.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.579     0.579    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y172        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDPE (Prop_fdpe_C_Q)         0.107     0.686 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.162     0.848    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X18Y178        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.779     0.779    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y178        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
                         clock pessimism             -0.168     0.611    
    SLICE_X18Y178        FDCE (Remov_fdce_C_CLR)     -0.086     0.525    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.107ns (39.773%)  route 0.162ns (60.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.579     0.579    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y172        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDPE (Prop_fdpe_C_Q)         0.107     0.686 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.162     0.848    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X18Y178        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.779     0.779    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y178        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                         clock pessimism             -0.168     0.611    
    SLICE_X18Y178        FDCE (Remov_fdce_C_CLR)     -0.086     0.525    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_30/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.107ns (39.558%)  route 0.163ns (60.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.579     0.579    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y172        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDPE (Prop_fdpe_C_Q)         0.107     0.686 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.163     0.849    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X18Y171        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_30/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.779     0.779    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y171        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_30/C
                         clock pessimism             -0.187     0.592    
    SLICE_X18Y171        FDCE (Remov_fdce_C_CLR)     -0.086     0.506    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_30
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_12/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.107ns (39.558%)  route 0.163ns (60.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.579     0.579    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y172        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDPE (Prop_fdpe_C_Q)         0.107     0.686 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.163     0.849    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X18Y171        FDPE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_12/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.779     0.779    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y171        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_12/C
                         clock pessimism             -0.187     0.592    
    SLICE_X18Y171        FDPE (Remov_fdpe_C_PRE)     -0.088     0.504    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_12
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_22/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.107ns (39.558%)  route 0.163ns (60.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.579     0.579    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y172        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDPE (Prop_fdpe_C_Q)         0.107     0.686 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.163     0.849    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X18Y171        FDPE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_22/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.779     0.779    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y171        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_22/C
                         clock pessimism             -0.187     0.592    
    SLICE_X18Y171        FDPE (Remov_fdpe_C_PRE)     -0.088     0.504    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_22
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.107ns (38.947%)  route 0.168ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.579     0.579    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y172        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDPE (Prop_fdpe_C_Q)         0.107     0.686 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.168     0.854    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X16Y171        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.779     0.779    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X16Y171        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16/C
                         clock pessimism             -0.187     0.592    
    SLICE_X16Y171        FDCE (Remov_fdce_C_CLR)     -0.086     0.506    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_16
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_19/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.107ns (38.947%)  route 0.168ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.579     0.579    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y172        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDPE (Prop_fdpe_C_Q)         0.107     0.686 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.168     0.854    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X16Y171        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.779     0.779    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X16Y171        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_19/C
                         clock pessimism             -0.187     0.592    
    SLICE_X16Y171        FDCE (Remov_fdce_C_CLR)     -0.086     0.506    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_19
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_27/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.107ns (38.947%)  route 0.168ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.579     0.579    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y172        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDPE (Prop_fdpe_C_Q)         0.107     0.686 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.168     0.854    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X16Y171        FDPE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_27/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.779     0.779    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X16Y171        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_27/C
                         clock pessimism             -0.187     0.592    
    SLICE_X16Y171        FDPE (Remov_fdpe_C_PRE)     -0.088     0.504    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_27
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsVal/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.107ns (38.480%)  route 0.171ns (61.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.579     0.579    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y172        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDPE (Prop_fdpe_C_Q)         0.107     0.686 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.171     0.857    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X18Y170        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsVal/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.780     0.780    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y170        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsVal/C
                         clock pessimism             -0.187     0.593    
    SLICE_X18Y170        FDCE (Remov_fdce_C_CLR)     -0.086     0.507    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsVal
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_0/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.107ns (38.480%)  route 0.171ns (61.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.579     0.579    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y172        FDPE                                         r  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDPE (Prop_fdpe_C_Q)         0.107     0.686 f  nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.171     0.857    nolabel_line168/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X18Y170        FDCE                                         f  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line168/BUFG0/O
                         net (fo=27190, routed)       0.780     0.780    nolabel_line168/SiTCP/SiTCP/CLK
    SLICE_X18Y170        FDCE                                         r  nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_0/C
                         clock pessimism             -0.187     0.593    
    SLICE_X18Y170        FDCE (Remov_fdce_C_CLR)     -0.086     0.507    nolabel_line168/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_0
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.350    





