
ADC_DMA_F1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d8c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08006ea0  08006ea0  00016ea0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072c4  080072c4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080072c4  080072c4  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080072c4  080072c4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072c4  080072c4  000172c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080072c8  080072c8  000172c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080072cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  200001dc  080074a8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000344  080074a8  00020344  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f85f  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002405  00000000  00000000  0002fa64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec0  00000000  00000000  00031e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dd0  00000000  00000000  00032d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001952a  00000000  00000000  00033b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010f66  00000000  00000000  0004d02a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090f9d  00000000  00000000  0005df90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000eef2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f84  00000000  00000000  000eef80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08006e84 	.word	0x08006e84

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08006e84 	.word	0x08006e84

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af02      	add	r7, sp, #8
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	f023 030f 	bic.w	r3, r3, #15
 8000cb4:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	011b      	lsls	r3, r3, #4
 8000cba:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
 8000cbe:	f043 030c 	orr.w	r3, r3, #12
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000cc6:	7bfb      	ldrb	r3, [r7, #15]
 8000cc8:	f043 0308 	orr.w	r3, r3, #8
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000cd0:	7bbb      	ldrb	r3, [r7, #14]
 8000cd2:	f043 030c 	orr.w	r3, r3, #12
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000cda:	7bbb      	ldrb	r3, [r7, #14]
 8000cdc:	f043 0308 	orr.w	r3, r3, #8
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000ce4:	f107 0208 	add.w	r2, r7, #8
 8000ce8:	2364      	movs	r3, #100	; 0x64
 8000cea:	9300      	str	r3, [sp, #0]
 8000cec:	2304      	movs	r3, #4
 8000cee:	214e      	movs	r1, #78	; 0x4e
 8000cf0:	4803      	ldr	r0, [pc, #12]	; (8000d00 <lcd_send_cmd+0x5c>)
 8000cf2:	f001 ffd1 	bl	8002c98 <HAL_I2C_Master_Transmit>
}
 8000cf6:	bf00      	nop
 8000cf8:	3710      	adds	r7, #16
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20000204 	.word	0x20000204

08000d04 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af02      	add	r7, sp, #8
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	f023 030f 	bic.w	r3, r3, #15
 8000d14:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000d16:	79fb      	ldrb	r3, [r7, #7]
 8000d18:	011b      	lsls	r3, r3, #4
 8000d1a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000d1c:	7bfb      	ldrb	r3, [r7, #15]
 8000d1e:	f043 030d 	orr.w	r3, r3, #13
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000d26:	7bfb      	ldrb	r3, [r7, #15]
 8000d28:	f043 0309 	orr.w	r3, r3, #9
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000d30:	7bbb      	ldrb	r3, [r7, #14]
 8000d32:	f043 030d 	orr.w	r3, r3, #13
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000d3a:	7bbb      	ldrb	r3, [r7, #14]
 8000d3c:	f043 0309 	orr.w	r3, r3, #9
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000d44:	f107 0208 	add.w	r2, r7, #8
 8000d48:	2364      	movs	r3, #100	; 0x64
 8000d4a:	9300      	str	r3, [sp, #0]
 8000d4c:	2304      	movs	r3, #4
 8000d4e:	214e      	movs	r1, #78	; 0x4e
 8000d50:	4803      	ldr	r0, [pc, #12]	; (8000d60 <lcd_send_data+0x5c>)
 8000d52:	f001 ffa1 	bl	8002c98 <HAL_I2C_Master_Transmit>
}
 8000d56:	bf00      	nop
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	20000204 	.word	0x20000204

08000d64 <lcd_init>:

void lcd_init (void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8000d68:	2033      	movs	r0, #51	; 0x33
 8000d6a:	f7ff ff9b 	bl	8000ca4 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8000d6e:	2032      	movs	r0, #50	; 0x32
 8000d70:	f7ff ff98 	bl	8000ca4 <lcd_send_cmd>
	HAL_Delay(50);
 8000d74:	2032      	movs	r0, #50	; 0x32
 8000d76:	f000 fd1d 	bl	80017b4 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 8000d7a:	2028      	movs	r0, #40	; 0x28
 8000d7c:	f7ff ff92 	bl	8000ca4 <lcd_send_cmd>
	HAL_Delay(50);
 8000d80:	2032      	movs	r0, #50	; 0x32
 8000d82:	f000 fd17 	bl	80017b4 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8000d86:	2001      	movs	r0, #1
 8000d88:	f7ff ff8c 	bl	8000ca4 <lcd_send_cmd>
	HAL_Delay(50);
 8000d8c:	2032      	movs	r0, #50	; 0x32
 8000d8e:	f000 fd11 	bl	80017b4 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8000d92:	2006      	movs	r0, #6
 8000d94:	f7ff ff86 	bl	8000ca4 <lcd_send_cmd>
	HAL_Delay(50);
 8000d98:	2032      	movs	r0, #50	; 0x32
 8000d9a:	f000 fd0b 	bl	80017b4 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */	
 8000d9e:	200c      	movs	r0, #12
 8000da0:	f7ff ff80 	bl	8000ca4 <lcd_send_cmd>
	HAL_Delay(50);
 8000da4:	2032      	movs	r0, #50	; 0x32
 8000da6:	f000 fd05 	bl	80017b4 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8000daa:	2002      	movs	r0, #2
 8000dac:	f7ff ff7a 	bl	8000ca4 <lcd_send_cmd>
	HAL_Delay(50);
 8000db0:	2032      	movs	r0, #50	; 0x32
 8000db2:	f000 fcff 	bl	80017b4 <HAL_Delay>
	lcd_send_cmd (0x80);
 8000db6:	2080      	movs	r0, #128	; 0x80
 8000db8:	f7ff ff74 	bl	8000ca4 <lcd_send_cmd>
}
 8000dbc:	bf00      	nop
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000dc8:	e006      	b.n	8000dd8 <lcd_send_string+0x18>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	1c5a      	adds	r2, r3, #1
 8000dce:	607a      	str	r2, [r7, #4]
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f7ff ff96 	bl	8000d04 <lcd_send_data>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d1f4      	bne.n	8000dca <lcd_send_string+0xa>
}
 8000de0:	bf00      	nop
 8000de2:	bf00      	nop
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}

08000dea <lcd_goto_XY>:
{
	lcd_send_cmd (0x01); //clear display
}

void lcd_goto_XY (int row, int col)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b084      	sub	sp, #16
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
 8000df2:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1) 
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d108      	bne.n	8000e0c <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	4413      	add	r3, r2
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	337f      	adds	r3, #127	; 0x7f
 8000e08:	73fb      	strb	r3, [r7, #15]
 8000e0a:	e008      	b.n	8000e1e <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	3340      	adds	r3, #64	; 0x40
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	b25b      	sxtb	r3, r3
 8000e16:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000e1a:	b25b      	sxtb	r3, r3
 8000e1c:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8000e1e:	7bfb      	ldrb	r3, [r7, #15]
 8000e20:	4618      	mov	r0, r3
 8000e22:	f7ff ff3f 	bl	8000ca4 <lcd_send_cmd>
}
 8000e26:	bf00      	nop
 8000e28:	3710      	adds	r7, #16
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
	...

08000e30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e34:	f000 fc5c 	bl	80016f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e38:	f000 f86a 	bl	8000f10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e3c:	f000 f9a4 	bl	8001188 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e40:	f000 f984 	bl	800114c <MX_DMA_Init>
  MX_ADC1_Init();
 8000e44:	f000 f8b4 	bl	8000fb0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000e48:	f000 f900 	bl	800104c <MX_I2C1_Init>
  MX_TIM1_Init();
 8000e4c:	f000 f92c 	bl	80010a8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8000e50:	f7ff ff88 	bl	8000d64 <lcd_init>
  lcd_goto_XY(1, 0);
 8000e54:	2100      	movs	r1, #0
 8000e56:	2001      	movs	r0, #1
 8000e58:	f7ff ffc7 	bl	8000dea <lcd_goto_XY>
  lcd_send_string("INF:");
 8000e5c:	4824      	ldr	r0, [pc, #144]	; (8000ef0 <main+0xc0>)
 8000e5e:	f7ff ffaf 	bl	8000dc0 <lcd_send_string>
  HAL_Delay(50);
 8000e62:	2032      	movs	r0, #50	; 0x32
 8000e64:	f000 fca6 	bl	80017b4 <HAL_Delay>
  lcd_goto_XY(2, 0);
 8000e68:	2100      	movs	r1, #0
 8000e6a:	2002      	movs	r0, #2
 8000e6c:	f7ff ffbd 	bl	8000dea <lcd_goto_XY>
  lcd_send_string("TEMP:");
 8000e70:	4820      	ldr	r0, [pc, #128]	; (8000ef4 <main+0xc4>)
 8000e72:	f7ff ffa5 	bl	8000dc0 <lcd_send_string>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data, 2);
 8000e76:	2202      	movs	r2, #2
 8000e78:	491f      	ldr	r1, [pc, #124]	; (8000ef8 <main+0xc8>)
 8000e7a:	4820      	ldr	r0, [pc, #128]	; (8000efc <main+0xcc>)
 8000e7c:	f000 fd96 	bl	80019ac <HAL_ADC_Start_DMA>
	  HAL_Delay(100);
 8000e80:	2064      	movs	r0, #100	; 0x64
 8000e82:	f000 fc97 	bl	80017b4 <HAL_Delay>
	  HAL_ADC_Stop_DMA(&hadc1);
 8000e86:	481d      	ldr	r0, [pc, #116]	; (8000efc <main+0xcc>)
 8000e88:	f000 fe6e 	bl	8001b68 <HAL_ADC_Stop_DMA>
	  temp = (data[0]*322)/4096;
 8000e8c:	4b1a      	ldr	r3, [pc, #104]	; (8000ef8 <main+0xc8>)
 8000e8e:	881b      	ldrh	r3, [r3, #0]
 8000e90:	461a      	mov	r2, r3
 8000e92:	f44f 73a1 	mov.w	r3, #322	; 0x142
 8000e96:	fb03 f302 	mul.w	r3, r3, r2
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	da01      	bge.n	8000ea2 <main+0x72>
 8000e9e:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8000ea2:	131b      	asrs	r3, r3, #12
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff fea9 	bl	8000bfc <__aeabi_i2f>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	4a14      	ldr	r2, [pc, #80]	; (8000f00 <main+0xd0>)
 8000eae:	6013      	str	r3, [r2, #0]
	  if(data[1]>3300){
 8000eb0:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <main+0xc8>)
 8000eb2:	885b      	ldrh	r3, [r3, #2]
 8000eb4:	f640 42e4 	movw	r2, #3300	; 0xce4
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d903      	bls.n	8000ec4 <main+0x94>
		  gas=1;
 8000ebc:	4b11      	ldr	r3, [pc, #68]	; (8000f04 <main+0xd4>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	801a      	strh	r2, [r3, #0]
 8000ec2:	e002      	b.n	8000eca <main+0x9a>
	  }
	  else gas=0;
 8000ec4:	4b0f      	ldr	r3, [pc, #60]	; (8000f04 <main+0xd4>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	801a      	strh	r2, [r3, #0]
	  sprintf(var,"%.2f *C",temp);
 8000eca:	4b0d      	ldr	r3, [pc, #52]	; (8000f00 <main+0xd0>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff faaa 	bl	8000428 <__aeabi_f2d>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	490b      	ldr	r1, [pc, #44]	; (8000f08 <main+0xd8>)
 8000eda:	480c      	ldr	r0, [pc, #48]	; (8000f0c <main+0xdc>)
 8000edc:	f003 fd9a 	bl	8004a14 <siprintf>
	  lcd_goto_XY(2, 8);
 8000ee0:	2108      	movs	r1, #8
 8000ee2:	2002      	movs	r0, #2
 8000ee4:	f7ff ff81 	bl	8000dea <lcd_goto_XY>
	  lcd_send_string(var);
 8000ee8:	4808      	ldr	r0, [pc, #32]	; (8000f0c <main+0xdc>)
 8000eea:	f7ff ff69 	bl	8000dc0 <lcd_send_string>
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data, 2);
 8000eee:	e7c2      	b.n	8000e76 <main+0x46>
 8000ef0:	08006ea0 	.word	0x08006ea0
 8000ef4:	08006ea8 	.word	0x08006ea8
 8000ef8:	200002d4 	.word	0x200002d4
 8000efc:	2000025c 	.word	0x2000025c
 8000f00:	20000258 	.word	0x20000258
 8000f04:	200002d0 	.word	0x200002d0
 8000f08:	08006eb0 	.word	0x08006eb0
 8000f0c:	20000320 	.word	0x20000320

08000f10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b094      	sub	sp, #80	; 0x50
 8000f14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f1a:	2228      	movs	r2, #40	; 0x28
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f003 f910 	bl	8004144 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	609a      	str	r2, [r3, #8]
 8000f30:	60da      	str	r2, [r3, #12]
 8000f32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f34:	1d3b      	adds	r3, r7, #4
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
 8000f3e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f40:	2301      	movs	r3, #1
 8000f42:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f44:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f48:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f4e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f52:	4618      	mov	r0, r3
 8000f54:	f002 f9a6 	bl	80032a4 <HAL_RCC_OscConfig>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <SystemClock_Config+0x52>
  {
    Error_Handler();
 8000f5e:	f000 f99f 	bl	80012a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f62:	230f      	movs	r3, #15
 8000f64:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000f66:	2301      	movs	r3, #1
 8000f68:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f72:	2300      	movs	r3, #0
 8000f74:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f76:	f107 0314 	add.w	r3, r7, #20
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f002 fc11 	bl	80037a4 <HAL_RCC_ClockConfig>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000f88:	f000 f98a 	bl	80012a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000f90:	2300      	movs	r3, #0
 8000f92:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	4618      	mov	r0, r3
 8000f98:	f002 fd8a 	bl	8003ab0 <HAL_RCCEx_PeriphCLKConfig>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000fa2:	f000 f97d 	bl	80012a0 <Error_Handler>
  }
}
 8000fa6:	bf00      	nop
 8000fa8:	3750      	adds	r7, #80	; 0x50
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
	...

08000fb0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fb6:	1d3b      	adds	r3, r7, #4
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fc0:	4b20      	ldr	r3, [pc, #128]	; (8001044 <MX_ADC1_Init+0x94>)
 8000fc2:	4a21      	ldr	r2, [pc, #132]	; (8001048 <MX_ADC1_Init+0x98>)
 8000fc4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000fc6:	4b1f      	ldr	r3, [pc, #124]	; (8001044 <MX_ADC1_Init+0x94>)
 8000fc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000fcc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fce:	4b1d      	ldr	r3, [pc, #116]	; (8001044 <MX_ADC1_Init+0x94>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fd4:	4b1b      	ldr	r3, [pc, #108]	; (8001044 <MX_ADC1_Init+0x94>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fda:	4b1a      	ldr	r3, [pc, #104]	; (8001044 <MX_ADC1_Init+0x94>)
 8000fdc:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000fe0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fe2:	4b18      	ldr	r3, [pc, #96]	; (8001044 <MX_ADC1_Init+0x94>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000fe8:	4b16      	ldr	r3, [pc, #88]	; (8001044 <MX_ADC1_Init+0x94>)
 8000fea:	2202      	movs	r2, #2
 8000fec:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fee:	4815      	ldr	r0, [pc, #84]	; (8001044 <MX_ADC1_Init+0x94>)
 8000ff0:	f000 fc04 	bl	80017fc <HAL_ADC_Init>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000ffa:	f000 f951 	bl	80012a0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000ffe:	2300      	movs	r3, #0
 8001000:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001002:	2301      	movs	r3, #1
 8001004:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	4619      	mov	r1, r3
 800100e:	480d      	ldr	r0, [pc, #52]	; (8001044 <MX_ADC1_Init+0x94>)
 8001010:	f000 fe10 	bl	8001c34 <HAL_ADC_ConfigChannel>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800101a:	f000 f941 	bl	80012a0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800101e:	2301      	movs	r3, #1
 8001020:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001022:	2302      	movs	r3, #2
 8001024:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001026:	1d3b      	adds	r3, r7, #4
 8001028:	4619      	mov	r1, r3
 800102a:	4806      	ldr	r0, [pc, #24]	; (8001044 <MX_ADC1_Init+0x94>)
 800102c:	f000 fe02 	bl	8001c34 <HAL_ADC_ConfigChannel>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001036:	f000 f933 	bl	80012a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800103a:	bf00      	nop
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	2000025c 	.word	0x2000025c
 8001048:	40012400 	.word	0x40012400

0800104c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001050:	4b12      	ldr	r3, [pc, #72]	; (800109c <MX_I2C1_Init+0x50>)
 8001052:	4a13      	ldr	r2, [pc, #76]	; (80010a0 <MX_I2C1_Init+0x54>)
 8001054:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001056:	4b11      	ldr	r3, [pc, #68]	; (800109c <MX_I2C1_Init+0x50>)
 8001058:	4a12      	ldr	r2, [pc, #72]	; (80010a4 <MX_I2C1_Init+0x58>)
 800105a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800105c:	4b0f      	ldr	r3, [pc, #60]	; (800109c <MX_I2C1_Init+0x50>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001062:	4b0e      	ldr	r3, [pc, #56]	; (800109c <MX_I2C1_Init+0x50>)
 8001064:	2200      	movs	r2, #0
 8001066:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001068:	4b0c      	ldr	r3, [pc, #48]	; (800109c <MX_I2C1_Init+0x50>)
 800106a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800106e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001070:	4b0a      	ldr	r3, [pc, #40]	; (800109c <MX_I2C1_Init+0x50>)
 8001072:	2200      	movs	r2, #0
 8001074:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001076:	4b09      	ldr	r3, [pc, #36]	; (800109c <MX_I2C1_Init+0x50>)
 8001078:	2200      	movs	r2, #0
 800107a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800107c:	4b07      	ldr	r3, [pc, #28]	; (800109c <MX_I2C1_Init+0x50>)
 800107e:	2200      	movs	r2, #0
 8001080:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001082:	4b06      	ldr	r3, [pc, #24]	; (800109c <MX_I2C1_Init+0x50>)
 8001084:	2200      	movs	r2, #0
 8001086:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001088:	4804      	ldr	r0, [pc, #16]	; (800109c <MX_I2C1_Init+0x50>)
 800108a:	f001 fcc1 	bl	8002a10 <HAL_I2C_Init>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001094:	f000 f904 	bl	80012a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20000204 	.word	0x20000204
 80010a0:	40005400 	.word	0x40005400
 80010a4:	000186a0 	.word	0x000186a0

080010a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ae:	f107 0308 	add.w	r3, r7, #8
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	605a      	str	r2, [r3, #4]
 80010b8:	609a      	str	r2, [r3, #8]
 80010ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010bc:	463b      	mov	r3, r7
 80010be:	2200      	movs	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010c4:	4b1f      	ldr	r3, [pc, #124]	; (8001144 <MX_TIM1_Init+0x9c>)
 80010c6:	4a20      	ldr	r2, [pc, #128]	; (8001148 <MX_TIM1_Init+0xa0>)
 80010c8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7999;
 80010ca:	4b1e      	ldr	r3, [pc, #120]	; (8001144 <MX_TIM1_Init+0x9c>)
 80010cc:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80010d0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010d2:	4b1c      	ldr	r3, [pc, #112]	; (8001144 <MX_TIM1_Init+0x9c>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 80010d8:	4b1a      	ldr	r3, [pc, #104]	; (8001144 <MX_TIM1_Init+0x9c>)
 80010da:	f241 3287 	movw	r2, #4999	; 0x1387
 80010de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010e0:	4b18      	ldr	r3, [pc, #96]	; (8001144 <MX_TIM1_Init+0x9c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010e6:	4b17      	ldr	r3, [pc, #92]	; (8001144 <MX_TIM1_Init+0x9c>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ec:	4b15      	ldr	r3, [pc, #84]	; (8001144 <MX_TIM1_Init+0x9c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010f2:	4814      	ldr	r0, [pc, #80]	; (8001144 <MX_TIM1_Init+0x9c>)
 80010f4:	f002 fd92 	bl	8003c1c <HAL_TIM_Base_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80010fe:	f000 f8cf 	bl	80012a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001102:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001106:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001108:	f107 0308 	add.w	r3, r7, #8
 800110c:	4619      	mov	r1, r3
 800110e:	480d      	ldr	r0, [pc, #52]	; (8001144 <MX_TIM1_Init+0x9c>)
 8001110:	f002 fdd3 	bl	8003cba <HAL_TIM_ConfigClockSource>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800111a:	f000 f8c1 	bl	80012a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800111e:	2300      	movs	r3, #0
 8001120:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001122:	2300      	movs	r3, #0
 8001124:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001126:	463b      	mov	r3, r7
 8001128:	4619      	mov	r1, r3
 800112a:	4806      	ldr	r0, [pc, #24]	; (8001144 <MX_TIM1_Init+0x9c>)
 800112c:	f002 ff82 	bl	8004034 <HAL_TIMEx_MasterConfigSynchronization>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001136:	f000 f8b3 	bl	80012a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800113a:	bf00      	nop
 800113c:	3718      	adds	r7, #24
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	200002d8 	.word	0x200002d8
 8001148:	40012c00 	.word	0x40012c00

0800114c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001152:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <MX_DMA_Init+0x38>)
 8001154:	695b      	ldr	r3, [r3, #20]
 8001156:	4a0b      	ldr	r2, [pc, #44]	; (8001184 <MX_DMA_Init+0x38>)
 8001158:	f043 0301 	orr.w	r3, r3, #1
 800115c:	6153      	str	r3, [r2, #20]
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <MX_DMA_Init+0x38>)
 8001160:	695b      	ldr	r3, [r3, #20]
 8001162:	f003 0301 	and.w	r3, r3, #1
 8001166:	607b      	str	r3, [r7, #4]
 8001168:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800116a:	2200      	movs	r2, #0
 800116c:	2100      	movs	r1, #0
 800116e:	200b      	movs	r0, #11
 8001170:	f001 f831 	bl	80021d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001174:	200b      	movs	r0, #11
 8001176:	f001 f84a 	bl	800220e <HAL_NVIC_EnableIRQ>

}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40021000 	.word	0x40021000

08001188 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b088      	sub	sp, #32
 800118c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118e:	f107 0310 	add.w	r3, r7, #16
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800119c:	4b3b      	ldr	r3, [pc, #236]	; (800128c <MX_GPIO_Init+0x104>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	4a3a      	ldr	r2, [pc, #232]	; (800128c <MX_GPIO_Init+0x104>)
 80011a2:	f043 0310 	orr.w	r3, r3, #16
 80011a6:	6193      	str	r3, [r2, #24]
 80011a8:	4b38      	ldr	r3, [pc, #224]	; (800128c <MX_GPIO_Init+0x104>)
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	f003 0310 	and.w	r3, r3, #16
 80011b0:	60fb      	str	r3, [r7, #12]
 80011b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011b4:	4b35      	ldr	r3, [pc, #212]	; (800128c <MX_GPIO_Init+0x104>)
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	4a34      	ldr	r2, [pc, #208]	; (800128c <MX_GPIO_Init+0x104>)
 80011ba:	f043 0320 	orr.w	r3, r3, #32
 80011be:	6193      	str	r3, [r2, #24]
 80011c0:	4b32      	ldr	r3, [pc, #200]	; (800128c <MX_GPIO_Init+0x104>)
 80011c2:	699b      	ldr	r3, [r3, #24]
 80011c4:	f003 0320 	and.w	r3, r3, #32
 80011c8:	60bb      	str	r3, [r7, #8]
 80011ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011cc:	4b2f      	ldr	r3, [pc, #188]	; (800128c <MX_GPIO_Init+0x104>)
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	4a2e      	ldr	r2, [pc, #184]	; (800128c <MX_GPIO_Init+0x104>)
 80011d2:	f043 0304 	orr.w	r3, r3, #4
 80011d6:	6193      	str	r3, [r2, #24]
 80011d8:	4b2c      	ldr	r3, [pc, #176]	; (800128c <MX_GPIO_Init+0x104>)
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	f003 0304 	and.w	r3, r3, #4
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011e4:	4b29      	ldr	r3, [pc, #164]	; (800128c <MX_GPIO_Init+0x104>)
 80011e6:	699b      	ldr	r3, [r3, #24]
 80011e8:	4a28      	ldr	r2, [pc, #160]	; (800128c <MX_GPIO_Init+0x104>)
 80011ea:	f043 0308 	orr.w	r3, r3, #8
 80011ee:	6193      	str	r3, [r2, #24]
 80011f0:	4b26      	ldr	r3, [pc, #152]	; (800128c <MX_GPIO_Init+0x104>)
 80011f2:	699b      	ldr	r3, [r3, #24]
 80011f4:	f003 0308 	and.w	r3, r3, #8
 80011f8:	603b      	str	r3, [r7, #0]
 80011fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80011fc:	2200      	movs	r2, #0
 80011fe:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001202:	4823      	ldr	r0, [pc, #140]	; (8001290 <MX_GPIO_Init+0x108>)
 8001204:	f001 fbca 	bl	800299c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 8001208:	2200      	movs	r2, #0
 800120a:	2150      	movs	r1, #80	; 0x50
 800120c:	4821      	ldr	r0, [pc, #132]	; (8001294 <MX_GPIO_Init+0x10c>)
 800120e:	f001 fbc5 	bl	800299c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001212:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001216:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001218:	2301      	movs	r3, #1
 800121a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001220:	2302      	movs	r3, #2
 8001222:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001224:	f107 0310 	add.w	r3, r7, #16
 8001228:	4619      	mov	r1, r3
 800122a:	4819      	ldr	r0, [pc, #100]	; (8001290 <MX_GPIO_Init+0x108>)
 800122c:	f001 fa32 	bl	8002694 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001230:	2350      	movs	r3, #80	; 0x50
 8001232:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001234:	2301      	movs	r3, #1
 8001236:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001238:	2300      	movs	r3, #0
 800123a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123c:	2302      	movs	r3, #2
 800123e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001240:	f107 0310 	add.w	r3, r7, #16
 8001244:	4619      	mov	r1, r3
 8001246:	4813      	ldr	r0, [pc, #76]	; (8001294 <MX_GPIO_Init+0x10c>)
 8001248:	f001 fa24 	bl	8002694 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800124c:	2303      	movs	r3, #3
 800124e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001250:	4b11      	ldr	r3, [pc, #68]	; (8001298 <MX_GPIO_Init+0x110>)
 8001252:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001254:	2300      	movs	r3, #0
 8001256:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001258:	f107 0310 	add.w	r3, r7, #16
 800125c:	4619      	mov	r1, r3
 800125e:	480f      	ldr	r0, [pc, #60]	; (800129c <MX_GPIO_Init+0x114>)
 8001260:	f001 fa18 	bl	8002694 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 8001264:	2200      	movs	r2, #0
 8001266:	2102      	movs	r1, #2
 8001268:	2006      	movs	r0, #6
 800126a:	f000 ffb4 	bl	80021d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800126e:	2006      	movs	r0, #6
 8001270:	f000 ffcd 	bl	800220e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8001274:	2200      	movs	r2, #0
 8001276:	2101      	movs	r1, #1
 8001278:	2007      	movs	r0, #7
 800127a:	f000 ffac 	bl	80021d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800127e:	2007      	movs	r0, #7
 8001280:	f000 ffc5 	bl	800220e <HAL_NVIC_EnableIRQ>

}
 8001284:	bf00      	nop
 8001286:	3720      	adds	r7, #32
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40021000 	.word	0x40021000
 8001290:	40011000 	.word	0x40011000
 8001294:	40010800 	.word	0x40010800
 8001298:	10110000 	.word	0x10110000
 800129c:	40010c00 	.word	0x40010c00

080012a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012a4:	b672      	cpsid	i
}
 80012a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012a8:	e7fe      	b.n	80012a8 <Error_Handler+0x8>
	...

080012ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012b2:	4b15      	ldr	r3, [pc, #84]	; (8001308 <HAL_MspInit+0x5c>)
 80012b4:	699b      	ldr	r3, [r3, #24]
 80012b6:	4a14      	ldr	r2, [pc, #80]	; (8001308 <HAL_MspInit+0x5c>)
 80012b8:	f043 0301 	orr.w	r3, r3, #1
 80012bc:	6193      	str	r3, [r2, #24]
 80012be:	4b12      	ldr	r3, [pc, #72]	; (8001308 <HAL_MspInit+0x5c>)
 80012c0:	699b      	ldr	r3, [r3, #24]
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ca:	4b0f      	ldr	r3, [pc, #60]	; (8001308 <HAL_MspInit+0x5c>)
 80012cc:	69db      	ldr	r3, [r3, #28]
 80012ce:	4a0e      	ldr	r2, [pc, #56]	; (8001308 <HAL_MspInit+0x5c>)
 80012d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012d4:	61d3      	str	r3, [r2, #28]
 80012d6:	4b0c      	ldr	r3, [pc, #48]	; (8001308 <HAL_MspInit+0x5c>)
 80012d8:	69db      	ldr	r3, [r3, #28]
 80012da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012de:	607b      	str	r3, [r7, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012e2:	4b0a      	ldr	r3, [pc, #40]	; (800130c <HAL_MspInit+0x60>)
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	4a04      	ldr	r2, [pc, #16]	; (800130c <HAL_MspInit+0x60>)
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012fe:	bf00      	nop
 8001300:	3714      	adds	r7, #20
 8001302:	46bd      	mov	sp, r7
 8001304:	bc80      	pop	{r7}
 8001306:	4770      	bx	lr
 8001308:	40021000 	.word	0x40021000
 800130c:	40010000 	.word	0x40010000

08001310 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b088      	sub	sp, #32
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001318:	f107 0310 	add.w	r3, r7, #16
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4a28      	ldr	r2, [pc, #160]	; (80013cc <HAL_ADC_MspInit+0xbc>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d149      	bne.n	80013c4 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001330:	4b27      	ldr	r3, [pc, #156]	; (80013d0 <HAL_ADC_MspInit+0xc0>)
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	4a26      	ldr	r2, [pc, #152]	; (80013d0 <HAL_ADC_MspInit+0xc0>)
 8001336:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800133a:	6193      	str	r3, [r2, #24]
 800133c:	4b24      	ldr	r3, [pc, #144]	; (80013d0 <HAL_ADC_MspInit+0xc0>)
 800133e:	699b      	ldr	r3, [r3, #24]
 8001340:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001348:	4b21      	ldr	r3, [pc, #132]	; (80013d0 <HAL_ADC_MspInit+0xc0>)
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	4a20      	ldr	r2, [pc, #128]	; (80013d0 <HAL_ADC_MspInit+0xc0>)
 800134e:	f043 0304 	orr.w	r3, r3, #4
 8001352:	6193      	str	r3, [r2, #24]
 8001354:	4b1e      	ldr	r3, [pc, #120]	; (80013d0 <HAL_ADC_MspInit+0xc0>)
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	f003 0304 	and.w	r3, r3, #4
 800135c:	60bb      	str	r3, [r7, #8]
 800135e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001360:	2303      	movs	r3, #3
 8001362:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001364:	2303      	movs	r3, #3
 8001366:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001368:	f107 0310 	add.w	r3, r7, #16
 800136c:	4619      	mov	r1, r3
 800136e:	4819      	ldr	r0, [pc, #100]	; (80013d4 <HAL_ADC_MspInit+0xc4>)
 8001370:	f001 f990 	bl	8002694 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001374:	4b18      	ldr	r3, [pc, #96]	; (80013d8 <HAL_ADC_MspInit+0xc8>)
 8001376:	4a19      	ldr	r2, [pc, #100]	; (80013dc <HAL_ADC_MspInit+0xcc>)
 8001378:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800137a:	4b17      	ldr	r3, [pc, #92]	; (80013d8 <HAL_ADC_MspInit+0xc8>)
 800137c:	2200      	movs	r2, #0
 800137e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001380:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <HAL_ADC_MspInit+0xc8>)
 8001382:	2200      	movs	r2, #0
 8001384:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001386:	4b14      	ldr	r3, [pc, #80]	; (80013d8 <HAL_ADC_MspInit+0xc8>)
 8001388:	2280      	movs	r2, #128	; 0x80
 800138a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800138c:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <HAL_ADC_MspInit+0xc8>)
 800138e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001392:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001394:	4b10      	ldr	r3, [pc, #64]	; (80013d8 <HAL_ADC_MspInit+0xc8>)
 8001396:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800139a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800139c:	4b0e      	ldr	r3, [pc, #56]	; (80013d8 <HAL_ADC_MspInit+0xc8>)
 800139e:	2220      	movs	r2, #32
 80013a0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80013a2:	4b0d      	ldr	r3, [pc, #52]	; (80013d8 <HAL_ADC_MspInit+0xc8>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80013a8:	480b      	ldr	r0, [pc, #44]	; (80013d8 <HAL_ADC_MspInit+0xc8>)
 80013aa:	f000 ff4b 	bl	8002244 <HAL_DMA_Init>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80013b4:	f7ff ff74 	bl	80012a0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	4a07      	ldr	r2, [pc, #28]	; (80013d8 <HAL_ADC_MspInit+0xc8>)
 80013bc:	621a      	str	r2, [r3, #32]
 80013be:	4a06      	ldr	r2, [pc, #24]	; (80013d8 <HAL_ADC_MspInit+0xc8>)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80013c4:	bf00      	nop
 80013c6:	3720      	adds	r7, #32
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40012400 	.word	0x40012400
 80013d0:	40021000 	.word	0x40021000
 80013d4:	40010800 	.word	0x40010800
 80013d8:	2000028c 	.word	0x2000028c
 80013dc:	40020008 	.word	0x40020008

080013e0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 0310 	add.w	r3, r7, #16
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a15      	ldr	r2, [pc, #84]	; (8001450 <HAL_I2C_MspInit+0x70>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d123      	bne.n	8001448 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001400:	4b14      	ldr	r3, [pc, #80]	; (8001454 <HAL_I2C_MspInit+0x74>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	4a13      	ldr	r2, [pc, #76]	; (8001454 <HAL_I2C_MspInit+0x74>)
 8001406:	f043 0308 	orr.w	r3, r3, #8
 800140a:	6193      	str	r3, [r2, #24]
 800140c:	4b11      	ldr	r3, [pc, #68]	; (8001454 <HAL_I2C_MspInit+0x74>)
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	f003 0308 	and.w	r3, r3, #8
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001418:	23c0      	movs	r3, #192	; 0xc0
 800141a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800141c:	2312      	movs	r3, #18
 800141e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001420:	2303      	movs	r3, #3
 8001422:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001424:	f107 0310 	add.w	r3, r7, #16
 8001428:	4619      	mov	r1, r3
 800142a:	480b      	ldr	r0, [pc, #44]	; (8001458 <HAL_I2C_MspInit+0x78>)
 800142c:	f001 f932 	bl	8002694 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001430:	4b08      	ldr	r3, [pc, #32]	; (8001454 <HAL_I2C_MspInit+0x74>)
 8001432:	69db      	ldr	r3, [r3, #28]
 8001434:	4a07      	ldr	r2, [pc, #28]	; (8001454 <HAL_I2C_MspInit+0x74>)
 8001436:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800143a:	61d3      	str	r3, [r2, #28]
 800143c:	4b05      	ldr	r3, [pc, #20]	; (8001454 <HAL_I2C_MspInit+0x74>)
 800143e:	69db      	ldr	r3, [r3, #28]
 8001440:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001444:	60bb      	str	r3, [r7, #8]
 8001446:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001448:	bf00      	nop
 800144a:	3720      	adds	r7, #32
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40005400 	.word	0x40005400
 8001454:	40021000 	.word	0x40021000
 8001458:	40010c00 	.word	0x40010c00

0800145c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800145c:	b480      	push	{r7}
 800145e:	b085      	sub	sp, #20
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a09      	ldr	r2, [pc, #36]	; (8001490 <HAL_TIM_Base_MspInit+0x34>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d10b      	bne.n	8001486 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800146e:	4b09      	ldr	r3, [pc, #36]	; (8001494 <HAL_TIM_Base_MspInit+0x38>)
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	4a08      	ldr	r2, [pc, #32]	; (8001494 <HAL_TIM_Base_MspInit+0x38>)
 8001474:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001478:	6193      	str	r3, [r2, #24]
 800147a:	4b06      	ldr	r3, [pc, #24]	; (8001494 <HAL_TIM_Base_MspInit+0x38>)
 800147c:	699b      	ldr	r3, [r3, #24]
 800147e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001486:	bf00      	nop
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	bc80      	pop	{r7}
 800148e:	4770      	bx	lr
 8001490:	40012c00 	.word	0x40012c00
 8001494:	40021000 	.word	0x40021000

08001498 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800149c:	e7fe      	b.n	800149c <NMI_Handler+0x4>

0800149e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800149e:	b480      	push	{r7}
 80014a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014a2:	e7fe      	b.n	80014a2 <HardFault_Handler+0x4>

080014a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a8:	e7fe      	b.n	80014a8 <MemManage_Handler+0x4>

080014aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014aa:	b480      	push	{r7}
 80014ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ae:	e7fe      	b.n	80014ae <BusFault_Handler+0x4>

080014b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b4:	e7fe      	b.n	80014b4 <UsageFault_Handler+0x4>

080014b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014b6:	b480      	push	{r7}
 80014b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr

080014c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014c2:	b480      	push	{r7}
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014c6:	bf00      	nop
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr

080014ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr

080014da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014da:	b580      	push	{r7, lr}
 80014dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014de:	f000 f94d 	bl	800177c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}

080014e6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80014ea:	2001      	movs	r0, #1
 80014ec:	f001 fa6e 	bl	80029cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80014f8:	2002      	movs	r0, #2
 80014fa:	f001 fa67 	bl	80029cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
	...

08001504 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001508:	4802      	ldr	r0, [pc, #8]	; (8001514 <DMA1_Channel1_IRQHandler+0x10>)
 800150a:	f000 ff8f 	bl	800242c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	2000028c 	.word	0x2000028c

08001518 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
	return 1;
 800151c:	2301      	movs	r3, #1
}
 800151e:	4618      	mov	r0, r3
 8001520:	46bd      	mov	sp, r7
 8001522:	bc80      	pop	{r7}
 8001524:	4770      	bx	lr

08001526 <_kill>:

int _kill(int pid, int sig)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b082      	sub	sp, #8
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
 800152e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001530:	f002 fdde 	bl	80040f0 <__errno>
 8001534:	4603      	mov	r3, r0
 8001536:	2216      	movs	r2, #22
 8001538:	601a      	str	r2, [r3, #0]
	return -1;
 800153a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800153e:	4618      	mov	r0, r3
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <_exit>:

void _exit (int status)
{
 8001546:	b580      	push	{r7, lr}
 8001548:	b082      	sub	sp, #8
 800154a:	af00      	add	r7, sp, #0
 800154c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800154e:	f04f 31ff 	mov.w	r1, #4294967295
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff ffe7 	bl	8001526 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001558:	e7fe      	b.n	8001558 <_exit+0x12>

0800155a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b086      	sub	sp, #24
 800155e:	af00      	add	r7, sp, #0
 8001560:	60f8      	str	r0, [r7, #12]
 8001562:	60b9      	str	r1, [r7, #8]
 8001564:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001566:	2300      	movs	r3, #0
 8001568:	617b      	str	r3, [r7, #20]
 800156a:	e00a      	b.n	8001582 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800156c:	f3af 8000 	nop.w
 8001570:	4601      	mov	r1, r0
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	1c5a      	adds	r2, r3, #1
 8001576:	60ba      	str	r2, [r7, #8]
 8001578:	b2ca      	uxtb	r2, r1
 800157a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	3301      	adds	r3, #1
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	697a      	ldr	r2, [r7, #20]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	429a      	cmp	r2, r3
 8001588:	dbf0      	blt.n	800156c <_read+0x12>
	}

return len;
 800158a:	687b      	ldr	r3, [r7, #4]
}
 800158c:	4618      	mov	r0, r3
 800158e:	3718      	adds	r7, #24
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}

08001594 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]
 80015a4:	e009      	b.n	80015ba <_write+0x26>
	{
		__io_putchar(*ptr++);
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	1c5a      	adds	r2, r3, #1
 80015aa:	60ba      	str	r2, [r7, #8]
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	3301      	adds	r3, #1
 80015b8:	617b      	str	r3, [r7, #20]
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	429a      	cmp	r2, r3
 80015c0:	dbf1      	blt.n	80015a6 <_write+0x12>
	}
	return len;
 80015c2:	687b      	ldr	r3, [r7, #4]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3718      	adds	r7, #24
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <_close>:

int _close(int file)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
	return -1;
 80015d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015d8:	4618      	mov	r0, r3
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	bc80      	pop	{r7}
 80015e0:	4770      	bx	lr

080015e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015e2:	b480      	push	{r7}
 80015e4:	b083      	sub	sp, #12
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
 80015ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015f2:	605a      	str	r2, [r3, #4]
	return 0;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bc80      	pop	{r7}
 80015fe:	4770      	bx	lr

08001600 <_isatty>:

int _isatty(int file)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	return 1;
 8001608:	2301      	movs	r3, #1
}
 800160a:	4618      	mov	r0, r3
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr

08001614 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	60f8      	str	r0, [r7, #12]
 800161c:	60b9      	str	r1, [r7, #8]
 800161e:	607a      	str	r2, [r7, #4]
	return 0;
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3714      	adds	r7, #20
 8001626:	46bd      	mov	sp, r7
 8001628:	bc80      	pop	{r7}
 800162a:	4770      	bx	lr

0800162c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b086      	sub	sp, #24
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001634:	4a14      	ldr	r2, [pc, #80]	; (8001688 <_sbrk+0x5c>)
 8001636:	4b15      	ldr	r3, [pc, #84]	; (800168c <_sbrk+0x60>)
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001640:	4b13      	ldr	r3, [pc, #76]	; (8001690 <_sbrk+0x64>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d102      	bne.n	800164e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001648:	4b11      	ldr	r3, [pc, #68]	; (8001690 <_sbrk+0x64>)
 800164a:	4a12      	ldr	r2, [pc, #72]	; (8001694 <_sbrk+0x68>)
 800164c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800164e:	4b10      	ldr	r3, [pc, #64]	; (8001690 <_sbrk+0x64>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4413      	add	r3, r2
 8001656:	693a      	ldr	r2, [r7, #16]
 8001658:	429a      	cmp	r2, r3
 800165a:	d207      	bcs.n	800166c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800165c:	f002 fd48 	bl	80040f0 <__errno>
 8001660:	4603      	mov	r3, r0
 8001662:	220c      	movs	r2, #12
 8001664:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001666:	f04f 33ff 	mov.w	r3, #4294967295
 800166a:	e009      	b.n	8001680 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800166c:	4b08      	ldr	r3, [pc, #32]	; (8001690 <_sbrk+0x64>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001672:	4b07      	ldr	r3, [pc, #28]	; (8001690 <_sbrk+0x64>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4413      	add	r3, r2
 800167a:	4a05      	ldr	r2, [pc, #20]	; (8001690 <_sbrk+0x64>)
 800167c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800167e:	68fb      	ldr	r3, [r7, #12]
}
 8001680:	4618      	mov	r0, r3
 8001682:	3718      	adds	r7, #24
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	20005000 	.word	0x20005000
 800168c:	00000400 	.word	0x00000400
 8001690:	200001f8 	.word	0x200001f8
 8001694:	20000348 	.word	0x20000348

08001698 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr

080016a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016a4:	480c      	ldr	r0, [pc, #48]	; (80016d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016a6:	490d      	ldr	r1, [pc, #52]	; (80016dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016a8:	4a0d      	ldr	r2, [pc, #52]	; (80016e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016ac:	e002      	b.n	80016b4 <LoopCopyDataInit>

080016ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016b2:	3304      	adds	r3, #4

080016b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016b8:	d3f9      	bcc.n	80016ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ba:	4a0a      	ldr	r2, [pc, #40]	; (80016e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016bc:	4c0a      	ldr	r4, [pc, #40]	; (80016e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016c0:	e001      	b.n	80016c6 <LoopFillZerobss>

080016c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016c4:	3204      	adds	r2, #4

080016c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016c8:	d3fb      	bcc.n	80016c2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80016ca:	f7ff ffe5 	bl	8001698 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016ce:	f002 fd15 	bl	80040fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016d2:	f7ff fbad 	bl	8000e30 <main>
  bx lr
 80016d6:	4770      	bx	lr
  ldr r0, =_sdata
 80016d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016dc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80016e0:	080072cc 	.word	0x080072cc
  ldr r2, =_sbss
 80016e4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80016e8:	20000344 	.word	0x20000344

080016ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016ec:	e7fe      	b.n	80016ec <ADC1_2_IRQHandler>
	...

080016f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016f4:	4b08      	ldr	r3, [pc, #32]	; (8001718 <HAL_Init+0x28>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a07      	ldr	r2, [pc, #28]	; (8001718 <HAL_Init+0x28>)
 80016fa:	f043 0310 	orr.w	r3, r3, #16
 80016fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001700:	2003      	movs	r0, #3
 8001702:	f000 fd5d 	bl	80021c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001706:	200f      	movs	r0, #15
 8001708:	f000 f808 	bl	800171c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800170c:	f7ff fdce 	bl	80012ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40022000 	.word	0x40022000

0800171c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001724:	4b12      	ldr	r3, [pc, #72]	; (8001770 <HAL_InitTick+0x54>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	4b12      	ldr	r3, [pc, #72]	; (8001774 <HAL_InitTick+0x58>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	4619      	mov	r1, r3
 800172e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001732:	fbb3 f3f1 	udiv	r3, r3, r1
 8001736:	fbb2 f3f3 	udiv	r3, r2, r3
 800173a:	4618      	mov	r0, r3
 800173c:	f000 fd75 	bl	800222a <HAL_SYSTICK_Config>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e00e      	b.n	8001768 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b0f      	cmp	r3, #15
 800174e:	d80a      	bhi.n	8001766 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001750:	2200      	movs	r2, #0
 8001752:	6879      	ldr	r1, [r7, #4]
 8001754:	f04f 30ff 	mov.w	r0, #4294967295
 8001758:	f000 fd3d 	bl	80021d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800175c:	4a06      	ldr	r2, [pc, #24]	; (8001778 <HAL_InitTick+0x5c>)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001762:	2300      	movs	r3, #0
 8001764:	e000      	b.n	8001768 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
}
 8001768:	4618      	mov	r0, r3
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000000 	.word	0x20000000
 8001774:	20000008 	.word	0x20000008
 8001778:	20000004 	.word	0x20000004

0800177c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001780:	4b05      	ldr	r3, [pc, #20]	; (8001798 <HAL_IncTick+0x1c>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	461a      	mov	r2, r3
 8001786:	4b05      	ldr	r3, [pc, #20]	; (800179c <HAL_IncTick+0x20>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4413      	add	r3, r2
 800178c:	4a03      	ldr	r2, [pc, #12]	; (800179c <HAL_IncTick+0x20>)
 800178e:	6013      	str	r3, [r2, #0]
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	bc80      	pop	{r7}
 8001796:	4770      	bx	lr
 8001798:	20000008 	.word	0x20000008
 800179c:	20000330 	.word	0x20000330

080017a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  return uwTick;
 80017a4:	4b02      	ldr	r3, [pc, #8]	; (80017b0 <HAL_GetTick+0x10>)
 80017a6:	681b      	ldr	r3, [r3, #0]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr
 80017b0:	20000330 	.word	0x20000330

080017b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017bc:	f7ff fff0 	bl	80017a0 <HAL_GetTick>
 80017c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017cc:	d005      	beq.n	80017da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017ce:	4b0a      	ldr	r3, [pc, #40]	; (80017f8 <HAL_Delay+0x44>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	461a      	mov	r2, r3
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	4413      	add	r3, r2
 80017d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017da:	bf00      	nop
 80017dc:	f7ff ffe0 	bl	80017a0 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	68fa      	ldr	r2, [r7, #12]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d8f7      	bhi.n	80017dc <HAL_Delay+0x28>
  {
  }
}
 80017ec:	bf00      	nop
 80017ee:	bf00      	nop
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20000008 	.word	0x20000008

080017fc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001804:	2300      	movs	r3, #0
 8001806:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001808:	2300      	movs	r3, #0
 800180a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800180c:	2300      	movs	r3, #0
 800180e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001810:	2300      	movs	r3, #0
 8001812:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d101      	bne.n	800181e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e0be      	b.n	800199c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001828:	2b00      	cmp	r3, #0
 800182a:	d109      	bne.n	8001840 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2200      	movs	r2, #0
 8001830:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2200      	movs	r2, #0
 8001836:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f7ff fd68 	bl	8001310 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f000 fb49 	bl	8001ed8 <ADC_ConversionStop_Disable>
 8001846:	4603      	mov	r3, r0
 8001848:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800184e:	f003 0310 	and.w	r3, r3, #16
 8001852:	2b00      	cmp	r3, #0
 8001854:	f040 8099 	bne.w	800198a <HAL_ADC_Init+0x18e>
 8001858:	7dfb      	ldrb	r3, [r7, #23]
 800185a:	2b00      	cmp	r3, #0
 800185c:	f040 8095 	bne.w	800198a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001864:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001868:	f023 0302 	bic.w	r3, r3, #2
 800186c:	f043 0202 	orr.w	r2, r3, #2
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800187c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	7b1b      	ldrb	r3, [r3, #12]
 8001882:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001884:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001886:	68ba      	ldr	r2, [r7, #8]
 8001888:	4313      	orrs	r3, r2
 800188a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001894:	d003      	beq.n	800189e <HAL_ADC_Init+0xa2>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d102      	bne.n	80018a4 <HAL_ADC_Init+0xa8>
 800189e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018a2:	e000      	b.n	80018a6 <HAL_ADC_Init+0xaa>
 80018a4:	2300      	movs	r3, #0
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	7d1b      	ldrb	r3, [r3, #20]
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d119      	bne.n	80018e8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	7b1b      	ldrb	r3, [r3, #12]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d109      	bne.n	80018d0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	3b01      	subs	r3, #1
 80018c2:	035a      	lsls	r2, r3, #13
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018cc:	613b      	str	r3, [r7, #16]
 80018ce:	e00b      	b.n	80018e8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018d4:	f043 0220 	orr.w	r2, r3, #32
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e0:	f043 0201 	orr.w	r2, r3, #1
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	430a      	orrs	r2, r1
 80018fa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	689a      	ldr	r2, [r3, #8]
 8001902:	4b28      	ldr	r3, [pc, #160]	; (80019a4 <HAL_ADC_Init+0x1a8>)
 8001904:	4013      	ands	r3, r2
 8001906:	687a      	ldr	r2, [r7, #4]
 8001908:	6812      	ldr	r2, [r2, #0]
 800190a:	68b9      	ldr	r1, [r7, #8]
 800190c:	430b      	orrs	r3, r1
 800190e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001918:	d003      	beq.n	8001922 <HAL_ADC_Init+0x126>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d104      	bne.n	800192c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	3b01      	subs	r3, #1
 8001928:	051b      	lsls	r3, r3, #20
 800192a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001932:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	68fa      	ldr	r2, [r7, #12]
 800193c:	430a      	orrs	r2, r1
 800193e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	689a      	ldr	r2, [r3, #8]
 8001946:	4b18      	ldr	r3, [pc, #96]	; (80019a8 <HAL_ADC_Init+0x1ac>)
 8001948:	4013      	ands	r3, r2
 800194a:	68ba      	ldr	r2, [r7, #8]
 800194c:	429a      	cmp	r2, r3
 800194e:	d10b      	bne.n	8001968 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2200      	movs	r2, #0
 8001954:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800195a:	f023 0303 	bic.w	r3, r3, #3
 800195e:	f043 0201 	orr.w	r2, r3, #1
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001966:	e018      	b.n	800199a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800196c:	f023 0312 	bic.w	r3, r3, #18
 8001970:	f043 0210 	orr.w	r2, r3, #16
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800197c:	f043 0201 	orr.w	r2, r3, #1
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001988:	e007      	b.n	800199a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800198e:	f043 0210 	orr.w	r2, r3, #16
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800199a:	7dfb      	ldrb	r3, [r7, #23]
}
 800199c:	4618      	mov	r0, r3
 800199e:	3718      	adds	r7, #24
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	ffe1f7fd 	.word	0xffe1f7fd
 80019a8:	ff1f0efe 	.word	0xff1f0efe

080019ac <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019b8:	2300      	movs	r3, #0
 80019ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a64      	ldr	r2, [pc, #400]	; (8001b54 <HAL_ADC_Start_DMA+0x1a8>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d004      	beq.n	80019d0 <HAL_ADC_Start_DMA+0x24>
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a63      	ldr	r2, [pc, #396]	; (8001b58 <HAL_ADC_Start_DMA+0x1ac>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d106      	bne.n	80019de <HAL_ADC_Start_DMA+0x32>
 80019d0:	4b60      	ldr	r3, [pc, #384]	; (8001b54 <HAL_ADC_Start_DMA+0x1a8>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80019d8:	2b00      	cmp	r3, #0
 80019da:	f040 80b3 	bne.w	8001b44 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d101      	bne.n	80019ec <HAL_ADC_Start_DMA+0x40>
 80019e8:	2302      	movs	r3, #2
 80019ea:	e0ae      	b.n	8001b4a <HAL_ADC_Start_DMA+0x19e>
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2201      	movs	r2, #1
 80019f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80019f4:	68f8      	ldr	r0, [r7, #12]
 80019f6:	f000 fa15 	bl	8001e24 <ADC_Enable>
 80019fa:	4603      	mov	r3, r0
 80019fc:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80019fe:	7dfb      	ldrb	r3, [r7, #23]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	f040 809a 	bne.w	8001b3a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a0a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001a0e:	f023 0301 	bic.w	r3, r3, #1
 8001a12:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a4e      	ldr	r2, [pc, #312]	; (8001b58 <HAL_ADC_Start_DMA+0x1ac>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d105      	bne.n	8001a30 <HAL_ADC_Start_DMA+0x84>
 8001a24:	4b4b      	ldr	r3, [pc, #300]	; (8001b54 <HAL_ADC_Start_DMA+0x1a8>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d115      	bne.n	8001a5c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a34:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d026      	beq.n	8001a98 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a4e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a52:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a5a:	e01d      	b.n	8001a98 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a60:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a39      	ldr	r2, [pc, #228]	; (8001b54 <HAL_ADC_Start_DMA+0x1a8>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d004      	beq.n	8001a7c <HAL_ADC_Start_DMA+0xd0>
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a38      	ldr	r2, [pc, #224]	; (8001b58 <HAL_ADC_Start_DMA+0x1ac>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d10d      	bne.n	8001a98 <HAL_ADC_Start_DMA+0xec>
 8001a7c:	4b35      	ldr	r3, [pc, #212]	; (8001b54 <HAL_ADC_Start_DMA+0x1a8>)
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d007      	beq.n	8001a98 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a8c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a90:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d006      	beq.n	8001ab2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aa8:	f023 0206 	bic.w	r2, r3, #6
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	62da      	str	r2, [r3, #44]	; 0x2c
 8001ab0:	e002      	b.n	8001ab8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2200      	movs	r2, #0
 8001abc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	6a1b      	ldr	r3, [r3, #32]
 8001ac4:	4a25      	ldr	r2, [pc, #148]	; (8001b5c <HAL_ADC_Start_DMA+0x1b0>)
 8001ac6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	6a1b      	ldr	r3, [r3, #32]
 8001acc:	4a24      	ldr	r2, [pc, #144]	; (8001b60 <HAL_ADC_Start_DMA+0x1b4>)
 8001ace:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	6a1b      	ldr	r3, [r3, #32]
 8001ad4:	4a23      	ldr	r2, [pc, #140]	; (8001b64 <HAL_ADC_Start_DMA+0x1b8>)
 8001ad6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f06f 0202 	mvn.w	r2, #2
 8001ae0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	689a      	ldr	r2, [r3, #8]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001af0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	6a18      	ldr	r0, [r3, #32]
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	334c      	adds	r3, #76	; 0x4c
 8001afc:	4619      	mov	r1, r3
 8001afe:	68ba      	ldr	r2, [r7, #8]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f000 fbf9 	bl	80022f8 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001b10:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001b14:	d108      	bne.n	8001b28 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	689a      	ldr	r2, [r3, #8]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001b24:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001b26:	e00f      	b.n	8001b48 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	689a      	ldr	r2, [r3, #8]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001b36:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001b38:	e006      	b.n	8001b48 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8001b42:	e001      	b.n	8001b48 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001b48:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3718      	adds	r7, #24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40012400 	.word	0x40012400
 8001b58:	40012800 	.word	0x40012800
 8001b5c:	08001f5b 	.word	0x08001f5b
 8001b60:	08001fd7 	.word	0x08001fd7
 8001b64:	08001ff3 	.word	0x08001ff3

08001b68 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b70:	2300      	movs	r3, #0
 8001b72:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d101      	bne.n	8001b82 <HAL_ADC_Stop_DMA+0x1a>
 8001b7e:	2302      	movs	r3, #2
 8001b80:	e039      	b.n	8001bf6 <HAL_ADC_Stop_DMA+0x8e>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2201      	movs	r2, #1
 8001b86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f000 f9a4 	bl	8001ed8 <ADC_ConversionStop_Disable>
 8001b90:	4603      	mov	r3, r0
 8001b92:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001b94:	7bfb      	ldrb	r3, [r7, #15]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d128      	bne.n	8001bec <HAL_ADC_Stop_DMA+0x84>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	689a      	ldr	r2, [r3, #8]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ba8:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6a1b      	ldr	r3, [r3, #32]
 8001bae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d11a      	bne.n	8001bec <HAL_ADC_Stop_DMA+0x84>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6a1b      	ldr	r3, [r3, #32]
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f000 fbfb 	bl	80023b6 <HAL_DMA_Abort>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8001bc4:	7bfb      	ldrb	r3, [r7, #15]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d10a      	bne.n	8001be0 <HAL_ADC_Stop_DMA+0x78>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001bd2:	f023 0301 	bic.w	r3, r3, #1
 8001bd6:	f043 0201 	orr.w	r2, r3, #1
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	629a      	str	r2, [r3, #40]	; 0x28
 8001bde:	e005      	b.n	8001bec <HAL_ADC_Stop_DMA+0x84>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001be4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8001bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3710      	adds	r7, #16
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}

08001bfe <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	b083      	sub	sp, #12
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr

08001c10 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001c18:	bf00      	nop
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bc80      	pop	{r7}
 8001c20:	4770      	bx	lr

08001c22 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001c22:	b480      	push	{r7}
 8001c24:	b083      	sub	sp, #12
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001c2a:	bf00      	nop
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bc80      	pop	{r7}
 8001c32:	4770      	bx	lr

08001c34 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001c34:	b480      	push	{r7}
 8001c36:	b085      	sub	sp, #20
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001c42:	2300      	movs	r3, #0
 8001c44:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d101      	bne.n	8001c54 <HAL_ADC_ConfigChannel+0x20>
 8001c50:	2302      	movs	r3, #2
 8001c52:	e0dc      	b.n	8001e0e <HAL_ADC_ConfigChannel+0x1da>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2201      	movs	r2, #1
 8001c58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	2b06      	cmp	r3, #6
 8001c62:	d81c      	bhi.n	8001c9e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685a      	ldr	r2, [r3, #4]
 8001c6e:	4613      	mov	r3, r2
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	4413      	add	r3, r2
 8001c74:	3b05      	subs	r3, #5
 8001c76:	221f      	movs	r2, #31
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	4019      	ands	r1, r3
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	6818      	ldr	r0, [r3, #0]
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685a      	ldr	r2, [r3, #4]
 8001c88:	4613      	mov	r3, r2
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	4413      	add	r3, r2
 8001c8e:	3b05      	subs	r3, #5
 8001c90:	fa00 f203 	lsl.w	r2, r0, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	635a      	str	r2, [r3, #52]	; 0x34
 8001c9c:	e03c      	b.n	8001d18 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	2b0c      	cmp	r3, #12
 8001ca4:	d81c      	bhi.n	8001ce0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685a      	ldr	r2, [r3, #4]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	4413      	add	r3, r2
 8001cb6:	3b23      	subs	r3, #35	; 0x23
 8001cb8:	221f      	movs	r2, #31
 8001cba:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbe:	43db      	mvns	r3, r3
 8001cc0:	4019      	ands	r1, r3
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	6818      	ldr	r0, [r3, #0]
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685a      	ldr	r2, [r3, #4]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	4413      	add	r3, r2
 8001cd0:	3b23      	subs	r3, #35	; 0x23
 8001cd2:	fa00 f203 	lsl.w	r2, r0, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	631a      	str	r2, [r3, #48]	; 0x30
 8001cde:	e01b      	b.n	8001d18 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	685a      	ldr	r2, [r3, #4]
 8001cea:	4613      	mov	r3, r2
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	4413      	add	r3, r2
 8001cf0:	3b41      	subs	r3, #65	; 0x41
 8001cf2:	221f      	movs	r2, #31
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	4019      	ands	r1, r3
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	6818      	ldr	r0, [r3, #0]
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685a      	ldr	r2, [r3, #4]
 8001d04:	4613      	mov	r3, r2
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	4413      	add	r3, r2
 8001d0a:	3b41      	subs	r3, #65	; 0x41
 8001d0c:	fa00 f203 	lsl.w	r2, r0, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	430a      	orrs	r2, r1
 8001d16:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2b09      	cmp	r3, #9
 8001d1e:	d91c      	bls.n	8001d5a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	68d9      	ldr	r1, [r3, #12]
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	4413      	add	r3, r2
 8001d30:	3b1e      	subs	r3, #30
 8001d32:	2207      	movs	r2, #7
 8001d34:	fa02 f303 	lsl.w	r3, r2, r3
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	4019      	ands	r1, r3
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	6898      	ldr	r0, [r3, #8]
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4613      	mov	r3, r2
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	4413      	add	r3, r2
 8001d4a:	3b1e      	subs	r3, #30
 8001d4c:	fa00 f203 	lsl.w	r2, r0, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	430a      	orrs	r2, r1
 8001d56:	60da      	str	r2, [r3, #12]
 8001d58:	e019      	b.n	8001d8e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	6919      	ldr	r1, [r3, #16]
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	4613      	mov	r3, r2
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	4413      	add	r3, r2
 8001d6a:	2207      	movs	r2, #7
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	43db      	mvns	r3, r3
 8001d72:	4019      	ands	r1, r3
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	6898      	ldr	r0, [r3, #8]
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	4413      	add	r3, r2
 8001d82:	fa00 f203 	lsl.w	r2, r0, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2b10      	cmp	r3, #16
 8001d94:	d003      	beq.n	8001d9e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001d9a:	2b11      	cmp	r3, #17
 8001d9c:	d132      	bne.n	8001e04 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a1d      	ldr	r2, [pc, #116]	; (8001e18 <HAL_ADC_ConfigChannel+0x1e4>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d125      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d126      	bne.n	8001e04 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001dc4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	2b10      	cmp	r3, #16
 8001dcc:	d11a      	bne.n	8001e04 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001dce:	4b13      	ldr	r3, [pc, #76]	; (8001e1c <HAL_ADC_ConfigChannel+0x1e8>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a13      	ldr	r2, [pc, #76]	; (8001e20 <HAL_ADC_ConfigChannel+0x1ec>)
 8001dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd8:	0c9a      	lsrs	r2, r3, #18
 8001dda:	4613      	mov	r3, r2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	4413      	add	r3, r2
 8001de0:	005b      	lsls	r3, r3, #1
 8001de2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001de4:	e002      	b.n	8001dec <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	3b01      	subs	r3, #1
 8001dea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d1f9      	bne.n	8001de6 <HAL_ADC_ConfigChannel+0x1b2>
 8001df2:	e007      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001df8:	f043 0220 	orr.w	r2, r3, #32
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3714      	adds	r7, #20
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bc80      	pop	{r7}
 8001e16:	4770      	bx	lr
 8001e18:	40012400 	.word	0x40012400
 8001e1c:	20000000 	.word	0x20000000
 8001e20:	431bde83 	.word	0x431bde83

08001e24 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001e30:	2300      	movs	r3, #0
 8001e32:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d040      	beq.n	8001ec4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	689a      	ldr	r2, [r3, #8]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f042 0201 	orr.w	r2, r2, #1
 8001e50:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e52:	4b1f      	ldr	r3, [pc, #124]	; (8001ed0 <ADC_Enable+0xac>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a1f      	ldr	r2, [pc, #124]	; (8001ed4 <ADC_Enable+0xb0>)
 8001e58:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5c:	0c9b      	lsrs	r3, r3, #18
 8001e5e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001e60:	e002      	b.n	8001e68 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	3b01      	subs	r3, #1
 8001e66:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d1f9      	bne.n	8001e62 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e6e:	f7ff fc97 	bl	80017a0 <HAL_GetTick>
 8001e72:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001e74:	e01f      	b.n	8001eb6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001e76:	f7ff fc93 	bl	80017a0 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	d918      	bls.n	8001eb6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d011      	beq.n	8001eb6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e96:	f043 0210 	orr.w	r2, r3, #16
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea2:	f043 0201 	orr.w	r2, r3, #1
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e007      	b.n	8001ec6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f003 0301 	and.w	r3, r3, #1
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d1d8      	bne.n	8001e76 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001ec4:	2300      	movs	r3, #0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20000000 	.word	0x20000000
 8001ed4:	431bde83 	.word	0x431bde83

08001ed8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d12e      	bne.n	8001f50 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	689a      	ldr	r2, [r3, #8]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f022 0201 	bic.w	r2, r2, #1
 8001f00:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f02:	f7ff fc4d 	bl	80017a0 <HAL_GetTick>
 8001f06:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f08:	e01b      	b.n	8001f42 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001f0a:	f7ff fc49 	bl	80017a0 <HAL_GetTick>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	1ad3      	subs	r3, r2, r3
 8001f14:	2b02      	cmp	r3, #2
 8001f16:	d914      	bls.n	8001f42 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d10d      	bne.n	8001f42 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f2a:	f043 0210 	orr.w	r2, r3, #16
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f36:	f043 0201 	orr.w	r2, r3, #1
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e007      	b.n	8001f52 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	f003 0301 	and.w	r3, r3, #1
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d0dc      	beq.n	8001f0a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001f50:	2300      	movs	r3, #0
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b084      	sub	sp, #16
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f66:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f6c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d127      	bne.n	8001fc4 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f78:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001f8a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001f8e:	d115      	bne.n	8001fbc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d111      	bne.n	8001fbc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d105      	bne.n	8001fbc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb4:	f043 0201 	orr.w	r2, r3, #1
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001fbc:	68f8      	ldr	r0, [r7, #12]
 8001fbe:	f7ff fe1e 	bl	8001bfe <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001fc2:	e004      	b.n	8001fce <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6a1b      	ldr	r3, [r3, #32]
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	4798      	blx	r3
}
 8001fce:	bf00      	nop
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b084      	sub	sp, #16
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001fe4:	68f8      	ldr	r0, [r7, #12]
 8001fe6:	f7ff fe13 	bl	8001c10 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fea:	bf00      	nop
 8001fec:	3710      	adds	r7, #16
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b084      	sub	sp, #16
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ffe:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002004:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002010:	f043 0204 	orr.w	r2, r3, #4
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002018:	68f8      	ldr	r0, [r7, #12]
 800201a:	f7ff fe02 	bl	8001c22 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800201e:	bf00      	nop
 8002020:	3710      	adds	r7, #16
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
	...

08002028 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f003 0307 	and.w	r3, r3, #7
 8002036:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002038:	4b0c      	ldr	r3, [pc, #48]	; (800206c <__NVIC_SetPriorityGrouping+0x44>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800203e:	68ba      	ldr	r2, [r7, #8]
 8002040:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002044:	4013      	ands	r3, r2
 8002046:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002050:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002054:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002058:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800205a:	4a04      	ldr	r2, [pc, #16]	; (800206c <__NVIC_SetPriorityGrouping+0x44>)
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	60d3      	str	r3, [r2, #12]
}
 8002060:	bf00      	nop
 8002062:	3714      	adds	r7, #20
 8002064:	46bd      	mov	sp, r7
 8002066:	bc80      	pop	{r7}
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002074:	4b04      	ldr	r3, [pc, #16]	; (8002088 <__NVIC_GetPriorityGrouping+0x18>)
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	0a1b      	lsrs	r3, r3, #8
 800207a:	f003 0307 	and.w	r3, r3, #7
}
 800207e:	4618      	mov	r0, r3
 8002080:	46bd      	mov	sp, r7
 8002082:	bc80      	pop	{r7}
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	e000ed00 	.word	0xe000ed00

0800208c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209a:	2b00      	cmp	r3, #0
 800209c:	db0b      	blt.n	80020b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	f003 021f 	and.w	r2, r3, #31
 80020a4:	4906      	ldr	r1, [pc, #24]	; (80020c0 <__NVIC_EnableIRQ+0x34>)
 80020a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020aa:	095b      	lsrs	r3, r3, #5
 80020ac:	2001      	movs	r0, #1
 80020ae:	fa00 f202 	lsl.w	r2, r0, r2
 80020b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020b6:	bf00      	nop
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr
 80020c0:	e000e100 	.word	0xe000e100

080020c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	4603      	mov	r3, r0
 80020cc:	6039      	str	r1, [r7, #0]
 80020ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	db0a      	blt.n	80020ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	b2da      	uxtb	r2, r3
 80020dc:	490c      	ldr	r1, [pc, #48]	; (8002110 <__NVIC_SetPriority+0x4c>)
 80020de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e2:	0112      	lsls	r2, r2, #4
 80020e4:	b2d2      	uxtb	r2, r2
 80020e6:	440b      	add	r3, r1
 80020e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020ec:	e00a      	b.n	8002104 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	b2da      	uxtb	r2, r3
 80020f2:	4908      	ldr	r1, [pc, #32]	; (8002114 <__NVIC_SetPriority+0x50>)
 80020f4:	79fb      	ldrb	r3, [r7, #7]
 80020f6:	f003 030f 	and.w	r3, r3, #15
 80020fa:	3b04      	subs	r3, #4
 80020fc:	0112      	lsls	r2, r2, #4
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	440b      	add	r3, r1
 8002102:	761a      	strb	r2, [r3, #24]
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	bc80      	pop	{r7}
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	e000e100 	.word	0xe000e100
 8002114:	e000ed00 	.word	0xe000ed00

08002118 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002118:	b480      	push	{r7}
 800211a:	b089      	sub	sp, #36	; 0x24
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	f1c3 0307 	rsb	r3, r3, #7
 8002132:	2b04      	cmp	r3, #4
 8002134:	bf28      	it	cs
 8002136:	2304      	movcs	r3, #4
 8002138:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	3304      	adds	r3, #4
 800213e:	2b06      	cmp	r3, #6
 8002140:	d902      	bls.n	8002148 <NVIC_EncodePriority+0x30>
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	3b03      	subs	r3, #3
 8002146:	e000      	b.n	800214a <NVIC_EncodePriority+0x32>
 8002148:	2300      	movs	r3, #0
 800214a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800214c:	f04f 32ff 	mov.w	r2, #4294967295
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	43da      	mvns	r2, r3
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	401a      	ands	r2, r3
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002160:	f04f 31ff 	mov.w	r1, #4294967295
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	fa01 f303 	lsl.w	r3, r1, r3
 800216a:	43d9      	mvns	r1, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002170:	4313      	orrs	r3, r2
         );
}
 8002172:	4618      	mov	r0, r3
 8002174:	3724      	adds	r7, #36	; 0x24
 8002176:	46bd      	mov	sp, r7
 8002178:	bc80      	pop	{r7}
 800217a:	4770      	bx	lr

0800217c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	3b01      	subs	r3, #1
 8002188:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800218c:	d301      	bcc.n	8002192 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800218e:	2301      	movs	r3, #1
 8002190:	e00f      	b.n	80021b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002192:	4a0a      	ldr	r2, [pc, #40]	; (80021bc <SysTick_Config+0x40>)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3b01      	subs	r3, #1
 8002198:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800219a:	210f      	movs	r1, #15
 800219c:	f04f 30ff 	mov.w	r0, #4294967295
 80021a0:	f7ff ff90 	bl	80020c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021a4:	4b05      	ldr	r3, [pc, #20]	; (80021bc <SysTick_Config+0x40>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021aa:	4b04      	ldr	r3, [pc, #16]	; (80021bc <SysTick_Config+0x40>)
 80021ac:	2207      	movs	r2, #7
 80021ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3708      	adds	r7, #8
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	e000e010 	.word	0xe000e010

080021c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f7ff ff2d 	bl	8002028 <__NVIC_SetPriorityGrouping>
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021d6:	b580      	push	{r7, lr}
 80021d8:	b086      	sub	sp, #24
 80021da:	af00      	add	r7, sp, #0
 80021dc:	4603      	mov	r3, r0
 80021de:	60b9      	str	r1, [r7, #8]
 80021e0:	607a      	str	r2, [r7, #4]
 80021e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021e4:	2300      	movs	r3, #0
 80021e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021e8:	f7ff ff42 	bl	8002070 <__NVIC_GetPriorityGrouping>
 80021ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	68b9      	ldr	r1, [r7, #8]
 80021f2:	6978      	ldr	r0, [r7, #20]
 80021f4:	f7ff ff90 	bl	8002118 <NVIC_EncodePriority>
 80021f8:	4602      	mov	r2, r0
 80021fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021fe:	4611      	mov	r1, r2
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff ff5f 	bl	80020c4 <__NVIC_SetPriority>
}
 8002206:	bf00      	nop
 8002208:	3718      	adds	r7, #24
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b082      	sub	sp, #8
 8002212:	af00      	add	r7, sp, #0
 8002214:	4603      	mov	r3, r0
 8002216:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff ff35 	bl	800208c <__NVIC_EnableIRQ>
}
 8002222:	bf00      	nop
 8002224:	3708      	adds	r7, #8
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}

0800222a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	b082      	sub	sp, #8
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7ff ffa2 	bl	800217c <SysTick_Config>
 8002238:	4603      	mov	r3, r0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
	...

08002244 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800224c:	2300      	movs	r3, #0
 800224e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d101      	bne.n	800225a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e043      	b.n	80022e2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	461a      	mov	r2, r3
 8002260:	4b22      	ldr	r3, [pc, #136]	; (80022ec <HAL_DMA_Init+0xa8>)
 8002262:	4413      	add	r3, r2
 8002264:	4a22      	ldr	r2, [pc, #136]	; (80022f0 <HAL_DMA_Init+0xac>)
 8002266:	fba2 2303 	umull	r2, r3, r2, r3
 800226a:	091b      	lsrs	r3, r3, #4
 800226c:	009a      	lsls	r2, r3, #2
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a1f      	ldr	r2, [pc, #124]	; (80022f4 <HAL_DMA_Init+0xb0>)
 8002276:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2202      	movs	r2, #2
 800227c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800228e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002292:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800229c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	68db      	ldr	r3, [r3, #12]
 80022a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	695b      	ldr	r3, [r3, #20]
 80022ae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80022bc:	68fa      	ldr	r2, [r7, #12]
 80022be:	4313      	orrs	r3, r2
 80022c0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr
 80022ec:	bffdfff8 	.word	0xbffdfff8
 80022f0:	cccccccd 	.word	0xcccccccd
 80022f4:	40020000 	.word	0x40020000

080022f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b086      	sub	sp, #24
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	60f8      	str	r0, [r7, #12]
 8002300:	60b9      	str	r1, [r7, #8]
 8002302:	607a      	str	r2, [r7, #4]
 8002304:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002306:	2300      	movs	r3, #0
 8002308:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d101      	bne.n	8002318 <HAL_DMA_Start_IT+0x20>
 8002314:	2302      	movs	r3, #2
 8002316:	e04a      	b.n	80023ae <HAL_DMA_Start_IT+0xb6>
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002326:	2b01      	cmp	r3, #1
 8002328:	d13a      	bne.n	80023a0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2202      	movs	r2, #2
 800232e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2200      	movs	r2, #0
 8002336:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f022 0201 	bic.w	r2, r2, #1
 8002346:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	687a      	ldr	r2, [r7, #4]
 800234c:	68b9      	ldr	r1, [r7, #8]
 800234e:	68f8      	ldr	r0, [r7, #12]
 8002350:	f000 f972 	bl	8002638 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002358:	2b00      	cmp	r3, #0
 800235a:	d008      	beq.n	800236e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f042 020e 	orr.w	r2, r2, #14
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	e00f      	b.n	800238e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f022 0204 	bic.w	r2, r2, #4
 800237c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f042 020a 	orr.w	r2, r2, #10
 800238c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f042 0201 	orr.w	r2, r2, #1
 800239c:	601a      	str	r2, [r3, #0]
 800239e:	e005      	b.n	80023ac <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	2200      	movs	r2, #0
 80023a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80023a8:	2302      	movs	r3, #2
 80023aa:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80023ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3718      	adds	r7, #24
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}

080023b6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023b6:	b480      	push	{r7}
 80023b8:	b085      	sub	sp, #20
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023be:	2300      	movs	r3, #0
 80023c0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d008      	beq.n	80023de <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2204      	movs	r2, #4
 80023d0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e020      	b.n	8002420 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f022 020e 	bic.w	r2, r2, #14
 80023ec:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 0201 	bic.w	r2, r2, #1
 80023fc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002406:	2101      	movs	r1, #1
 8002408:	fa01 f202 	lsl.w	r2, r1, r2
 800240c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2201      	movs	r2, #1
 8002412:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800241e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3714      	adds	r7, #20
 8002424:	46bd      	mov	sp, r7
 8002426:	bc80      	pop	{r7}
 8002428:	4770      	bx	lr
	...

0800242c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002448:	2204      	movs	r2, #4
 800244a:	409a      	lsls	r2, r3
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	4013      	ands	r3, r2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d04f      	beq.n	80024f4 <HAL_DMA_IRQHandler+0xc8>
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	f003 0304 	and.w	r3, r3, #4
 800245a:	2b00      	cmp	r3, #0
 800245c:	d04a      	beq.n	80024f4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0320 	and.w	r3, r3, #32
 8002468:	2b00      	cmp	r3, #0
 800246a:	d107      	bne.n	800247c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 0204 	bic.w	r2, r2, #4
 800247a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a66      	ldr	r2, [pc, #408]	; (800261c <HAL_DMA_IRQHandler+0x1f0>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d029      	beq.n	80024da <HAL_DMA_IRQHandler+0xae>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a65      	ldr	r2, [pc, #404]	; (8002620 <HAL_DMA_IRQHandler+0x1f4>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d022      	beq.n	80024d6 <HAL_DMA_IRQHandler+0xaa>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a63      	ldr	r2, [pc, #396]	; (8002624 <HAL_DMA_IRQHandler+0x1f8>)
 8002496:	4293      	cmp	r3, r2
 8002498:	d01a      	beq.n	80024d0 <HAL_DMA_IRQHandler+0xa4>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a62      	ldr	r2, [pc, #392]	; (8002628 <HAL_DMA_IRQHandler+0x1fc>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d012      	beq.n	80024ca <HAL_DMA_IRQHandler+0x9e>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a60      	ldr	r2, [pc, #384]	; (800262c <HAL_DMA_IRQHandler+0x200>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d00a      	beq.n	80024c4 <HAL_DMA_IRQHandler+0x98>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4a5f      	ldr	r2, [pc, #380]	; (8002630 <HAL_DMA_IRQHandler+0x204>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d102      	bne.n	80024be <HAL_DMA_IRQHandler+0x92>
 80024b8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80024bc:	e00e      	b.n	80024dc <HAL_DMA_IRQHandler+0xb0>
 80024be:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80024c2:	e00b      	b.n	80024dc <HAL_DMA_IRQHandler+0xb0>
 80024c4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80024c8:	e008      	b.n	80024dc <HAL_DMA_IRQHandler+0xb0>
 80024ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80024ce:	e005      	b.n	80024dc <HAL_DMA_IRQHandler+0xb0>
 80024d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024d4:	e002      	b.n	80024dc <HAL_DMA_IRQHandler+0xb0>
 80024d6:	2340      	movs	r3, #64	; 0x40
 80024d8:	e000      	b.n	80024dc <HAL_DMA_IRQHandler+0xb0>
 80024da:	2304      	movs	r3, #4
 80024dc:	4a55      	ldr	r2, [pc, #340]	; (8002634 <HAL_DMA_IRQHandler+0x208>)
 80024de:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	f000 8094 	beq.w	8002612 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80024f2:	e08e      	b.n	8002612 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f8:	2202      	movs	r2, #2
 80024fa:	409a      	lsls	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	4013      	ands	r3, r2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d056      	beq.n	80025b2 <HAL_DMA_IRQHandler+0x186>
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d051      	beq.n	80025b2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0320 	and.w	r3, r3, #32
 8002518:	2b00      	cmp	r3, #0
 800251a:	d10b      	bne.n	8002534 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f022 020a 	bic.w	r2, r2, #10
 800252a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a38      	ldr	r2, [pc, #224]	; (800261c <HAL_DMA_IRQHandler+0x1f0>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d029      	beq.n	8002592 <HAL_DMA_IRQHandler+0x166>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a37      	ldr	r2, [pc, #220]	; (8002620 <HAL_DMA_IRQHandler+0x1f4>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d022      	beq.n	800258e <HAL_DMA_IRQHandler+0x162>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a35      	ldr	r2, [pc, #212]	; (8002624 <HAL_DMA_IRQHandler+0x1f8>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d01a      	beq.n	8002588 <HAL_DMA_IRQHandler+0x15c>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a34      	ldr	r2, [pc, #208]	; (8002628 <HAL_DMA_IRQHandler+0x1fc>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d012      	beq.n	8002582 <HAL_DMA_IRQHandler+0x156>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a32      	ldr	r2, [pc, #200]	; (800262c <HAL_DMA_IRQHandler+0x200>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d00a      	beq.n	800257c <HAL_DMA_IRQHandler+0x150>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a31      	ldr	r2, [pc, #196]	; (8002630 <HAL_DMA_IRQHandler+0x204>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d102      	bne.n	8002576 <HAL_DMA_IRQHandler+0x14a>
 8002570:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002574:	e00e      	b.n	8002594 <HAL_DMA_IRQHandler+0x168>
 8002576:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800257a:	e00b      	b.n	8002594 <HAL_DMA_IRQHandler+0x168>
 800257c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002580:	e008      	b.n	8002594 <HAL_DMA_IRQHandler+0x168>
 8002582:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002586:	e005      	b.n	8002594 <HAL_DMA_IRQHandler+0x168>
 8002588:	f44f 7300 	mov.w	r3, #512	; 0x200
 800258c:	e002      	b.n	8002594 <HAL_DMA_IRQHandler+0x168>
 800258e:	2320      	movs	r3, #32
 8002590:	e000      	b.n	8002594 <HAL_DMA_IRQHandler+0x168>
 8002592:	2302      	movs	r3, #2
 8002594:	4a27      	ldr	r2, [pc, #156]	; (8002634 <HAL_DMA_IRQHandler+0x208>)
 8002596:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d034      	beq.n	8002612 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80025b0:	e02f      	b.n	8002612 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b6:	2208      	movs	r2, #8
 80025b8:	409a      	lsls	r2, r3
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	4013      	ands	r3, r2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d028      	beq.n	8002614 <HAL_DMA_IRQHandler+0x1e8>
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	f003 0308 	and.w	r3, r3, #8
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d023      	beq.n	8002614 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f022 020e 	bic.w	r2, r2, #14
 80025da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025e4:	2101      	movs	r1, #1
 80025e6:	fa01 f202 	lsl.w	r2, r1, r2
 80025ea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2201      	movs	r2, #1
 80025f0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2201      	movs	r2, #1
 80025f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002606:	2b00      	cmp	r3, #0
 8002608:	d004      	beq.n	8002614 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	4798      	blx	r3
    }
  }
  return;
 8002612:	bf00      	nop
 8002614:	bf00      	nop
}
 8002616:	3710      	adds	r7, #16
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	40020008 	.word	0x40020008
 8002620:	4002001c 	.word	0x4002001c
 8002624:	40020030 	.word	0x40020030
 8002628:	40020044 	.word	0x40020044
 800262c:	40020058 	.word	0x40020058
 8002630:	4002006c 	.word	0x4002006c
 8002634:	40020000 	.word	0x40020000

08002638 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002638:	b480      	push	{r7}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
 8002644:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800264e:	2101      	movs	r1, #1
 8002650:	fa01 f202 	lsl.w	r2, r1, r2
 8002654:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	683a      	ldr	r2, [r7, #0]
 800265c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	2b10      	cmp	r3, #16
 8002664:	d108      	bne.n	8002678 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	68ba      	ldr	r2, [r7, #8]
 8002674:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002676:	e007      	b.n	8002688 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68ba      	ldr	r2, [r7, #8]
 800267e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	60da      	str	r2, [r3, #12]
}
 8002688:	bf00      	nop
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	bc80      	pop	{r7}
 8002690:	4770      	bx	lr
	...

08002694 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002694:	b480      	push	{r7}
 8002696:	b08b      	sub	sp, #44	; 0x2c
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800269e:	2300      	movs	r3, #0
 80026a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80026a2:	2300      	movs	r3, #0
 80026a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026a6:	e169      	b.n	800297c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80026a8:	2201      	movs	r2, #1
 80026aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	69fa      	ldr	r2, [r7, #28]
 80026b8:	4013      	ands	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80026bc:	69ba      	ldr	r2, [r7, #24]
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	f040 8158 	bne.w	8002976 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	4a9a      	ldr	r2, [pc, #616]	; (8002934 <HAL_GPIO_Init+0x2a0>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d05e      	beq.n	800278e <HAL_GPIO_Init+0xfa>
 80026d0:	4a98      	ldr	r2, [pc, #608]	; (8002934 <HAL_GPIO_Init+0x2a0>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d875      	bhi.n	80027c2 <HAL_GPIO_Init+0x12e>
 80026d6:	4a98      	ldr	r2, [pc, #608]	; (8002938 <HAL_GPIO_Init+0x2a4>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d058      	beq.n	800278e <HAL_GPIO_Init+0xfa>
 80026dc:	4a96      	ldr	r2, [pc, #600]	; (8002938 <HAL_GPIO_Init+0x2a4>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d86f      	bhi.n	80027c2 <HAL_GPIO_Init+0x12e>
 80026e2:	4a96      	ldr	r2, [pc, #600]	; (800293c <HAL_GPIO_Init+0x2a8>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d052      	beq.n	800278e <HAL_GPIO_Init+0xfa>
 80026e8:	4a94      	ldr	r2, [pc, #592]	; (800293c <HAL_GPIO_Init+0x2a8>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d869      	bhi.n	80027c2 <HAL_GPIO_Init+0x12e>
 80026ee:	4a94      	ldr	r2, [pc, #592]	; (8002940 <HAL_GPIO_Init+0x2ac>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d04c      	beq.n	800278e <HAL_GPIO_Init+0xfa>
 80026f4:	4a92      	ldr	r2, [pc, #584]	; (8002940 <HAL_GPIO_Init+0x2ac>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d863      	bhi.n	80027c2 <HAL_GPIO_Init+0x12e>
 80026fa:	4a92      	ldr	r2, [pc, #584]	; (8002944 <HAL_GPIO_Init+0x2b0>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d046      	beq.n	800278e <HAL_GPIO_Init+0xfa>
 8002700:	4a90      	ldr	r2, [pc, #576]	; (8002944 <HAL_GPIO_Init+0x2b0>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d85d      	bhi.n	80027c2 <HAL_GPIO_Init+0x12e>
 8002706:	2b12      	cmp	r3, #18
 8002708:	d82a      	bhi.n	8002760 <HAL_GPIO_Init+0xcc>
 800270a:	2b12      	cmp	r3, #18
 800270c:	d859      	bhi.n	80027c2 <HAL_GPIO_Init+0x12e>
 800270e:	a201      	add	r2, pc, #4	; (adr r2, 8002714 <HAL_GPIO_Init+0x80>)
 8002710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002714:	0800278f 	.word	0x0800278f
 8002718:	08002769 	.word	0x08002769
 800271c:	0800277b 	.word	0x0800277b
 8002720:	080027bd 	.word	0x080027bd
 8002724:	080027c3 	.word	0x080027c3
 8002728:	080027c3 	.word	0x080027c3
 800272c:	080027c3 	.word	0x080027c3
 8002730:	080027c3 	.word	0x080027c3
 8002734:	080027c3 	.word	0x080027c3
 8002738:	080027c3 	.word	0x080027c3
 800273c:	080027c3 	.word	0x080027c3
 8002740:	080027c3 	.word	0x080027c3
 8002744:	080027c3 	.word	0x080027c3
 8002748:	080027c3 	.word	0x080027c3
 800274c:	080027c3 	.word	0x080027c3
 8002750:	080027c3 	.word	0x080027c3
 8002754:	080027c3 	.word	0x080027c3
 8002758:	08002771 	.word	0x08002771
 800275c:	08002785 	.word	0x08002785
 8002760:	4a79      	ldr	r2, [pc, #484]	; (8002948 <HAL_GPIO_Init+0x2b4>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d013      	beq.n	800278e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002766:	e02c      	b.n	80027c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	623b      	str	r3, [r7, #32]
          break;
 800276e:	e029      	b.n	80027c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	3304      	adds	r3, #4
 8002776:	623b      	str	r3, [r7, #32]
          break;
 8002778:	e024      	b.n	80027c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	3308      	adds	r3, #8
 8002780:	623b      	str	r3, [r7, #32]
          break;
 8002782:	e01f      	b.n	80027c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	330c      	adds	r3, #12
 800278a:	623b      	str	r3, [r7, #32]
          break;
 800278c:	e01a      	b.n	80027c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d102      	bne.n	800279c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002796:	2304      	movs	r3, #4
 8002798:	623b      	str	r3, [r7, #32]
          break;
 800279a:	e013      	b.n	80027c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d105      	bne.n	80027b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027a4:	2308      	movs	r3, #8
 80027a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	69fa      	ldr	r2, [r7, #28]
 80027ac:	611a      	str	r2, [r3, #16]
          break;
 80027ae:	e009      	b.n	80027c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80027b0:	2308      	movs	r3, #8
 80027b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	69fa      	ldr	r2, [r7, #28]
 80027b8:	615a      	str	r2, [r3, #20]
          break;
 80027ba:	e003      	b.n	80027c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80027bc:	2300      	movs	r3, #0
 80027be:	623b      	str	r3, [r7, #32]
          break;
 80027c0:	e000      	b.n	80027c4 <HAL_GPIO_Init+0x130>
          break;
 80027c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	2bff      	cmp	r3, #255	; 0xff
 80027c8:	d801      	bhi.n	80027ce <HAL_GPIO_Init+0x13a>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	e001      	b.n	80027d2 <HAL_GPIO_Init+0x13e>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	3304      	adds	r3, #4
 80027d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	2bff      	cmp	r3, #255	; 0xff
 80027d8:	d802      	bhi.n	80027e0 <HAL_GPIO_Init+0x14c>
 80027da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	e002      	b.n	80027e6 <HAL_GPIO_Init+0x152>
 80027e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e2:	3b08      	subs	r3, #8
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	210f      	movs	r1, #15
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	fa01 f303 	lsl.w	r3, r1, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	401a      	ands	r2, r3
 80027f8:	6a39      	ldr	r1, [r7, #32]
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002800:	431a      	orrs	r2, r3
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800280e:	2b00      	cmp	r3, #0
 8002810:	f000 80b1 	beq.w	8002976 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002814:	4b4d      	ldr	r3, [pc, #308]	; (800294c <HAL_GPIO_Init+0x2b8>)
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	4a4c      	ldr	r2, [pc, #304]	; (800294c <HAL_GPIO_Init+0x2b8>)
 800281a:	f043 0301 	orr.w	r3, r3, #1
 800281e:	6193      	str	r3, [r2, #24]
 8002820:	4b4a      	ldr	r3, [pc, #296]	; (800294c <HAL_GPIO_Init+0x2b8>)
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	60bb      	str	r3, [r7, #8]
 800282a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800282c:	4a48      	ldr	r2, [pc, #288]	; (8002950 <HAL_GPIO_Init+0x2bc>)
 800282e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002830:	089b      	lsrs	r3, r3, #2
 8002832:	3302      	adds	r3, #2
 8002834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002838:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800283a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283c:	f003 0303 	and.w	r3, r3, #3
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	220f      	movs	r2, #15
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	43db      	mvns	r3, r3
 800284a:	68fa      	ldr	r2, [r7, #12]
 800284c:	4013      	ands	r3, r2
 800284e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a40      	ldr	r2, [pc, #256]	; (8002954 <HAL_GPIO_Init+0x2c0>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d013      	beq.n	8002880 <HAL_GPIO_Init+0x1ec>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a3f      	ldr	r2, [pc, #252]	; (8002958 <HAL_GPIO_Init+0x2c4>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d00d      	beq.n	800287c <HAL_GPIO_Init+0x1e8>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a3e      	ldr	r2, [pc, #248]	; (800295c <HAL_GPIO_Init+0x2c8>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d007      	beq.n	8002878 <HAL_GPIO_Init+0x1e4>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	4a3d      	ldr	r2, [pc, #244]	; (8002960 <HAL_GPIO_Init+0x2cc>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d101      	bne.n	8002874 <HAL_GPIO_Init+0x1e0>
 8002870:	2303      	movs	r3, #3
 8002872:	e006      	b.n	8002882 <HAL_GPIO_Init+0x1ee>
 8002874:	2304      	movs	r3, #4
 8002876:	e004      	b.n	8002882 <HAL_GPIO_Init+0x1ee>
 8002878:	2302      	movs	r3, #2
 800287a:	e002      	b.n	8002882 <HAL_GPIO_Init+0x1ee>
 800287c:	2301      	movs	r3, #1
 800287e:	e000      	b.n	8002882 <HAL_GPIO_Init+0x1ee>
 8002880:	2300      	movs	r3, #0
 8002882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002884:	f002 0203 	and.w	r2, r2, #3
 8002888:	0092      	lsls	r2, r2, #2
 800288a:	4093      	lsls	r3, r2
 800288c:	68fa      	ldr	r2, [r7, #12]
 800288e:	4313      	orrs	r3, r2
 8002890:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002892:	492f      	ldr	r1, [pc, #188]	; (8002950 <HAL_GPIO_Init+0x2bc>)
 8002894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002896:	089b      	lsrs	r3, r3, #2
 8002898:	3302      	adds	r3, #2
 800289a:	68fa      	ldr	r2, [r7, #12]
 800289c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d006      	beq.n	80028ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028ac:	4b2d      	ldr	r3, [pc, #180]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	492c      	ldr	r1, [pc, #176]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	600b      	str	r3, [r1, #0]
 80028b8:	e006      	b.n	80028c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80028ba:	4b2a      	ldr	r3, [pc, #168]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	43db      	mvns	r3, r3
 80028c2:	4928      	ldr	r1, [pc, #160]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 80028c4:	4013      	ands	r3, r2
 80028c6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d006      	beq.n	80028e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028d4:	4b23      	ldr	r3, [pc, #140]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 80028d6:	685a      	ldr	r2, [r3, #4]
 80028d8:	4922      	ldr	r1, [pc, #136]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	4313      	orrs	r3, r2
 80028de:	604b      	str	r3, [r1, #4]
 80028e0:	e006      	b.n	80028f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028e2:	4b20      	ldr	r3, [pc, #128]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 80028e4:	685a      	ldr	r2, [r3, #4]
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	43db      	mvns	r3, r3
 80028ea:	491e      	ldr	r1, [pc, #120]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 80028ec:	4013      	ands	r3, r2
 80028ee:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d006      	beq.n	800290a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80028fc:	4b19      	ldr	r3, [pc, #100]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	4918      	ldr	r1, [pc, #96]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	4313      	orrs	r3, r2
 8002906:	608b      	str	r3, [r1, #8]
 8002908:	e006      	b.n	8002918 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800290a:	4b16      	ldr	r3, [pc, #88]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 800290c:	689a      	ldr	r2, [r3, #8]
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	43db      	mvns	r3, r3
 8002912:	4914      	ldr	r1, [pc, #80]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 8002914:	4013      	ands	r3, r2
 8002916:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d021      	beq.n	8002968 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002924:	4b0f      	ldr	r3, [pc, #60]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 8002926:	68da      	ldr	r2, [r3, #12]
 8002928:	490e      	ldr	r1, [pc, #56]	; (8002964 <HAL_GPIO_Init+0x2d0>)
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	4313      	orrs	r3, r2
 800292e:	60cb      	str	r3, [r1, #12]
 8002930:	e021      	b.n	8002976 <HAL_GPIO_Init+0x2e2>
 8002932:	bf00      	nop
 8002934:	10320000 	.word	0x10320000
 8002938:	10310000 	.word	0x10310000
 800293c:	10220000 	.word	0x10220000
 8002940:	10210000 	.word	0x10210000
 8002944:	10120000 	.word	0x10120000
 8002948:	10110000 	.word	0x10110000
 800294c:	40021000 	.word	0x40021000
 8002950:	40010000 	.word	0x40010000
 8002954:	40010800 	.word	0x40010800
 8002958:	40010c00 	.word	0x40010c00
 800295c:	40011000 	.word	0x40011000
 8002960:	40011400 	.word	0x40011400
 8002964:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002968:	4b0b      	ldr	r3, [pc, #44]	; (8002998 <HAL_GPIO_Init+0x304>)
 800296a:	68da      	ldr	r2, [r3, #12]
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	43db      	mvns	r3, r3
 8002970:	4909      	ldr	r1, [pc, #36]	; (8002998 <HAL_GPIO_Init+0x304>)
 8002972:	4013      	ands	r3, r2
 8002974:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002978:	3301      	adds	r3, #1
 800297a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002982:	fa22 f303 	lsr.w	r3, r2, r3
 8002986:	2b00      	cmp	r3, #0
 8002988:	f47f ae8e 	bne.w	80026a8 <HAL_GPIO_Init+0x14>
  }
}
 800298c:	bf00      	nop
 800298e:	bf00      	nop
 8002990:	372c      	adds	r7, #44	; 0x2c
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr
 8002998:	40010400 	.word	0x40010400

0800299c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	460b      	mov	r3, r1
 80029a6:	807b      	strh	r3, [r7, #2]
 80029a8:	4613      	mov	r3, r2
 80029aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029ac:	787b      	ldrb	r3, [r7, #1]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029b2:	887a      	ldrh	r2, [r7, #2]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80029b8:	e003      	b.n	80029c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80029ba:	887b      	ldrh	r3, [r7, #2]
 80029bc:	041a      	lsls	r2, r3, #16
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	611a      	str	r2, [r3, #16]
}
 80029c2:	bf00      	nop
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bc80      	pop	{r7}
 80029ca:	4770      	bx	lr

080029cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4603      	mov	r3, r0
 80029d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80029d6:	4b08      	ldr	r3, [pc, #32]	; (80029f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029d8:	695a      	ldr	r2, [r3, #20]
 80029da:	88fb      	ldrh	r3, [r7, #6]
 80029dc:	4013      	ands	r3, r2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d006      	beq.n	80029f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80029e2:	4a05      	ldr	r2, [pc, #20]	; (80029f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029e4:	88fb      	ldrh	r3, [r7, #6]
 80029e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80029e8:	88fb      	ldrh	r3, [r7, #6]
 80029ea:	4618      	mov	r0, r3
 80029ec:	f000 f806 	bl	80029fc <HAL_GPIO_EXTI_Callback>
  }
}
 80029f0:	bf00      	nop
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	40010400 	.word	0x40010400

080029fc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	4603      	mov	r3, r0
 8002a04:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002a06:	bf00      	nop
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr

08002a10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d101      	bne.n	8002a22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e12b      	b.n	8002c7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d106      	bne.n	8002a3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f7fe fcd2 	bl	80013e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2224      	movs	r2, #36	; 0x24
 8002a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 0201 	bic.w	r2, r2, #1
 8002a52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a74:	f000 ffea 	bl	8003a4c <HAL_RCC_GetPCLK1Freq>
 8002a78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	4a81      	ldr	r2, [pc, #516]	; (8002c84 <HAL_I2C_Init+0x274>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d807      	bhi.n	8002a94 <HAL_I2C_Init+0x84>
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	4a80      	ldr	r2, [pc, #512]	; (8002c88 <HAL_I2C_Init+0x278>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	bf94      	ite	ls
 8002a8c:	2301      	movls	r3, #1
 8002a8e:	2300      	movhi	r3, #0
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	e006      	b.n	8002aa2 <HAL_I2C_Init+0x92>
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4a7d      	ldr	r2, [pc, #500]	; (8002c8c <HAL_I2C_Init+0x27c>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	bf94      	ite	ls
 8002a9c:	2301      	movls	r3, #1
 8002a9e:	2300      	movhi	r3, #0
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e0e7      	b.n	8002c7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	4a78      	ldr	r2, [pc, #480]	; (8002c90 <HAL_I2C_Init+0x280>)
 8002aae:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab2:	0c9b      	lsrs	r3, r3, #18
 8002ab4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	68ba      	ldr	r2, [r7, #8]
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	6a1b      	ldr	r3, [r3, #32]
 8002ad0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	4a6a      	ldr	r2, [pc, #424]	; (8002c84 <HAL_I2C_Init+0x274>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d802      	bhi.n	8002ae4 <HAL_I2C_Init+0xd4>
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	e009      	b.n	8002af8 <HAL_I2C_Init+0xe8>
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002aea:	fb02 f303 	mul.w	r3, r2, r3
 8002aee:	4a69      	ldr	r2, [pc, #420]	; (8002c94 <HAL_I2C_Init+0x284>)
 8002af0:	fba2 2303 	umull	r2, r3, r2, r3
 8002af4:	099b      	lsrs	r3, r3, #6
 8002af6:	3301      	adds	r3, #1
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	6812      	ldr	r2, [r2, #0]
 8002afc:	430b      	orrs	r3, r1
 8002afe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	69db      	ldr	r3, [r3, #28]
 8002b06:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002b0a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	495c      	ldr	r1, [pc, #368]	; (8002c84 <HAL_I2C_Init+0x274>)
 8002b14:	428b      	cmp	r3, r1
 8002b16:	d819      	bhi.n	8002b4c <HAL_I2C_Init+0x13c>
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	1e59      	subs	r1, r3, #1
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b26:	1c59      	adds	r1, r3, #1
 8002b28:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002b2c:	400b      	ands	r3, r1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00a      	beq.n	8002b48 <HAL_I2C_Init+0x138>
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	1e59      	subs	r1, r3, #1
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b40:	3301      	adds	r3, #1
 8002b42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b46:	e051      	b.n	8002bec <HAL_I2C_Init+0x1dc>
 8002b48:	2304      	movs	r3, #4
 8002b4a:	e04f      	b.n	8002bec <HAL_I2C_Init+0x1dc>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d111      	bne.n	8002b78 <HAL_I2C_Init+0x168>
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	1e58      	subs	r0, r3, #1
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6859      	ldr	r1, [r3, #4]
 8002b5c:	460b      	mov	r3, r1
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	440b      	add	r3, r1
 8002b62:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b66:	3301      	adds	r3, #1
 8002b68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	bf0c      	ite	eq
 8002b70:	2301      	moveq	r3, #1
 8002b72:	2300      	movne	r3, #0
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	e012      	b.n	8002b9e <HAL_I2C_Init+0x18e>
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	1e58      	subs	r0, r3, #1
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6859      	ldr	r1, [r3, #4]
 8002b80:	460b      	mov	r3, r1
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	440b      	add	r3, r1
 8002b86:	0099      	lsls	r1, r3, #2
 8002b88:	440b      	add	r3, r1
 8002b8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b8e:	3301      	adds	r3, #1
 8002b90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	bf0c      	ite	eq
 8002b98:	2301      	moveq	r3, #1
 8002b9a:	2300      	movne	r3, #0
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <HAL_I2C_Init+0x196>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e022      	b.n	8002bec <HAL_I2C_Init+0x1dc>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d10e      	bne.n	8002bcc <HAL_I2C_Init+0x1bc>
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	1e58      	subs	r0, r3, #1
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6859      	ldr	r1, [r3, #4]
 8002bb6:	460b      	mov	r3, r1
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	440b      	add	r3, r1
 8002bbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bca:	e00f      	b.n	8002bec <HAL_I2C_Init+0x1dc>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	1e58      	subs	r0, r3, #1
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6859      	ldr	r1, [r3, #4]
 8002bd4:	460b      	mov	r3, r1
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	440b      	add	r3, r1
 8002bda:	0099      	lsls	r1, r3, #2
 8002bdc:	440b      	add	r3, r1
 8002bde:	fbb0 f3f3 	udiv	r3, r0, r3
 8002be2:	3301      	adds	r3, #1
 8002be4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002be8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002bec:	6879      	ldr	r1, [r7, #4]
 8002bee:	6809      	ldr	r1, [r1, #0]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	69da      	ldr	r2, [r3, #28]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a1b      	ldr	r3, [r3, #32]
 8002c06:	431a      	orrs	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002c1a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	6911      	ldr	r1, [r2, #16]
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	68d2      	ldr	r2, [r2, #12]
 8002c26:	4311      	orrs	r1, r2
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	6812      	ldr	r2, [r2, #0]
 8002c2c:	430b      	orrs	r3, r1
 8002c2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	695a      	ldr	r2, [r3, #20]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	431a      	orrs	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f042 0201 	orr.w	r2, r2, #1
 8002c5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2220      	movs	r2, #32
 8002c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002c78:	2300      	movs	r3, #0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	000186a0 	.word	0x000186a0
 8002c88:	001e847f 	.word	0x001e847f
 8002c8c:	003d08ff 	.word	0x003d08ff
 8002c90:	431bde83 	.word	0x431bde83
 8002c94:	10624dd3 	.word	0x10624dd3

08002c98 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b088      	sub	sp, #32
 8002c9c:	af02      	add	r7, sp, #8
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	607a      	str	r2, [r7, #4]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	817b      	strh	r3, [r7, #10]
 8002ca8:	4613      	mov	r3, r2
 8002caa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002cac:	f7fe fd78 	bl	80017a0 <HAL_GetTick>
 8002cb0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b20      	cmp	r3, #32
 8002cbc:	f040 80e0 	bne.w	8002e80 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	9300      	str	r3, [sp, #0]
 8002cc4:	2319      	movs	r3, #25
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	4970      	ldr	r1, [pc, #448]	; (8002e8c <HAL_I2C_Master_Transmit+0x1f4>)
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 f964 	bl	8002f98 <I2C_WaitOnFlagUntilTimeout>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002cd6:	2302      	movs	r3, #2
 8002cd8:	e0d3      	b.n	8002e82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d101      	bne.n	8002ce8 <HAL_I2C_Master_Transmit+0x50>
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	e0cc      	b.n	8002e82 <HAL_I2C_Master_Transmit+0x1ea>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d007      	beq.n	8002d0e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f042 0201 	orr.w	r2, r2, #1
 8002d0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d1c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2221      	movs	r2, #33	; 0x21
 8002d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2210      	movs	r2, #16
 8002d2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2200      	movs	r2, #0
 8002d32:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	893a      	ldrh	r2, [r7, #8]
 8002d3e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d44:	b29a      	uxth	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	4a50      	ldr	r2, [pc, #320]	; (8002e90 <HAL_I2C_Master_Transmit+0x1f8>)
 8002d4e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002d50:	8979      	ldrh	r1, [r7, #10]
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	6a3a      	ldr	r2, [r7, #32]
 8002d56:	68f8      	ldr	r0, [r7, #12]
 8002d58:	f000 f89c 	bl	8002e94 <I2C_MasterRequestWrite>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e08d      	b.n	8002e82 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d66:	2300      	movs	r3, #0
 8002d68:	613b      	str	r3, [r7, #16]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	695b      	ldr	r3, [r3, #20]
 8002d70:	613b      	str	r3, [r7, #16]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	613b      	str	r3, [r7, #16]
 8002d7a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002d7c:	e066      	b.n	8002e4c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	6a39      	ldr	r1, [r7, #32]
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	f000 f9de 	bl	8003144 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00d      	beq.n	8002daa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d92:	2b04      	cmp	r3, #4
 8002d94:	d107      	bne.n	8002da6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002da4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e06b      	b.n	8002e82 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dae:	781a      	ldrb	r2, [r3, #0]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dba:	1c5a      	adds	r2, r3, #1
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dc4:	b29b      	uxth	r3, r3
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	b29a      	uxth	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dd2:	3b01      	subs	r3, #1
 8002dd4:	b29a      	uxth	r2, r3
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	f003 0304 	and.w	r3, r3, #4
 8002de4:	2b04      	cmp	r3, #4
 8002de6:	d11b      	bne.n	8002e20 <HAL_I2C_Master_Transmit+0x188>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d017      	beq.n	8002e20 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df4:	781a      	ldrb	r2, [r3, #0]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e00:	1c5a      	adds	r2, r3, #1
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	3b01      	subs	r3, #1
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	b29a      	uxth	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e20:	697a      	ldr	r2, [r7, #20]
 8002e22:	6a39      	ldr	r1, [r7, #32]
 8002e24:	68f8      	ldr	r0, [r7, #12]
 8002e26:	f000 f9ce 	bl	80031c6 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d00d      	beq.n	8002e4c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e34:	2b04      	cmp	r3, #4
 8002e36:	d107      	bne.n	8002e48 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e46:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e01a      	b.n	8002e82 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d194      	bne.n	8002d7e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2220      	movs	r2, #32
 8002e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	e000      	b.n	8002e82 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002e80:	2302      	movs	r3, #2
  }
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3718      	adds	r7, #24
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	00100002 	.word	0x00100002
 8002e90:	ffff0000 	.word	0xffff0000

08002e94 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b088      	sub	sp, #32
 8002e98:	af02      	add	r7, sp, #8
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	607a      	str	r2, [r7, #4]
 8002e9e:	603b      	str	r3, [r7, #0]
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	2b08      	cmp	r3, #8
 8002eae:	d006      	beq.n	8002ebe <I2C_MasterRequestWrite+0x2a>
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d003      	beq.n	8002ebe <I2C_MasterRequestWrite+0x2a>
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002ebc:	d108      	bne.n	8002ed0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ecc:	601a      	str	r2, [r3, #0]
 8002ece:	e00b      	b.n	8002ee8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed4:	2b12      	cmp	r3, #18
 8002ed6:	d107      	bne.n	8002ee8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ee6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 f84f 	bl	8002f98 <I2C_WaitOnFlagUntilTimeout>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00d      	beq.n	8002f1c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f0e:	d103      	bne.n	8002f18 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f16:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e035      	b.n	8002f88 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	691b      	ldr	r3, [r3, #16]
 8002f20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f24:	d108      	bne.n	8002f38 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f26:	897b      	ldrh	r3, [r7, #10]
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002f34:	611a      	str	r2, [r3, #16]
 8002f36:	e01b      	b.n	8002f70 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002f38:	897b      	ldrh	r3, [r7, #10]
 8002f3a:	11db      	asrs	r3, r3, #7
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	f003 0306 	and.w	r3, r3, #6
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	f063 030f 	orn	r3, r3, #15
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	490e      	ldr	r1, [pc, #56]	; (8002f90 <I2C_MasterRequestWrite+0xfc>)
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	f000 f875 	bl	8003046 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e010      	b.n	8002f88 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002f66:	897b      	ldrh	r3, [r7, #10]
 8002f68:	b2da      	uxtb	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	4907      	ldr	r1, [pc, #28]	; (8002f94 <I2C_MasterRequestWrite+0x100>)
 8002f76:	68f8      	ldr	r0, [r7, #12]
 8002f78:	f000 f865 	bl	8003046 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e000      	b.n	8002f88 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3718      	adds	r7, #24
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	00010008 	.word	0x00010008
 8002f94:	00010002 	.word	0x00010002

08002f98 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b084      	sub	sp, #16
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	603b      	str	r3, [r7, #0]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fa8:	e025      	b.n	8002ff6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb0:	d021      	beq.n	8002ff6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fb2:	f7fe fbf5 	bl	80017a0 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	69bb      	ldr	r3, [r7, #24]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	683a      	ldr	r2, [r7, #0]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d302      	bcc.n	8002fc8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d116      	bne.n	8002ff6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2220      	movs	r2, #32
 8002fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe2:	f043 0220 	orr.w	r2, r3, #32
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e023      	b.n	800303e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	0c1b      	lsrs	r3, r3, #16
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d10d      	bne.n	800301c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	695b      	ldr	r3, [r3, #20]
 8003006:	43da      	mvns	r2, r3
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	4013      	ands	r3, r2
 800300c:	b29b      	uxth	r3, r3
 800300e:	2b00      	cmp	r3, #0
 8003010:	bf0c      	ite	eq
 8003012:	2301      	moveq	r3, #1
 8003014:	2300      	movne	r3, #0
 8003016:	b2db      	uxtb	r3, r3
 8003018:	461a      	mov	r2, r3
 800301a:	e00c      	b.n	8003036 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	43da      	mvns	r2, r3
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	4013      	ands	r3, r2
 8003028:	b29b      	uxth	r3, r3
 800302a:	2b00      	cmp	r3, #0
 800302c:	bf0c      	ite	eq
 800302e:	2301      	moveq	r3, #1
 8003030:	2300      	movne	r3, #0
 8003032:	b2db      	uxtb	r3, r3
 8003034:	461a      	mov	r2, r3
 8003036:	79fb      	ldrb	r3, [r7, #7]
 8003038:	429a      	cmp	r2, r3
 800303a:	d0b6      	beq.n	8002faa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	3710      	adds	r7, #16
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}

08003046 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	b084      	sub	sp, #16
 800304a:	af00      	add	r7, sp, #0
 800304c:	60f8      	str	r0, [r7, #12]
 800304e:	60b9      	str	r1, [r7, #8]
 8003050:	607a      	str	r2, [r7, #4]
 8003052:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003054:	e051      	b.n	80030fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	695b      	ldr	r3, [r3, #20]
 800305c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003060:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003064:	d123      	bne.n	80030ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003074:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800307e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2200      	movs	r2, #0
 8003084:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2220      	movs	r2, #32
 800308a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309a:	f043 0204 	orr.w	r2, r3, #4
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e046      	b.n	800313c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b4:	d021      	beq.n	80030fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030b6:	f7fe fb73 	bl	80017a0 <HAL_GetTick>
 80030ba:	4602      	mov	r2, r0
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	1ad3      	subs	r3, r2, r3
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d302      	bcc.n	80030cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d116      	bne.n	80030fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2200      	movs	r2, #0
 80030d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2220      	movs	r2, #32
 80030d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e6:	f043 0220 	orr.w	r2, r3, #32
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e020      	b.n	800313c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	0c1b      	lsrs	r3, r3, #16
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	2b01      	cmp	r3, #1
 8003102:	d10c      	bne.n	800311e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	43da      	mvns	r2, r3
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	4013      	ands	r3, r2
 8003110:	b29b      	uxth	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	bf14      	ite	ne
 8003116:	2301      	movne	r3, #1
 8003118:	2300      	moveq	r3, #0
 800311a:	b2db      	uxtb	r3, r3
 800311c:	e00b      	b.n	8003136 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	43da      	mvns	r2, r3
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	4013      	ands	r3, r2
 800312a:	b29b      	uxth	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	bf14      	ite	ne
 8003130:	2301      	movne	r3, #1
 8003132:	2300      	moveq	r3, #0
 8003134:	b2db      	uxtb	r3, r3
 8003136:	2b00      	cmp	r3, #0
 8003138:	d18d      	bne.n	8003056 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003150:	e02d      	b.n	80031ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f000 f878 	bl	8003248 <I2C_IsAcknowledgeFailed>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d001      	beq.n	8003162 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e02d      	b.n	80031be <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003168:	d021      	beq.n	80031ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800316a:	f7fe fb19 	bl	80017a0 <HAL_GetTick>
 800316e:	4602      	mov	r2, r0
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	68ba      	ldr	r2, [r7, #8]
 8003176:	429a      	cmp	r2, r3
 8003178:	d302      	bcc.n	8003180 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d116      	bne.n	80031ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2200      	movs	r2, #0
 8003184:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2220      	movs	r2, #32
 800318a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319a:	f043 0220 	orr.w	r2, r3, #32
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e007      	b.n	80031be <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	695b      	ldr	r3, [r3, #20]
 80031b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031b8:	2b80      	cmp	r3, #128	; 0x80
 80031ba:	d1ca      	bne.n	8003152 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b084      	sub	sp, #16
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	60f8      	str	r0, [r7, #12]
 80031ce:	60b9      	str	r1, [r7, #8]
 80031d0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80031d2:	e02d      	b.n	8003230 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80031d4:	68f8      	ldr	r0, [r7, #12]
 80031d6:	f000 f837 	bl	8003248 <I2C_IsAcknowledgeFailed>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d001      	beq.n	80031e4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e02d      	b.n	8003240 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ea:	d021      	beq.n	8003230 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ec:	f7fe fad8 	bl	80017a0 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	68ba      	ldr	r2, [r7, #8]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d302      	bcc.n	8003202 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d116      	bne.n	8003230 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2220      	movs	r2, #32
 800320c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321c:	f043 0220 	orr.w	r2, r3, #32
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e007      	b.n	8003240 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	695b      	ldr	r3, [r3, #20]
 8003236:	f003 0304 	and.w	r3, r3, #4
 800323a:	2b04      	cmp	r3, #4
 800323c:	d1ca      	bne.n	80031d4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800323e:	2300      	movs	r3, #0
}
 8003240:	4618      	mov	r0, r3
 8003242:	3710      	adds	r7, #16
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800325a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800325e:	d11b      	bne.n	8003298 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003268:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2220      	movs	r2, #32
 8003274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003284:	f043 0204 	orr.w	r2, r3, #4
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e000      	b.n	800329a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	bc80      	pop	{r7}
 80032a2:	4770      	bx	lr

080032a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e26c      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	2b00      	cmp	r3, #0
 80032c0:	f000 8087 	beq.w	80033d2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80032c4:	4b92      	ldr	r3, [pc, #584]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f003 030c 	and.w	r3, r3, #12
 80032cc:	2b04      	cmp	r3, #4
 80032ce:	d00c      	beq.n	80032ea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80032d0:	4b8f      	ldr	r3, [pc, #572]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f003 030c 	and.w	r3, r3, #12
 80032d8:	2b08      	cmp	r3, #8
 80032da:	d112      	bne.n	8003302 <HAL_RCC_OscConfig+0x5e>
 80032dc:	4b8c      	ldr	r3, [pc, #560]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032e8:	d10b      	bne.n	8003302 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032ea:	4b89      	ldr	r3, [pc, #548]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d06c      	beq.n	80033d0 <HAL_RCC_OscConfig+0x12c>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d168      	bne.n	80033d0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e246      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800330a:	d106      	bne.n	800331a <HAL_RCC_OscConfig+0x76>
 800330c:	4b80      	ldr	r3, [pc, #512]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a7f      	ldr	r2, [pc, #508]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003312:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003316:	6013      	str	r3, [r2, #0]
 8003318:	e02e      	b.n	8003378 <HAL_RCC_OscConfig+0xd4>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10c      	bne.n	800333c <HAL_RCC_OscConfig+0x98>
 8003322:	4b7b      	ldr	r3, [pc, #492]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a7a      	ldr	r2, [pc, #488]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003328:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800332c:	6013      	str	r3, [r2, #0]
 800332e:	4b78      	ldr	r3, [pc, #480]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a77      	ldr	r2, [pc, #476]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003334:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003338:	6013      	str	r3, [r2, #0]
 800333a:	e01d      	b.n	8003378 <HAL_RCC_OscConfig+0xd4>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003344:	d10c      	bne.n	8003360 <HAL_RCC_OscConfig+0xbc>
 8003346:	4b72      	ldr	r3, [pc, #456]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a71      	ldr	r2, [pc, #452]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 800334c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003350:	6013      	str	r3, [r2, #0]
 8003352:	4b6f      	ldr	r3, [pc, #444]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a6e      	ldr	r2, [pc, #440]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003358:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800335c:	6013      	str	r3, [r2, #0]
 800335e:	e00b      	b.n	8003378 <HAL_RCC_OscConfig+0xd4>
 8003360:	4b6b      	ldr	r3, [pc, #428]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a6a      	ldr	r2, [pc, #424]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003366:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800336a:	6013      	str	r3, [r2, #0]
 800336c:	4b68      	ldr	r3, [pc, #416]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a67      	ldr	r2, [pc, #412]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003376:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d013      	beq.n	80033a8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003380:	f7fe fa0e 	bl	80017a0 <HAL_GetTick>
 8003384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003386:	e008      	b.n	800339a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003388:	f7fe fa0a 	bl	80017a0 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	2b64      	cmp	r3, #100	; 0x64
 8003394:	d901      	bls.n	800339a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e1fa      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800339a:	4b5d      	ldr	r3, [pc, #372]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d0f0      	beq.n	8003388 <HAL_RCC_OscConfig+0xe4>
 80033a6:	e014      	b.n	80033d2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a8:	f7fe f9fa 	bl	80017a0 <HAL_GetTick>
 80033ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033ae:	e008      	b.n	80033c2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033b0:	f7fe f9f6 	bl	80017a0 <HAL_GetTick>
 80033b4:	4602      	mov	r2, r0
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	2b64      	cmp	r3, #100	; 0x64
 80033bc:	d901      	bls.n	80033c2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80033be:	2303      	movs	r3, #3
 80033c0:	e1e6      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033c2:	4b53      	ldr	r3, [pc, #332]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d1f0      	bne.n	80033b0 <HAL_RCC_OscConfig+0x10c>
 80033ce:	e000      	b.n	80033d2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0302 	and.w	r3, r3, #2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d063      	beq.n	80034a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033de:	4b4c      	ldr	r3, [pc, #304]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f003 030c 	and.w	r3, r3, #12
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00b      	beq.n	8003402 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80033ea:	4b49      	ldr	r3, [pc, #292]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f003 030c 	and.w	r3, r3, #12
 80033f2:	2b08      	cmp	r3, #8
 80033f4:	d11c      	bne.n	8003430 <HAL_RCC_OscConfig+0x18c>
 80033f6:	4b46      	ldr	r3, [pc, #280]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d116      	bne.n	8003430 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003402:	4b43      	ldr	r3, [pc, #268]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	2b00      	cmp	r3, #0
 800340c:	d005      	beq.n	800341a <HAL_RCC_OscConfig+0x176>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	2b01      	cmp	r3, #1
 8003414:	d001      	beq.n	800341a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e1ba      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800341a:	4b3d      	ldr	r3, [pc, #244]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	00db      	lsls	r3, r3, #3
 8003428:	4939      	ldr	r1, [pc, #228]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 800342a:	4313      	orrs	r3, r2
 800342c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800342e:	e03a      	b.n	80034a6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	691b      	ldr	r3, [r3, #16]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d020      	beq.n	800347a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003438:	4b36      	ldr	r3, [pc, #216]	; (8003514 <HAL_RCC_OscConfig+0x270>)
 800343a:	2201      	movs	r2, #1
 800343c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800343e:	f7fe f9af 	bl	80017a0 <HAL_GetTick>
 8003442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003444:	e008      	b.n	8003458 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003446:	f7fe f9ab 	bl	80017a0 <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	2b02      	cmp	r3, #2
 8003452:	d901      	bls.n	8003458 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003454:	2303      	movs	r3, #3
 8003456:	e19b      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003458:	4b2d      	ldr	r3, [pc, #180]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d0f0      	beq.n	8003446 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003464:	4b2a      	ldr	r3, [pc, #168]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	695b      	ldr	r3, [r3, #20]
 8003470:	00db      	lsls	r3, r3, #3
 8003472:	4927      	ldr	r1, [pc, #156]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 8003474:	4313      	orrs	r3, r2
 8003476:	600b      	str	r3, [r1, #0]
 8003478:	e015      	b.n	80034a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800347a:	4b26      	ldr	r3, [pc, #152]	; (8003514 <HAL_RCC_OscConfig+0x270>)
 800347c:	2200      	movs	r2, #0
 800347e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003480:	f7fe f98e 	bl	80017a0 <HAL_GetTick>
 8003484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003486:	e008      	b.n	800349a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003488:	f7fe f98a 	bl	80017a0 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b02      	cmp	r3, #2
 8003494:	d901      	bls.n	800349a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e17a      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800349a:	4b1d      	ldr	r3, [pc, #116]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1f0      	bne.n	8003488 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0308 	and.w	r3, r3, #8
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d03a      	beq.n	8003528 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	699b      	ldr	r3, [r3, #24]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d019      	beq.n	80034ee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034ba:	4b17      	ldr	r3, [pc, #92]	; (8003518 <HAL_RCC_OscConfig+0x274>)
 80034bc:	2201      	movs	r2, #1
 80034be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034c0:	f7fe f96e 	bl	80017a0 <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034c6:	e008      	b.n	80034da <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034c8:	f7fe f96a 	bl	80017a0 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d901      	bls.n	80034da <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e15a      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034da:	4b0d      	ldr	r3, [pc, #52]	; (8003510 <HAL_RCC_OscConfig+0x26c>)
 80034dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d0f0      	beq.n	80034c8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80034e6:	2001      	movs	r0, #1
 80034e8:	f000 fac4 	bl	8003a74 <RCC_Delay>
 80034ec:	e01c      	b.n	8003528 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034ee:	4b0a      	ldr	r3, [pc, #40]	; (8003518 <HAL_RCC_OscConfig+0x274>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034f4:	f7fe f954 	bl	80017a0 <HAL_GetTick>
 80034f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034fa:	e00f      	b.n	800351c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034fc:	f7fe f950 	bl	80017a0 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	2b02      	cmp	r3, #2
 8003508:	d908      	bls.n	800351c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e140      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
 800350e:	bf00      	nop
 8003510:	40021000 	.word	0x40021000
 8003514:	42420000 	.word	0x42420000
 8003518:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800351c:	4b9e      	ldr	r3, [pc, #632]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 800351e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003520:	f003 0302 	and.w	r3, r3, #2
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1e9      	bne.n	80034fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0304 	and.w	r3, r3, #4
 8003530:	2b00      	cmp	r3, #0
 8003532:	f000 80a6 	beq.w	8003682 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003536:	2300      	movs	r3, #0
 8003538:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800353a:	4b97      	ldr	r3, [pc, #604]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 800353c:	69db      	ldr	r3, [r3, #28]
 800353e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d10d      	bne.n	8003562 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003546:	4b94      	ldr	r3, [pc, #592]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 8003548:	69db      	ldr	r3, [r3, #28]
 800354a:	4a93      	ldr	r2, [pc, #588]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 800354c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003550:	61d3      	str	r3, [r2, #28]
 8003552:	4b91      	ldr	r3, [pc, #580]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 8003554:	69db      	ldr	r3, [r3, #28]
 8003556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800355a:	60bb      	str	r3, [r7, #8]
 800355c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800355e:	2301      	movs	r3, #1
 8003560:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003562:	4b8e      	ldr	r3, [pc, #568]	; (800379c <HAL_RCC_OscConfig+0x4f8>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800356a:	2b00      	cmp	r3, #0
 800356c:	d118      	bne.n	80035a0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800356e:	4b8b      	ldr	r3, [pc, #556]	; (800379c <HAL_RCC_OscConfig+0x4f8>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a8a      	ldr	r2, [pc, #552]	; (800379c <HAL_RCC_OscConfig+0x4f8>)
 8003574:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003578:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800357a:	f7fe f911 	bl	80017a0 <HAL_GetTick>
 800357e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003580:	e008      	b.n	8003594 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003582:	f7fe f90d 	bl	80017a0 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	2b64      	cmp	r3, #100	; 0x64
 800358e:	d901      	bls.n	8003594 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003590:	2303      	movs	r3, #3
 8003592:	e0fd      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003594:	4b81      	ldr	r3, [pc, #516]	; (800379c <HAL_RCC_OscConfig+0x4f8>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800359c:	2b00      	cmp	r3, #0
 800359e:	d0f0      	beq.n	8003582 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d106      	bne.n	80035b6 <HAL_RCC_OscConfig+0x312>
 80035a8:	4b7b      	ldr	r3, [pc, #492]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80035aa:	6a1b      	ldr	r3, [r3, #32]
 80035ac:	4a7a      	ldr	r2, [pc, #488]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80035ae:	f043 0301 	orr.w	r3, r3, #1
 80035b2:	6213      	str	r3, [r2, #32]
 80035b4:	e02d      	b.n	8003612 <HAL_RCC_OscConfig+0x36e>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10c      	bne.n	80035d8 <HAL_RCC_OscConfig+0x334>
 80035be:	4b76      	ldr	r3, [pc, #472]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	4a75      	ldr	r2, [pc, #468]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80035c4:	f023 0301 	bic.w	r3, r3, #1
 80035c8:	6213      	str	r3, [r2, #32]
 80035ca:	4b73      	ldr	r3, [pc, #460]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	4a72      	ldr	r2, [pc, #456]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80035d0:	f023 0304 	bic.w	r3, r3, #4
 80035d4:	6213      	str	r3, [r2, #32]
 80035d6:	e01c      	b.n	8003612 <HAL_RCC_OscConfig+0x36e>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	2b05      	cmp	r3, #5
 80035de:	d10c      	bne.n	80035fa <HAL_RCC_OscConfig+0x356>
 80035e0:	4b6d      	ldr	r3, [pc, #436]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80035e2:	6a1b      	ldr	r3, [r3, #32]
 80035e4:	4a6c      	ldr	r2, [pc, #432]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80035e6:	f043 0304 	orr.w	r3, r3, #4
 80035ea:	6213      	str	r3, [r2, #32]
 80035ec:	4b6a      	ldr	r3, [pc, #424]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80035ee:	6a1b      	ldr	r3, [r3, #32]
 80035f0:	4a69      	ldr	r2, [pc, #420]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80035f2:	f043 0301 	orr.w	r3, r3, #1
 80035f6:	6213      	str	r3, [r2, #32]
 80035f8:	e00b      	b.n	8003612 <HAL_RCC_OscConfig+0x36e>
 80035fa:	4b67      	ldr	r3, [pc, #412]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80035fc:	6a1b      	ldr	r3, [r3, #32]
 80035fe:	4a66      	ldr	r2, [pc, #408]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 8003600:	f023 0301 	bic.w	r3, r3, #1
 8003604:	6213      	str	r3, [r2, #32]
 8003606:	4b64      	ldr	r3, [pc, #400]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 8003608:	6a1b      	ldr	r3, [r3, #32]
 800360a:	4a63      	ldr	r2, [pc, #396]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 800360c:	f023 0304 	bic.w	r3, r3, #4
 8003610:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d015      	beq.n	8003646 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800361a:	f7fe f8c1 	bl	80017a0 <HAL_GetTick>
 800361e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003620:	e00a      	b.n	8003638 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003622:	f7fe f8bd 	bl	80017a0 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003630:	4293      	cmp	r3, r2
 8003632:	d901      	bls.n	8003638 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	e0ab      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003638:	4b57      	ldr	r3, [pc, #348]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 800363a:	6a1b      	ldr	r3, [r3, #32]
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d0ee      	beq.n	8003622 <HAL_RCC_OscConfig+0x37e>
 8003644:	e014      	b.n	8003670 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003646:	f7fe f8ab 	bl	80017a0 <HAL_GetTick>
 800364a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800364c:	e00a      	b.n	8003664 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800364e:	f7fe f8a7 	bl	80017a0 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	f241 3288 	movw	r2, #5000	; 0x1388
 800365c:	4293      	cmp	r3, r2
 800365e:	d901      	bls.n	8003664 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e095      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003664:	4b4c      	ldr	r3, [pc, #304]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d1ee      	bne.n	800364e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003670:	7dfb      	ldrb	r3, [r7, #23]
 8003672:	2b01      	cmp	r3, #1
 8003674:	d105      	bne.n	8003682 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003676:	4b48      	ldr	r3, [pc, #288]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 8003678:	69db      	ldr	r3, [r3, #28]
 800367a:	4a47      	ldr	r2, [pc, #284]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 800367c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003680:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	2b00      	cmp	r3, #0
 8003688:	f000 8081 	beq.w	800378e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800368c:	4b42      	ldr	r3, [pc, #264]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f003 030c 	and.w	r3, r3, #12
 8003694:	2b08      	cmp	r3, #8
 8003696:	d061      	beq.n	800375c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	69db      	ldr	r3, [r3, #28]
 800369c:	2b02      	cmp	r3, #2
 800369e:	d146      	bne.n	800372e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036a0:	4b3f      	ldr	r3, [pc, #252]	; (80037a0 <HAL_RCC_OscConfig+0x4fc>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036a6:	f7fe f87b 	bl	80017a0 <HAL_GetTick>
 80036aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036ac:	e008      	b.n	80036c0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ae:	f7fe f877 	bl	80017a0 <HAL_GetTick>
 80036b2:	4602      	mov	r2, r0
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	2b02      	cmp	r3, #2
 80036ba:	d901      	bls.n	80036c0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80036bc:	2303      	movs	r3, #3
 80036be:	e067      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036c0:	4b35      	ldr	r3, [pc, #212]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1f0      	bne.n	80036ae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6a1b      	ldr	r3, [r3, #32]
 80036d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036d4:	d108      	bne.n	80036e8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80036d6:	4b30      	ldr	r3, [pc, #192]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	492d      	ldr	r1, [pc, #180]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80036e4:	4313      	orrs	r3, r2
 80036e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036e8:	4b2b      	ldr	r3, [pc, #172]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a19      	ldr	r1, [r3, #32]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f8:	430b      	orrs	r3, r1
 80036fa:	4927      	ldr	r1, [pc, #156]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003700:	4b27      	ldr	r3, [pc, #156]	; (80037a0 <HAL_RCC_OscConfig+0x4fc>)
 8003702:	2201      	movs	r2, #1
 8003704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003706:	f7fe f84b 	bl	80017a0 <HAL_GetTick>
 800370a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800370c:	e008      	b.n	8003720 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800370e:	f7fe f847 	bl	80017a0 <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	2b02      	cmp	r3, #2
 800371a:	d901      	bls.n	8003720 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e037      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003720:	4b1d      	ldr	r3, [pc, #116]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d0f0      	beq.n	800370e <HAL_RCC_OscConfig+0x46a>
 800372c:	e02f      	b.n	800378e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800372e:	4b1c      	ldr	r3, [pc, #112]	; (80037a0 <HAL_RCC_OscConfig+0x4fc>)
 8003730:	2200      	movs	r2, #0
 8003732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003734:	f7fe f834 	bl	80017a0 <HAL_GetTick>
 8003738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800373a:	e008      	b.n	800374e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800373c:	f7fe f830 	bl	80017a0 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b02      	cmp	r3, #2
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e020      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800374e:	4b12      	ldr	r3, [pc, #72]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1f0      	bne.n	800373c <HAL_RCC_OscConfig+0x498>
 800375a:	e018      	b.n	800378e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	69db      	ldr	r3, [r3, #28]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d101      	bne.n	8003768 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e013      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003768:	4b0b      	ldr	r3, [pc, #44]	; (8003798 <HAL_RCC_OscConfig+0x4f4>)
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6a1b      	ldr	r3, [r3, #32]
 8003778:	429a      	cmp	r2, r3
 800377a:	d106      	bne.n	800378a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003786:	429a      	cmp	r2, r3
 8003788:	d001      	beq.n	800378e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e000      	b.n	8003790 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3718      	adds	r7, #24
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	40021000 	.word	0x40021000
 800379c:	40007000 	.word	0x40007000
 80037a0:	42420060 	.word	0x42420060

080037a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d101      	bne.n	80037b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e0d0      	b.n	800395a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037b8:	4b6a      	ldr	r3, [pc, #424]	; (8003964 <HAL_RCC_ClockConfig+0x1c0>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0307 	and.w	r3, r3, #7
 80037c0:	683a      	ldr	r2, [r7, #0]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d910      	bls.n	80037e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c6:	4b67      	ldr	r3, [pc, #412]	; (8003964 <HAL_RCC_ClockConfig+0x1c0>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f023 0207 	bic.w	r2, r3, #7
 80037ce:	4965      	ldr	r1, [pc, #404]	; (8003964 <HAL_RCC_ClockConfig+0x1c0>)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037d6:	4b63      	ldr	r3, [pc, #396]	; (8003964 <HAL_RCC_ClockConfig+0x1c0>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0307 	and.w	r3, r3, #7
 80037de:	683a      	ldr	r2, [r7, #0]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d001      	beq.n	80037e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e0b8      	b.n	800395a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0302 	and.w	r3, r3, #2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d020      	beq.n	8003836 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0304 	and.w	r3, r3, #4
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d005      	beq.n	800380c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003800:	4b59      	ldr	r3, [pc, #356]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	4a58      	ldr	r2, [pc, #352]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 8003806:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800380a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0308 	and.w	r3, r3, #8
 8003814:	2b00      	cmp	r3, #0
 8003816:	d005      	beq.n	8003824 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003818:	4b53      	ldr	r3, [pc, #332]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	4a52      	ldr	r2, [pc, #328]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 800381e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003822:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003824:	4b50      	ldr	r3, [pc, #320]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	494d      	ldr	r1, [pc, #308]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 8003832:	4313      	orrs	r3, r2
 8003834:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0301 	and.w	r3, r3, #1
 800383e:	2b00      	cmp	r3, #0
 8003840:	d040      	beq.n	80038c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	2b01      	cmp	r3, #1
 8003848:	d107      	bne.n	800385a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800384a:	4b47      	ldr	r3, [pc, #284]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d115      	bne.n	8003882 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e07f      	b.n	800395a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	2b02      	cmp	r3, #2
 8003860:	d107      	bne.n	8003872 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003862:	4b41      	ldr	r3, [pc, #260]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d109      	bne.n	8003882 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e073      	b.n	800395a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003872:	4b3d      	ldr	r3, [pc, #244]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0302 	and.w	r3, r3, #2
 800387a:	2b00      	cmp	r3, #0
 800387c:	d101      	bne.n	8003882 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e06b      	b.n	800395a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003882:	4b39      	ldr	r3, [pc, #228]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f023 0203 	bic.w	r2, r3, #3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	4936      	ldr	r1, [pc, #216]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 8003890:	4313      	orrs	r3, r2
 8003892:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003894:	f7fd ff84 	bl	80017a0 <HAL_GetTick>
 8003898:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800389a:	e00a      	b.n	80038b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800389c:	f7fd ff80 	bl	80017a0 <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e053      	b.n	800395a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038b2:	4b2d      	ldr	r3, [pc, #180]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f003 020c 	and.w	r2, r3, #12
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	009b      	lsls	r3, r3, #2
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d1eb      	bne.n	800389c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038c4:	4b27      	ldr	r3, [pc, #156]	; (8003964 <HAL_RCC_ClockConfig+0x1c0>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0307 	and.w	r3, r3, #7
 80038cc:	683a      	ldr	r2, [r7, #0]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d210      	bcs.n	80038f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038d2:	4b24      	ldr	r3, [pc, #144]	; (8003964 <HAL_RCC_ClockConfig+0x1c0>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f023 0207 	bic.w	r2, r3, #7
 80038da:	4922      	ldr	r1, [pc, #136]	; (8003964 <HAL_RCC_ClockConfig+0x1c0>)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	4313      	orrs	r3, r2
 80038e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038e2:	4b20      	ldr	r3, [pc, #128]	; (8003964 <HAL_RCC_ClockConfig+0x1c0>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0307 	and.w	r3, r3, #7
 80038ea:	683a      	ldr	r2, [r7, #0]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d001      	beq.n	80038f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e032      	b.n	800395a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0304 	and.w	r3, r3, #4
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d008      	beq.n	8003912 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003900:	4b19      	ldr	r3, [pc, #100]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	4916      	ldr	r1, [pc, #88]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 800390e:	4313      	orrs	r3, r2
 8003910:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0308 	and.w	r3, r3, #8
 800391a:	2b00      	cmp	r3, #0
 800391c:	d009      	beq.n	8003932 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800391e:	4b12      	ldr	r3, [pc, #72]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	00db      	lsls	r3, r3, #3
 800392c:	490e      	ldr	r1, [pc, #56]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 800392e:	4313      	orrs	r3, r2
 8003930:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003932:	f000 f821 	bl	8003978 <HAL_RCC_GetSysClockFreq>
 8003936:	4602      	mov	r2, r0
 8003938:	4b0b      	ldr	r3, [pc, #44]	; (8003968 <HAL_RCC_ClockConfig+0x1c4>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	091b      	lsrs	r3, r3, #4
 800393e:	f003 030f 	and.w	r3, r3, #15
 8003942:	490a      	ldr	r1, [pc, #40]	; (800396c <HAL_RCC_ClockConfig+0x1c8>)
 8003944:	5ccb      	ldrb	r3, [r1, r3]
 8003946:	fa22 f303 	lsr.w	r3, r2, r3
 800394a:	4a09      	ldr	r2, [pc, #36]	; (8003970 <HAL_RCC_ClockConfig+0x1cc>)
 800394c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800394e:	4b09      	ldr	r3, [pc, #36]	; (8003974 <HAL_RCC_ClockConfig+0x1d0>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4618      	mov	r0, r3
 8003954:	f7fd fee2 	bl	800171c <HAL_InitTick>

  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3710      	adds	r7, #16
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	40022000 	.word	0x40022000
 8003968:	40021000 	.word	0x40021000
 800396c:	08006ec8 	.word	0x08006ec8
 8003970:	20000000 	.word	0x20000000
 8003974:	20000004 	.word	0x20000004

08003978 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003978:	b490      	push	{r4, r7}
 800397a:	b08a      	sub	sp, #40	; 0x28
 800397c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800397e:	4b2a      	ldr	r3, [pc, #168]	; (8003a28 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003980:	1d3c      	adds	r4, r7, #4
 8003982:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003984:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003988:	f240 2301 	movw	r3, #513	; 0x201
 800398c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800398e:	2300      	movs	r3, #0
 8003990:	61fb      	str	r3, [r7, #28]
 8003992:	2300      	movs	r3, #0
 8003994:	61bb      	str	r3, [r7, #24]
 8003996:	2300      	movs	r3, #0
 8003998:	627b      	str	r3, [r7, #36]	; 0x24
 800399a:	2300      	movs	r3, #0
 800399c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800399e:	2300      	movs	r3, #0
 80039a0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80039a2:	4b22      	ldr	r3, [pc, #136]	; (8003a2c <HAL_RCC_GetSysClockFreq+0xb4>)
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	f003 030c 	and.w	r3, r3, #12
 80039ae:	2b04      	cmp	r3, #4
 80039b0:	d002      	beq.n	80039b8 <HAL_RCC_GetSysClockFreq+0x40>
 80039b2:	2b08      	cmp	r3, #8
 80039b4:	d003      	beq.n	80039be <HAL_RCC_GetSysClockFreq+0x46>
 80039b6:	e02d      	b.n	8003a14 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80039b8:	4b1d      	ldr	r3, [pc, #116]	; (8003a30 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039ba:	623b      	str	r3, [r7, #32]
      break;
 80039bc:	e02d      	b.n	8003a1a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	0c9b      	lsrs	r3, r3, #18
 80039c2:	f003 030f 	and.w	r3, r3, #15
 80039c6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80039ca:	4413      	add	r3, r2
 80039cc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80039d0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d013      	beq.n	8003a04 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80039dc:	4b13      	ldr	r3, [pc, #76]	; (8003a2c <HAL_RCC_GetSysClockFreq+0xb4>)
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	0c5b      	lsrs	r3, r3, #17
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80039ea:	4413      	add	r3, r2
 80039ec:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80039f0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	4a0e      	ldr	r2, [pc, #56]	; (8003a30 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039f6:	fb02 f203 	mul.w	r2, r2, r3
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a00:	627b      	str	r3, [r7, #36]	; 0x24
 8003a02:	e004      	b.n	8003a0e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	4a0b      	ldr	r2, [pc, #44]	; (8003a34 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a08:	fb02 f303 	mul.w	r3, r2, r3
 8003a0c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a10:	623b      	str	r3, [r7, #32]
      break;
 8003a12:	e002      	b.n	8003a1a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a14:	4b06      	ldr	r3, [pc, #24]	; (8003a30 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a16:	623b      	str	r3, [r7, #32]
      break;
 8003a18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a1a:	6a3b      	ldr	r3, [r7, #32]
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3728      	adds	r7, #40	; 0x28
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bc90      	pop	{r4, r7}
 8003a24:	4770      	bx	lr
 8003a26:	bf00      	nop
 8003a28:	08006eb8 	.word	0x08006eb8
 8003a2c:	40021000 	.word	0x40021000
 8003a30:	007a1200 	.word	0x007a1200
 8003a34:	003d0900 	.word	0x003d0900

08003a38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a3c:	4b02      	ldr	r3, [pc, #8]	; (8003a48 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bc80      	pop	{r7}
 8003a46:	4770      	bx	lr
 8003a48:	20000000 	.word	0x20000000

08003a4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a50:	f7ff fff2 	bl	8003a38 <HAL_RCC_GetHCLKFreq>
 8003a54:	4602      	mov	r2, r0
 8003a56:	4b05      	ldr	r3, [pc, #20]	; (8003a6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	0a1b      	lsrs	r3, r3, #8
 8003a5c:	f003 0307 	and.w	r3, r3, #7
 8003a60:	4903      	ldr	r1, [pc, #12]	; (8003a70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a62:	5ccb      	ldrb	r3, [r1, r3]
 8003a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	40021000 	.word	0x40021000
 8003a70:	08006ed8 	.word	0x08006ed8

08003a74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a7c:	4b0a      	ldr	r3, [pc, #40]	; (8003aa8 <RCC_Delay+0x34>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a0a      	ldr	r2, [pc, #40]	; (8003aac <RCC_Delay+0x38>)
 8003a82:	fba2 2303 	umull	r2, r3, r2, r3
 8003a86:	0a5b      	lsrs	r3, r3, #9
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	fb02 f303 	mul.w	r3, r2, r3
 8003a8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a90:	bf00      	nop
  }
  while (Delay --);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	1e5a      	subs	r2, r3, #1
 8003a96:	60fa      	str	r2, [r7, #12]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1f9      	bne.n	8003a90 <RCC_Delay+0x1c>
}
 8003a9c:	bf00      	nop
 8003a9e:	bf00      	nop
 8003aa0:	3714      	adds	r7, #20
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bc80      	pop	{r7}
 8003aa6:	4770      	bx	lr
 8003aa8:	20000000 	.word	0x20000000
 8003aac:	10624dd3 	.word	0x10624dd3

08003ab0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b086      	sub	sp, #24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	613b      	str	r3, [r7, #16]
 8003abc:	2300      	movs	r3, #0
 8003abe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0301 	and.w	r3, r3, #1
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d07d      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003acc:	2300      	movs	r3, #0
 8003ace:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ad0:	4b4f      	ldr	r3, [pc, #316]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ad2:	69db      	ldr	r3, [r3, #28]
 8003ad4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d10d      	bne.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003adc:	4b4c      	ldr	r3, [pc, #304]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ade:	69db      	ldr	r3, [r3, #28]
 8003ae0:	4a4b      	ldr	r2, [pc, #300]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ae2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ae6:	61d3      	str	r3, [r2, #28]
 8003ae8:	4b49      	ldr	r3, [pc, #292]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aea:	69db      	ldr	r3, [r3, #28]
 8003aec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af0:	60bb      	str	r3, [r7, #8]
 8003af2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003af4:	2301      	movs	r3, #1
 8003af6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af8:	4b46      	ldr	r3, [pc, #280]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d118      	bne.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b04:	4b43      	ldr	r3, [pc, #268]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a42      	ldr	r2, [pc, #264]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b10:	f7fd fe46 	bl	80017a0 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b16:	e008      	b.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b18:	f7fd fe42 	bl	80017a0 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b64      	cmp	r3, #100	; 0x64
 8003b24:	d901      	bls.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e06d      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b2a:	4b3a      	ldr	r3, [pc, #232]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d0f0      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b36:	4b36      	ldr	r3, [pc, #216]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b38:	6a1b      	ldr	r3, [r3, #32]
 8003b3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b3e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d02e      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b4e:	68fa      	ldr	r2, [r7, #12]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d027      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b54:	4b2e      	ldr	r3, [pc, #184]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b56:	6a1b      	ldr	r3, [r3, #32]
 8003b58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b5c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b5e:	4b2e      	ldr	r3, [pc, #184]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b60:	2201      	movs	r2, #1
 8003b62:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b64:	4b2c      	ldr	r3, [pc, #176]	; (8003c18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b6a:	4a29      	ldr	r2, [pc, #164]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d014      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b7a:	f7fd fe11 	bl	80017a0 <HAL_GetTick>
 8003b7e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b80:	e00a      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b82:	f7fd fe0d 	bl	80017a0 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e036      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b98:	4b1d      	ldr	r3, [pc, #116]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0ee      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ba4:	4b1a      	ldr	r3, [pc, #104]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	4917      	ldr	r1, [pc, #92]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003bb6:	7dfb      	ldrb	r3, [r7, #23]
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d105      	bne.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bbc:	4b14      	ldr	r3, [pc, #80]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bbe:	69db      	ldr	r3, [r3, #28]
 8003bc0:	4a13      	ldr	r2, [pc, #76]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bc6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d008      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003bd4:	4b0e      	ldr	r3, [pc, #56]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	490b      	ldr	r1, [pc, #44]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0310 	and.w	r3, r3, #16
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d008      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003bf2:	4b07      	ldr	r3, [pc, #28]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	4904      	ldr	r1, [pc, #16]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3718      	adds	r7, #24
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	40021000 	.word	0x40021000
 8003c14:	40007000 	.word	0x40007000
 8003c18:	42420440 	.word	0x42420440

08003c1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e041      	b.n	8003cb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d106      	bne.n	8003c48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f7fd fc0a 	bl	800145c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	3304      	adds	r3, #4
 8003c58:	4619      	mov	r1, r3
 8003c5a:	4610      	mov	r0, r2
 8003c5c:	f000 f8f2 	bl	8003e44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b084      	sub	sp, #16
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
 8003cc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d101      	bne.n	8003cd2 <HAL_TIM_ConfigClockSource+0x18>
 8003cce:	2302      	movs	r3, #2
 8003cd0:	e0b3      	b.n	8003e3a <HAL_TIM_ConfigClockSource+0x180>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2202      	movs	r2, #2
 8003cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003cf0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cf8:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	68fa      	ldr	r2, [r7, #12]
 8003d00:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d0a:	d03e      	beq.n	8003d8a <HAL_TIM_ConfigClockSource+0xd0>
 8003d0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d10:	f200 8087 	bhi.w	8003e22 <HAL_TIM_ConfigClockSource+0x168>
 8003d14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d18:	f000 8085 	beq.w	8003e26 <HAL_TIM_ConfigClockSource+0x16c>
 8003d1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d20:	d87f      	bhi.n	8003e22 <HAL_TIM_ConfigClockSource+0x168>
 8003d22:	2b70      	cmp	r3, #112	; 0x70
 8003d24:	d01a      	beq.n	8003d5c <HAL_TIM_ConfigClockSource+0xa2>
 8003d26:	2b70      	cmp	r3, #112	; 0x70
 8003d28:	d87b      	bhi.n	8003e22 <HAL_TIM_ConfigClockSource+0x168>
 8003d2a:	2b60      	cmp	r3, #96	; 0x60
 8003d2c:	d050      	beq.n	8003dd0 <HAL_TIM_ConfigClockSource+0x116>
 8003d2e:	2b60      	cmp	r3, #96	; 0x60
 8003d30:	d877      	bhi.n	8003e22 <HAL_TIM_ConfigClockSource+0x168>
 8003d32:	2b50      	cmp	r3, #80	; 0x50
 8003d34:	d03c      	beq.n	8003db0 <HAL_TIM_ConfigClockSource+0xf6>
 8003d36:	2b50      	cmp	r3, #80	; 0x50
 8003d38:	d873      	bhi.n	8003e22 <HAL_TIM_ConfigClockSource+0x168>
 8003d3a:	2b40      	cmp	r3, #64	; 0x40
 8003d3c:	d058      	beq.n	8003df0 <HAL_TIM_ConfigClockSource+0x136>
 8003d3e:	2b40      	cmp	r3, #64	; 0x40
 8003d40:	d86f      	bhi.n	8003e22 <HAL_TIM_ConfigClockSource+0x168>
 8003d42:	2b30      	cmp	r3, #48	; 0x30
 8003d44:	d064      	beq.n	8003e10 <HAL_TIM_ConfigClockSource+0x156>
 8003d46:	2b30      	cmp	r3, #48	; 0x30
 8003d48:	d86b      	bhi.n	8003e22 <HAL_TIM_ConfigClockSource+0x168>
 8003d4a:	2b20      	cmp	r3, #32
 8003d4c:	d060      	beq.n	8003e10 <HAL_TIM_ConfigClockSource+0x156>
 8003d4e:	2b20      	cmp	r3, #32
 8003d50:	d867      	bhi.n	8003e22 <HAL_TIM_ConfigClockSource+0x168>
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d05c      	beq.n	8003e10 <HAL_TIM_ConfigClockSource+0x156>
 8003d56:	2b10      	cmp	r3, #16
 8003d58:	d05a      	beq.n	8003e10 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003d5a:	e062      	b.n	8003e22 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6818      	ldr	r0, [r3, #0]
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	6899      	ldr	r1, [r3, #8]
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685a      	ldr	r2, [r3, #4]
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	f000 f943 	bl	8003ff6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d7e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	68fa      	ldr	r2, [r7, #12]
 8003d86:	609a      	str	r2, [r3, #8]
      break;
 8003d88:	e04e      	b.n	8003e28 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6818      	ldr	r0, [r3, #0]
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	6899      	ldr	r1, [r3, #8]
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	f000 f92c 	bl	8003ff6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003dac:	609a      	str	r2, [r3, #8]
      break;
 8003dae:	e03b      	b.n	8003e28 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6818      	ldr	r0, [r3, #0]
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	6859      	ldr	r1, [r3, #4]
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	68db      	ldr	r3, [r3, #12]
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	f000 f8a3 	bl	8003f08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2150      	movs	r1, #80	; 0x50
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f000 f8fa 	bl	8003fc2 <TIM_ITRx_SetConfig>
      break;
 8003dce:	e02b      	b.n	8003e28 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6818      	ldr	r0, [r3, #0]
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	6859      	ldr	r1, [r3, #4]
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	461a      	mov	r2, r3
 8003dde:	f000 f8c1 	bl	8003f64 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2160      	movs	r1, #96	; 0x60
 8003de8:	4618      	mov	r0, r3
 8003dea:	f000 f8ea 	bl	8003fc2 <TIM_ITRx_SetConfig>
      break;
 8003dee:	e01b      	b.n	8003e28 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6818      	ldr	r0, [r3, #0]
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	6859      	ldr	r1, [r3, #4]
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	f000 f883 	bl	8003f08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2140      	movs	r1, #64	; 0x40
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f000 f8da 	bl	8003fc2 <TIM_ITRx_SetConfig>
      break;
 8003e0e:	e00b      	b.n	8003e28 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4619      	mov	r1, r3
 8003e1a:	4610      	mov	r0, r2
 8003e1c:	f000 f8d1 	bl	8003fc2 <TIM_ITRx_SetConfig>
        break;
 8003e20:	e002      	b.n	8003e28 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003e22:	bf00      	nop
 8003e24:	e000      	b.n	8003e28 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003e26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3710      	adds	r7, #16
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
	...

08003e44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b085      	sub	sp, #20
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4a29      	ldr	r2, [pc, #164]	; (8003efc <TIM_Base_SetConfig+0xb8>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d00b      	beq.n	8003e74 <TIM_Base_SetConfig+0x30>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e62:	d007      	beq.n	8003e74 <TIM_Base_SetConfig+0x30>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a26      	ldr	r2, [pc, #152]	; (8003f00 <TIM_Base_SetConfig+0xbc>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d003      	beq.n	8003e74 <TIM_Base_SetConfig+0x30>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	4a25      	ldr	r2, [pc, #148]	; (8003f04 <TIM_Base_SetConfig+0xc0>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d108      	bne.n	8003e86 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	68fa      	ldr	r2, [r7, #12]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a1c      	ldr	r2, [pc, #112]	; (8003efc <TIM_Base_SetConfig+0xb8>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d00b      	beq.n	8003ea6 <TIM_Base_SetConfig+0x62>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e94:	d007      	beq.n	8003ea6 <TIM_Base_SetConfig+0x62>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a19      	ldr	r2, [pc, #100]	; (8003f00 <TIM_Base_SetConfig+0xbc>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d003      	beq.n	8003ea6 <TIM_Base_SetConfig+0x62>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a18      	ldr	r2, [pc, #96]	; (8003f04 <TIM_Base_SetConfig+0xc0>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d108      	bne.n	8003eb8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	68fa      	ldr	r2, [r7, #12]
 8003eca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	689a      	ldr	r2, [r3, #8]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4a07      	ldr	r2, [pc, #28]	; (8003efc <TIM_Base_SetConfig+0xb8>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d103      	bne.n	8003eec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	691a      	ldr	r2, [r3, #16]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	615a      	str	r2, [r3, #20]
}
 8003ef2:	bf00      	nop
 8003ef4:	3714      	adds	r7, #20
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bc80      	pop	{r7}
 8003efa:	4770      	bx	lr
 8003efc:	40012c00 	.word	0x40012c00
 8003f00:	40000400 	.word	0x40000400
 8003f04:	40000800 	.word	0x40000800

08003f08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b087      	sub	sp, #28
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	60b9      	str	r1, [r7, #8]
 8003f12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6a1b      	ldr	r3, [r3, #32]
 8003f18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6a1b      	ldr	r3, [r3, #32]
 8003f1e:	f023 0201 	bic.w	r2, r3, #1
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	011b      	lsls	r3, r3, #4
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	f023 030a 	bic.w	r3, r3, #10
 8003f44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f46:	697a      	ldr	r2, [r7, #20]
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	697a      	ldr	r2, [r7, #20]
 8003f58:	621a      	str	r2, [r3, #32]
}
 8003f5a:	bf00      	nop
 8003f5c:	371c      	adds	r7, #28
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bc80      	pop	{r7}
 8003f62:	4770      	bx	lr

08003f64 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b087      	sub	sp, #28
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6a1b      	ldr	r3, [r3, #32]
 8003f74:	f023 0210 	bic.w	r2, r3, #16
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	6a1b      	ldr	r3, [r3, #32]
 8003f86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f8e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	031b      	lsls	r3, r3, #12
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003fa0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	011b      	lsls	r3, r3, #4
 8003fa6:	693a      	ldr	r2, [r7, #16]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	621a      	str	r2, [r3, #32]
}
 8003fb8:	bf00      	nop
 8003fba:	371c      	adds	r7, #28
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bc80      	pop	{r7}
 8003fc0:	4770      	bx	lr

08003fc2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	b085      	sub	sp, #20
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
 8003fca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fd8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003fda:	683a      	ldr	r2, [r7, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	f043 0307 	orr.w	r3, r3, #7
 8003fe4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	68fa      	ldr	r2, [r7, #12]
 8003fea:	609a      	str	r2, [r3, #8]
}
 8003fec:	bf00      	nop
 8003fee:	3714      	adds	r7, #20
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bc80      	pop	{r7}
 8003ff4:	4770      	bx	lr

08003ff6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ff6:	b480      	push	{r7}
 8003ff8:	b087      	sub	sp, #28
 8003ffa:	af00      	add	r7, sp, #0
 8003ffc:	60f8      	str	r0, [r7, #12]
 8003ffe:	60b9      	str	r1, [r7, #8]
 8004000:	607a      	str	r2, [r7, #4]
 8004002:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004010:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	021a      	lsls	r2, r3, #8
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	431a      	orrs	r2, r3
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	4313      	orrs	r3, r2
 800401e:	697a      	ldr	r2, [r7, #20]
 8004020:	4313      	orrs	r3, r2
 8004022:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	697a      	ldr	r2, [r7, #20]
 8004028:	609a      	str	r2, [r3, #8]
}
 800402a:	bf00      	nop
 800402c:	371c      	adds	r7, #28
 800402e:	46bd      	mov	sp, r7
 8004030:	bc80      	pop	{r7}
 8004032:	4770      	bx	lr

08004034 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004034:	b480      	push	{r7}
 8004036:	b085      	sub	sp, #20
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004044:	2b01      	cmp	r3, #1
 8004046:	d101      	bne.n	800404c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004048:	2302      	movs	r3, #2
 800404a:	e046      	b.n	80040da <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2202      	movs	r2, #2
 8004058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004072:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	4313      	orrs	r3, r2
 800407c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	68fa      	ldr	r2, [r7, #12]
 8004084:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a16      	ldr	r2, [pc, #88]	; (80040e4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d00e      	beq.n	80040ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004098:	d009      	beq.n	80040ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a12      	ldr	r2, [pc, #72]	; (80040e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d004      	beq.n	80040ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a10      	ldr	r2, [pc, #64]	; (80040ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d10c      	bne.n	80040c8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	68ba      	ldr	r2, [r7, #8]
 80040bc:	4313      	orrs	r3, r2
 80040be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68ba      	ldr	r2, [r7, #8]
 80040c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3714      	adds	r7, #20
 80040de:	46bd      	mov	sp, r7
 80040e0:	bc80      	pop	{r7}
 80040e2:	4770      	bx	lr
 80040e4:	40012c00 	.word	0x40012c00
 80040e8:	40000400 	.word	0x40000400
 80040ec:	40000800 	.word	0x40000800

080040f0 <__errno>:
 80040f0:	4b01      	ldr	r3, [pc, #4]	; (80040f8 <__errno+0x8>)
 80040f2:	6818      	ldr	r0, [r3, #0]
 80040f4:	4770      	bx	lr
 80040f6:	bf00      	nop
 80040f8:	2000000c 	.word	0x2000000c

080040fc <__libc_init_array>:
 80040fc:	b570      	push	{r4, r5, r6, lr}
 80040fe:	2600      	movs	r6, #0
 8004100:	4d0c      	ldr	r5, [pc, #48]	; (8004134 <__libc_init_array+0x38>)
 8004102:	4c0d      	ldr	r4, [pc, #52]	; (8004138 <__libc_init_array+0x3c>)
 8004104:	1b64      	subs	r4, r4, r5
 8004106:	10a4      	asrs	r4, r4, #2
 8004108:	42a6      	cmp	r6, r4
 800410a:	d109      	bne.n	8004120 <__libc_init_array+0x24>
 800410c:	f002 feba 	bl	8006e84 <_init>
 8004110:	2600      	movs	r6, #0
 8004112:	4d0a      	ldr	r5, [pc, #40]	; (800413c <__libc_init_array+0x40>)
 8004114:	4c0a      	ldr	r4, [pc, #40]	; (8004140 <__libc_init_array+0x44>)
 8004116:	1b64      	subs	r4, r4, r5
 8004118:	10a4      	asrs	r4, r4, #2
 800411a:	42a6      	cmp	r6, r4
 800411c:	d105      	bne.n	800412a <__libc_init_array+0x2e>
 800411e:	bd70      	pop	{r4, r5, r6, pc}
 8004120:	f855 3b04 	ldr.w	r3, [r5], #4
 8004124:	4798      	blx	r3
 8004126:	3601      	adds	r6, #1
 8004128:	e7ee      	b.n	8004108 <__libc_init_array+0xc>
 800412a:	f855 3b04 	ldr.w	r3, [r5], #4
 800412e:	4798      	blx	r3
 8004130:	3601      	adds	r6, #1
 8004132:	e7f2      	b.n	800411a <__libc_init_array+0x1e>
 8004134:	080072c4 	.word	0x080072c4
 8004138:	080072c4 	.word	0x080072c4
 800413c:	080072c4 	.word	0x080072c4
 8004140:	080072c8 	.word	0x080072c8

08004144 <memset>:
 8004144:	4603      	mov	r3, r0
 8004146:	4402      	add	r2, r0
 8004148:	4293      	cmp	r3, r2
 800414a:	d100      	bne.n	800414e <memset+0xa>
 800414c:	4770      	bx	lr
 800414e:	f803 1b01 	strb.w	r1, [r3], #1
 8004152:	e7f9      	b.n	8004148 <memset+0x4>

08004154 <__cvt>:
 8004154:	2b00      	cmp	r3, #0
 8004156:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800415a:	461f      	mov	r7, r3
 800415c:	bfbb      	ittet	lt
 800415e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004162:	461f      	movlt	r7, r3
 8004164:	2300      	movge	r3, #0
 8004166:	232d      	movlt	r3, #45	; 0x2d
 8004168:	b088      	sub	sp, #32
 800416a:	4614      	mov	r4, r2
 800416c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800416e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004170:	7013      	strb	r3, [r2, #0]
 8004172:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004174:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004178:	f023 0820 	bic.w	r8, r3, #32
 800417c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004180:	d005      	beq.n	800418e <__cvt+0x3a>
 8004182:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004186:	d100      	bne.n	800418a <__cvt+0x36>
 8004188:	3501      	adds	r5, #1
 800418a:	2302      	movs	r3, #2
 800418c:	e000      	b.n	8004190 <__cvt+0x3c>
 800418e:	2303      	movs	r3, #3
 8004190:	aa07      	add	r2, sp, #28
 8004192:	9204      	str	r2, [sp, #16]
 8004194:	aa06      	add	r2, sp, #24
 8004196:	e9cd a202 	strd	sl, r2, [sp, #8]
 800419a:	e9cd 3500 	strd	r3, r5, [sp]
 800419e:	4622      	mov	r2, r4
 80041a0:	463b      	mov	r3, r7
 80041a2:	f000 fce5 	bl	8004b70 <_dtoa_r>
 80041a6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80041aa:	4606      	mov	r6, r0
 80041ac:	d102      	bne.n	80041b4 <__cvt+0x60>
 80041ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80041b0:	07db      	lsls	r3, r3, #31
 80041b2:	d522      	bpl.n	80041fa <__cvt+0xa6>
 80041b4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80041b8:	eb06 0905 	add.w	r9, r6, r5
 80041bc:	d110      	bne.n	80041e0 <__cvt+0x8c>
 80041be:	7833      	ldrb	r3, [r6, #0]
 80041c0:	2b30      	cmp	r3, #48	; 0x30
 80041c2:	d10a      	bne.n	80041da <__cvt+0x86>
 80041c4:	2200      	movs	r2, #0
 80041c6:	2300      	movs	r3, #0
 80041c8:	4620      	mov	r0, r4
 80041ca:	4639      	mov	r1, r7
 80041cc:	f7fc fbec 	bl	80009a8 <__aeabi_dcmpeq>
 80041d0:	b918      	cbnz	r0, 80041da <__cvt+0x86>
 80041d2:	f1c5 0501 	rsb	r5, r5, #1
 80041d6:	f8ca 5000 	str.w	r5, [sl]
 80041da:	f8da 3000 	ldr.w	r3, [sl]
 80041de:	4499      	add	r9, r3
 80041e0:	2200      	movs	r2, #0
 80041e2:	2300      	movs	r3, #0
 80041e4:	4620      	mov	r0, r4
 80041e6:	4639      	mov	r1, r7
 80041e8:	f7fc fbde 	bl	80009a8 <__aeabi_dcmpeq>
 80041ec:	b108      	cbz	r0, 80041f2 <__cvt+0x9e>
 80041ee:	f8cd 901c 	str.w	r9, [sp, #28]
 80041f2:	2230      	movs	r2, #48	; 0x30
 80041f4:	9b07      	ldr	r3, [sp, #28]
 80041f6:	454b      	cmp	r3, r9
 80041f8:	d307      	bcc.n	800420a <__cvt+0xb6>
 80041fa:	4630      	mov	r0, r6
 80041fc:	9b07      	ldr	r3, [sp, #28]
 80041fe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004200:	1b9b      	subs	r3, r3, r6
 8004202:	6013      	str	r3, [r2, #0]
 8004204:	b008      	add	sp, #32
 8004206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800420a:	1c59      	adds	r1, r3, #1
 800420c:	9107      	str	r1, [sp, #28]
 800420e:	701a      	strb	r2, [r3, #0]
 8004210:	e7f0      	b.n	80041f4 <__cvt+0xa0>

08004212 <__exponent>:
 8004212:	4603      	mov	r3, r0
 8004214:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004216:	2900      	cmp	r1, #0
 8004218:	f803 2b02 	strb.w	r2, [r3], #2
 800421c:	bfb6      	itet	lt
 800421e:	222d      	movlt	r2, #45	; 0x2d
 8004220:	222b      	movge	r2, #43	; 0x2b
 8004222:	4249      	neglt	r1, r1
 8004224:	2909      	cmp	r1, #9
 8004226:	7042      	strb	r2, [r0, #1]
 8004228:	dd2b      	ble.n	8004282 <__exponent+0x70>
 800422a:	f10d 0407 	add.w	r4, sp, #7
 800422e:	46a4      	mov	ip, r4
 8004230:	270a      	movs	r7, #10
 8004232:	fb91 f6f7 	sdiv	r6, r1, r7
 8004236:	460a      	mov	r2, r1
 8004238:	46a6      	mov	lr, r4
 800423a:	fb07 1516 	mls	r5, r7, r6, r1
 800423e:	2a63      	cmp	r2, #99	; 0x63
 8004240:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004244:	4631      	mov	r1, r6
 8004246:	f104 34ff 	add.w	r4, r4, #4294967295
 800424a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800424e:	dcf0      	bgt.n	8004232 <__exponent+0x20>
 8004250:	3130      	adds	r1, #48	; 0x30
 8004252:	f1ae 0502 	sub.w	r5, lr, #2
 8004256:	f804 1c01 	strb.w	r1, [r4, #-1]
 800425a:	4629      	mov	r1, r5
 800425c:	1c44      	adds	r4, r0, #1
 800425e:	4561      	cmp	r1, ip
 8004260:	d30a      	bcc.n	8004278 <__exponent+0x66>
 8004262:	f10d 0209 	add.w	r2, sp, #9
 8004266:	eba2 020e 	sub.w	r2, r2, lr
 800426a:	4565      	cmp	r5, ip
 800426c:	bf88      	it	hi
 800426e:	2200      	movhi	r2, #0
 8004270:	4413      	add	r3, r2
 8004272:	1a18      	subs	r0, r3, r0
 8004274:	b003      	add	sp, #12
 8004276:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004278:	f811 2b01 	ldrb.w	r2, [r1], #1
 800427c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004280:	e7ed      	b.n	800425e <__exponent+0x4c>
 8004282:	2330      	movs	r3, #48	; 0x30
 8004284:	3130      	adds	r1, #48	; 0x30
 8004286:	7083      	strb	r3, [r0, #2]
 8004288:	70c1      	strb	r1, [r0, #3]
 800428a:	1d03      	adds	r3, r0, #4
 800428c:	e7f1      	b.n	8004272 <__exponent+0x60>
	...

08004290 <_printf_float>:
 8004290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004294:	b091      	sub	sp, #68	; 0x44
 8004296:	460c      	mov	r4, r1
 8004298:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800429c:	4616      	mov	r6, r2
 800429e:	461f      	mov	r7, r3
 80042a0:	4605      	mov	r5, r0
 80042a2:	f001 fa53 	bl	800574c <_localeconv_r>
 80042a6:	6803      	ldr	r3, [r0, #0]
 80042a8:	4618      	mov	r0, r3
 80042aa:	9309      	str	r3, [sp, #36]	; 0x24
 80042ac:	f7fb ff50 	bl	8000150 <strlen>
 80042b0:	2300      	movs	r3, #0
 80042b2:	930e      	str	r3, [sp, #56]	; 0x38
 80042b4:	f8d8 3000 	ldr.w	r3, [r8]
 80042b8:	900a      	str	r0, [sp, #40]	; 0x28
 80042ba:	3307      	adds	r3, #7
 80042bc:	f023 0307 	bic.w	r3, r3, #7
 80042c0:	f103 0208 	add.w	r2, r3, #8
 80042c4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80042c8:	f8d4 b000 	ldr.w	fp, [r4]
 80042cc:	f8c8 2000 	str.w	r2, [r8]
 80042d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80042d8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80042dc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80042e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80042e2:	f04f 32ff 	mov.w	r2, #4294967295
 80042e6:	4640      	mov	r0, r8
 80042e8:	4b9c      	ldr	r3, [pc, #624]	; (800455c <_printf_float+0x2cc>)
 80042ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80042ec:	f7fc fb8e 	bl	8000a0c <__aeabi_dcmpun>
 80042f0:	bb70      	cbnz	r0, 8004350 <_printf_float+0xc0>
 80042f2:	f04f 32ff 	mov.w	r2, #4294967295
 80042f6:	4640      	mov	r0, r8
 80042f8:	4b98      	ldr	r3, [pc, #608]	; (800455c <_printf_float+0x2cc>)
 80042fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80042fc:	f7fc fb68 	bl	80009d0 <__aeabi_dcmple>
 8004300:	bb30      	cbnz	r0, 8004350 <_printf_float+0xc0>
 8004302:	2200      	movs	r2, #0
 8004304:	2300      	movs	r3, #0
 8004306:	4640      	mov	r0, r8
 8004308:	4651      	mov	r1, sl
 800430a:	f7fc fb57 	bl	80009bc <__aeabi_dcmplt>
 800430e:	b110      	cbz	r0, 8004316 <_printf_float+0x86>
 8004310:	232d      	movs	r3, #45	; 0x2d
 8004312:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004316:	4b92      	ldr	r3, [pc, #584]	; (8004560 <_printf_float+0x2d0>)
 8004318:	4892      	ldr	r0, [pc, #584]	; (8004564 <_printf_float+0x2d4>)
 800431a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800431e:	bf94      	ite	ls
 8004320:	4698      	movls	r8, r3
 8004322:	4680      	movhi	r8, r0
 8004324:	2303      	movs	r3, #3
 8004326:	f04f 0a00 	mov.w	sl, #0
 800432a:	6123      	str	r3, [r4, #16]
 800432c:	f02b 0304 	bic.w	r3, fp, #4
 8004330:	6023      	str	r3, [r4, #0]
 8004332:	4633      	mov	r3, r6
 8004334:	4621      	mov	r1, r4
 8004336:	4628      	mov	r0, r5
 8004338:	9700      	str	r7, [sp, #0]
 800433a:	aa0f      	add	r2, sp, #60	; 0x3c
 800433c:	f000 f9d4 	bl	80046e8 <_printf_common>
 8004340:	3001      	adds	r0, #1
 8004342:	f040 8090 	bne.w	8004466 <_printf_float+0x1d6>
 8004346:	f04f 30ff 	mov.w	r0, #4294967295
 800434a:	b011      	add	sp, #68	; 0x44
 800434c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004350:	4642      	mov	r2, r8
 8004352:	4653      	mov	r3, sl
 8004354:	4640      	mov	r0, r8
 8004356:	4651      	mov	r1, sl
 8004358:	f7fc fb58 	bl	8000a0c <__aeabi_dcmpun>
 800435c:	b148      	cbz	r0, 8004372 <_printf_float+0xe2>
 800435e:	f1ba 0f00 	cmp.w	sl, #0
 8004362:	bfb8      	it	lt
 8004364:	232d      	movlt	r3, #45	; 0x2d
 8004366:	4880      	ldr	r0, [pc, #512]	; (8004568 <_printf_float+0x2d8>)
 8004368:	bfb8      	it	lt
 800436a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800436e:	4b7f      	ldr	r3, [pc, #508]	; (800456c <_printf_float+0x2dc>)
 8004370:	e7d3      	b.n	800431a <_printf_float+0x8a>
 8004372:	6863      	ldr	r3, [r4, #4]
 8004374:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004378:	1c5a      	adds	r2, r3, #1
 800437a:	d142      	bne.n	8004402 <_printf_float+0x172>
 800437c:	2306      	movs	r3, #6
 800437e:	6063      	str	r3, [r4, #4]
 8004380:	2200      	movs	r2, #0
 8004382:	9206      	str	r2, [sp, #24]
 8004384:	aa0e      	add	r2, sp, #56	; 0x38
 8004386:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800438a:	aa0d      	add	r2, sp, #52	; 0x34
 800438c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004390:	9203      	str	r2, [sp, #12]
 8004392:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004396:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800439a:	6023      	str	r3, [r4, #0]
 800439c:	6863      	ldr	r3, [r4, #4]
 800439e:	4642      	mov	r2, r8
 80043a0:	9300      	str	r3, [sp, #0]
 80043a2:	4628      	mov	r0, r5
 80043a4:	4653      	mov	r3, sl
 80043a6:	910b      	str	r1, [sp, #44]	; 0x2c
 80043a8:	f7ff fed4 	bl	8004154 <__cvt>
 80043ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80043ae:	4680      	mov	r8, r0
 80043b0:	2947      	cmp	r1, #71	; 0x47
 80043b2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80043b4:	d108      	bne.n	80043c8 <_printf_float+0x138>
 80043b6:	1cc8      	adds	r0, r1, #3
 80043b8:	db02      	blt.n	80043c0 <_printf_float+0x130>
 80043ba:	6863      	ldr	r3, [r4, #4]
 80043bc:	4299      	cmp	r1, r3
 80043be:	dd40      	ble.n	8004442 <_printf_float+0x1b2>
 80043c0:	f1a9 0902 	sub.w	r9, r9, #2
 80043c4:	fa5f f989 	uxtb.w	r9, r9
 80043c8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80043cc:	d81f      	bhi.n	800440e <_printf_float+0x17e>
 80043ce:	464a      	mov	r2, r9
 80043d0:	3901      	subs	r1, #1
 80043d2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80043d6:	910d      	str	r1, [sp, #52]	; 0x34
 80043d8:	f7ff ff1b 	bl	8004212 <__exponent>
 80043dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043de:	4682      	mov	sl, r0
 80043e0:	1813      	adds	r3, r2, r0
 80043e2:	2a01      	cmp	r2, #1
 80043e4:	6123      	str	r3, [r4, #16]
 80043e6:	dc02      	bgt.n	80043ee <_printf_float+0x15e>
 80043e8:	6822      	ldr	r2, [r4, #0]
 80043ea:	07d2      	lsls	r2, r2, #31
 80043ec:	d501      	bpl.n	80043f2 <_printf_float+0x162>
 80043ee:	3301      	adds	r3, #1
 80043f0:	6123      	str	r3, [r4, #16]
 80043f2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d09b      	beq.n	8004332 <_printf_float+0xa2>
 80043fa:	232d      	movs	r3, #45	; 0x2d
 80043fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004400:	e797      	b.n	8004332 <_printf_float+0xa2>
 8004402:	2947      	cmp	r1, #71	; 0x47
 8004404:	d1bc      	bne.n	8004380 <_printf_float+0xf0>
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1ba      	bne.n	8004380 <_printf_float+0xf0>
 800440a:	2301      	movs	r3, #1
 800440c:	e7b7      	b.n	800437e <_printf_float+0xee>
 800440e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004412:	d118      	bne.n	8004446 <_printf_float+0x1b6>
 8004414:	2900      	cmp	r1, #0
 8004416:	6863      	ldr	r3, [r4, #4]
 8004418:	dd0b      	ble.n	8004432 <_printf_float+0x1a2>
 800441a:	6121      	str	r1, [r4, #16]
 800441c:	b913      	cbnz	r3, 8004424 <_printf_float+0x194>
 800441e:	6822      	ldr	r2, [r4, #0]
 8004420:	07d0      	lsls	r0, r2, #31
 8004422:	d502      	bpl.n	800442a <_printf_float+0x19a>
 8004424:	3301      	adds	r3, #1
 8004426:	440b      	add	r3, r1
 8004428:	6123      	str	r3, [r4, #16]
 800442a:	f04f 0a00 	mov.w	sl, #0
 800442e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004430:	e7df      	b.n	80043f2 <_printf_float+0x162>
 8004432:	b913      	cbnz	r3, 800443a <_printf_float+0x1aa>
 8004434:	6822      	ldr	r2, [r4, #0]
 8004436:	07d2      	lsls	r2, r2, #31
 8004438:	d501      	bpl.n	800443e <_printf_float+0x1ae>
 800443a:	3302      	adds	r3, #2
 800443c:	e7f4      	b.n	8004428 <_printf_float+0x198>
 800443e:	2301      	movs	r3, #1
 8004440:	e7f2      	b.n	8004428 <_printf_float+0x198>
 8004442:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004446:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004448:	4299      	cmp	r1, r3
 800444a:	db05      	blt.n	8004458 <_printf_float+0x1c8>
 800444c:	6823      	ldr	r3, [r4, #0]
 800444e:	6121      	str	r1, [r4, #16]
 8004450:	07d8      	lsls	r0, r3, #31
 8004452:	d5ea      	bpl.n	800442a <_printf_float+0x19a>
 8004454:	1c4b      	adds	r3, r1, #1
 8004456:	e7e7      	b.n	8004428 <_printf_float+0x198>
 8004458:	2900      	cmp	r1, #0
 800445a:	bfcc      	ite	gt
 800445c:	2201      	movgt	r2, #1
 800445e:	f1c1 0202 	rsble	r2, r1, #2
 8004462:	4413      	add	r3, r2
 8004464:	e7e0      	b.n	8004428 <_printf_float+0x198>
 8004466:	6823      	ldr	r3, [r4, #0]
 8004468:	055a      	lsls	r2, r3, #21
 800446a:	d407      	bmi.n	800447c <_printf_float+0x1ec>
 800446c:	6923      	ldr	r3, [r4, #16]
 800446e:	4642      	mov	r2, r8
 8004470:	4631      	mov	r1, r6
 8004472:	4628      	mov	r0, r5
 8004474:	47b8      	blx	r7
 8004476:	3001      	adds	r0, #1
 8004478:	d12b      	bne.n	80044d2 <_printf_float+0x242>
 800447a:	e764      	b.n	8004346 <_printf_float+0xb6>
 800447c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004480:	f240 80dd 	bls.w	800463e <_printf_float+0x3ae>
 8004484:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004488:	2200      	movs	r2, #0
 800448a:	2300      	movs	r3, #0
 800448c:	f7fc fa8c 	bl	80009a8 <__aeabi_dcmpeq>
 8004490:	2800      	cmp	r0, #0
 8004492:	d033      	beq.n	80044fc <_printf_float+0x26c>
 8004494:	2301      	movs	r3, #1
 8004496:	4631      	mov	r1, r6
 8004498:	4628      	mov	r0, r5
 800449a:	4a35      	ldr	r2, [pc, #212]	; (8004570 <_printf_float+0x2e0>)
 800449c:	47b8      	blx	r7
 800449e:	3001      	adds	r0, #1
 80044a0:	f43f af51 	beq.w	8004346 <_printf_float+0xb6>
 80044a4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80044a8:	429a      	cmp	r2, r3
 80044aa:	db02      	blt.n	80044b2 <_printf_float+0x222>
 80044ac:	6823      	ldr	r3, [r4, #0]
 80044ae:	07d8      	lsls	r0, r3, #31
 80044b0:	d50f      	bpl.n	80044d2 <_printf_float+0x242>
 80044b2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80044b6:	4631      	mov	r1, r6
 80044b8:	4628      	mov	r0, r5
 80044ba:	47b8      	blx	r7
 80044bc:	3001      	adds	r0, #1
 80044be:	f43f af42 	beq.w	8004346 <_printf_float+0xb6>
 80044c2:	f04f 0800 	mov.w	r8, #0
 80044c6:	f104 091a 	add.w	r9, r4, #26
 80044ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044cc:	3b01      	subs	r3, #1
 80044ce:	4543      	cmp	r3, r8
 80044d0:	dc09      	bgt.n	80044e6 <_printf_float+0x256>
 80044d2:	6823      	ldr	r3, [r4, #0]
 80044d4:	079b      	lsls	r3, r3, #30
 80044d6:	f100 8102 	bmi.w	80046de <_printf_float+0x44e>
 80044da:	68e0      	ldr	r0, [r4, #12]
 80044dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80044de:	4298      	cmp	r0, r3
 80044e0:	bfb8      	it	lt
 80044e2:	4618      	movlt	r0, r3
 80044e4:	e731      	b.n	800434a <_printf_float+0xba>
 80044e6:	2301      	movs	r3, #1
 80044e8:	464a      	mov	r2, r9
 80044ea:	4631      	mov	r1, r6
 80044ec:	4628      	mov	r0, r5
 80044ee:	47b8      	blx	r7
 80044f0:	3001      	adds	r0, #1
 80044f2:	f43f af28 	beq.w	8004346 <_printf_float+0xb6>
 80044f6:	f108 0801 	add.w	r8, r8, #1
 80044fa:	e7e6      	b.n	80044ca <_printf_float+0x23a>
 80044fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044fe:	2b00      	cmp	r3, #0
 8004500:	dc38      	bgt.n	8004574 <_printf_float+0x2e4>
 8004502:	2301      	movs	r3, #1
 8004504:	4631      	mov	r1, r6
 8004506:	4628      	mov	r0, r5
 8004508:	4a19      	ldr	r2, [pc, #100]	; (8004570 <_printf_float+0x2e0>)
 800450a:	47b8      	blx	r7
 800450c:	3001      	adds	r0, #1
 800450e:	f43f af1a 	beq.w	8004346 <_printf_float+0xb6>
 8004512:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004516:	4313      	orrs	r3, r2
 8004518:	d102      	bne.n	8004520 <_printf_float+0x290>
 800451a:	6823      	ldr	r3, [r4, #0]
 800451c:	07d9      	lsls	r1, r3, #31
 800451e:	d5d8      	bpl.n	80044d2 <_printf_float+0x242>
 8004520:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004524:	4631      	mov	r1, r6
 8004526:	4628      	mov	r0, r5
 8004528:	47b8      	blx	r7
 800452a:	3001      	adds	r0, #1
 800452c:	f43f af0b 	beq.w	8004346 <_printf_float+0xb6>
 8004530:	f04f 0900 	mov.w	r9, #0
 8004534:	f104 0a1a 	add.w	sl, r4, #26
 8004538:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800453a:	425b      	negs	r3, r3
 800453c:	454b      	cmp	r3, r9
 800453e:	dc01      	bgt.n	8004544 <_printf_float+0x2b4>
 8004540:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004542:	e794      	b.n	800446e <_printf_float+0x1de>
 8004544:	2301      	movs	r3, #1
 8004546:	4652      	mov	r2, sl
 8004548:	4631      	mov	r1, r6
 800454a:	4628      	mov	r0, r5
 800454c:	47b8      	blx	r7
 800454e:	3001      	adds	r0, #1
 8004550:	f43f aef9 	beq.w	8004346 <_printf_float+0xb6>
 8004554:	f109 0901 	add.w	r9, r9, #1
 8004558:	e7ee      	b.n	8004538 <_printf_float+0x2a8>
 800455a:	bf00      	nop
 800455c:	7fefffff 	.word	0x7fefffff
 8004560:	08006ee4 	.word	0x08006ee4
 8004564:	08006ee8 	.word	0x08006ee8
 8004568:	08006ef0 	.word	0x08006ef0
 800456c:	08006eec 	.word	0x08006eec
 8004570:	08006ef4 	.word	0x08006ef4
 8004574:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004576:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004578:	429a      	cmp	r2, r3
 800457a:	bfa8      	it	ge
 800457c:	461a      	movge	r2, r3
 800457e:	2a00      	cmp	r2, #0
 8004580:	4691      	mov	r9, r2
 8004582:	dc37      	bgt.n	80045f4 <_printf_float+0x364>
 8004584:	f04f 0b00 	mov.w	fp, #0
 8004588:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800458c:	f104 021a 	add.w	r2, r4, #26
 8004590:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004594:	ebaa 0309 	sub.w	r3, sl, r9
 8004598:	455b      	cmp	r3, fp
 800459a:	dc33      	bgt.n	8004604 <_printf_float+0x374>
 800459c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80045a0:	429a      	cmp	r2, r3
 80045a2:	db3b      	blt.n	800461c <_printf_float+0x38c>
 80045a4:	6823      	ldr	r3, [r4, #0]
 80045a6:	07da      	lsls	r2, r3, #31
 80045a8:	d438      	bmi.n	800461c <_printf_float+0x38c>
 80045aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80045ac:	990d      	ldr	r1, [sp, #52]	; 0x34
 80045ae:	eba2 030a 	sub.w	r3, r2, sl
 80045b2:	eba2 0901 	sub.w	r9, r2, r1
 80045b6:	4599      	cmp	r9, r3
 80045b8:	bfa8      	it	ge
 80045ba:	4699      	movge	r9, r3
 80045bc:	f1b9 0f00 	cmp.w	r9, #0
 80045c0:	dc34      	bgt.n	800462c <_printf_float+0x39c>
 80045c2:	f04f 0800 	mov.w	r8, #0
 80045c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045ca:	f104 0a1a 	add.w	sl, r4, #26
 80045ce:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80045d2:	1a9b      	subs	r3, r3, r2
 80045d4:	eba3 0309 	sub.w	r3, r3, r9
 80045d8:	4543      	cmp	r3, r8
 80045da:	f77f af7a 	ble.w	80044d2 <_printf_float+0x242>
 80045de:	2301      	movs	r3, #1
 80045e0:	4652      	mov	r2, sl
 80045e2:	4631      	mov	r1, r6
 80045e4:	4628      	mov	r0, r5
 80045e6:	47b8      	blx	r7
 80045e8:	3001      	adds	r0, #1
 80045ea:	f43f aeac 	beq.w	8004346 <_printf_float+0xb6>
 80045ee:	f108 0801 	add.w	r8, r8, #1
 80045f2:	e7ec      	b.n	80045ce <_printf_float+0x33e>
 80045f4:	4613      	mov	r3, r2
 80045f6:	4631      	mov	r1, r6
 80045f8:	4642      	mov	r2, r8
 80045fa:	4628      	mov	r0, r5
 80045fc:	47b8      	blx	r7
 80045fe:	3001      	adds	r0, #1
 8004600:	d1c0      	bne.n	8004584 <_printf_float+0x2f4>
 8004602:	e6a0      	b.n	8004346 <_printf_float+0xb6>
 8004604:	2301      	movs	r3, #1
 8004606:	4631      	mov	r1, r6
 8004608:	4628      	mov	r0, r5
 800460a:	920b      	str	r2, [sp, #44]	; 0x2c
 800460c:	47b8      	blx	r7
 800460e:	3001      	adds	r0, #1
 8004610:	f43f ae99 	beq.w	8004346 <_printf_float+0xb6>
 8004614:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004616:	f10b 0b01 	add.w	fp, fp, #1
 800461a:	e7b9      	b.n	8004590 <_printf_float+0x300>
 800461c:	4631      	mov	r1, r6
 800461e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004622:	4628      	mov	r0, r5
 8004624:	47b8      	blx	r7
 8004626:	3001      	adds	r0, #1
 8004628:	d1bf      	bne.n	80045aa <_printf_float+0x31a>
 800462a:	e68c      	b.n	8004346 <_printf_float+0xb6>
 800462c:	464b      	mov	r3, r9
 800462e:	4631      	mov	r1, r6
 8004630:	4628      	mov	r0, r5
 8004632:	eb08 020a 	add.w	r2, r8, sl
 8004636:	47b8      	blx	r7
 8004638:	3001      	adds	r0, #1
 800463a:	d1c2      	bne.n	80045c2 <_printf_float+0x332>
 800463c:	e683      	b.n	8004346 <_printf_float+0xb6>
 800463e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004640:	2a01      	cmp	r2, #1
 8004642:	dc01      	bgt.n	8004648 <_printf_float+0x3b8>
 8004644:	07db      	lsls	r3, r3, #31
 8004646:	d537      	bpl.n	80046b8 <_printf_float+0x428>
 8004648:	2301      	movs	r3, #1
 800464a:	4642      	mov	r2, r8
 800464c:	4631      	mov	r1, r6
 800464e:	4628      	mov	r0, r5
 8004650:	47b8      	blx	r7
 8004652:	3001      	adds	r0, #1
 8004654:	f43f ae77 	beq.w	8004346 <_printf_float+0xb6>
 8004658:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800465c:	4631      	mov	r1, r6
 800465e:	4628      	mov	r0, r5
 8004660:	47b8      	blx	r7
 8004662:	3001      	adds	r0, #1
 8004664:	f43f ae6f 	beq.w	8004346 <_printf_float+0xb6>
 8004668:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800466c:	2200      	movs	r2, #0
 800466e:	2300      	movs	r3, #0
 8004670:	f7fc f99a 	bl	80009a8 <__aeabi_dcmpeq>
 8004674:	b9d8      	cbnz	r0, 80046ae <_printf_float+0x41e>
 8004676:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004678:	f108 0201 	add.w	r2, r8, #1
 800467c:	3b01      	subs	r3, #1
 800467e:	4631      	mov	r1, r6
 8004680:	4628      	mov	r0, r5
 8004682:	47b8      	blx	r7
 8004684:	3001      	adds	r0, #1
 8004686:	d10e      	bne.n	80046a6 <_printf_float+0x416>
 8004688:	e65d      	b.n	8004346 <_printf_float+0xb6>
 800468a:	2301      	movs	r3, #1
 800468c:	464a      	mov	r2, r9
 800468e:	4631      	mov	r1, r6
 8004690:	4628      	mov	r0, r5
 8004692:	47b8      	blx	r7
 8004694:	3001      	adds	r0, #1
 8004696:	f43f ae56 	beq.w	8004346 <_printf_float+0xb6>
 800469a:	f108 0801 	add.w	r8, r8, #1
 800469e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80046a0:	3b01      	subs	r3, #1
 80046a2:	4543      	cmp	r3, r8
 80046a4:	dcf1      	bgt.n	800468a <_printf_float+0x3fa>
 80046a6:	4653      	mov	r3, sl
 80046a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80046ac:	e6e0      	b.n	8004470 <_printf_float+0x1e0>
 80046ae:	f04f 0800 	mov.w	r8, #0
 80046b2:	f104 091a 	add.w	r9, r4, #26
 80046b6:	e7f2      	b.n	800469e <_printf_float+0x40e>
 80046b8:	2301      	movs	r3, #1
 80046ba:	4642      	mov	r2, r8
 80046bc:	e7df      	b.n	800467e <_printf_float+0x3ee>
 80046be:	2301      	movs	r3, #1
 80046c0:	464a      	mov	r2, r9
 80046c2:	4631      	mov	r1, r6
 80046c4:	4628      	mov	r0, r5
 80046c6:	47b8      	blx	r7
 80046c8:	3001      	adds	r0, #1
 80046ca:	f43f ae3c 	beq.w	8004346 <_printf_float+0xb6>
 80046ce:	f108 0801 	add.w	r8, r8, #1
 80046d2:	68e3      	ldr	r3, [r4, #12]
 80046d4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80046d6:	1a5b      	subs	r3, r3, r1
 80046d8:	4543      	cmp	r3, r8
 80046da:	dcf0      	bgt.n	80046be <_printf_float+0x42e>
 80046dc:	e6fd      	b.n	80044da <_printf_float+0x24a>
 80046de:	f04f 0800 	mov.w	r8, #0
 80046e2:	f104 0919 	add.w	r9, r4, #25
 80046e6:	e7f4      	b.n	80046d2 <_printf_float+0x442>

080046e8 <_printf_common>:
 80046e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046ec:	4616      	mov	r6, r2
 80046ee:	4699      	mov	r9, r3
 80046f0:	688a      	ldr	r2, [r1, #8]
 80046f2:	690b      	ldr	r3, [r1, #16]
 80046f4:	4607      	mov	r7, r0
 80046f6:	4293      	cmp	r3, r2
 80046f8:	bfb8      	it	lt
 80046fa:	4613      	movlt	r3, r2
 80046fc:	6033      	str	r3, [r6, #0]
 80046fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004702:	460c      	mov	r4, r1
 8004704:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004708:	b10a      	cbz	r2, 800470e <_printf_common+0x26>
 800470a:	3301      	adds	r3, #1
 800470c:	6033      	str	r3, [r6, #0]
 800470e:	6823      	ldr	r3, [r4, #0]
 8004710:	0699      	lsls	r1, r3, #26
 8004712:	bf42      	ittt	mi
 8004714:	6833      	ldrmi	r3, [r6, #0]
 8004716:	3302      	addmi	r3, #2
 8004718:	6033      	strmi	r3, [r6, #0]
 800471a:	6825      	ldr	r5, [r4, #0]
 800471c:	f015 0506 	ands.w	r5, r5, #6
 8004720:	d106      	bne.n	8004730 <_printf_common+0x48>
 8004722:	f104 0a19 	add.w	sl, r4, #25
 8004726:	68e3      	ldr	r3, [r4, #12]
 8004728:	6832      	ldr	r2, [r6, #0]
 800472a:	1a9b      	subs	r3, r3, r2
 800472c:	42ab      	cmp	r3, r5
 800472e:	dc28      	bgt.n	8004782 <_printf_common+0x9a>
 8004730:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004734:	1e13      	subs	r3, r2, #0
 8004736:	6822      	ldr	r2, [r4, #0]
 8004738:	bf18      	it	ne
 800473a:	2301      	movne	r3, #1
 800473c:	0692      	lsls	r2, r2, #26
 800473e:	d42d      	bmi.n	800479c <_printf_common+0xb4>
 8004740:	4649      	mov	r1, r9
 8004742:	4638      	mov	r0, r7
 8004744:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004748:	47c0      	blx	r8
 800474a:	3001      	adds	r0, #1
 800474c:	d020      	beq.n	8004790 <_printf_common+0xa8>
 800474e:	6823      	ldr	r3, [r4, #0]
 8004750:	68e5      	ldr	r5, [r4, #12]
 8004752:	f003 0306 	and.w	r3, r3, #6
 8004756:	2b04      	cmp	r3, #4
 8004758:	bf18      	it	ne
 800475a:	2500      	movne	r5, #0
 800475c:	6832      	ldr	r2, [r6, #0]
 800475e:	f04f 0600 	mov.w	r6, #0
 8004762:	68a3      	ldr	r3, [r4, #8]
 8004764:	bf08      	it	eq
 8004766:	1aad      	subeq	r5, r5, r2
 8004768:	6922      	ldr	r2, [r4, #16]
 800476a:	bf08      	it	eq
 800476c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004770:	4293      	cmp	r3, r2
 8004772:	bfc4      	itt	gt
 8004774:	1a9b      	subgt	r3, r3, r2
 8004776:	18ed      	addgt	r5, r5, r3
 8004778:	341a      	adds	r4, #26
 800477a:	42b5      	cmp	r5, r6
 800477c:	d11a      	bne.n	80047b4 <_printf_common+0xcc>
 800477e:	2000      	movs	r0, #0
 8004780:	e008      	b.n	8004794 <_printf_common+0xac>
 8004782:	2301      	movs	r3, #1
 8004784:	4652      	mov	r2, sl
 8004786:	4649      	mov	r1, r9
 8004788:	4638      	mov	r0, r7
 800478a:	47c0      	blx	r8
 800478c:	3001      	adds	r0, #1
 800478e:	d103      	bne.n	8004798 <_printf_common+0xb0>
 8004790:	f04f 30ff 	mov.w	r0, #4294967295
 8004794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004798:	3501      	adds	r5, #1
 800479a:	e7c4      	b.n	8004726 <_printf_common+0x3e>
 800479c:	2030      	movs	r0, #48	; 0x30
 800479e:	18e1      	adds	r1, r4, r3
 80047a0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80047a4:	1c5a      	adds	r2, r3, #1
 80047a6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80047aa:	4422      	add	r2, r4
 80047ac:	3302      	adds	r3, #2
 80047ae:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80047b2:	e7c5      	b.n	8004740 <_printf_common+0x58>
 80047b4:	2301      	movs	r3, #1
 80047b6:	4622      	mov	r2, r4
 80047b8:	4649      	mov	r1, r9
 80047ba:	4638      	mov	r0, r7
 80047bc:	47c0      	blx	r8
 80047be:	3001      	adds	r0, #1
 80047c0:	d0e6      	beq.n	8004790 <_printf_common+0xa8>
 80047c2:	3601      	adds	r6, #1
 80047c4:	e7d9      	b.n	800477a <_printf_common+0x92>
	...

080047c8 <_printf_i>:
 80047c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047cc:	460c      	mov	r4, r1
 80047ce:	7e27      	ldrb	r7, [r4, #24]
 80047d0:	4691      	mov	r9, r2
 80047d2:	2f78      	cmp	r7, #120	; 0x78
 80047d4:	4680      	mov	r8, r0
 80047d6:	469a      	mov	sl, r3
 80047d8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80047da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80047de:	d807      	bhi.n	80047f0 <_printf_i+0x28>
 80047e0:	2f62      	cmp	r7, #98	; 0x62
 80047e2:	d80a      	bhi.n	80047fa <_printf_i+0x32>
 80047e4:	2f00      	cmp	r7, #0
 80047e6:	f000 80d9 	beq.w	800499c <_printf_i+0x1d4>
 80047ea:	2f58      	cmp	r7, #88	; 0x58
 80047ec:	f000 80a4 	beq.w	8004938 <_printf_i+0x170>
 80047f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80047f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80047f8:	e03a      	b.n	8004870 <_printf_i+0xa8>
 80047fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80047fe:	2b15      	cmp	r3, #21
 8004800:	d8f6      	bhi.n	80047f0 <_printf_i+0x28>
 8004802:	a001      	add	r0, pc, #4	; (adr r0, 8004808 <_printf_i+0x40>)
 8004804:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004808:	08004861 	.word	0x08004861
 800480c:	08004875 	.word	0x08004875
 8004810:	080047f1 	.word	0x080047f1
 8004814:	080047f1 	.word	0x080047f1
 8004818:	080047f1 	.word	0x080047f1
 800481c:	080047f1 	.word	0x080047f1
 8004820:	08004875 	.word	0x08004875
 8004824:	080047f1 	.word	0x080047f1
 8004828:	080047f1 	.word	0x080047f1
 800482c:	080047f1 	.word	0x080047f1
 8004830:	080047f1 	.word	0x080047f1
 8004834:	08004983 	.word	0x08004983
 8004838:	080048a5 	.word	0x080048a5
 800483c:	08004965 	.word	0x08004965
 8004840:	080047f1 	.word	0x080047f1
 8004844:	080047f1 	.word	0x080047f1
 8004848:	080049a5 	.word	0x080049a5
 800484c:	080047f1 	.word	0x080047f1
 8004850:	080048a5 	.word	0x080048a5
 8004854:	080047f1 	.word	0x080047f1
 8004858:	080047f1 	.word	0x080047f1
 800485c:	0800496d 	.word	0x0800496d
 8004860:	680b      	ldr	r3, [r1, #0]
 8004862:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004866:	1d1a      	adds	r2, r3, #4
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	600a      	str	r2, [r1, #0]
 800486c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004870:	2301      	movs	r3, #1
 8004872:	e0a4      	b.n	80049be <_printf_i+0x1f6>
 8004874:	6825      	ldr	r5, [r4, #0]
 8004876:	6808      	ldr	r0, [r1, #0]
 8004878:	062e      	lsls	r6, r5, #24
 800487a:	f100 0304 	add.w	r3, r0, #4
 800487e:	d50a      	bpl.n	8004896 <_printf_i+0xce>
 8004880:	6805      	ldr	r5, [r0, #0]
 8004882:	600b      	str	r3, [r1, #0]
 8004884:	2d00      	cmp	r5, #0
 8004886:	da03      	bge.n	8004890 <_printf_i+0xc8>
 8004888:	232d      	movs	r3, #45	; 0x2d
 800488a:	426d      	negs	r5, r5
 800488c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004890:	230a      	movs	r3, #10
 8004892:	485e      	ldr	r0, [pc, #376]	; (8004a0c <_printf_i+0x244>)
 8004894:	e019      	b.n	80048ca <_printf_i+0x102>
 8004896:	f015 0f40 	tst.w	r5, #64	; 0x40
 800489a:	6805      	ldr	r5, [r0, #0]
 800489c:	600b      	str	r3, [r1, #0]
 800489e:	bf18      	it	ne
 80048a0:	b22d      	sxthne	r5, r5
 80048a2:	e7ef      	b.n	8004884 <_printf_i+0xbc>
 80048a4:	680b      	ldr	r3, [r1, #0]
 80048a6:	6825      	ldr	r5, [r4, #0]
 80048a8:	1d18      	adds	r0, r3, #4
 80048aa:	6008      	str	r0, [r1, #0]
 80048ac:	0628      	lsls	r0, r5, #24
 80048ae:	d501      	bpl.n	80048b4 <_printf_i+0xec>
 80048b0:	681d      	ldr	r5, [r3, #0]
 80048b2:	e002      	b.n	80048ba <_printf_i+0xf2>
 80048b4:	0669      	lsls	r1, r5, #25
 80048b6:	d5fb      	bpl.n	80048b0 <_printf_i+0xe8>
 80048b8:	881d      	ldrh	r5, [r3, #0]
 80048ba:	2f6f      	cmp	r7, #111	; 0x6f
 80048bc:	bf0c      	ite	eq
 80048be:	2308      	moveq	r3, #8
 80048c0:	230a      	movne	r3, #10
 80048c2:	4852      	ldr	r0, [pc, #328]	; (8004a0c <_printf_i+0x244>)
 80048c4:	2100      	movs	r1, #0
 80048c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80048ca:	6866      	ldr	r6, [r4, #4]
 80048cc:	2e00      	cmp	r6, #0
 80048ce:	bfa8      	it	ge
 80048d0:	6821      	ldrge	r1, [r4, #0]
 80048d2:	60a6      	str	r6, [r4, #8]
 80048d4:	bfa4      	itt	ge
 80048d6:	f021 0104 	bicge.w	r1, r1, #4
 80048da:	6021      	strge	r1, [r4, #0]
 80048dc:	b90d      	cbnz	r5, 80048e2 <_printf_i+0x11a>
 80048de:	2e00      	cmp	r6, #0
 80048e0:	d04d      	beq.n	800497e <_printf_i+0x1b6>
 80048e2:	4616      	mov	r6, r2
 80048e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80048e8:	fb03 5711 	mls	r7, r3, r1, r5
 80048ec:	5dc7      	ldrb	r7, [r0, r7]
 80048ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80048f2:	462f      	mov	r7, r5
 80048f4:	42bb      	cmp	r3, r7
 80048f6:	460d      	mov	r5, r1
 80048f8:	d9f4      	bls.n	80048e4 <_printf_i+0x11c>
 80048fa:	2b08      	cmp	r3, #8
 80048fc:	d10b      	bne.n	8004916 <_printf_i+0x14e>
 80048fe:	6823      	ldr	r3, [r4, #0]
 8004900:	07df      	lsls	r7, r3, #31
 8004902:	d508      	bpl.n	8004916 <_printf_i+0x14e>
 8004904:	6923      	ldr	r3, [r4, #16]
 8004906:	6861      	ldr	r1, [r4, #4]
 8004908:	4299      	cmp	r1, r3
 800490a:	bfde      	ittt	le
 800490c:	2330      	movle	r3, #48	; 0x30
 800490e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004912:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004916:	1b92      	subs	r2, r2, r6
 8004918:	6122      	str	r2, [r4, #16]
 800491a:	464b      	mov	r3, r9
 800491c:	4621      	mov	r1, r4
 800491e:	4640      	mov	r0, r8
 8004920:	f8cd a000 	str.w	sl, [sp]
 8004924:	aa03      	add	r2, sp, #12
 8004926:	f7ff fedf 	bl	80046e8 <_printf_common>
 800492a:	3001      	adds	r0, #1
 800492c:	d14c      	bne.n	80049c8 <_printf_i+0x200>
 800492e:	f04f 30ff 	mov.w	r0, #4294967295
 8004932:	b004      	add	sp, #16
 8004934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004938:	4834      	ldr	r0, [pc, #208]	; (8004a0c <_printf_i+0x244>)
 800493a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800493e:	680e      	ldr	r6, [r1, #0]
 8004940:	6823      	ldr	r3, [r4, #0]
 8004942:	f856 5b04 	ldr.w	r5, [r6], #4
 8004946:	061f      	lsls	r7, r3, #24
 8004948:	600e      	str	r6, [r1, #0]
 800494a:	d514      	bpl.n	8004976 <_printf_i+0x1ae>
 800494c:	07d9      	lsls	r1, r3, #31
 800494e:	bf44      	itt	mi
 8004950:	f043 0320 	orrmi.w	r3, r3, #32
 8004954:	6023      	strmi	r3, [r4, #0]
 8004956:	b91d      	cbnz	r5, 8004960 <_printf_i+0x198>
 8004958:	6823      	ldr	r3, [r4, #0]
 800495a:	f023 0320 	bic.w	r3, r3, #32
 800495e:	6023      	str	r3, [r4, #0]
 8004960:	2310      	movs	r3, #16
 8004962:	e7af      	b.n	80048c4 <_printf_i+0xfc>
 8004964:	6823      	ldr	r3, [r4, #0]
 8004966:	f043 0320 	orr.w	r3, r3, #32
 800496a:	6023      	str	r3, [r4, #0]
 800496c:	2378      	movs	r3, #120	; 0x78
 800496e:	4828      	ldr	r0, [pc, #160]	; (8004a10 <_printf_i+0x248>)
 8004970:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004974:	e7e3      	b.n	800493e <_printf_i+0x176>
 8004976:	065e      	lsls	r6, r3, #25
 8004978:	bf48      	it	mi
 800497a:	b2ad      	uxthmi	r5, r5
 800497c:	e7e6      	b.n	800494c <_printf_i+0x184>
 800497e:	4616      	mov	r6, r2
 8004980:	e7bb      	b.n	80048fa <_printf_i+0x132>
 8004982:	680b      	ldr	r3, [r1, #0]
 8004984:	6826      	ldr	r6, [r4, #0]
 8004986:	1d1d      	adds	r5, r3, #4
 8004988:	6960      	ldr	r0, [r4, #20]
 800498a:	600d      	str	r5, [r1, #0]
 800498c:	0635      	lsls	r5, r6, #24
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	d501      	bpl.n	8004996 <_printf_i+0x1ce>
 8004992:	6018      	str	r0, [r3, #0]
 8004994:	e002      	b.n	800499c <_printf_i+0x1d4>
 8004996:	0671      	lsls	r1, r6, #25
 8004998:	d5fb      	bpl.n	8004992 <_printf_i+0x1ca>
 800499a:	8018      	strh	r0, [r3, #0]
 800499c:	2300      	movs	r3, #0
 800499e:	4616      	mov	r6, r2
 80049a0:	6123      	str	r3, [r4, #16]
 80049a2:	e7ba      	b.n	800491a <_printf_i+0x152>
 80049a4:	680b      	ldr	r3, [r1, #0]
 80049a6:	1d1a      	adds	r2, r3, #4
 80049a8:	600a      	str	r2, [r1, #0]
 80049aa:	681e      	ldr	r6, [r3, #0]
 80049ac:	2100      	movs	r1, #0
 80049ae:	4630      	mov	r0, r6
 80049b0:	6862      	ldr	r2, [r4, #4]
 80049b2:	f000 fed7 	bl	8005764 <memchr>
 80049b6:	b108      	cbz	r0, 80049bc <_printf_i+0x1f4>
 80049b8:	1b80      	subs	r0, r0, r6
 80049ba:	6060      	str	r0, [r4, #4]
 80049bc:	6863      	ldr	r3, [r4, #4]
 80049be:	6123      	str	r3, [r4, #16]
 80049c0:	2300      	movs	r3, #0
 80049c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049c6:	e7a8      	b.n	800491a <_printf_i+0x152>
 80049c8:	4632      	mov	r2, r6
 80049ca:	4649      	mov	r1, r9
 80049cc:	4640      	mov	r0, r8
 80049ce:	6923      	ldr	r3, [r4, #16]
 80049d0:	47d0      	blx	sl
 80049d2:	3001      	adds	r0, #1
 80049d4:	d0ab      	beq.n	800492e <_printf_i+0x166>
 80049d6:	6823      	ldr	r3, [r4, #0]
 80049d8:	079b      	lsls	r3, r3, #30
 80049da:	d413      	bmi.n	8004a04 <_printf_i+0x23c>
 80049dc:	68e0      	ldr	r0, [r4, #12]
 80049de:	9b03      	ldr	r3, [sp, #12]
 80049e0:	4298      	cmp	r0, r3
 80049e2:	bfb8      	it	lt
 80049e4:	4618      	movlt	r0, r3
 80049e6:	e7a4      	b.n	8004932 <_printf_i+0x16a>
 80049e8:	2301      	movs	r3, #1
 80049ea:	4632      	mov	r2, r6
 80049ec:	4649      	mov	r1, r9
 80049ee:	4640      	mov	r0, r8
 80049f0:	47d0      	blx	sl
 80049f2:	3001      	adds	r0, #1
 80049f4:	d09b      	beq.n	800492e <_printf_i+0x166>
 80049f6:	3501      	adds	r5, #1
 80049f8:	68e3      	ldr	r3, [r4, #12]
 80049fa:	9903      	ldr	r1, [sp, #12]
 80049fc:	1a5b      	subs	r3, r3, r1
 80049fe:	42ab      	cmp	r3, r5
 8004a00:	dcf2      	bgt.n	80049e8 <_printf_i+0x220>
 8004a02:	e7eb      	b.n	80049dc <_printf_i+0x214>
 8004a04:	2500      	movs	r5, #0
 8004a06:	f104 0619 	add.w	r6, r4, #25
 8004a0a:	e7f5      	b.n	80049f8 <_printf_i+0x230>
 8004a0c:	08006ef6 	.word	0x08006ef6
 8004a10:	08006f07 	.word	0x08006f07

08004a14 <siprintf>:
 8004a14:	b40e      	push	{r1, r2, r3}
 8004a16:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a1a:	b500      	push	{lr}
 8004a1c:	b09c      	sub	sp, #112	; 0x70
 8004a1e:	ab1d      	add	r3, sp, #116	; 0x74
 8004a20:	9002      	str	r0, [sp, #8]
 8004a22:	9006      	str	r0, [sp, #24]
 8004a24:	9107      	str	r1, [sp, #28]
 8004a26:	9104      	str	r1, [sp, #16]
 8004a28:	4808      	ldr	r0, [pc, #32]	; (8004a4c <siprintf+0x38>)
 8004a2a:	4909      	ldr	r1, [pc, #36]	; (8004a50 <siprintf+0x3c>)
 8004a2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a30:	9105      	str	r1, [sp, #20]
 8004a32:	6800      	ldr	r0, [r0, #0]
 8004a34:	a902      	add	r1, sp, #8
 8004a36:	9301      	str	r3, [sp, #4]
 8004a38:	f001 fb42 	bl	80060c0 <_svfiprintf_r>
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	9b02      	ldr	r3, [sp, #8]
 8004a40:	701a      	strb	r2, [r3, #0]
 8004a42:	b01c      	add	sp, #112	; 0x70
 8004a44:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a48:	b003      	add	sp, #12
 8004a4a:	4770      	bx	lr
 8004a4c:	2000000c 	.word	0x2000000c
 8004a50:	ffff0208 	.word	0xffff0208

08004a54 <quorem>:
 8004a54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a58:	6903      	ldr	r3, [r0, #16]
 8004a5a:	690c      	ldr	r4, [r1, #16]
 8004a5c:	4607      	mov	r7, r0
 8004a5e:	42a3      	cmp	r3, r4
 8004a60:	f2c0 8083 	blt.w	8004b6a <quorem+0x116>
 8004a64:	3c01      	subs	r4, #1
 8004a66:	f100 0514 	add.w	r5, r0, #20
 8004a6a:	f101 0814 	add.w	r8, r1, #20
 8004a6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a72:	9301      	str	r3, [sp, #4]
 8004a74:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004a78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a7c:	3301      	adds	r3, #1
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	fbb2 f6f3 	udiv	r6, r2, r3
 8004a84:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004a88:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004a8c:	d332      	bcc.n	8004af4 <quorem+0xa0>
 8004a8e:	f04f 0e00 	mov.w	lr, #0
 8004a92:	4640      	mov	r0, r8
 8004a94:	46ac      	mov	ip, r5
 8004a96:	46f2      	mov	sl, lr
 8004a98:	f850 2b04 	ldr.w	r2, [r0], #4
 8004a9c:	b293      	uxth	r3, r2
 8004a9e:	fb06 e303 	mla	r3, r6, r3, lr
 8004aa2:	0c12      	lsrs	r2, r2, #16
 8004aa4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004aa8:	fb06 e202 	mla	r2, r6, r2, lr
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	ebaa 0303 	sub.w	r3, sl, r3
 8004ab2:	f8dc a000 	ldr.w	sl, [ip]
 8004ab6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004aba:	fa1f fa8a 	uxth.w	sl, sl
 8004abe:	4453      	add	r3, sl
 8004ac0:	fa1f fa82 	uxth.w	sl, r2
 8004ac4:	f8dc 2000 	ldr.w	r2, [ip]
 8004ac8:	4581      	cmp	r9, r0
 8004aca:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8004ace:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ad8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004adc:	f84c 3b04 	str.w	r3, [ip], #4
 8004ae0:	d2da      	bcs.n	8004a98 <quorem+0x44>
 8004ae2:	f855 300b 	ldr.w	r3, [r5, fp]
 8004ae6:	b92b      	cbnz	r3, 8004af4 <quorem+0xa0>
 8004ae8:	9b01      	ldr	r3, [sp, #4]
 8004aea:	3b04      	subs	r3, #4
 8004aec:	429d      	cmp	r5, r3
 8004aee:	461a      	mov	r2, r3
 8004af0:	d32f      	bcc.n	8004b52 <quorem+0xfe>
 8004af2:	613c      	str	r4, [r7, #16]
 8004af4:	4638      	mov	r0, r7
 8004af6:	f001 f8cb 	bl	8005c90 <__mcmp>
 8004afa:	2800      	cmp	r0, #0
 8004afc:	db25      	blt.n	8004b4a <quorem+0xf6>
 8004afe:	4628      	mov	r0, r5
 8004b00:	f04f 0c00 	mov.w	ip, #0
 8004b04:	3601      	adds	r6, #1
 8004b06:	f858 1b04 	ldr.w	r1, [r8], #4
 8004b0a:	f8d0 e000 	ldr.w	lr, [r0]
 8004b0e:	b28b      	uxth	r3, r1
 8004b10:	ebac 0303 	sub.w	r3, ip, r3
 8004b14:	fa1f f28e 	uxth.w	r2, lr
 8004b18:	4413      	add	r3, r2
 8004b1a:	0c0a      	lsrs	r2, r1, #16
 8004b1c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004b20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b2a:	45c1      	cmp	r9, r8
 8004b2c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004b30:	f840 3b04 	str.w	r3, [r0], #4
 8004b34:	d2e7      	bcs.n	8004b06 <quorem+0xb2>
 8004b36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b3e:	b922      	cbnz	r2, 8004b4a <quorem+0xf6>
 8004b40:	3b04      	subs	r3, #4
 8004b42:	429d      	cmp	r5, r3
 8004b44:	461a      	mov	r2, r3
 8004b46:	d30a      	bcc.n	8004b5e <quorem+0x10a>
 8004b48:	613c      	str	r4, [r7, #16]
 8004b4a:	4630      	mov	r0, r6
 8004b4c:	b003      	add	sp, #12
 8004b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b52:	6812      	ldr	r2, [r2, #0]
 8004b54:	3b04      	subs	r3, #4
 8004b56:	2a00      	cmp	r2, #0
 8004b58:	d1cb      	bne.n	8004af2 <quorem+0x9e>
 8004b5a:	3c01      	subs	r4, #1
 8004b5c:	e7c6      	b.n	8004aec <quorem+0x98>
 8004b5e:	6812      	ldr	r2, [r2, #0]
 8004b60:	3b04      	subs	r3, #4
 8004b62:	2a00      	cmp	r2, #0
 8004b64:	d1f0      	bne.n	8004b48 <quorem+0xf4>
 8004b66:	3c01      	subs	r4, #1
 8004b68:	e7eb      	b.n	8004b42 <quorem+0xee>
 8004b6a:	2000      	movs	r0, #0
 8004b6c:	e7ee      	b.n	8004b4c <quorem+0xf8>
	...

08004b70 <_dtoa_r>:
 8004b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b74:	4616      	mov	r6, r2
 8004b76:	461f      	mov	r7, r3
 8004b78:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004b7a:	b099      	sub	sp, #100	; 0x64
 8004b7c:	4605      	mov	r5, r0
 8004b7e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004b82:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004b86:	b974      	cbnz	r4, 8004ba6 <_dtoa_r+0x36>
 8004b88:	2010      	movs	r0, #16
 8004b8a:	f000 fde3 	bl	8005754 <malloc>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	6268      	str	r0, [r5, #36]	; 0x24
 8004b92:	b920      	cbnz	r0, 8004b9e <_dtoa_r+0x2e>
 8004b94:	21ea      	movs	r1, #234	; 0xea
 8004b96:	4bae      	ldr	r3, [pc, #696]	; (8004e50 <_dtoa_r+0x2e0>)
 8004b98:	48ae      	ldr	r0, [pc, #696]	; (8004e54 <_dtoa_r+0x2e4>)
 8004b9a:	f001 fba1 	bl	80062e0 <__assert_func>
 8004b9e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004ba2:	6004      	str	r4, [r0, #0]
 8004ba4:	60c4      	str	r4, [r0, #12]
 8004ba6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004ba8:	6819      	ldr	r1, [r3, #0]
 8004baa:	b151      	cbz	r1, 8004bc2 <_dtoa_r+0x52>
 8004bac:	685a      	ldr	r2, [r3, #4]
 8004bae:	2301      	movs	r3, #1
 8004bb0:	4093      	lsls	r3, r2
 8004bb2:	604a      	str	r2, [r1, #4]
 8004bb4:	608b      	str	r3, [r1, #8]
 8004bb6:	4628      	mov	r0, r5
 8004bb8:	f000 fe30 	bl	800581c <_Bfree>
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004bc0:	601a      	str	r2, [r3, #0]
 8004bc2:	1e3b      	subs	r3, r7, #0
 8004bc4:	bfaf      	iteee	ge
 8004bc6:	2300      	movge	r3, #0
 8004bc8:	2201      	movlt	r2, #1
 8004bca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004bce:	9305      	strlt	r3, [sp, #20]
 8004bd0:	bfa8      	it	ge
 8004bd2:	f8c8 3000 	strge.w	r3, [r8]
 8004bd6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8004bda:	4b9f      	ldr	r3, [pc, #636]	; (8004e58 <_dtoa_r+0x2e8>)
 8004bdc:	bfb8      	it	lt
 8004bde:	f8c8 2000 	strlt.w	r2, [r8]
 8004be2:	ea33 0309 	bics.w	r3, r3, r9
 8004be6:	d119      	bne.n	8004c1c <_dtoa_r+0xac>
 8004be8:	f242 730f 	movw	r3, #9999	; 0x270f
 8004bec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004bee:	6013      	str	r3, [r2, #0]
 8004bf0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004bf4:	4333      	orrs	r3, r6
 8004bf6:	f000 8580 	beq.w	80056fa <_dtoa_r+0xb8a>
 8004bfa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004bfc:	b953      	cbnz	r3, 8004c14 <_dtoa_r+0xa4>
 8004bfe:	4b97      	ldr	r3, [pc, #604]	; (8004e5c <_dtoa_r+0x2ec>)
 8004c00:	e022      	b.n	8004c48 <_dtoa_r+0xd8>
 8004c02:	4b97      	ldr	r3, [pc, #604]	; (8004e60 <_dtoa_r+0x2f0>)
 8004c04:	9308      	str	r3, [sp, #32]
 8004c06:	3308      	adds	r3, #8
 8004c08:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8004c0a:	6013      	str	r3, [r2, #0]
 8004c0c:	9808      	ldr	r0, [sp, #32]
 8004c0e:	b019      	add	sp, #100	; 0x64
 8004c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c14:	4b91      	ldr	r3, [pc, #580]	; (8004e5c <_dtoa_r+0x2ec>)
 8004c16:	9308      	str	r3, [sp, #32]
 8004c18:	3303      	adds	r3, #3
 8004c1a:	e7f5      	b.n	8004c08 <_dtoa_r+0x98>
 8004c1c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004c20:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004c24:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c28:	2200      	movs	r2, #0
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	f7fb febc 	bl	80009a8 <__aeabi_dcmpeq>
 8004c30:	4680      	mov	r8, r0
 8004c32:	b158      	cbz	r0, 8004c4c <_dtoa_r+0xdc>
 8004c34:	2301      	movs	r3, #1
 8004c36:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004c38:	6013      	str	r3, [r2, #0]
 8004c3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f000 8559 	beq.w	80056f4 <_dtoa_r+0xb84>
 8004c42:	4888      	ldr	r0, [pc, #544]	; (8004e64 <_dtoa_r+0x2f4>)
 8004c44:	6018      	str	r0, [r3, #0]
 8004c46:	1e43      	subs	r3, r0, #1
 8004c48:	9308      	str	r3, [sp, #32]
 8004c4a:	e7df      	b.n	8004c0c <_dtoa_r+0x9c>
 8004c4c:	ab16      	add	r3, sp, #88	; 0x58
 8004c4e:	9301      	str	r3, [sp, #4]
 8004c50:	ab17      	add	r3, sp, #92	; 0x5c
 8004c52:	9300      	str	r3, [sp, #0]
 8004c54:	4628      	mov	r0, r5
 8004c56:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004c5a:	f001 f8c5 	bl	8005de8 <__d2b>
 8004c5e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004c62:	4682      	mov	sl, r0
 8004c64:	2c00      	cmp	r4, #0
 8004c66:	d07e      	beq.n	8004d66 <_dtoa_r+0x1f6>
 8004c68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c6e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004c72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c76:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8004c7a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004c7e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004c82:	2200      	movs	r2, #0
 8004c84:	4b78      	ldr	r3, [pc, #480]	; (8004e68 <_dtoa_r+0x2f8>)
 8004c86:	f7fb fa6f 	bl	8000168 <__aeabi_dsub>
 8004c8a:	a36b      	add	r3, pc, #428	; (adr r3, 8004e38 <_dtoa_r+0x2c8>)
 8004c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c90:	f7fb fc22 	bl	80004d8 <__aeabi_dmul>
 8004c94:	a36a      	add	r3, pc, #424	; (adr r3, 8004e40 <_dtoa_r+0x2d0>)
 8004c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9a:	f7fb fa67 	bl	800016c <__adddf3>
 8004c9e:	4606      	mov	r6, r0
 8004ca0:	4620      	mov	r0, r4
 8004ca2:	460f      	mov	r7, r1
 8004ca4:	f7fb fbae 	bl	8000404 <__aeabi_i2d>
 8004ca8:	a367      	add	r3, pc, #412	; (adr r3, 8004e48 <_dtoa_r+0x2d8>)
 8004caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cae:	f7fb fc13 	bl	80004d8 <__aeabi_dmul>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	460b      	mov	r3, r1
 8004cb6:	4630      	mov	r0, r6
 8004cb8:	4639      	mov	r1, r7
 8004cba:	f7fb fa57 	bl	800016c <__adddf3>
 8004cbe:	4606      	mov	r6, r0
 8004cc0:	460f      	mov	r7, r1
 8004cc2:	f7fb feb9 	bl	8000a38 <__aeabi_d2iz>
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	4681      	mov	r9, r0
 8004cca:	2300      	movs	r3, #0
 8004ccc:	4630      	mov	r0, r6
 8004cce:	4639      	mov	r1, r7
 8004cd0:	f7fb fe74 	bl	80009bc <__aeabi_dcmplt>
 8004cd4:	b148      	cbz	r0, 8004cea <_dtoa_r+0x17a>
 8004cd6:	4648      	mov	r0, r9
 8004cd8:	f7fb fb94 	bl	8000404 <__aeabi_i2d>
 8004cdc:	4632      	mov	r2, r6
 8004cde:	463b      	mov	r3, r7
 8004ce0:	f7fb fe62 	bl	80009a8 <__aeabi_dcmpeq>
 8004ce4:	b908      	cbnz	r0, 8004cea <_dtoa_r+0x17a>
 8004ce6:	f109 39ff 	add.w	r9, r9, #4294967295
 8004cea:	f1b9 0f16 	cmp.w	r9, #22
 8004cee:	d857      	bhi.n	8004da0 <_dtoa_r+0x230>
 8004cf0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004cf4:	4b5d      	ldr	r3, [pc, #372]	; (8004e6c <_dtoa_r+0x2fc>)
 8004cf6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8004cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfe:	f7fb fe5d 	bl	80009bc <__aeabi_dcmplt>
 8004d02:	2800      	cmp	r0, #0
 8004d04:	d04e      	beq.n	8004da4 <_dtoa_r+0x234>
 8004d06:	2300      	movs	r3, #0
 8004d08:	f109 39ff 	add.w	r9, r9, #4294967295
 8004d0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8004d0e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004d10:	1b1c      	subs	r4, r3, r4
 8004d12:	1e63      	subs	r3, r4, #1
 8004d14:	9309      	str	r3, [sp, #36]	; 0x24
 8004d16:	bf49      	itett	mi
 8004d18:	f1c4 0301 	rsbmi	r3, r4, #1
 8004d1c:	2300      	movpl	r3, #0
 8004d1e:	9306      	strmi	r3, [sp, #24]
 8004d20:	2300      	movmi	r3, #0
 8004d22:	bf54      	ite	pl
 8004d24:	9306      	strpl	r3, [sp, #24]
 8004d26:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004d28:	f1b9 0f00 	cmp.w	r9, #0
 8004d2c:	db3c      	blt.n	8004da8 <_dtoa_r+0x238>
 8004d2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d30:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8004d34:	444b      	add	r3, r9
 8004d36:	9309      	str	r3, [sp, #36]	; 0x24
 8004d38:	2300      	movs	r3, #0
 8004d3a:	930a      	str	r3, [sp, #40]	; 0x28
 8004d3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d3e:	2b09      	cmp	r3, #9
 8004d40:	d86c      	bhi.n	8004e1c <_dtoa_r+0x2ac>
 8004d42:	2b05      	cmp	r3, #5
 8004d44:	bfc4      	itt	gt
 8004d46:	3b04      	subgt	r3, #4
 8004d48:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004d4a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d4c:	bfc8      	it	gt
 8004d4e:	2400      	movgt	r4, #0
 8004d50:	f1a3 0302 	sub.w	r3, r3, #2
 8004d54:	bfd8      	it	le
 8004d56:	2401      	movle	r4, #1
 8004d58:	2b03      	cmp	r3, #3
 8004d5a:	f200 808b 	bhi.w	8004e74 <_dtoa_r+0x304>
 8004d5e:	e8df f003 	tbb	[pc, r3]
 8004d62:	4f2d      	.short	0x4f2d
 8004d64:	5b4d      	.short	0x5b4d
 8004d66:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004d6a:	441c      	add	r4, r3
 8004d6c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004d70:	2b20      	cmp	r3, #32
 8004d72:	bfc3      	ittte	gt
 8004d74:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004d78:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004d7c:	fa09 f303 	lslgt.w	r3, r9, r3
 8004d80:	f1c3 0320 	rsble	r3, r3, #32
 8004d84:	bfc6      	itte	gt
 8004d86:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004d8a:	4318      	orrgt	r0, r3
 8004d8c:	fa06 f003 	lslle.w	r0, r6, r3
 8004d90:	f7fb fb28 	bl	80003e4 <__aeabi_ui2d>
 8004d94:	2301      	movs	r3, #1
 8004d96:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004d9a:	3c01      	subs	r4, #1
 8004d9c:	9313      	str	r3, [sp, #76]	; 0x4c
 8004d9e:	e770      	b.n	8004c82 <_dtoa_r+0x112>
 8004da0:	2301      	movs	r3, #1
 8004da2:	e7b3      	b.n	8004d0c <_dtoa_r+0x19c>
 8004da4:	900f      	str	r0, [sp, #60]	; 0x3c
 8004da6:	e7b2      	b.n	8004d0e <_dtoa_r+0x19e>
 8004da8:	9b06      	ldr	r3, [sp, #24]
 8004daa:	eba3 0309 	sub.w	r3, r3, r9
 8004dae:	9306      	str	r3, [sp, #24]
 8004db0:	f1c9 0300 	rsb	r3, r9, #0
 8004db4:	930a      	str	r3, [sp, #40]	; 0x28
 8004db6:	2300      	movs	r3, #0
 8004db8:	930e      	str	r3, [sp, #56]	; 0x38
 8004dba:	e7bf      	b.n	8004d3c <_dtoa_r+0x1cc>
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	930b      	str	r3, [sp, #44]	; 0x2c
 8004dc0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	dc59      	bgt.n	8004e7a <_dtoa_r+0x30a>
 8004dc6:	f04f 0b01 	mov.w	fp, #1
 8004dca:	465b      	mov	r3, fp
 8004dcc:	f8cd b008 	str.w	fp, [sp, #8]
 8004dd0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004dd8:	6042      	str	r2, [r0, #4]
 8004dda:	2204      	movs	r2, #4
 8004ddc:	f102 0614 	add.w	r6, r2, #20
 8004de0:	429e      	cmp	r6, r3
 8004de2:	6841      	ldr	r1, [r0, #4]
 8004de4:	d94f      	bls.n	8004e86 <_dtoa_r+0x316>
 8004de6:	4628      	mov	r0, r5
 8004de8:	f000 fcd8 	bl	800579c <_Balloc>
 8004dec:	9008      	str	r0, [sp, #32]
 8004dee:	2800      	cmp	r0, #0
 8004df0:	d14d      	bne.n	8004e8e <_dtoa_r+0x31e>
 8004df2:	4602      	mov	r2, r0
 8004df4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004df8:	4b1d      	ldr	r3, [pc, #116]	; (8004e70 <_dtoa_r+0x300>)
 8004dfa:	e6cd      	b.n	8004b98 <_dtoa_r+0x28>
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e7de      	b.n	8004dbe <_dtoa_r+0x24e>
 8004e00:	2300      	movs	r3, #0
 8004e02:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e04:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004e06:	eb09 0b03 	add.w	fp, r9, r3
 8004e0a:	f10b 0301 	add.w	r3, fp, #1
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	9302      	str	r3, [sp, #8]
 8004e12:	bfb8      	it	lt
 8004e14:	2301      	movlt	r3, #1
 8004e16:	e7dd      	b.n	8004dd4 <_dtoa_r+0x264>
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e7f2      	b.n	8004e02 <_dtoa_r+0x292>
 8004e1c:	2401      	movs	r4, #1
 8004e1e:	2300      	movs	r3, #0
 8004e20:	940b      	str	r4, [sp, #44]	; 0x2c
 8004e22:	9322      	str	r3, [sp, #136]	; 0x88
 8004e24:	f04f 3bff 	mov.w	fp, #4294967295
 8004e28:	2200      	movs	r2, #0
 8004e2a:	2312      	movs	r3, #18
 8004e2c:	f8cd b008 	str.w	fp, [sp, #8]
 8004e30:	9223      	str	r2, [sp, #140]	; 0x8c
 8004e32:	e7cf      	b.n	8004dd4 <_dtoa_r+0x264>
 8004e34:	f3af 8000 	nop.w
 8004e38:	636f4361 	.word	0x636f4361
 8004e3c:	3fd287a7 	.word	0x3fd287a7
 8004e40:	8b60c8b3 	.word	0x8b60c8b3
 8004e44:	3fc68a28 	.word	0x3fc68a28
 8004e48:	509f79fb 	.word	0x509f79fb
 8004e4c:	3fd34413 	.word	0x3fd34413
 8004e50:	08006f25 	.word	0x08006f25
 8004e54:	08006f3c 	.word	0x08006f3c
 8004e58:	7ff00000 	.word	0x7ff00000
 8004e5c:	08006f21 	.word	0x08006f21
 8004e60:	08006f18 	.word	0x08006f18
 8004e64:	08006ef5 	.word	0x08006ef5
 8004e68:	3ff80000 	.word	0x3ff80000
 8004e6c:	08007038 	.word	0x08007038
 8004e70:	08006f9b 	.word	0x08006f9b
 8004e74:	2301      	movs	r3, #1
 8004e76:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e78:	e7d4      	b.n	8004e24 <_dtoa_r+0x2b4>
 8004e7a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8004e7e:	465b      	mov	r3, fp
 8004e80:	f8cd b008 	str.w	fp, [sp, #8]
 8004e84:	e7a6      	b.n	8004dd4 <_dtoa_r+0x264>
 8004e86:	3101      	adds	r1, #1
 8004e88:	6041      	str	r1, [r0, #4]
 8004e8a:	0052      	lsls	r2, r2, #1
 8004e8c:	e7a6      	b.n	8004ddc <_dtoa_r+0x26c>
 8004e8e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004e90:	9a08      	ldr	r2, [sp, #32]
 8004e92:	601a      	str	r2, [r3, #0]
 8004e94:	9b02      	ldr	r3, [sp, #8]
 8004e96:	2b0e      	cmp	r3, #14
 8004e98:	f200 80a8 	bhi.w	8004fec <_dtoa_r+0x47c>
 8004e9c:	2c00      	cmp	r4, #0
 8004e9e:	f000 80a5 	beq.w	8004fec <_dtoa_r+0x47c>
 8004ea2:	f1b9 0f00 	cmp.w	r9, #0
 8004ea6:	dd34      	ble.n	8004f12 <_dtoa_r+0x3a2>
 8004ea8:	4a9a      	ldr	r2, [pc, #616]	; (8005114 <_dtoa_r+0x5a4>)
 8004eaa:	f009 030f 	and.w	r3, r9, #15
 8004eae:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004eb2:	f419 7f80 	tst.w	r9, #256	; 0x100
 8004eb6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004eba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004ebe:	ea4f 1429 	mov.w	r4, r9, asr #4
 8004ec2:	d016      	beq.n	8004ef2 <_dtoa_r+0x382>
 8004ec4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004ec8:	4b93      	ldr	r3, [pc, #588]	; (8005118 <_dtoa_r+0x5a8>)
 8004eca:	2703      	movs	r7, #3
 8004ecc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004ed0:	f7fb fc2c 	bl	800072c <__aeabi_ddiv>
 8004ed4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ed8:	f004 040f 	and.w	r4, r4, #15
 8004edc:	4e8e      	ldr	r6, [pc, #568]	; (8005118 <_dtoa_r+0x5a8>)
 8004ede:	b954      	cbnz	r4, 8004ef6 <_dtoa_r+0x386>
 8004ee0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004ee4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ee8:	f7fb fc20 	bl	800072c <__aeabi_ddiv>
 8004eec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ef0:	e029      	b.n	8004f46 <_dtoa_r+0x3d6>
 8004ef2:	2702      	movs	r7, #2
 8004ef4:	e7f2      	b.n	8004edc <_dtoa_r+0x36c>
 8004ef6:	07e1      	lsls	r1, r4, #31
 8004ef8:	d508      	bpl.n	8004f0c <_dtoa_r+0x39c>
 8004efa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004efe:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004f02:	f7fb fae9 	bl	80004d8 <__aeabi_dmul>
 8004f06:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004f0a:	3701      	adds	r7, #1
 8004f0c:	1064      	asrs	r4, r4, #1
 8004f0e:	3608      	adds	r6, #8
 8004f10:	e7e5      	b.n	8004ede <_dtoa_r+0x36e>
 8004f12:	f000 80a5 	beq.w	8005060 <_dtoa_r+0x4f0>
 8004f16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004f1a:	f1c9 0400 	rsb	r4, r9, #0
 8004f1e:	4b7d      	ldr	r3, [pc, #500]	; (8005114 <_dtoa_r+0x5a4>)
 8004f20:	f004 020f 	and.w	r2, r4, #15
 8004f24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f2c:	f7fb fad4 	bl	80004d8 <__aeabi_dmul>
 8004f30:	2702      	movs	r7, #2
 8004f32:	2300      	movs	r3, #0
 8004f34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004f38:	4e77      	ldr	r6, [pc, #476]	; (8005118 <_dtoa_r+0x5a8>)
 8004f3a:	1124      	asrs	r4, r4, #4
 8004f3c:	2c00      	cmp	r4, #0
 8004f3e:	f040 8084 	bne.w	800504a <_dtoa_r+0x4da>
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d1d2      	bne.n	8004eec <_dtoa_r+0x37c>
 8004f46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	f000 808b 	beq.w	8005064 <_dtoa_r+0x4f4>
 8004f4e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004f52:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004f56:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	4b6f      	ldr	r3, [pc, #444]	; (800511c <_dtoa_r+0x5ac>)
 8004f5e:	f7fb fd2d 	bl	80009bc <__aeabi_dcmplt>
 8004f62:	2800      	cmp	r0, #0
 8004f64:	d07e      	beq.n	8005064 <_dtoa_r+0x4f4>
 8004f66:	9b02      	ldr	r3, [sp, #8]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d07b      	beq.n	8005064 <_dtoa_r+0x4f4>
 8004f6c:	f1bb 0f00 	cmp.w	fp, #0
 8004f70:	dd38      	ble.n	8004fe4 <_dtoa_r+0x474>
 8004f72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004f76:	2200      	movs	r2, #0
 8004f78:	4b69      	ldr	r3, [pc, #420]	; (8005120 <_dtoa_r+0x5b0>)
 8004f7a:	f7fb faad 	bl	80004d8 <__aeabi_dmul>
 8004f7e:	465c      	mov	r4, fp
 8004f80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004f84:	f109 38ff 	add.w	r8, r9, #4294967295
 8004f88:	3701      	adds	r7, #1
 8004f8a:	4638      	mov	r0, r7
 8004f8c:	f7fb fa3a 	bl	8000404 <__aeabi_i2d>
 8004f90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f94:	f7fb faa0 	bl	80004d8 <__aeabi_dmul>
 8004f98:	2200      	movs	r2, #0
 8004f9a:	4b62      	ldr	r3, [pc, #392]	; (8005124 <_dtoa_r+0x5b4>)
 8004f9c:	f7fb f8e6 	bl	800016c <__adddf3>
 8004fa0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004fa4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004fa8:	9611      	str	r6, [sp, #68]	; 0x44
 8004faa:	2c00      	cmp	r4, #0
 8004fac:	d15d      	bne.n	800506a <_dtoa_r+0x4fa>
 8004fae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	4b5c      	ldr	r3, [pc, #368]	; (8005128 <_dtoa_r+0x5b8>)
 8004fb6:	f7fb f8d7 	bl	8000168 <__aeabi_dsub>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	460b      	mov	r3, r1
 8004fbe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004fc2:	4633      	mov	r3, r6
 8004fc4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004fc6:	f7fb fd17 	bl	80009f8 <__aeabi_dcmpgt>
 8004fca:	2800      	cmp	r0, #0
 8004fcc:	f040 829e 	bne.w	800550c <_dtoa_r+0x99c>
 8004fd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004fd6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004fda:	f7fb fcef 	bl	80009bc <__aeabi_dcmplt>
 8004fde:	2800      	cmp	r0, #0
 8004fe0:	f040 8292 	bne.w	8005508 <_dtoa_r+0x998>
 8004fe4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004fe8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004fec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	f2c0 8153 	blt.w	800529a <_dtoa_r+0x72a>
 8004ff4:	f1b9 0f0e 	cmp.w	r9, #14
 8004ff8:	f300 814f 	bgt.w	800529a <_dtoa_r+0x72a>
 8004ffc:	4b45      	ldr	r3, [pc, #276]	; (8005114 <_dtoa_r+0x5a4>)
 8004ffe:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8005002:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005006:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800500a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800500c:	2b00      	cmp	r3, #0
 800500e:	f280 80db 	bge.w	80051c8 <_dtoa_r+0x658>
 8005012:	9b02      	ldr	r3, [sp, #8]
 8005014:	2b00      	cmp	r3, #0
 8005016:	f300 80d7 	bgt.w	80051c8 <_dtoa_r+0x658>
 800501a:	f040 8274 	bne.w	8005506 <_dtoa_r+0x996>
 800501e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005022:	2200      	movs	r2, #0
 8005024:	4b40      	ldr	r3, [pc, #256]	; (8005128 <_dtoa_r+0x5b8>)
 8005026:	f7fb fa57 	bl	80004d8 <__aeabi_dmul>
 800502a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800502e:	f7fb fcd9 	bl	80009e4 <__aeabi_dcmpge>
 8005032:	9c02      	ldr	r4, [sp, #8]
 8005034:	4626      	mov	r6, r4
 8005036:	2800      	cmp	r0, #0
 8005038:	f040 824a 	bne.w	80054d0 <_dtoa_r+0x960>
 800503c:	2331      	movs	r3, #49	; 0x31
 800503e:	9f08      	ldr	r7, [sp, #32]
 8005040:	f109 0901 	add.w	r9, r9, #1
 8005044:	f807 3b01 	strb.w	r3, [r7], #1
 8005048:	e246      	b.n	80054d8 <_dtoa_r+0x968>
 800504a:	07e2      	lsls	r2, r4, #31
 800504c:	d505      	bpl.n	800505a <_dtoa_r+0x4ea>
 800504e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005052:	f7fb fa41 	bl	80004d8 <__aeabi_dmul>
 8005056:	2301      	movs	r3, #1
 8005058:	3701      	adds	r7, #1
 800505a:	1064      	asrs	r4, r4, #1
 800505c:	3608      	adds	r6, #8
 800505e:	e76d      	b.n	8004f3c <_dtoa_r+0x3cc>
 8005060:	2702      	movs	r7, #2
 8005062:	e770      	b.n	8004f46 <_dtoa_r+0x3d6>
 8005064:	46c8      	mov	r8, r9
 8005066:	9c02      	ldr	r4, [sp, #8]
 8005068:	e78f      	b.n	8004f8a <_dtoa_r+0x41a>
 800506a:	9908      	ldr	r1, [sp, #32]
 800506c:	4b29      	ldr	r3, [pc, #164]	; (8005114 <_dtoa_r+0x5a4>)
 800506e:	4421      	add	r1, r4
 8005070:	9112      	str	r1, [sp, #72]	; 0x48
 8005072:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005074:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005078:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800507c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005080:	2900      	cmp	r1, #0
 8005082:	d055      	beq.n	8005130 <_dtoa_r+0x5c0>
 8005084:	2000      	movs	r0, #0
 8005086:	4929      	ldr	r1, [pc, #164]	; (800512c <_dtoa_r+0x5bc>)
 8005088:	f7fb fb50 	bl	800072c <__aeabi_ddiv>
 800508c:	463b      	mov	r3, r7
 800508e:	4632      	mov	r2, r6
 8005090:	f7fb f86a 	bl	8000168 <__aeabi_dsub>
 8005094:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005098:	9f08      	ldr	r7, [sp, #32]
 800509a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800509e:	f7fb fccb 	bl	8000a38 <__aeabi_d2iz>
 80050a2:	4604      	mov	r4, r0
 80050a4:	f7fb f9ae 	bl	8000404 <__aeabi_i2d>
 80050a8:	4602      	mov	r2, r0
 80050aa:	460b      	mov	r3, r1
 80050ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80050b0:	f7fb f85a 	bl	8000168 <__aeabi_dsub>
 80050b4:	4602      	mov	r2, r0
 80050b6:	460b      	mov	r3, r1
 80050b8:	3430      	adds	r4, #48	; 0x30
 80050ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80050be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80050c2:	f807 4b01 	strb.w	r4, [r7], #1
 80050c6:	f7fb fc79 	bl	80009bc <__aeabi_dcmplt>
 80050ca:	2800      	cmp	r0, #0
 80050cc:	d174      	bne.n	80051b8 <_dtoa_r+0x648>
 80050ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80050d2:	2000      	movs	r0, #0
 80050d4:	4911      	ldr	r1, [pc, #68]	; (800511c <_dtoa_r+0x5ac>)
 80050d6:	f7fb f847 	bl	8000168 <__aeabi_dsub>
 80050da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80050de:	f7fb fc6d 	bl	80009bc <__aeabi_dcmplt>
 80050e2:	2800      	cmp	r0, #0
 80050e4:	f040 80b6 	bne.w	8005254 <_dtoa_r+0x6e4>
 80050e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80050ea:	429f      	cmp	r7, r3
 80050ec:	f43f af7a 	beq.w	8004fe4 <_dtoa_r+0x474>
 80050f0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80050f4:	2200      	movs	r2, #0
 80050f6:	4b0a      	ldr	r3, [pc, #40]	; (8005120 <_dtoa_r+0x5b0>)
 80050f8:	f7fb f9ee 	bl	80004d8 <__aeabi_dmul>
 80050fc:	2200      	movs	r2, #0
 80050fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005102:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005106:	4b06      	ldr	r3, [pc, #24]	; (8005120 <_dtoa_r+0x5b0>)
 8005108:	f7fb f9e6 	bl	80004d8 <__aeabi_dmul>
 800510c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005110:	e7c3      	b.n	800509a <_dtoa_r+0x52a>
 8005112:	bf00      	nop
 8005114:	08007038 	.word	0x08007038
 8005118:	08007010 	.word	0x08007010
 800511c:	3ff00000 	.word	0x3ff00000
 8005120:	40240000 	.word	0x40240000
 8005124:	401c0000 	.word	0x401c0000
 8005128:	40140000 	.word	0x40140000
 800512c:	3fe00000 	.word	0x3fe00000
 8005130:	4630      	mov	r0, r6
 8005132:	4639      	mov	r1, r7
 8005134:	f7fb f9d0 	bl	80004d8 <__aeabi_dmul>
 8005138:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800513a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800513e:	9c08      	ldr	r4, [sp, #32]
 8005140:	9314      	str	r3, [sp, #80]	; 0x50
 8005142:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005146:	f7fb fc77 	bl	8000a38 <__aeabi_d2iz>
 800514a:	9015      	str	r0, [sp, #84]	; 0x54
 800514c:	f7fb f95a 	bl	8000404 <__aeabi_i2d>
 8005150:	4602      	mov	r2, r0
 8005152:	460b      	mov	r3, r1
 8005154:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005158:	f7fb f806 	bl	8000168 <__aeabi_dsub>
 800515c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800515e:	4606      	mov	r6, r0
 8005160:	3330      	adds	r3, #48	; 0x30
 8005162:	f804 3b01 	strb.w	r3, [r4], #1
 8005166:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005168:	460f      	mov	r7, r1
 800516a:	429c      	cmp	r4, r3
 800516c:	f04f 0200 	mov.w	r2, #0
 8005170:	d124      	bne.n	80051bc <_dtoa_r+0x64c>
 8005172:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005176:	4bb3      	ldr	r3, [pc, #716]	; (8005444 <_dtoa_r+0x8d4>)
 8005178:	f7fa fff8 	bl	800016c <__adddf3>
 800517c:	4602      	mov	r2, r0
 800517e:	460b      	mov	r3, r1
 8005180:	4630      	mov	r0, r6
 8005182:	4639      	mov	r1, r7
 8005184:	f7fb fc38 	bl	80009f8 <__aeabi_dcmpgt>
 8005188:	2800      	cmp	r0, #0
 800518a:	d162      	bne.n	8005252 <_dtoa_r+0x6e2>
 800518c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005190:	2000      	movs	r0, #0
 8005192:	49ac      	ldr	r1, [pc, #688]	; (8005444 <_dtoa_r+0x8d4>)
 8005194:	f7fa ffe8 	bl	8000168 <__aeabi_dsub>
 8005198:	4602      	mov	r2, r0
 800519a:	460b      	mov	r3, r1
 800519c:	4630      	mov	r0, r6
 800519e:	4639      	mov	r1, r7
 80051a0:	f7fb fc0c 	bl	80009bc <__aeabi_dcmplt>
 80051a4:	2800      	cmp	r0, #0
 80051a6:	f43f af1d 	beq.w	8004fe4 <_dtoa_r+0x474>
 80051aa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80051ac:	1e7b      	subs	r3, r7, #1
 80051ae:	9314      	str	r3, [sp, #80]	; 0x50
 80051b0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80051b4:	2b30      	cmp	r3, #48	; 0x30
 80051b6:	d0f8      	beq.n	80051aa <_dtoa_r+0x63a>
 80051b8:	46c1      	mov	r9, r8
 80051ba:	e03a      	b.n	8005232 <_dtoa_r+0x6c2>
 80051bc:	4ba2      	ldr	r3, [pc, #648]	; (8005448 <_dtoa_r+0x8d8>)
 80051be:	f7fb f98b 	bl	80004d8 <__aeabi_dmul>
 80051c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80051c6:	e7bc      	b.n	8005142 <_dtoa_r+0x5d2>
 80051c8:	9f08      	ldr	r7, [sp, #32]
 80051ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80051ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80051d2:	f7fb faab 	bl	800072c <__aeabi_ddiv>
 80051d6:	f7fb fc2f 	bl	8000a38 <__aeabi_d2iz>
 80051da:	4604      	mov	r4, r0
 80051dc:	f7fb f912 	bl	8000404 <__aeabi_i2d>
 80051e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80051e4:	f7fb f978 	bl	80004d8 <__aeabi_dmul>
 80051e8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80051ec:	460b      	mov	r3, r1
 80051ee:	4602      	mov	r2, r0
 80051f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80051f4:	f7fa ffb8 	bl	8000168 <__aeabi_dsub>
 80051f8:	f807 6b01 	strb.w	r6, [r7], #1
 80051fc:	9e08      	ldr	r6, [sp, #32]
 80051fe:	9b02      	ldr	r3, [sp, #8]
 8005200:	1bbe      	subs	r6, r7, r6
 8005202:	42b3      	cmp	r3, r6
 8005204:	d13a      	bne.n	800527c <_dtoa_r+0x70c>
 8005206:	4602      	mov	r2, r0
 8005208:	460b      	mov	r3, r1
 800520a:	f7fa ffaf 	bl	800016c <__adddf3>
 800520e:	4602      	mov	r2, r0
 8005210:	460b      	mov	r3, r1
 8005212:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005216:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800521a:	f7fb fbed 	bl	80009f8 <__aeabi_dcmpgt>
 800521e:	bb58      	cbnz	r0, 8005278 <_dtoa_r+0x708>
 8005220:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005224:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005228:	f7fb fbbe 	bl	80009a8 <__aeabi_dcmpeq>
 800522c:	b108      	cbz	r0, 8005232 <_dtoa_r+0x6c2>
 800522e:	07e1      	lsls	r1, r4, #31
 8005230:	d422      	bmi.n	8005278 <_dtoa_r+0x708>
 8005232:	4628      	mov	r0, r5
 8005234:	4651      	mov	r1, sl
 8005236:	f000 faf1 	bl	800581c <_Bfree>
 800523a:	2300      	movs	r3, #0
 800523c:	703b      	strb	r3, [r7, #0]
 800523e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005240:	f109 0001 	add.w	r0, r9, #1
 8005244:	6018      	str	r0, [r3, #0]
 8005246:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005248:	2b00      	cmp	r3, #0
 800524a:	f43f acdf 	beq.w	8004c0c <_dtoa_r+0x9c>
 800524e:	601f      	str	r7, [r3, #0]
 8005250:	e4dc      	b.n	8004c0c <_dtoa_r+0x9c>
 8005252:	4627      	mov	r7, r4
 8005254:	463b      	mov	r3, r7
 8005256:	461f      	mov	r7, r3
 8005258:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800525c:	2a39      	cmp	r2, #57	; 0x39
 800525e:	d107      	bne.n	8005270 <_dtoa_r+0x700>
 8005260:	9a08      	ldr	r2, [sp, #32]
 8005262:	429a      	cmp	r2, r3
 8005264:	d1f7      	bne.n	8005256 <_dtoa_r+0x6e6>
 8005266:	2230      	movs	r2, #48	; 0x30
 8005268:	9908      	ldr	r1, [sp, #32]
 800526a:	f108 0801 	add.w	r8, r8, #1
 800526e:	700a      	strb	r2, [r1, #0]
 8005270:	781a      	ldrb	r2, [r3, #0]
 8005272:	3201      	adds	r2, #1
 8005274:	701a      	strb	r2, [r3, #0]
 8005276:	e79f      	b.n	80051b8 <_dtoa_r+0x648>
 8005278:	46c8      	mov	r8, r9
 800527a:	e7eb      	b.n	8005254 <_dtoa_r+0x6e4>
 800527c:	2200      	movs	r2, #0
 800527e:	4b72      	ldr	r3, [pc, #456]	; (8005448 <_dtoa_r+0x8d8>)
 8005280:	f7fb f92a 	bl	80004d8 <__aeabi_dmul>
 8005284:	4602      	mov	r2, r0
 8005286:	460b      	mov	r3, r1
 8005288:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800528c:	2200      	movs	r2, #0
 800528e:	2300      	movs	r3, #0
 8005290:	f7fb fb8a 	bl	80009a8 <__aeabi_dcmpeq>
 8005294:	2800      	cmp	r0, #0
 8005296:	d098      	beq.n	80051ca <_dtoa_r+0x65a>
 8005298:	e7cb      	b.n	8005232 <_dtoa_r+0x6c2>
 800529a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800529c:	2a00      	cmp	r2, #0
 800529e:	f000 80cd 	beq.w	800543c <_dtoa_r+0x8cc>
 80052a2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80052a4:	2a01      	cmp	r2, #1
 80052a6:	f300 80af 	bgt.w	8005408 <_dtoa_r+0x898>
 80052aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80052ac:	2a00      	cmp	r2, #0
 80052ae:	f000 80a7 	beq.w	8005400 <_dtoa_r+0x890>
 80052b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80052b6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80052b8:	9f06      	ldr	r7, [sp, #24]
 80052ba:	9a06      	ldr	r2, [sp, #24]
 80052bc:	2101      	movs	r1, #1
 80052be:	441a      	add	r2, r3
 80052c0:	9206      	str	r2, [sp, #24]
 80052c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052c4:	4628      	mov	r0, r5
 80052c6:	441a      	add	r2, r3
 80052c8:	9209      	str	r2, [sp, #36]	; 0x24
 80052ca:	f000 fb61 	bl	8005990 <__i2b>
 80052ce:	4606      	mov	r6, r0
 80052d0:	2f00      	cmp	r7, #0
 80052d2:	dd0c      	ble.n	80052ee <_dtoa_r+0x77e>
 80052d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	dd09      	ble.n	80052ee <_dtoa_r+0x77e>
 80052da:	42bb      	cmp	r3, r7
 80052dc:	bfa8      	it	ge
 80052de:	463b      	movge	r3, r7
 80052e0:	9a06      	ldr	r2, [sp, #24]
 80052e2:	1aff      	subs	r7, r7, r3
 80052e4:	1ad2      	subs	r2, r2, r3
 80052e6:	9206      	str	r2, [sp, #24]
 80052e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	9309      	str	r3, [sp, #36]	; 0x24
 80052ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052f0:	b1f3      	cbz	r3, 8005330 <_dtoa_r+0x7c0>
 80052f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	f000 80a9 	beq.w	800544c <_dtoa_r+0x8dc>
 80052fa:	2c00      	cmp	r4, #0
 80052fc:	dd10      	ble.n	8005320 <_dtoa_r+0x7b0>
 80052fe:	4631      	mov	r1, r6
 8005300:	4622      	mov	r2, r4
 8005302:	4628      	mov	r0, r5
 8005304:	f000 fbfe 	bl	8005b04 <__pow5mult>
 8005308:	4652      	mov	r2, sl
 800530a:	4601      	mov	r1, r0
 800530c:	4606      	mov	r6, r0
 800530e:	4628      	mov	r0, r5
 8005310:	f000 fb54 	bl	80059bc <__multiply>
 8005314:	4680      	mov	r8, r0
 8005316:	4651      	mov	r1, sl
 8005318:	4628      	mov	r0, r5
 800531a:	f000 fa7f 	bl	800581c <_Bfree>
 800531e:	46c2      	mov	sl, r8
 8005320:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005322:	1b1a      	subs	r2, r3, r4
 8005324:	d004      	beq.n	8005330 <_dtoa_r+0x7c0>
 8005326:	4651      	mov	r1, sl
 8005328:	4628      	mov	r0, r5
 800532a:	f000 fbeb 	bl	8005b04 <__pow5mult>
 800532e:	4682      	mov	sl, r0
 8005330:	2101      	movs	r1, #1
 8005332:	4628      	mov	r0, r5
 8005334:	f000 fb2c 	bl	8005990 <__i2b>
 8005338:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800533a:	4604      	mov	r4, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	f340 8087 	ble.w	8005450 <_dtoa_r+0x8e0>
 8005342:	461a      	mov	r2, r3
 8005344:	4601      	mov	r1, r0
 8005346:	4628      	mov	r0, r5
 8005348:	f000 fbdc 	bl	8005b04 <__pow5mult>
 800534c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800534e:	4604      	mov	r4, r0
 8005350:	2b01      	cmp	r3, #1
 8005352:	f340 8080 	ble.w	8005456 <_dtoa_r+0x8e6>
 8005356:	f04f 0800 	mov.w	r8, #0
 800535a:	6923      	ldr	r3, [r4, #16]
 800535c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005360:	6918      	ldr	r0, [r3, #16]
 8005362:	f000 fac7 	bl	80058f4 <__hi0bits>
 8005366:	f1c0 0020 	rsb	r0, r0, #32
 800536a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800536c:	4418      	add	r0, r3
 800536e:	f010 001f 	ands.w	r0, r0, #31
 8005372:	f000 8092 	beq.w	800549a <_dtoa_r+0x92a>
 8005376:	f1c0 0320 	rsb	r3, r0, #32
 800537a:	2b04      	cmp	r3, #4
 800537c:	f340 808a 	ble.w	8005494 <_dtoa_r+0x924>
 8005380:	f1c0 001c 	rsb	r0, r0, #28
 8005384:	9b06      	ldr	r3, [sp, #24]
 8005386:	4407      	add	r7, r0
 8005388:	4403      	add	r3, r0
 800538a:	9306      	str	r3, [sp, #24]
 800538c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800538e:	4403      	add	r3, r0
 8005390:	9309      	str	r3, [sp, #36]	; 0x24
 8005392:	9b06      	ldr	r3, [sp, #24]
 8005394:	2b00      	cmp	r3, #0
 8005396:	dd05      	ble.n	80053a4 <_dtoa_r+0x834>
 8005398:	4651      	mov	r1, sl
 800539a:	461a      	mov	r2, r3
 800539c:	4628      	mov	r0, r5
 800539e:	f000 fc0b 	bl	8005bb8 <__lshift>
 80053a2:	4682      	mov	sl, r0
 80053a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	dd05      	ble.n	80053b6 <_dtoa_r+0x846>
 80053aa:	4621      	mov	r1, r4
 80053ac:	461a      	mov	r2, r3
 80053ae:	4628      	mov	r0, r5
 80053b0:	f000 fc02 	bl	8005bb8 <__lshift>
 80053b4:	4604      	mov	r4, r0
 80053b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d070      	beq.n	800549e <_dtoa_r+0x92e>
 80053bc:	4621      	mov	r1, r4
 80053be:	4650      	mov	r0, sl
 80053c0:	f000 fc66 	bl	8005c90 <__mcmp>
 80053c4:	2800      	cmp	r0, #0
 80053c6:	da6a      	bge.n	800549e <_dtoa_r+0x92e>
 80053c8:	2300      	movs	r3, #0
 80053ca:	4651      	mov	r1, sl
 80053cc:	220a      	movs	r2, #10
 80053ce:	4628      	mov	r0, r5
 80053d0:	f000 fa46 	bl	8005860 <__multadd>
 80053d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053d6:	4682      	mov	sl, r0
 80053d8:	f109 39ff 	add.w	r9, r9, #4294967295
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 8193 	beq.w	8005708 <_dtoa_r+0xb98>
 80053e2:	4631      	mov	r1, r6
 80053e4:	2300      	movs	r3, #0
 80053e6:	220a      	movs	r2, #10
 80053e8:	4628      	mov	r0, r5
 80053ea:	f000 fa39 	bl	8005860 <__multadd>
 80053ee:	f1bb 0f00 	cmp.w	fp, #0
 80053f2:	4606      	mov	r6, r0
 80053f4:	f300 8093 	bgt.w	800551e <_dtoa_r+0x9ae>
 80053f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80053fa:	2b02      	cmp	r3, #2
 80053fc:	dc57      	bgt.n	80054ae <_dtoa_r+0x93e>
 80053fe:	e08e      	b.n	800551e <_dtoa_r+0x9ae>
 8005400:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005402:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005406:	e756      	b.n	80052b6 <_dtoa_r+0x746>
 8005408:	9b02      	ldr	r3, [sp, #8]
 800540a:	1e5c      	subs	r4, r3, #1
 800540c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800540e:	42a3      	cmp	r3, r4
 8005410:	bfb7      	itett	lt
 8005412:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005414:	1b1c      	subge	r4, r3, r4
 8005416:	1ae2      	sublt	r2, r4, r3
 8005418:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800541a:	bfbe      	ittt	lt
 800541c:	940a      	strlt	r4, [sp, #40]	; 0x28
 800541e:	189b      	addlt	r3, r3, r2
 8005420:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005422:	9b02      	ldr	r3, [sp, #8]
 8005424:	bfb8      	it	lt
 8005426:	2400      	movlt	r4, #0
 8005428:	2b00      	cmp	r3, #0
 800542a:	bfbb      	ittet	lt
 800542c:	9b06      	ldrlt	r3, [sp, #24]
 800542e:	9a02      	ldrlt	r2, [sp, #8]
 8005430:	9f06      	ldrge	r7, [sp, #24]
 8005432:	1a9f      	sublt	r7, r3, r2
 8005434:	bfac      	ite	ge
 8005436:	9b02      	ldrge	r3, [sp, #8]
 8005438:	2300      	movlt	r3, #0
 800543a:	e73e      	b.n	80052ba <_dtoa_r+0x74a>
 800543c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800543e:	9f06      	ldr	r7, [sp, #24]
 8005440:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005442:	e745      	b.n	80052d0 <_dtoa_r+0x760>
 8005444:	3fe00000 	.word	0x3fe00000
 8005448:	40240000 	.word	0x40240000
 800544c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800544e:	e76a      	b.n	8005326 <_dtoa_r+0x7b6>
 8005450:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005452:	2b01      	cmp	r3, #1
 8005454:	dc19      	bgt.n	800548a <_dtoa_r+0x91a>
 8005456:	9b04      	ldr	r3, [sp, #16]
 8005458:	b9bb      	cbnz	r3, 800548a <_dtoa_r+0x91a>
 800545a:	9b05      	ldr	r3, [sp, #20]
 800545c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005460:	b99b      	cbnz	r3, 800548a <_dtoa_r+0x91a>
 8005462:	9b05      	ldr	r3, [sp, #20]
 8005464:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005468:	0d1b      	lsrs	r3, r3, #20
 800546a:	051b      	lsls	r3, r3, #20
 800546c:	b183      	cbz	r3, 8005490 <_dtoa_r+0x920>
 800546e:	f04f 0801 	mov.w	r8, #1
 8005472:	9b06      	ldr	r3, [sp, #24]
 8005474:	3301      	adds	r3, #1
 8005476:	9306      	str	r3, [sp, #24]
 8005478:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800547a:	3301      	adds	r3, #1
 800547c:	9309      	str	r3, [sp, #36]	; 0x24
 800547e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005480:	2b00      	cmp	r3, #0
 8005482:	f47f af6a 	bne.w	800535a <_dtoa_r+0x7ea>
 8005486:	2001      	movs	r0, #1
 8005488:	e76f      	b.n	800536a <_dtoa_r+0x7fa>
 800548a:	f04f 0800 	mov.w	r8, #0
 800548e:	e7f6      	b.n	800547e <_dtoa_r+0x90e>
 8005490:	4698      	mov	r8, r3
 8005492:	e7f4      	b.n	800547e <_dtoa_r+0x90e>
 8005494:	f43f af7d 	beq.w	8005392 <_dtoa_r+0x822>
 8005498:	4618      	mov	r0, r3
 800549a:	301c      	adds	r0, #28
 800549c:	e772      	b.n	8005384 <_dtoa_r+0x814>
 800549e:	9b02      	ldr	r3, [sp, #8]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	dc36      	bgt.n	8005512 <_dtoa_r+0x9a2>
 80054a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	dd33      	ble.n	8005512 <_dtoa_r+0x9a2>
 80054aa:	f8dd b008 	ldr.w	fp, [sp, #8]
 80054ae:	f1bb 0f00 	cmp.w	fp, #0
 80054b2:	d10d      	bne.n	80054d0 <_dtoa_r+0x960>
 80054b4:	4621      	mov	r1, r4
 80054b6:	465b      	mov	r3, fp
 80054b8:	2205      	movs	r2, #5
 80054ba:	4628      	mov	r0, r5
 80054bc:	f000 f9d0 	bl	8005860 <__multadd>
 80054c0:	4601      	mov	r1, r0
 80054c2:	4604      	mov	r4, r0
 80054c4:	4650      	mov	r0, sl
 80054c6:	f000 fbe3 	bl	8005c90 <__mcmp>
 80054ca:	2800      	cmp	r0, #0
 80054cc:	f73f adb6 	bgt.w	800503c <_dtoa_r+0x4cc>
 80054d0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80054d2:	9f08      	ldr	r7, [sp, #32]
 80054d4:	ea6f 0903 	mvn.w	r9, r3
 80054d8:	f04f 0800 	mov.w	r8, #0
 80054dc:	4621      	mov	r1, r4
 80054de:	4628      	mov	r0, r5
 80054e0:	f000 f99c 	bl	800581c <_Bfree>
 80054e4:	2e00      	cmp	r6, #0
 80054e6:	f43f aea4 	beq.w	8005232 <_dtoa_r+0x6c2>
 80054ea:	f1b8 0f00 	cmp.w	r8, #0
 80054ee:	d005      	beq.n	80054fc <_dtoa_r+0x98c>
 80054f0:	45b0      	cmp	r8, r6
 80054f2:	d003      	beq.n	80054fc <_dtoa_r+0x98c>
 80054f4:	4641      	mov	r1, r8
 80054f6:	4628      	mov	r0, r5
 80054f8:	f000 f990 	bl	800581c <_Bfree>
 80054fc:	4631      	mov	r1, r6
 80054fe:	4628      	mov	r0, r5
 8005500:	f000 f98c 	bl	800581c <_Bfree>
 8005504:	e695      	b.n	8005232 <_dtoa_r+0x6c2>
 8005506:	2400      	movs	r4, #0
 8005508:	4626      	mov	r6, r4
 800550a:	e7e1      	b.n	80054d0 <_dtoa_r+0x960>
 800550c:	46c1      	mov	r9, r8
 800550e:	4626      	mov	r6, r4
 8005510:	e594      	b.n	800503c <_dtoa_r+0x4cc>
 8005512:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005514:	f8dd b008 	ldr.w	fp, [sp, #8]
 8005518:	2b00      	cmp	r3, #0
 800551a:	f000 80fc 	beq.w	8005716 <_dtoa_r+0xba6>
 800551e:	2f00      	cmp	r7, #0
 8005520:	dd05      	ble.n	800552e <_dtoa_r+0x9be>
 8005522:	4631      	mov	r1, r6
 8005524:	463a      	mov	r2, r7
 8005526:	4628      	mov	r0, r5
 8005528:	f000 fb46 	bl	8005bb8 <__lshift>
 800552c:	4606      	mov	r6, r0
 800552e:	f1b8 0f00 	cmp.w	r8, #0
 8005532:	d05c      	beq.n	80055ee <_dtoa_r+0xa7e>
 8005534:	4628      	mov	r0, r5
 8005536:	6871      	ldr	r1, [r6, #4]
 8005538:	f000 f930 	bl	800579c <_Balloc>
 800553c:	4607      	mov	r7, r0
 800553e:	b928      	cbnz	r0, 800554c <_dtoa_r+0x9dc>
 8005540:	4602      	mov	r2, r0
 8005542:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005546:	4b7e      	ldr	r3, [pc, #504]	; (8005740 <_dtoa_r+0xbd0>)
 8005548:	f7ff bb26 	b.w	8004b98 <_dtoa_r+0x28>
 800554c:	6932      	ldr	r2, [r6, #16]
 800554e:	f106 010c 	add.w	r1, r6, #12
 8005552:	3202      	adds	r2, #2
 8005554:	0092      	lsls	r2, r2, #2
 8005556:	300c      	adds	r0, #12
 8005558:	f000 f912 	bl	8005780 <memcpy>
 800555c:	2201      	movs	r2, #1
 800555e:	4639      	mov	r1, r7
 8005560:	4628      	mov	r0, r5
 8005562:	f000 fb29 	bl	8005bb8 <__lshift>
 8005566:	46b0      	mov	r8, r6
 8005568:	4606      	mov	r6, r0
 800556a:	9b08      	ldr	r3, [sp, #32]
 800556c:	3301      	adds	r3, #1
 800556e:	9302      	str	r3, [sp, #8]
 8005570:	9b08      	ldr	r3, [sp, #32]
 8005572:	445b      	add	r3, fp
 8005574:	930a      	str	r3, [sp, #40]	; 0x28
 8005576:	9b04      	ldr	r3, [sp, #16]
 8005578:	f003 0301 	and.w	r3, r3, #1
 800557c:	9309      	str	r3, [sp, #36]	; 0x24
 800557e:	9b02      	ldr	r3, [sp, #8]
 8005580:	4621      	mov	r1, r4
 8005582:	4650      	mov	r0, sl
 8005584:	f103 3bff 	add.w	fp, r3, #4294967295
 8005588:	f7ff fa64 	bl	8004a54 <quorem>
 800558c:	4603      	mov	r3, r0
 800558e:	4641      	mov	r1, r8
 8005590:	3330      	adds	r3, #48	; 0x30
 8005592:	9004      	str	r0, [sp, #16]
 8005594:	4650      	mov	r0, sl
 8005596:	930b      	str	r3, [sp, #44]	; 0x2c
 8005598:	f000 fb7a 	bl	8005c90 <__mcmp>
 800559c:	4632      	mov	r2, r6
 800559e:	9006      	str	r0, [sp, #24]
 80055a0:	4621      	mov	r1, r4
 80055a2:	4628      	mov	r0, r5
 80055a4:	f000 fb90 	bl	8005cc8 <__mdiff>
 80055a8:	68c2      	ldr	r2, [r0, #12]
 80055aa:	4607      	mov	r7, r0
 80055ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055ae:	bb02      	cbnz	r2, 80055f2 <_dtoa_r+0xa82>
 80055b0:	4601      	mov	r1, r0
 80055b2:	4650      	mov	r0, sl
 80055b4:	f000 fb6c 	bl	8005c90 <__mcmp>
 80055b8:	4602      	mov	r2, r0
 80055ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055bc:	4639      	mov	r1, r7
 80055be:	4628      	mov	r0, r5
 80055c0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80055c4:	f000 f92a 	bl	800581c <_Bfree>
 80055c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80055ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80055cc:	9f02      	ldr	r7, [sp, #8]
 80055ce:	ea43 0102 	orr.w	r1, r3, r2
 80055d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055d4:	430b      	orrs	r3, r1
 80055d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055d8:	d10d      	bne.n	80055f6 <_dtoa_r+0xa86>
 80055da:	2b39      	cmp	r3, #57	; 0x39
 80055dc:	d027      	beq.n	800562e <_dtoa_r+0xabe>
 80055de:	9a06      	ldr	r2, [sp, #24]
 80055e0:	2a00      	cmp	r2, #0
 80055e2:	dd01      	ble.n	80055e8 <_dtoa_r+0xa78>
 80055e4:	9b04      	ldr	r3, [sp, #16]
 80055e6:	3331      	adds	r3, #49	; 0x31
 80055e8:	f88b 3000 	strb.w	r3, [fp]
 80055ec:	e776      	b.n	80054dc <_dtoa_r+0x96c>
 80055ee:	4630      	mov	r0, r6
 80055f0:	e7b9      	b.n	8005566 <_dtoa_r+0x9f6>
 80055f2:	2201      	movs	r2, #1
 80055f4:	e7e2      	b.n	80055bc <_dtoa_r+0xa4c>
 80055f6:	9906      	ldr	r1, [sp, #24]
 80055f8:	2900      	cmp	r1, #0
 80055fa:	db04      	blt.n	8005606 <_dtoa_r+0xa96>
 80055fc:	9822      	ldr	r0, [sp, #136]	; 0x88
 80055fe:	4301      	orrs	r1, r0
 8005600:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005602:	4301      	orrs	r1, r0
 8005604:	d120      	bne.n	8005648 <_dtoa_r+0xad8>
 8005606:	2a00      	cmp	r2, #0
 8005608:	ddee      	ble.n	80055e8 <_dtoa_r+0xa78>
 800560a:	4651      	mov	r1, sl
 800560c:	2201      	movs	r2, #1
 800560e:	4628      	mov	r0, r5
 8005610:	9302      	str	r3, [sp, #8]
 8005612:	f000 fad1 	bl	8005bb8 <__lshift>
 8005616:	4621      	mov	r1, r4
 8005618:	4682      	mov	sl, r0
 800561a:	f000 fb39 	bl	8005c90 <__mcmp>
 800561e:	2800      	cmp	r0, #0
 8005620:	9b02      	ldr	r3, [sp, #8]
 8005622:	dc02      	bgt.n	800562a <_dtoa_r+0xaba>
 8005624:	d1e0      	bne.n	80055e8 <_dtoa_r+0xa78>
 8005626:	07da      	lsls	r2, r3, #31
 8005628:	d5de      	bpl.n	80055e8 <_dtoa_r+0xa78>
 800562a:	2b39      	cmp	r3, #57	; 0x39
 800562c:	d1da      	bne.n	80055e4 <_dtoa_r+0xa74>
 800562e:	2339      	movs	r3, #57	; 0x39
 8005630:	f88b 3000 	strb.w	r3, [fp]
 8005634:	463b      	mov	r3, r7
 8005636:	461f      	mov	r7, r3
 8005638:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800563c:	3b01      	subs	r3, #1
 800563e:	2a39      	cmp	r2, #57	; 0x39
 8005640:	d050      	beq.n	80056e4 <_dtoa_r+0xb74>
 8005642:	3201      	adds	r2, #1
 8005644:	701a      	strb	r2, [r3, #0]
 8005646:	e749      	b.n	80054dc <_dtoa_r+0x96c>
 8005648:	2a00      	cmp	r2, #0
 800564a:	dd03      	ble.n	8005654 <_dtoa_r+0xae4>
 800564c:	2b39      	cmp	r3, #57	; 0x39
 800564e:	d0ee      	beq.n	800562e <_dtoa_r+0xabe>
 8005650:	3301      	adds	r3, #1
 8005652:	e7c9      	b.n	80055e8 <_dtoa_r+0xa78>
 8005654:	9a02      	ldr	r2, [sp, #8]
 8005656:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005658:	f802 3c01 	strb.w	r3, [r2, #-1]
 800565c:	428a      	cmp	r2, r1
 800565e:	d02a      	beq.n	80056b6 <_dtoa_r+0xb46>
 8005660:	4651      	mov	r1, sl
 8005662:	2300      	movs	r3, #0
 8005664:	220a      	movs	r2, #10
 8005666:	4628      	mov	r0, r5
 8005668:	f000 f8fa 	bl	8005860 <__multadd>
 800566c:	45b0      	cmp	r8, r6
 800566e:	4682      	mov	sl, r0
 8005670:	f04f 0300 	mov.w	r3, #0
 8005674:	f04f 020a 	mov.w	r2, #10
 8005678:	4641      	mov	r1, r8
 800567a:	4628      	mov	r0, r5
 800567c:	d107      	bne.n	800568e <_dtoa_r+0xb1e>
 800567e:	f000 f8ef 	bl	8005860 <__multadd>
 8005682:	4680      	mov	r8, r0
 8005684:	4606      	mov	r6, r0
 8005686:	9b02      	ldr	r3, [sp, #8]
 8005688:	3301      	adds	r3, #1
 800568a:	9302      	str	r3, [sp, #8]
 800568c:	e777      	b.n	800557e <_dtoa_r+0xa0e>
 800568e:	f000 f8e7 	bl	8005860 <__multadd>
 8005692:	4631      	mov	r1, r6
 8005694:	4680      	mov	r8, r0
 8005696:	2300      	movs	r3, #0
 8005698:	220a      	movs	r2, #10
 800569a:	4628      	mov	r0, r5
 800569c:	f000 f8e0 	bl	8005860 <__multadd>
 80056a0:	4606      	mov	r6, r0
 80056a2:	e7f0      	b.n	8005686 <_dtoa_r+0xb16>
 80056a4:	f1bb 0f00 	cmp.w	fp, #0
 80056a8:	bfcc      	ite	gt
 80056aa:	465f      	movgt	r7, fp
 80056ac:	2701      	movle	r7, #1
 80056ae:	f04f 0800 	mov.w	r8, #0
 80056b2:	9a08      	ldr	r2, [sp, #32]
 80056b4:	4417      	add	r7, r2
 80056b6:	4651      	mov	r1, sl
 80056b8:	2201      	movs	r2, #1
 80056ba:	4628      	mov	r0, r5
 80056bc:	9302      	str	r3, [sp, #8]
 80056be:	f000 fa7b 	bl	8005bb8 <__lshift>
 80056c2:	4621      	mov	r1, r4
 80056c4:	4682      	mov	sl, r0
 80056c6:	f000 fae3 	bl	8005c90 <__mcmp>
 80056ca:	2800      	cmp	r0, #0
 80056cc:	dcb2      	bgt.n	8005634 <_dtoa_r+0xac4>
 80056ce:	d102      	bne.n	80056d6 <_dtoa_r+0xb66>
 80056d0:	9b02      	ldr	r3, [sp, #8]
 80056d2:	07db      	lsls	r3, r3, #31
 80056d4:	d4ae      	bmi.n	8005634 <_dtoa_r+0xac4>
 80056d6:	463b      	mov	r3, r7
 80056d8:	461f      	mov	r7, r3
 80056da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80056de:	2a30      	cmp	r2, #48	; 0x30
 80056e0:	d0fa      	beq.n	80056d8 <_dtoa_r+0xb68>
 80056e2:	e6fb      	b.n	80054dc <_dtoa_r+0x96c>
 80056e4:	9a08      	ldr	r2, [sp, #32]
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d1a5      	bne.n	8005636 <_dtoa_r+0xac6>
 80056ea:	2331      	movs	r3, #49	; 0x31
 80056ec:	f109 0901 	add.w	r9, r9, #1
 80056f0:	7013      	strb	r3, [r2, #0]
 80056f2:	e6f3      	b.n	80054dc <_dtoa_r+0x96c>
 80056f4:	4b13      	ldr	r3, [pc, #76]	; (8005744 <_dtoa_r+0xbd4>)
 80056f6:	f7ff baa7 	b.w	8004c48 <_dtoa_r+0xd8>
 80056fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	f47f aa80 	bne.w	8004c02 <_dtoa_r+0x92>
 8005702:	4b11      	ldr	r3, [pc, #68]	; (8005748 <_dtoa_r+0xbd8>)
 8005704:	f7ff baa0 	b.w	8004c48 <_dtoa_r+0xd8>
 8005708:	f1bb 0f00 	cmp.w	fp, #0
 800570c:	dc03      	bgt.n	8005716 <_dtoa_r+0xba6>
 800570e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005710:	2b02      	cmp	r3, #2
 8005712:	f73f aecc 	bgt.w	80054ae <_dtoa_r+0x93e>
 8005716:	9f08      	ldr	r7, [sp, #32]
 8005718:	4621      	mov	r1, r4
 800571a:	4650      	mov	r0, sl
 800571c:	f7ff f99a 	bl	8004a54 <quorem>
 8005720:	9a08      	ldr	r2, [sp, #32]
 8005722:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005726:	f807 3b01 	strb.w	r3, [r7], #1
 800572a:	1aba      	subs	r2, r7, r2
 800572c:	4593      	cmp	fp, r2
 800572e:	ddb9      	ble.n	80056a4 <_dtoa_r+0xb34>
 8005730:	4651      	mov	r1, sl
 8005732:	2300      	movs	r3, #0
 8005734:	220a      	movs	r2, #10
 8005736:	4628      	mov	r0, r5
 8005738:	f000 f892 	bl	8005860 <__multadd>
 800573c:	4682      	mov	sl, r0
 800573e:	e7eb      	b.n	8005718 <_dtoa_r+0xba8>
 8005740:	08006f9b 	.word	0x08006f9b
 8005744:	08006ef4 	.word	0x08006ef4
 8005748:	08006f18 	.word	0x08006f18

0800574c <_localeconv_r>:
 800574c:	4800      	ldr	r0, [pc, #0]	; (8005750 <_localeconv_r+0x4>)
 800574e:	4770      	bx	lr
 8005750:	20000160 	.word	0x20000160

08005754 <malloc>:
 8005754:	4b02      	ldr	r3, [pc, #8]	; (8005760 <malloc+0xc>)
 8005756:	4601      	mov	r1, r0
 8005758:	6818      	ldr	r0, [r3, #0]
 800575a:	f000 bbfb 	b.w	8005f54 <_malloc_r>
 800575e:	bf00      	nop
 8005760:	2000000c 	.word	0x2000000c

08005764 <memchr>:
 8005764:	4603      	mov	r3, r0
 8005766:	b510      	push	{r4, lr}
 8005768:	b2c9      	uxtb	r1, r1
 800576a:	4402      	add	r2, r0
 800576c:	4293      	cmp	r3, r2
 800576e:	4618      	mov	r0, r3
 8005770:	d101      	bne.n	8005776 <memchr+0x12>
 8005772:	2000      	movs	r0, #0
 8005774:	e003      	b.n	800577e <memchr+0x1a>
 8005776:	7804      	ldrb	r4, [r0, #0]
 8005778:	3301      	adds	r3, #1
 800577a:	428c      	cmp	r4, r1
 800577c:	d1f6      	bne.n	800576c <memchr+0x8>
 800577e:	bd10      	pop	{r4, pc}

08005780 <memcpy>:
 8005780:	440a      	add	r2, r1
 8005782:	4291      	cmp	r1, r2
 8005784:	f100 33ff 	add.w	r3, r0, #4294967295
 8005788:	d100      	bne.n	800578c <memcpy+0xc>
 800578a:	4770      	bx	lr
 800578c:	b510      	push	{r4, lr}
 800578e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005792:	4291      	cmp	r1, r2
 8005794:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005798:	d1f9      	bne.n	800578e <memcpy+0xe>
 800579a:	bd10      	pop	{r4, pc}

0800579c <_Balloc>:
 800579c:	b570      	push	{r4, r5, r6, lr}
 800579e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80057a0:	4604      	mov	r4, r0
 80057a2:	460d      	mov	r5, r1
 80057a4:	b976      	cbnz	r6, 80057c4 <_Balloc+0x28>
 80057a6:	2010      	movs	r0, #16
 80057a8:	f7ff ffd4 	bl	8005754 <malloc>
 80057ac:	4602      	mov	r2, r0
 80057ae:	6260      	str	r0, [r4, #36]	; 0x24
 80057b0:	b920      	cbnz	r0, 80057bc <_Balloc+0x20>
 80057b2:	2166      	movs	r1, #102	; 0x66
 80057b4:	4b17      	ldr	r3, [pc, #92]	; (8005814 <_Balloc+0x78>)
 80057b6:	4818      	ldr	r0, [pc, #96]	; (8005818 <_Balloc+0x7c>)
 80057b8:	f000 fd92 	bl	80062e0 <__assert_func>
 80057bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80057c0:	6006      	str	r6, [r0, #0]
 80057c2:	60c6      	str	r6, [r0, #12]
 80057c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80057c6:	68f3      	ldr	r3, [r6, #12]
 80057c8:	b183      	cbz	r3, 80057ec <_Balloc+0x50>
 80057ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057cc:	68db      	ldr	r3, [r3, #12]
 80057ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80057d2:	b9b8      	cbnz	r0, 8005804 <_Balloc+0x68>
 80057d4:	2101      	movs	r1, #1
 80057d6:	fa01 f605 	lsl.w	r6, r1, r5
 80057da:	1d72      	adds	r2, r6, #5
 80057dc:	4620      	mov	r0, r4
 80057de:	0092      	lsls	r2, r2, #2
 80057e0:	f000 fb5e 	bl	8005ea0 <_calloc_r>
 80057e4:	b160      	cbz	r0, 8005800 <_Balloc+0x64>
 80057e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80057ea:	e00e      	b.n	800580a <_Balloc+0x6e>
 80057ec:	2221      	movs	r2, #33	; 0x21
 80057ee:	2104      	movs	r1, #4
 80057f0:	4620      	mov	r0, r4
 80057f2:	f000 fb55 	bl	8005ea0 <_calloc_r>
 80057f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057f8:	60f0      	str	r0, [r6, #12]
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d1e4      	bne.n	80057ca <_Balloc+0x2e>
 8005800:	2000      	movs	r0, #0
 8005802:	bd70      	pop	{r4, r5, r6, pc}
 8005804:	6802      	ldr	r2, [r0, #0]
 8005806:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800580a:	2300      	movs	r3, #0
 800580c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005810:	e7f7      	b.n	8005802 <_Balloc+0x66>
 8005812:	bf00      	nop
 8005814:	08006f25 	.word	0x08006f25
 8005818:	08006fac 	.word	0x08006fac

0800581c <_Bfree>:
 800581c:	b570      	push	{r4, r5, r6, lr}
 800581e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005820:	4605      	mov	r5, r0
 8005822:	460c      	mov	r4, r1
 8005824:	b976      	cbnz	r6, 8005844 <_Bfree+0x28>
 8005826:	2010      	movs	r0, #16
 8005828:	f7ff ff94 	bl	8005754 <malloc>
 800582c:	4602      	mov	r2, r0
 800582e:	6268      	str	r0, [r5, #36]	; 0x24
 8005830:	b920      	cbnz	r0, 800583c <_Bfree+0x20>
 8005832:	218a      	movs	r1, #138	; 0x8a
 8005834:	4b08      	ldr	r3, [pc, #32]	; (8005858 <_Bfree+0x3c>)
 8005836:	4809      	ldr	r0, [pc, #36]	; (800585c <_Bfree+0x40>)
 8005838:	f000 fd52 	bl	80062e0 <__assert_func>
 800583c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005840:	6006      	str	r6, [r0, #0]
 8005842:	60c6      	str	r6, [r0, #12]
 8005844:	b13c      	cbz	r4, 8005856 <_Bfree+0x3a>
 8005846:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005848:	6862      	ldr	r2, [r4, #4]
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005850:	6021      	str	r1, [r4, #0]
 8005852:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005856:	bd70      	pop	{r4, r5, r6, pc}
 8005858:	08006f25 	.word	0x08006f25
 800585c:	08006fac 	.word	0x08006fac

08005860 <__multadd>:
 8005860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005864:	4698      	mov	r8, r3
 8005866:	460c      	mov	r4, r1
 8005868:	2300      	movs	r3, #0
 800586a:	690e      	ldr	r6, [r1, #16]
 800586c:	4607      	mov	r7, r0
 800586e:	f101 0014 	add.w	r0, r1, #20
 8005872:	6805      	ldr	r5, [r0, #0]
 8005874:	3301      	adds	r3, #1
 8005876:	b2a9      	uxth	r1, r5
 8005878:	fb02 8101 	mla	r1, r2, r1, r8
 800587c:	0c2d      	lsrs	r5, r5, #16
 800587e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8005882:	fb02 c505 	mla	r5, r2, r5, ip
 8005886:	b289      	uxth	r1, r1
 8005888:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800588c:	429e      	cmp	r6, r3
 800588e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8005892:	f840 1b04 	str.w	r1, [r0], #4
 8005896:	dcec      	bgt.n	8005872 <__multadd+0x12>
 8005898:	f1b8 0f00 	cmp.w	r8, #0
 800589c:	d022      	beq.n	80058e4 <__multadd+0x84>
 800589e:	68a3      	ldr	r3, [r4, #8]
 80058a0:	42b3      	cmp	r3, r6
 80058a2:	dc19      	bgt.n	80058d8 <__multadd+0x78>
 80058a4:	6861      	ldr	r1, [r4, #4]
 80058a6:	4638      	mov	r0, r7
 80058a8:	3101      	adds	r1, #1
 80058aa:	f7ff ff77 	bl	800579c <_Balloc>
 80058ae:	4605      	mov	r5, r0
 80058b0:	b928      	cbnz	r0, 80058be <__multadd+0x5e>
 80058b2:	4602      	mov	r2, r0
 80058b4:	21b5      	movs	r1, #181	; 0xb5
 80058b6:	4b0d      	ldr	r3, [pc, #52]	; (80058ec <__multadd+0x8c>)
 80058b8:	480d      	ldr	r0, [pc, #52]	; (80058f0 <__multadd+0x90>)
 80058ba:	f000 fd11 	bl	80062e0 <__assert_func>
 80058be:	6922      	ldr	r2, [r4, #16]
 80058c0:	f104 010c 	add.w	r1, r4, #12
 80058c4:	3202      	adds	r2, #2
 80058c6:	0092      	lsls	r2, r2, #2
 80058c8:	300c      	adds	r0, #12
 80058ca:	f7ff ff59 	bl	8005780 <memcpy>
 80058ce:	4621      	mov	r1, r4
 80058d0:	4638      	mov	r0, r7
 80058d2:	f7ff ffa3 	bl	800581c <_Bfree>
 80058d6:	462c      	mov	r4, r5
 80058d8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80058dc:	3601      	adds	r6, #1
 80058de:	f8c3 8014 	str.w	r8, [r3, #20]
 80058e2:	6126      	str	r6, [r4, #16]
 80058e4:	4620      	mov	r0, r4
 80058e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058ea:	bf00      	nop
 80058ec:	08006f9b 	.word	0x08006f9b
 80058f0:	08006fac 	.word	0x08006fac

080058f4 <__hi0bits>:
 80058f4:	0c02      	lsrs	r2, r0, #16
 80058f6:	0412      	lsls	r2, r2, #16
 80058f8:	4603      	mov	r3, r0
 80058fa:	b9ca      	cbnz	r2, 8005930 <__hi0bits+0x3c>
 80058fc:	0403      	lsls	r3, r0, #16
 80058fe:	2010      	movs	r0, #16
 8005900:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005904:	bf04      	itt	eq
 8005906:	021b      	lsleq	r3, r3, #8
 8005908:	3008      	addeq	r0, #8
 800590a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800590e:	bf04      	itt	eq
 8005910:	011b      	lsleq	r3, r3, #4
 8005912:	3004      	addeq	r0, #4
 8005914:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005918:	bf04      	itt	eq
 800591a:	009b      	lsleq	r3, r3, #2
 800591c:	3002      	addeq	r0, #2
 800591e:	2b00      	cmp	r3, #0
 8005920:	db05      	blt.n	800592e <__hi0bits+0x3a>
 8005922:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005926:	f100 0001 	add.w	r0, r0, #1
 800592a:	bf08      	it	eq
 800592c:	2020      	moveq	r0, #32
 800592e:	4770      	bx	lr
 8005930:	2000      	movs	r0, #0
 8005932:	e7e5      	b.n	8005900 <__hi0bits+0xc>

08005934 <__lo0bits>:
 8005934:	6803      	ldr	r3, [r0, #0]
 8005936:	4602      	mov	r2, r0
 8005938:	f013 0007 	ands.w	r0, r3, #7
 800593c:	d00b      	beq.n	8005956 <__lo0bits+0x22>
 800593e:	07d9      	lsls	r1, r3, #31
 8005940:	d422      	bmi.n	8005988 <__lo0bits+0x54>
 8005942:	0798      	lsls	r0, r3, #30
 8005944:	bf49      	itett	mi
 8005946:	085b      	lsrmi	r3, r3, #1
 8005948:	089b      	lsrpl	r3, r3, #2
 800594a:	2001      	movmi	r0, #1
 800594c:	6013      	strmi	r3, [r2, #0]
 800594e:	bf5c      	itt	pl
 8005950:	2002      	movpl	r0, #2
 8005952:	6013      	strpl	r3, [r2, #0]
 8005954:	4770      	bx	lr
 8005956:	b299      	uxth	r1, r3
 8005958:	b909      	cbnz	r1, 800595e <__lo0bits+0x2a>
 800595a:	2010      	movs	r0, #16
 800595c:	0c1b      	lsrs	r3, r3, #16
 800595e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005962:	bf04      	itt	eq
 8005964:	0a1b      	lsreq	r3, r3, #8
 8005966:	3008      	addeq	r0, #8
 8005968:	0719      	lsls	r1, r3, #28
 800596a:	bf04      	itt	eq
 800596c:	091b      	lsreq	r3, r3, #4
 800596e:	3004      	addeq	r0, #4
 8005970:	0799      	lsls	r1, r3, #30
 8005972:	bf04      	itt	eq
 8005974:	089b      	lsreq	r3, r3, #2
 8005976:	3002      	addeq	r0, #2
 8005978:	07d9      	lsls	r1, r3, #31
 800597a:	d403      	bmi.n	8005984 <__lo0bits+0x50>
 800597c:	085b      	lsrs	r3, r3, #1
 800597e:	f100 0001 	add.w	r0, r0, #1
 8005982:	d003      	beq.n	800598c <__lo0bits+0x58>
 8005984:	6013      	str	r3, [r2, #0]
 8005986:	4770      	bx	lr
 8005988:	2000      	movs	r0, #0
 800598a:	4770      	bx	lr
 800598c:	2020      	movs	r0, #32
 800598e:	4770      	bx	lr

08005990 <__i2b>:
 8005990:	b510      	push	{r4, lr}
 8005992:	460c      	mov	r4, r1
 8005994:	2101      	movs	r1, #1
 8005996:	f7ff ff01 	bl	800579c <_Balloc>
 800599a:	4602      	mov	r2, r0
 800599c:	b928      	cbnz	r0, 80059aa <__i2b+0x1a>
 800599e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80059a2:	4b04      	ldr	r3, [pc, #16]	; (80059b4 <__i2b+0x24>)
 80059a4:	4804      	ldr	r0, [pc, #16]	; (80059b8 <__i2b+0x28>)
 80059a6:	f000 fc9b 	bl	80062e0 <__assert_func>
 80059aa:	2301      	movs	r3, #1
 80059ac:	6144      	str	r4, [r0, #20]
 80059ae:	6103      	str	r3, [r0, #16]
 80059b0:	bd10      	pop	{r4, pc}
 80059b2:	bf00      	nop
 80059b4:	08006f9b 	.word	0x08006f9b
 80059b8:	08006fac 	.word	0x08006fac

080059bc <__multiply>:
 80059bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c0:	4614      	mov	r4, r2
 80059c2:	690a      	ldr	r2, [r1, #16]
 80059c4:	6923      	ldr	r3, [r4, #16]
 80059c6:	460d      	mov	r5, r1
 80059c8:	429a      	cmp	r2, r3
 80059ca:	bfbe      	ittt	lt
 80059cc:	460b      	movlt	r3, r1
 80059ce:	4625      	movlt	r5, r4
 80059d0:	461c      	movlt	r4, r3
 80059d2:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80059d6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80059da:	68ab      	ldr	r3, [r5, #8]
 80059dc:	6869      	ldr	r1, [r5, #4]
 80059de:	eb0a 0709 	add.w	r7, sl, r9
 80059e2:	42bb      	cmp	r3, r7
 80059e4:	b085      	sub	sp, #20
 80059e6:	bfb8      	it	lt
 80059e8:	3101      	addlt	r1, #1
 80059ea:	f7ff fed7 	bl	800579c <_Balloc>
 80059ee:	b930      	cbnz	r0, 80059fe <__multiply+0x42>
 80059f0:	4602      	mov	r2, r0
 80059f2:	f240 115d 	movw	r1, #349	; 0x15d
 80059f6:	4b41      	ldr	r3, [pc, #260]	; (8005afc <__multiply+0x140>)
 80059f8:	4841      	ldr	r0, [pc, #260]	; (8005b00 <__multiply+0x144>)
 80059fa:	f000 fc71 	bl	80062e0 <__assert_func>
 80059fe:	f100 0614 	add.w	r6, r0, #20
 8005a02:	4633      	mov	r3, r6
 8005a04:	2200      	movs	r2, #0
 8005a06:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8005a0a:	4543      	cmp	r3, r8
 8005a0c:	d31e      	bcc.n	8005a4c <__multiply+0x90>
 8005a0e:	f105 0c14 	add.w	ip, r5, #20
 8005a12:	f104 0314 	add.w	r3, r4, #20
 8005a16:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8005a1a:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8005a1e:	9202      	str	r2, [sp, #8]
 8005a20:	ebac 0205 	sub.w	r2, ip, r5
 8005a24:	3a15      	subs	r2, #21
 8005a26:	f022 0203 	bic.w	r2, r2, #3
 8005a2a:	3204      	adds	r2, #4
 8005a2c:	f105 0115 	add.w	r1, r5, #21
 8005a30:	458c      	cmp	ip, r1
 8005a32:	bf38      	it	cc
 8005a34:	2204      	movcc	r2, #4
 8005a36:	9201      	str	r2, [sp, #4]
 8005a38:	9a02      	ldr	r2, [sp, #8]
 8005a3a:	9303      	str	r3, [sp, #12]
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d808      	bhi.n	8005a52 <__multiply+0x96>
 8005a40:	2f00      	cmp	r7, #0
 8005a42:	dc55      	bgt.n	8005af0 <__multiply+0x134>
 8005a44:	6107      	str	r7, [r0, #16]
 8005a46:	b005      	add	sp, #20
 8005a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a4c:	f843 2b04 	str.w	r2, [r3], #4
 8005a50:	e7db      	b.n	8005a0a <__multiply+0x4e>
 8005a52:	f8b3 a000 	ldrh.w	sl, [r3]
 8005a56:	f1ba 0f00 	cmp.w	sl, #0
 8005a5a:	d020      	beq.n	8005a9e <__multiply+0xe2>
 8005a5c:	46b1      	mov	r9, r6
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f105 0e14 	add.w	lr, r5, #20
 8005a64:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005a68:	f8d9 b000 	ldr.w	fp, [r9]
 8005a6c:	b2a1      	uxth	r1, r4
 8005a6e:	fa1f fb8b 	uxth.w	fp, fp
 8005a72:	fb0a b101 	mla	r1, sl, r1, fp
 8005a76:	4411      	add	r1, r2
 8005a78:	f8d9 2000 	ldr.w	r2, [r9]
 8005a7c:	0c24      	lsrs	r4, r4, #16
 8005a7e:	0c12      	lsrs	r2, r2, #16
 8005a80:	fb0a 2404 	mla	r4, sl, r4, r2
 8005a84:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8005a88:	b289      	uxth	r1, r1
 8005a8a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005a8e:	45f4      	cmp	ip, lr
 8005a90:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8005a94:	f849 1b04 	str.w	r1, [r9], #4
 8005a98:	d8e4      	bhi.n	8005a64 <__multiply+0xa8>
 8005a9a:	9901      	ldr	r1, [sp, #4]
 8005a9c:	5072      	str	r2, [r6, r1]
 8005a9e:	9a03      	ldr	r2, [sp, #12]
 8005aa0:	3304      	adds	r3, #4
 8005aa2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005aa6:	f1b9 0f00 	cmp.w	r9, #0
 8005aaa:	d01f      	beq.n	8005aec <__multiply+0x130>
 8005aac:	46b6      	mov	lr, r6
 8005aae:	f04f 0a00 	mov.w	sl, #0
 8005ab2:	6834      	ldr	r4, [r6, #0]
 8005ab4:	f105 0114 	add.w	r1, r5, #20
 8005ab8:	880a      	ldrh	r2, [r1, #0]
 8005aba:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005abe:	b2a4      	uxth	r4, r4
 8005ac0:	fb09 b202 	mla	r2, r9, r2, fp
 8005ac4:	4492      	add	sl, r2
 8005ac6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8005aca:	f84e 4b04 	str.w	r4, [lr], #4
 8005ace:	f851 4b04 	ldr.w	r4, [r1], #4
 8005ad2:	f8be 2000 	ldrh.w	r2, [lr]
 8005ad6:	0c24      	lsrs	r4, r4, #16
 8005ad8:	fb09 2404 	mla	r4, r9, r4, r2
 8005adc:	458c      	cmp	ip, r1
 8005ade:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8005ae2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005ae6:	d8e7      	bhi.n	8005ab8 <__multiply+0xfc>
 8005ae8:	9a01      	ldr	r2, [sp, #4]
 8005aea:	50b4      	str	r4, [r6, r2]
 8005aec:	3604      	adds	r6, #4
 8005aee:	e7a3      	b.n	8005a38 <__multiply+0x7c>
 8005af0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d1a5      	bne.n	8005a44 <__multiply+0x88>
 8005af8:	3f01      	subs	r7, #1
 8005afa:	e7a1      	b.n	8005a40 <__multiply+0x84>
 8005afc:	08006f9b 	.word	0x08006f9b
 8005b00:	08006fac 	.word	0x08006fac

08005b04 <__pow5mult>:
 8005b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b08:	4615      	mov	r5, r2
 8005b0a:	f012 0203 	ands.w	r2, r2, #3
 8005b0e:	4606      	mov	r6, r0
 8005b10:	460f      	mov	r7, r1
 8005b12:	d007      	beq.n	8005b24 <__pow5mult+0x20>
 8005b14:	4c25      	ldr	r4, [pc, #148]	; (8005bac <__pow5mult+0xa8>)
 8005b16:	3a01      	subs	r2, #1
 8005b18:	2300      	movs	r3, #0
 8005b1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b1e:	f7ff fe9f 	bl	8005860 <__multadd>
 8005b22:	4607      	mov	r7, r0
 8005b24:	10ad      	asrs	r5, r5, #2
 8005b26:	d03d      	beq.n	8005ba4 <__pow5mult+0xa0>
 8005b28:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005b2a:	b97c      	cbnz	r4, 8005b4c <__pow5mult+0x48>
 8005b2c:	2010      	movs	r0, #16
 8005b2e:	f7ff fe11 	bl	8005754 <malloc>
 8005b32:	4602      	mov	r2, r0
 8005b34:	6270      	str	r0, [r6, #36]	; 0x24
 8005b36:	b928      	cbnz	r0, 8005b44 <__pow5mult+0x40>
 8005b38:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005b3c:	4b1c      	ldr	r3, [pc, #112]	; (8005bb0 <__pow5mult+0xac>)
 8005b3e:	481d      	ldr	r0, [pc, #116]	; (8005bb4 <__pow5mult+0xb0>)
 8005b40:	f000 fbce 	bl	80062e0 <__assert_func>
 8005b44:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005b48:	6004      	str	r4, [r0, #0]
 8005b4a:	60c4      	str	r4, [r0, #12]
 8005b4c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005b50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005b54:	b94c      	cbnz	r4, 8005b6a <__pow5mult+0x66>
 8005b56:	f240 2171 	movw	r1, #625	; 0x271
 8005b5a:	4630      	mov	r0, r6
 8005b5c:	f7ff ff18 	bl	8005990 <__i2b>
 8005b60:	2300      	movs	r3, #0
 8005b62:	4604      	mov	r4, r0
 8005b64:	f8c8 0008 	str.w	r0, [r8, #8]
 8005b68:	6003      	str	r3, [r0, #0]
 8005b6a:	f04f 0900 	mov.w	r9, #0
 8005b6e:	07eb      	lsls	r3, r5, #31
 8005b70:	d50a      	bpl.n	8005b88 <__pow5mult+0x84>
 8005b72:	4639      	mov	r1, r7
 8005b74:	4622      	mov	r2, r4
 8005b76:	4630      	mov	r0, r6
 8005b78:	f7ff ff20 	bl	80059bc <__multiply>
 8005b7c:	4680      	mov	r8, r0
 8005b7e:	4639      	mov	r1, r7
 8005b80:	4630      	mov	r0, r6
 8005b82:	f7ff fe4b 	bl	800581c <_Bfree>
 8005b86:	4647      	mov	r7, r8
 8005b88:	106d      	asrs	r5, r5, #1
 8005b8a:	d00b      	beq.n	8005ba4 <__pow5mult+0xa0>
 8005b8c:	6820      	ldr	r0, [r4, #0]
 8005b8e:	b938      	cbnz	r0, 8005ba0 <__pow5mult+0x9c>
 8005b90:	4622      	mov	r2, r4
 8005b92:	4621      	mov	r1, r4
 8005b94:	4630      	mov	r0, r6
 8005b96:	f7ff ff11 	bl	80059bc <__multiply>
 8005b9a:	6020      	str	r0, [r4, #0]
 8005b9c:	f8c0 9000 	str.w	r9, [r0]
 8005ba0:	4604      	mov	r4, r0
 8005ba2:	e7e4      	b.n	8005b6e <__pow5mult+0x6a>
 8005ba4:	4638      	mov	r0, r7
 8005ba6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005baa:	bf00      	nop
 8005bac:	08007100 	.word	0x08007100
 8005bb0:	08006f25 	.word	0x08006f25
 8005bb4:	08006fac 	.word	0x08006fac

08005bb8 <__lshift>:
 8005bb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bbc:	460c      	mov	r4, r1
 8005bbe:	4607      	mov	r7, r0
 8005bc0:	4691      	mov	r9, r2
 8005bc2:	6923      	ldr	r3, [r4, #16]
 8005bc4:	6849      	ldr	r1, [r1, #4]
 8005bc6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005bca:	68a3      	ldr	r3, [r4, #8]
 8005bcc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005bd0:	f108 0601 	add.w	r6, r8, #1
 8005bd4:	42b3      	cmp	r3, r6
 8005bd6:	db0b      	blt.n	8005bf0 <__lshift+0x38>
 8005bd8:	4638      	mov	r0, r7
 8005bda:	f7ff fddf 	bl	800579c <_Balloc>
 8005bde:	4605      	mov	r5, r0
 8005be0:	b948      	cbnz	r0, 8005bf6 <__lshift+0x3e>
 8005be2:	4602      	mov	r2, r0
 8005be4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005be8:	4b27      	ldr	r3, [pc, #156]	; (8005c88 <__lshift+0xd0>)
 8005bea:	4828      	ldr	r0, [pc, #160]	; (8005c8c <__lshift+0xd4>)
 8005bec:	f000 fb78 	bl	80062e0 <__assert_func>
 8005bf0:	3101      	adds	r1, #1
 8005bf2:	005b      	lsls	r3, r3, #1
 8005bf4:	e7ee      	b.n	8005bd4 <__lshift+0x1c>
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	f100 0114 	add.w	r1, r0, #20
 8005bfc:	f100 0210 	add.w	r2, r0, #16
 8005c00:	4618      	mov	r0, r3
 8005c02:	4553      	cmp	r3, sl
 8005c04:	db33      	blt.n	8005c6e <__lshift+0xb6>
 8005c06:	6920      	ldr	r0, [r4, #16]
 8005c08:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005c0c:	f104 0314 	add.w	r3, r4, #20
 8005c10:	f019 091f 	ands.w	r9, r9, #31
 8005c14:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005c18:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005c1c:	d02b      	beq.n	8005c76 <__lshift+0xbe>
 8005c1e:	468a      	mov	sl, r1
 8005c20:	2200      	movs	r2, #0
 8005c22:	f1c9 0e20 	rsb	lr, r9, #32
 8005c26:	6818      	ldr	r0, [r3, #0]
 8005c28:	fa00 f009 	lsl.w	r0, r0, r9
 8005c2c:	4302      	orrs	r2, r0
 8005c2e:	f84a 2b04 	str.w	r2, [sl], #4
 8005c32:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c36:	459c      	cmp	ip, r3
 8005c38:	fa22 f20e 	lsr.w	r2, r2, lr
 8005c3c:	d8f3      	bhi.n	8005c26 <__lshift+0x6e>
 8005c3e:	ebac 0304 	sub.w	r3, ip, r4
 8005c42:	3b15      	subs	r3, #21
 8005c44:	f023 0303 	bic.w	r3, r3, #3
 8005c48:	3304      	adds	r3, #4
 8005c4a:	f104 0015 	add.w	r0, r4, #21
 8005c4e:	4584      	cmp	ip, r0
 8005c50:	bf38      	it	cc
 8005c52:	2304      	movcc	r3, #4
 8005c54:	50ca      	str	r2, [r1, r3]
 8005c56:	b10a      	cbz	r2, 8005c5c <__lshift+0xa4>
 8005c58:	f108 0602 	add.w	r6, r8, #2
 8005c5c:	3e01      	subs	r6, #1
 8005c5e:	4638      	mov	r0, r7
 8005c60:	4621      	mov	r1, r4
 8005c62:	612e      	str	r6, [r5, #16]
 8005c64:	f7ff fdda 	bl	800581c <_Bfree>
 8005c68:	4628      	mov	r0, r5
 8005c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c6e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005c72:	3301      	adds	r3, #1
 8005c74:	e7c5      	b.n	8005c02 <__lshift+0x4a>
 8005c76:	3904      	subs	r1, #4
 8005c78:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c7c:	459c      	cmp	ip, r3
 8005c7e:	f841 2f04 	str.w	r2, [r1, #4]!
 8005c82:	d8f9      	bhi.n	8005c78 <__lshift+0xc0>
 8005c84:	e7ea      	b.n	8005c5c <__lshift+0xa4>
 8005c86:	bf00      	nop
 8005c88:	08006f9b 	.word	0x08006f9b
 8005c8c:	08006fac 	.word	0x08006fac

08005c90 <__mcmp>:
 8005c90:	4603      	mov	r3, r0
 8005c92:	690a      	ldr	r2, [r1, #16]
 8005c94:	6900      	ldr	r0, [r0, #16]
 8005c96:	b530      	push	{r4, r5, lr}
 8005c98:	1a80      	subs	r0, r0, r2
 8005c9a:	d10d      	bne.n	8005cb8 <__mcmp+0x28>
 8005c9c:	3314      	adds	r3, #20
 8005c9e:	3114      	adds	r1, #20
 8005ca0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005ca4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005ca8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005cac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005cb0:	4295      	cmp	r5, r2
 8005cb2:	d002      	beq.n	8005cba <__mcmp+0x2a>
 8005cb4:	d304      	bcc.n	8005cc0 <__mcmp+0x30>
 8005cb6:	2001      	movs	r0, #1
 8005cb8:	bd30      	pop	{r4, r5, pc}
 8005cba:	42a3      	cmp	r3, r4
 8005cbc:	d3f4      	bcc.n	8005ca8 <__mcmp+0x18>
 8005cbe:	e7fb      	b.n	8005cb8 <__mcmp+0x28>
 8005cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc4:	e7f8      	b.n	8005cb8 <__mcmp+0x28>
	...

08005cc8 <__mdiff>:
 8005cc8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ccc:	460c      	mov	r4, r1
 8005cce:	4606      	mov	r6, r0
 8005cd0:	4611      	mov	r1, r2
 8005cd2:	4620      	mov	r0, r4
 8005cd4:	4692      	mov	sl, r2
 8005cd6:	f7ff ffdb 	bl	8005c90 <__mcmp>
 8005cda:	1e05      	subs	r5, r0, #0
 8005cdc:	d111      	bne.n	8005d02 <__mdiff+0x3a>
 8005cde:	4629      	mov	r1, r5
 8005ce0:	4630      	mov	r0, r6
 8005ce2:	f7ff fd5b 	bl	800579c <_Balloc>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	b928      	cbnz	r0, 8005cf6 <__mdiff+0x2e>
 8005cea:	f240 2132 	movw	r1, #562	; 0x232
 8005cee:	4b3c      	ldr	r3, [pc, #240]	; (8005de0 <__mdiff+0x118>)
 8005cf0:	483c      	ldr	r0, [pc, #240]	; (8005de4 <__mdiff+0x11c>)
 8005cf2:	f000 faf5 	bl	80062e0 <__assert_func>
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005cfc:	4610      	mov	r0, r2
 8005cfe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d02:	bfa4      	itt	ge
 8005d04:	4653      	movge	r3, sl
 8005d06:	46a2      	movge	sl, r4
 8005d08:	4630      	mov	r0, r6
 8005d0a:	f8da 1004 	ldr.w	r1, [sl, #4]
 8005d0e:	bfa6      	itte	ge
 8005d10:	461c      	movge	r4, r3
 8005d12:	2500      	movge	r5, #0
 8005d14:	2501      	movlt	r5, #1
 8005d16:	f7ff fd41 	bl	800579c <_Balloc>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	b918      	cbnz	r0, 8005d26 <__mdiff+0x5e>
 8005d1e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005d22:	4b2f      	ldr	r3, [pc, #188]	; (8005de0 <__mdiff+0x118>)
 8005d24:	e7e4      	b.n	8005cf0 <__mdiff+0x28>
 8005d26:	f100 0814 	add.w	r8, r0, #20
 8005d2a:	f8da 7010 	ldr.w	r7, [sl, #16]
 8005d2e:	60c5      	str	r5, [r0, #12]
 8005d30:	f04f 0c00 	mov.w	ip, #0
 8005d34:	f10a 0514 	add.w	r5, sl, #20
 8005d38:	f10a 0010 	add.w	r0, sl, #16
 8005d3c:	46c2      	mov	sl, r8
 8005d3e:	6926      	ldr	r6, [r4, #16]
 8005d40:	f104 0914 	add.w	r9, r4, #20
 8005d44:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8005d48:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005d4c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8005d50:	f859 3b04 	ldr.w	r3, [r9], #4
 8005d54:	fa1f f18b 	uxth.w	r1, fp
 8005d58:	4461      	add	r1, ip
 8005d5a:	fa1f fc83 	uxth.w	ip, r3
 8005d5e:	0c1b      	lsrs	r3, r3, #16
 8005d60:	eba1 010c 	sub.w	r1, r1, ip
 8005d64:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005d68:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005d6c:	b289      	uxth	r1, r1
 8005d6e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005d72:	454e      	cmp	r6, r9
 8005d74:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005d78:	f84a 3b04 	str.w	r3, [sl], #4
 8005d7c:	d8e6      	bhi.n	8005d4c <__mdiff+0x84>
 8005d7e:	1b33      	subs	r3, r6, r4
 8005d80:	3b15      	subs	r3, #21
 8005d82:	f023 0303 	bic.w	r3, r3, #3
 8005d86:	3415      	adds	r4, #21
 8005d88:	3304      	adds	r3, #4
 8005d8a:	42a6      	cmp	r6, r4
 8005d8c:	bf38      	it	cc
 8005d8e:	2304      	movcc	r3, #4
 8005d90:	441d      	add	r5, r3
 8005d92:	4443      	add	r3, r8
 8005d94:	461e      	mov	r6, r3
 8005d96:	462c      	mov	r4, r5
 8005d98:	4574      	cmp	r4, lr
 8005d9a:	d30e      	bcc.n	8005dba <__mdiff+0xf2>
 8005d9c:	f10e 0103 	add.w	r1, lr, #3
 8005da0:	1b49      	subs	r1, r1, r5
 8005da2:	f021 0103 	bic.w	r1, r1, #3
 8005da6:	3d03      	subs	r5, #3
 8005da8:	45ae      	cmp	lr, r5
 8005daa:	bf38      	it	cc
 8005dac:	2100      	movcc	r1, #0
 8005dae:	4419      	add	r1, r3
 8005db0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005db4:	b18b      	cbz	r3, 8005dda <__mdiff+0x112>
 8005db6:	6117      	str	r7, [r2, #16]
 8005db8:	e7a0      	b.n	8005cfc <__mdiff+0x34>
 8005dba:	f854 8b04 	ldr.w	r8, [r4], #4
 8005dbe:	fa1f f188 	uxth.w	r1, r8
 8005dc2:	4461      	add	r1, ip
 8005dc4:	1408      	asrs	r0, r1, #16
 8005dc6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8005dca:	b289      	uxth	r1, r1
 8005dcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005dd0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005dd4:	f846 1b04 	str.w	r1, [r6], #4
 8005dd8:	e7de      	b.n	8005d98 <__mdiff+0xd0>
 8005dda:	3f01      	subs	r7, #1
 8005ddc:	e7e8      	b.n	8005db0 <__mdiff+0xe8>
 8005dde:	bf00      	nop
 8005de0:	08006f9b 	.word	0x08006f9b
 8005de4:	08006fac 	.word	0x08006fac

08005de8 <__d2b>:
 8005de8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005dec:	2101      	movs	r1, #1
 8005dee:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005df2:	4690      	mov	r8, r2
 8005df4:	461d      	mov	r5, r3
 8005df6:	f7ff fcd1 	bl	800579c <_Balloc>
 8005dfa:	4604      	mov	r4, r0
 8005dfc:	b930      	cbnz	r0, 8005e0c <__d2b+0x24>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	f240 310a 	movw	r1, #778	; 0x30a
 8005e04:	4b24      	ldr	r3, [pc, #144]	; (8005e98 <__d2b+0xb0>)
 8005e06:	4825      	ldr	r0, [pc, #148]	; (8005e9c <__d2b+0xb4>)
 8005e08:	f000 fa6a 	bl	80062e0 <__assert_func>
 8005e0c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005e10:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005e14:	bb2d      	cbnz	r5, 8005e62 <__d2b+0x7a>
 8005e16:	9301      	str	r3, [sp, #4]
 8005e18:	f1b8 0300 	subs.w	r3, r8, #0
 8005e1c:	d026      	beq.n	8005e6c <__d2b+0x84>
 8005e1e:	4668      	mov	r0, sp
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	f7ff fd87 	bl	8005934 <__lo0bits>
 8005e26:	9900      	ldr	r1, [sp, #0]
 8005e28:	b1f0      	cbz	r0, 8005e68 <__d2b+0x80>
 8005e2a:	9a01      	ldr	r2, [sp, #4]
 8005e2c:	f1c0 0320 	rsb	r3, r0, #32
 8005e30:	fa02 f303 	lsl.w	r3, r2, r3
 8005e34:	430b      	orrs	r3, r1
 8005e36:	40c2      	lsrs	r2, r0
 8005e38:	6163      	str	r3, [r4, #20]
 8005e3a:	9201      	str	r2, [sp, #4]
 8005e3c:	9b01      	ldr	r3, [sp, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	bf14      	ite	ne
 8005e42:	2102      	movne	r1, #2
 8005e44:	2101      	moveq	r1, #1
 8005e46:	61a3      	str	r3, [r4, #24]
 8005e48:	6121      	str	r1, [r4, #16]
 8005e4a:	b1c5      	cbz	r5, 8005e7e <__d2b+0x96>
 8005e4c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005e50:	4405      	add	r5, r0
 8005e52:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005e56:	603d      	str	r5, [r7, #0]
 8005e58:	6030      	str	r0, [r6, #0]
 8005e5a:	4620      	mov	r0, r4
 8005e5c:	b002      	add	sp, #8
 8005e5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e66:	e7d6      	b.n	8005e16 <__d2b+0x2e>
 8005e68:	6161      	str	r1, [r4, #20]
 8005e6a:	e7e7      	b.n	8005e3c <__d2b+0x54>
 8005e6c:	a801      	add	r0, sp, #4
 8005e6e:	f7ff fd61 	bl	8005934 <__lo0bits>
 8005e72:	2101      	movs	r1, #1
 8005e74:	9b01      	ldr	r3, [sp, #4]
 8005e76:	6121      	str	r1, [r4, #16]
 8005e78:	6163      	str	r3, [r4, #20]
 8005e7a:	3020      	adds	r0, #32
 8005e7c:	e7e5      	b.n	8005e4a <__d2b+0x62>
 8005e7e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005e82:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005e86:	6038      	str	r0, [r7, #0]
 8005e88:	6918      	ldr	r0, [r3, #16]
 8005e8a:	f7ff fd33 	bl	80058f4 <__hi0bits>
 8005e8e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005e92:	6031      	str	r1, [r6, #0]
 8005e94:	e7e1      	b.n	8005e5a <__d2b+0x72>
 8005e96:	bf00      	nop
 8005e98:	08006f9b 	.word	0x08006f9b
 8005e9c:	08006fac 	.word	0x08006fac

08005ea0 <_calloc_r>:
 8005ea0:	b538      	push	{r3, r4, r5, lr}
 8005ea2:	fb02 f501 	mul.w	r5, r2, r1
 8005ea6:	4629      	mov	r1, r5
 8005ea8:	f000 f854 	bl	8005f54 <_malloc_r>
 8005eac:	4604      	mov	r4, r0
 8005eae:	b118      	cbz	r0, 8005eb8 <_calloc_r+0x18>
 8005eb0:	462a      	mov	r2, r5
 8005eb2:	2100      	movs	r1, #0
 8005eb4:	f7fe f946 	bl	8004144 <memset>
 8005eb8:	4620      	mov	r0, r4
 8005eba:	bd38      	pop	{r3, r4, r5, pc}

08005ebc <_free_r>:
 8005ebc:	b538      	push	{r3, r4, r5, lr}
 8005ebe:	4605      	mov	r5, r0
 8005ec0:	2900      	cmp	r1, #0
 8005ec2:	d043      	beq.n	8005f4c <_free_r+0x90>
 8005ec4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ec8:	1f0c      	subs	r4, r1, #4
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	bfb8      	it	lt
 8005ece:	18e4      	addlt	r4, r4, r3
 8005ed0:	f000 fa62 	bl	8006398 <__malloc_lock>
 8005ed4:	4a1e      	ldr	r2, [pc, #120]	; (8005f50 <_free_r+0x94>)
 8005ed6:	6813      	ldr	r3, [r2, #0]
 8005ed8:	4610      	mov	r0, r2
 8005eda:	b933      	cbnz	r3, 8005eea <_free_r+0x2e>
 8005edc:	6063      	str	r3, [r4, #4]
 8005ede:	6014      	str	r4, [r2, #0]
 8005ee0:	4628      	mov	r0, r5
 8005ee2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ee6:	f000 ba5d 	b.w	80063a4 <__malloc_unlock>
 8005eea:	42a3      	cmp	r3, r4
 8005eec:	d90a      	bls.n	8005f04 <_free_r+0x48>
 8005eee:	6821      	ldr	r1, [r4, #0]
 8005ef0:	1862      	adds	r2, r4, r1
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	bf01      	itttt	eq
 8005ef6:	681a      	ldreq	r2, [r3, #0]
 8005ef8:	685b      	ldreq	r3, [r3, #4]
 8005efa:	1852      	addeq	r2, r2, r1
 8005efc:	6022      	streq	r2, [r4, #0]
 8005efe:	6063      	str	r3, [r4, #4]
 8005f00:	6004      	str	r4, [r0, #0]
 8005f02:	e7ed      	b.n	8005ee0 <_free_r+0x24>
 8005f04:	461a      	mov	r2, r3
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	b10b      	cbz	r3, 8005f0e <_free_r+0x52>
 8005f0a:	42a3      	cmp	r3, r4
 8005f0c:	d9fa      	bls.n	8005f04 <_free_r+0x48>
 8005f0e:	6811      	ldr	r1, [r2, #0]
 8005f10:	1850      	adds	r0, r2, r1
 8005f12:	42a0      	cmp	r0, r4
 8005f14:	d10b      	bne.n	8005f2e <_free_r+0x72>
 8005f16:	6820      	ldr	r0, [r4, #0]
 8005f18:	4401      	add	r1, r0
 8005f1a:	1850      	adds	r0, r2, r1
 8005f1c:	4283      	cmp	r3, r0
 8005f1e:	6011      	str	r1, [r2, #0]
 8005f20:	d1de      	bne.n	8005ee0 <_free_r+0x24>
 8005f22:	6818      	ldr	r0, [r3, #0]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	4401      	add	r1, r0
 8005f28:	6011      	str	r1, [r2, #0]
 8005f2a:	6053      	str	r3, [r2, #4]
 8005f2c:	e7d8      	b.n	8005ee0 <_free_r+0x24>
 8005f2e:	d902      	bls.n	8005f36 <_free_r+0x7a>
 8005f30:	230c      	movs	r3, #12
 8005f32:	602b      	str	r3, [r5, #0]
 8005f34:	e7d4      	b.n	8005ee0 <_free_r+0x24>
 8005f36:	6820      	ldr	r0, [r4, #0]
 8005f38:	1821      	adds	r1, r4, r0
 8005f3a:	428b      	cmp	r3, r1
 8005f3c:	bf01      	itttt	eq
 8005f3e:	6819      	ldreq	r1, [r3, #0]
 8005f40:	685b      	ldreq	r3, [r3, #4]
 8005f42:	1809      	addeq	r1, r1, r0
 8005f44:	6021      	streq	r1, [r4, #0]
 8005f46:	6063      	str	r3, [r4, #4]
 8005f48:	6054      	str	r4, [r2, #4]
 8005f4a:	e7c9      	b.n	8005ee0 <_free_r+0x24>
 8005f4c:	bd38      	pop	{r3, r4, r5, pc}
 8005f4e:	bf00      	nop
 8005f50:	200001fc 	.word	0x200001fc

08005f54 <_malloc_r>:
 8005f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f56:	1ccd      	adds	r5, r1, #3
 8005f58:	f025 0503 	bic.w	r5, r5, #3
 8005f5c:	3508      	adds	r5, #8
 8005f5e:	2d0c      	cmp	r5, #12
 8005f60:	bf38      	it	cc
 8005f62:	250c      	movcc	r5, #12
 8005f64:	2d00      	cmp	r5, #0
 8005f66:	4606      	mov	r6, r0
 8005f68:	db01      	blt.n	8005f6e <_malloc_r+0x1a>
 8005f6a:	42a9      	cmp	r1, r5
 8005f6c:	d903      	bls.n	8005f76 <_malloc_r+0x22>
 8005f6e:	230c      	movs	r3, #12
 8005f70:	6033      	str	r3, [r6, #0]
 8005f72:	2000      	movs	r0, #0
 8005f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f76:	f000 fa0f 	bl	8006398 <__malloc_lock>
 8005f7a:	4921      	ldr	r1, [pc, #132]	; (8006000 <_malloc_r+0xac>)
 8005f7c:	680a      	ldr	r2, [r1, #0]
 8005f7e:	4614      	mov	r4, r2
 8005f80:	b99c      	cbnz	r4, 8005faa <_malloc_r+0x56>
 8005f82:	4f20      	ldr	r7, [pc, #128]	; (8006004 <_malloc_r+0xb0>)
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	b923      	cbnz	r3, 8005f92 <_malloc_r+0x3e>
 8005f88:	4621      	mov	r1, r4
 8005f8a:	4630      	mov	r0, r6
 8005f8c:	f000 f998 	bl	80062c0 <_sbrk_r>
 8005f90:	6038      	str	r0, [r7, #0]
 8005f92:	4629      	mov	r1, r5
 8005f94:	4630      	mov	r0, r6
 8005f96:	f000 f993 	bl	80062c0 <_sbrk_r>
 8005f9a:	1c43      	adds	r3, r0, #1
 8005f9c:	d123      	bne.n	8005fe6 <_malloc_r+0x92>
 8005f9e:	230c      	movs	r3, #12
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	6033      	str	r3, [r6, #0]
 8005fa4:	f000 f9fe 	bl	80063a4 <__malloc_unlock>
 8005fa8:	e7e3      	b.n	8005f72 <_malloc_r+0x1e>
 8005faa:	6823      	ldr	r3, [r4, #0]
 8005fac:	1b5b      	subs	r3, r3, r5
 8005fae:	d417      	bmi.n	8005fe0 <_malloc_r+0x8c>
 8005fb0:	2b0b      	cmp	r3, #11
 8005fb2:	d903      	bls.n	8005fbc <_malloc_r+0x68>
 8005fb4:	6023      	str	r3, [r4, #0]
 8005fb6:	441c      	add	r4, r3
 8005fb8:	6025      	str	r5, [r4, #0]
 8005fba:	e004      	b.n	8005fc6 <_malloc_r+0x72>
 8005fbc:	6863      	ldr	r3, [r4, #4]
 8005fbe:	42a2      	cmp	r2, r4
 8005fc0:	bf0c      	ite	eq
 8005fc2:	600b      	streq	r3, [r1, #0]
 8005fc4:	6053      	strne	r3, [r2, #4]
 8005fc6:	4630      	mov	r0, r6
 8005fc8:	f000 f9ec 	bl	80063a4 <__malloc_unlock>
 8005fcc:	f104 000b 	add.w	r0, r4, #11
 8005fd0:	1d23      	adds	r3, r4, #4
 8005fd2:	f020 0007 	bic.w	r0, r0, #7
 8005fd6:	1ac2      	subs	r2, r0, r3
 8005fd8:	d0cc      	beq.n	8005f74 <_malloc_r+0x20>
 8005fda:	1a1b      	subs	r3, r3, r0
 8005fdc:	50a3      	str	r3, [r4, r2]
 8005fde:	e7c9      	b.n	8005f74 <_malloc_r+0x20>
 8005fe0:	4622      	mov	r2, r4
 8005fe2:	6864      	ldr	r4, [r4, #4]
 8005fe4:	e7cc      	b.n	8005f80 <_malloc_r+0x2c>
 8005fe6:	1cc4      	adds	r4, r0, #3
 8005fe8:	f024 0403 	bic.w	r4, r4, #3
 8005fec:	42a0      	cmp	r0, r4
 8005fee:	d0e3      	beq.n	8005fb8 <_malloc_r+0x64>
 8005ff0:	1a21      	subs	r1, r4, r0
 8005ff2:	4630      	mov	r0, r6
 8005ff4:	f000 f964 	bl	80062c0 <_sbrk_r>
 8005ff8:	3001      	adds	r0, #1
 8005ffa:	d1dd      	bne.n	8005fb8 <_malloc_r+0x64>
 8005ffc:	e7cf      	b.n	8005f9e <_malloc_r+0x4a>
 8005ffe:	bf00      	nop
 8006000:	200001fc 	.word	0x200001fc
 8006004:	20000200 	.word	0x20000200

08006008 <__ssputs_r>:
 8006008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800600c:	688e      	ldr	r6, [r1, #8]
 800600e:	4682      	mov	sl, r0
 8006010:	429e      	cmp	r6, r3
 8006012:	460c      	mov	r4, r1
 8006014:	4690      	mov	r8, r2
 8006016:	461f      	mov	r7, r3
 8006018:	d838      	bhi.n	800608c <__ssputs_r+0x84>
 800601a:	898a      	ldrh	r2, [r1, #12]
 800601c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006020:	d032      	beq.n	8006088 <__ssputs_r+0x80>
 8006022:	6825      	ldr	r5, [r4, #0]
 8006024:	6909      	ldr	r1, [r1, #16]
 8006026:	3301      	adds	r3, #1
 8006028:	eba5 0901 	sub.w	r9, r5, r1
 800602c:	6965      	ldr	r5, [r4, #20]
 800602e:	444b      	add	r3, r9
 8006030:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006034:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006038:	106d      	asrs	r5, r5, #1
 800603a:	429d      	cmp	r5, r3
 800603c:	bf38      	it	cc
 800603e:	461d      	movcc	r5, r3
 8006040:	0553      	lsls	r3, r2, #21
 8006042:	d531      	bpl.n	80060a8 <__ssputs_r+0xa0>
 8006044:	4629      	mov	r1, r5
 8006046:	f7ff ff85 	bl	8005f54 <_malloc_r>
 800604a:	4606      	mov	r6, r0
 800604c:	b950      	cbnz	r0, 8006064 <__ssputs_r+0x5c>
 800604e:	230c      	movs	r3, #12
 8006050:	f04f 30ff 	mov.w	r0, #4294967295
 8006054:	f8ca 3000 	str.w	r3, [sl]
 8006058:	89a3      	ldrh	r3, [r4, #12]
 800605a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800605e:	81a3      	strh	r3, [r4, #12]
 8006060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006064:	464a      	mov	r2, r9
 8006066:	6921      	ldr	r1, [r4, #16]
 8006068:	f7ff fb8a 	bl	8005780 <memcpy>
 800606c:	89a3      	ldrh	r3, [r4, #12]
 800606e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006072:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006076:	81a3      	strh	r3, [r4, #12]
 8006078:	6126      	str	r6, [r4, #16]
 800607a:	444e      	add	r6, r9
 800607c:	6026      	str	r6, [r4, #0]
 800607e:	463e      	mov	r6, r7
 8006080:	6165      	str	r5, [r4, #20]
 8006082:	eba5 0509 	sub.w	r5, r5, r9
 8006086:	60a5      	str	r5, [r4, #8]
 8006088:	42be      	cmp	r6, r7
 800608a:	d900      	bls.n	800608e <__ssputs_r+0x86>
 800608c:	463e      	mov	r6, r7
 800608e:	4632      	mov	r2, r6
 8006090:	4641      	mov	r1, r8
 8006092:	6820      	ldr	r0, [r4, #0]
 8006094:	f000 f966 	bl	8006364 <memmove>
 8006098:	68a3      	ldr	r3, [r4, #8]
 800609a:	6822      	ldr	r2, [r4, #0]
 800609c:	1b9b      	subs	r3, r3, r6
 800609e:	4432      	add	r2, r6
 80060a0:	2000      	movs	r0, #0
 80060a2:	60a3      	str	r3, [r4, #8]
 80060a4:	6022      	str	r2, [r4, #0]
 80060a6:	e7db      	b.n	8006060 <__ssputs_r+0x58>
 80060a8:	462a      	mov	r2, r5
 80060aa:	f000 f981 	bl	80063b0 <_realloc_r>
 80060ae:	4606      	mov	r6, r0
 80060b0:	2800      	cmp	r0, #0
 80060b2:	d1e1      	bne.n	8006078 <__ssputs_r+0x70>
 80060b4:	4650      	mov	r0, sl
 80060b6:	6921      	ldr	r1, [r4, #16]
 80060b8:	f7ff ff00 	bl	8005ebc <_free_r>
 80060bc:	e7c7      	b.n	800604e <__ssputs_r+0x46>
	...

080060c0 <_svfiprintf_r>:
 80060c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060c4:	4698      	mov	r8, r3
 80060c6:	898b      	ldrh	r3, [r1, #12]
 80060c8:	4607      	mov	r7, r0
 80060ca:	061b      	lsls	r3, r3, #24
 80060cc:	460d      	mov	r5, r1
 80060ce:	4614      	mov	r4, r2
 80060d0:	b09d      	sub	sp, #116	; 0x74
 80060d2:	d50e      	bpl.n	80060f2 <_svfiprintf_r+0x32>
 80060d4:	690b      	ldr	r3, [r1, #16]
 80060d6:	b963      	cbnz	r3, 80060f2 <_svfiprintf_r+0x32>
 80060d8:	2140      	movs	r1, #64	; 0x40
 80060da:	f7ff ff3b 	bl	8005f54 <_malloc_r>
 80060de:	6028      	str	r0, [r5, #0]
 80060e0:	6128      	str	r0, [r5, #16]
 80060e2:	b920      	cbnz	r0, 80060ee <_svfiprintf_r+0x2e>
 80060e4:	230c      	movs	r3, #12
 80060e6:	603b      	str	r3, [r7, #0]
 80060e8:	f04f 30ff 	mov.w	r0, #4294967295
 80060ec:	e0d1      	b.n	8006292 <_svfiprintf_r+0x1d2>
 80060ee:	2340      	movs	r3, #64	; 0x40
 80060f0:	616b      	str	r3, [r5, #20]
 80060f2:	2300      	movs	r3, #0
 80060f4:	9309      	str	r3, [sp, #36]	; 0x24
 80060f6:	2320      	movs	r3, #32
 80060f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80060fc:	2330      	movs	r3, #48	; 0x30
 80060fe:	f04f 0901 	mov.w	r9, #1
 8006102:	f8cd 800c 	str.w	r8, [sp, #12]
 8006106:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80062ac <_svfiprintf_r+0x1ec>
 800610a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800610e:	4623      	mov	r3, r4
 8006110:	469a      	mov	sl, r3
 8006112:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006116:	b10a      	cbz	r2, 800611c <_svfiprintf_r+0x5c>
 8006118:	2a25      	cmp	r2, #37	; 0x25
 800611a:	d1f9      	bne.n	8006110 <_svfiprintf_r+0x50>
 800611c:	ebba 0b04 	subs.w	fp, sl, r4
 8006120:	d00b      	beq.n	800613a <_svfiprintf_r+0x7a>
 8006122:	465b      	mov	r3, fp
 8006124:	4622      	mov	r2, r4
 8006126:	4629      	mov	r1, r5
 8006128:	4638      	mov	r0, r7
 800612a:	f7ff ff6d 	bl	8006008 <__ssputs_r>
 800612e:	3001      	adds	r0, #1
 8006130:	f000 80aa 	beq.w	8006288 <_svfiprintf_r+0x1c8>
 8006134:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006136:	445a      	add	r2, fp
 8006138:	9209      	str	r2, [sp, #36]	; 0x24
 800613a:	f89a 3000 	ldrb.w	r3, [sl]
 800613e:	2b00      	cmp	r3, #0
 8006140:	f000 80a2 	beq.w	8006288 <_svfiprintf_r+0x1c8>
 8006144:	2300      	movs	r3, #0
 8006146:	f04f 32ff 	mov.w	r2, #4294967295
 800614a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800614e:	f10a 0a01 	add.w	sl, sl, #1
 8006152:	9304      	str	r3, [sp, #16]
 8006154:	9307      	str	r3, [sp, #28]
 8006156:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800615a:	931a      	str	r3, [sp, #104]	; 0x68
 800615c:	4654      	mov	r4, sl
 800615e:	2205      	movs	r2, #5
 8006160:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006164:	4851      	ldr	r0, [pc, #324]	; (80062ac <_svfiprintf_r+0x1ec>)
 8006166:	f7ff fafd 	bl	8005764 <memchr>
 800616a:	9a04      	ldr	r2, [sp, #16]
 800616c:	b9d8      	cbnz	r0, 80061a6 <_svfiprintf_r+0xe6>
 800616e:	06d0      	lsls	r0, r2, #27
 8006170:	bf44      	itt	mi
 8006172:	2320      	movmi	r3, #32
 8006174:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006178:	0711      	lsls	r1, r2, #28
 800617a:	bf44      	itt	mi
 800617c:	232b      	movmi	r3, #43	; 0x2b
 800617e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006182:	f89a 3000 	ldrb.w	r3, [sl]
 8006186:	2b2a      	cmp	r3, #42	; 0x2a
 8006188:	d015      	beq.n	80061b6 <_svfiprintf_r+0xf6>
 800618a:	4654      	mov	r4, sl
 800618c:	2000      	movs	r0, #0
 800618e:	f04f 0c0a 	mov.w	ip, #10
 8006192:	9a07      	ldr	r2, [sp, #28]
 8006194:	4621      	mov	r1, r4
 8006196:	f811 3b01 	ldrb.w	r3, [r1], #1
 800619a:	3b30      	subs	r3, #48	; 0x30
 800619c:	2b09      	cmp	r3, #9
 800619e:	d94e      	bls.n	800623e <_svfiprintf_r+0x17e>
 80061a0:	b1b0      	cbz	r0, 80061d0 <_svfiprintf_r+0x110>
 80061a2:	9207      	str	r2, [sp, #28]
 80061a4:	e014      	b.n	80061d0 <_svfiprintf_r+0x110>
 80061a6:	eba0 0308 	sub.w	r3, r0, r8
 80061aa:	fa09 f303 	lsl.w	r3, r9, r3
 80061ae:	4313      	orrs	r3, r2
 80061b0:	46a2      	mov	sl, r4
 80061b2:	9304      	str	r3, [sp, #16]
 80061b4:	e7d2      	b.n	800615c <_svfiprintf_r+0x9c>
 80061b6:	9b03      	ldr	r3, [sp, #12]
 80061b8:	1d19      	adds	r1, r3, #4
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	9103      	str	r1, [sp, #12]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	bfbb      	ittet	lt
 80061c2:	425b      	neglt	r3, r3
 80061c4:	f042 0202 	orrlt.w	r2, r2, #2
 80061c8:	9307      	strge	r3, [sp, #28]
 80061ca:	9307      	strlt	r3, [sp, #28]
 80061cc:	bfb8      	it	lt
 80061ce:	9204      	strlt	r2, [sp, #16]
 80061d0:	7823      	ldrb	r3, [r4, #0]
 80061d2:	2b2e      	cmp	r3, #46	; 0x2e
 80061d4:	d10c      	bne.n	80061f0 <_svfiprintf_r+0x130>
 80061d6:	7863      	ldrb	r3, [r4, #1]
 80061d8:	2b2a      	cmp	r3, #42	; 0x2a
 80061da:	d135      	bne.n	8006248 <_svfiprintf_r+0x188>
 80061dc:	9b03      	ldr	r3, [sp, #12]
 80061de:	3402      	adds	r4, #2
 80061e0:	1d1a      	adds	r2, r3, #4
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	9203      	str	r2, [sp, #12]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	bfb8      	it	lt
 80061ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80061ee:	9305      	str	r3, [sp, #20]
 80061f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80062bc <_svfiprintf_r+0x1fc>
 80061f4:	2203      	movs	r2, #3
 80061f6:	4650      	mov	r0, sl
 80061f8:	7821      	ldrb	r1, [r4, #0]
 80061fa:	f7ff fab3 	bl	8005764 <memchr>
 80061fe:	b140      	cbz	r0, 8006212 <_svfiprintf_r+0x152>
 8006200:	2340      	movs	r3, #64	; 0x40
 8006202:	eba0 000a 	sub.w	r0, r0, sl
 8006206:	fa03 f000 	lsl.w	r0, r3, r0
 800620a:	9b04      	ldr	r3, [sp, #16]
 800620c:	3401      	adds	r4, #1
 800620e:	4303      	orrs	r3, r0
 8006210:	9304      	str	r3, [sp, #16]
 8006212:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006216:	2206      	movs	r2, #6
 8006218:	4825      	ldr	r0, [pc, #148]	; (80062b0 <_svfiprintf_r+0x1f0>)
 800621a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800621e:	f7ff faa1 	bl	8005764 <memchr>
 8006222:	2800      	cmp	r0, #0
 8006224:	d038      	beq.n	8006298 <_svfiprintf_r+0x1d8>
 8006226:	4b23      	ldr	r3, [pc, #140]	; (80062b4 <_svfiprintf_r+0x1f4>)
 8006228:	bb1b      	cbnz	r3, 8006272 <_svfiprintf_r+0x1b2>
 800622a:	9b03      	ldr	r3, [sp, #12]
 800622c:	3307      	adds	r3, #7
 800622e:	f023 0307 	bic.w	r3, r3, #7
 8006232:	3308      	adds	r3, #8
 8006234:	9303      	str	r3, [sp, #12]
 8006236:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006238:	4433      	add	r3, r6
 800623a:	9309      	str	r3, [sp, #36]	; 0x24
 800623c:	e767      	b.n	800610e <_svfiprintf_r+0x4e>
 800623e:	460c      	mov	r4, r1
 8006240:	2001      	movs	r0, #1
 8006242:	fb0c 3202 	mla	r2, ip, r2, r3
 8006246:	e7a5      	b.n	8006194 <_svfiprintf_r+0xd4>
 8006248:	2300      	movs	r3, #0
 800624a:	f04f 0c0a 	mov.w	ip, #10
 800624e:	4619      	mov	r1, r3
 8006250:	3401      	adds	r4, #1
 8006252:	9305      	str	r3, [sp, #20]
 8006254:	4620      	mov	r0, r4
 8006256:	f810 2b01 	ldrb.w	r2, [r0], #1
 800625a:	3a30      	subs	r2, #48	; 0x30
 800625c:	2a09      	cmp	r2, #9
 800625e:	d903      	bls.n	8006268 <_svfiprintf_r+0x1a8>
 8006260:	2b00      	cmp	r3, #0
 8006262:	d0c5      	beq.n	80061f0 <_svfiprintf_r+0x130>
 8006264:	9105      	str	r1, [sp, #20]
 8006266:	e7c3      	b.n	80061f0 <_svfiprintf_r+0x130>
 8006268:	4604      	mov	r4, r0
 800626a:	2301      	movs	r3, #1
 800626c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006270:	e7f0      	b.n	8006254 <_svfiprintf_r+0x194>
 8006272:	ab03      	add	r3, sp, #12
 8006274:	9300      	str	r3, [sp, #0]
 8006276:	462a      	mov	r2, r5
 8006278:	4638      	mov	r0, r7
 800627a:	4b0f      	ldr	r3, [pc, #60]	; (80062b8 <_svfiprintf_r+0x1f8>)
 800627c:	a904      	add	r1, sp, #16
 800627e:	f7fe f807 	bl	8004290 <_printf_float>
 8006282:	1c42      	adds	r2, r0, #1
 8006284:	4606      	mov	r6, r0
 8006286:	d1d6      	bne.n	8006236 <_svfiprintf_r+0x176>
 8006288:	89ab      	ldrh	r3, [r5, #12]
 800628a:	065b      	lsls	r3, r3, #25
 800628c:	f53f af2c 	bmi.w	80060e8 <_svfiprintf_r+0x28>
 8006290:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006292:	b01d      	add	sp, #116	; 0x74
 8006294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006298:	ab03      	add	r3, sp, #12
 800629a:	9300      	str	r3, [sp, #0]
 800629c:	462a      	mov	r2, r5
 800629e:	4638      	mov	r0, r7
 80062a0:	4b05      	ldr	r3, [pc, #20]	; (80062b8 <_svfiprintf_r+0x1f8>)
 80062a2:	a904      	add	r1, sp, #16
 80062a4:	f7fe fa90 	bl	80047c8 <_printf_i>
 80062a8:	e7eb      	b.n	8006282 <_svfiprintf_r+0x1c2>
 80062aa:	bf00      	nop
 80062ac:	0800710c 	.word	0x0800710c
 80062b0:	08007116 	.word	0x08007116
 80062b4:	08004291 	.word	0x08004291
 80062b8:	08006009 	.word	0x08006009
 80062bc:	08007112 	.word	0x08007112

080062c0 <_sbrk_r>:
 80062c0:	b538      	push	{r3, r4, r5, lr}
 80062c2:	2300      	movs	r3, #0
 80062c4:	4d05      	ldr	r5, [pc, #20]	; (80062dc <_sbrk_r+0x1c>)
 80062c6:	4604      	mov	r4, r0
 80062c8:	4608      	mov	r0, r1
 80062ca:	602b      	str	r3, [r5, #0]
 80062cc:	f7fb f9ae 	bl	800162c <_sbrk>
 80062d0:	1c43      	adds	r3, r0, #1
 80062d2:	d102      	bne.n	80062da <_sbrk_r+0x1a>
 80062d4:	682b      	ldr	r3, [r5, #0]
 80062d6:	b103      	cbz	r3, 80062da <_sbrk_r+0x1a>
 80062d8:	6023      	str	r3, [r4, #0]
 80062da:	bd38      	pop	{r3, r4, r5, pc}
 80062dc:	20000334 	.word	0x20000334

080062e0 <__assert_func>:
 80062e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80062e2:	4614      	mov	r4, r2
 80062e4:	461a      	mov	r2, r3
 80062e6:	4b09      	ldr	r3, [pc, #36]	; (800630c <__assert_func+0x2c>)
 80062e8:	4605      	mov	r5, r0
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	68d8      	ldr	r0, [r3, #12]
 80062ee:	b14c      	cbz	r4, 8006304 <__assert_func+0x24>
 80062f0:	4b07      	ldr	r3, [pc, #28]	; (8006310 <__assert_func+0x30>)
 80062f2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80062f6:	9100      	str	r1, [sp, #0]
 80062f8:	462b      	mov	r3, r5
 80062fa:	4906      	ldr	r1, [pc, #24]	; (8006314 <__assert_func+0x34>)
 80062fc:	f000 f80e 	bl	800631c <fiprintf>
 8006300:	f000 faa2 	bl	8006848 <abort>
 8006304:	4b04      	ldr	r3, [pc, #16]	; (8006318 <__assert_func+0x38>)
 8006306:	461c      	mov	r4, r3
 8006308:	e7f3      	b.n	80062f2 <__assert_func+0x12>
 800630a:	bf00      	nop
 800630c:	2000000c 	.word	0x2000000c
 8006310:	0800711d 	.word	0x0800711d
 8006314:	0800712a 	.word	0x0800712a
 8006318:	08007158 	.word	0x08007158

0800631c <fiprintf>:
 800631c:	b40e      	push	{r1, r2, r3}
 800631e:	b503      	push	{r0, r1, lr}
 8006320:	4601      	mov	r1, r0
 8006322:	ab03      	add	r3, sp, #12
 8006324:	4805      	ldr	r0, [pc, #20]	; (800633c <fiprintf+0x20>)
 8006326:	f853 2b04 	ldr.w	r2, [r3], #4
 800632a:	6800      	ldr	r0, [r0, #0]
 800632c:	9301      	str	r3, [sp, #4]
 800632e:	f000 f88d 	bl	800644c <_vfiprintf_r>
 8006332:	b002      	add	sp, #8
 8006334:	f85d eb04 	ldr.w	lr, [sp], #4
 8006338:	b003      	add	sp, #12
 800633a:	4770      	bx	lr
 800633c:	2000000c 	.word	0x2000000c

08006340 <__ascii_mbtowc>:
 8006340:	b082      	sub	sp, #8
 8006342:	b901      	cbnz	r1, 8006346 <__ascii_mbtowc+0x6>
 8006344:	a901      	add	r1, sp, #4
 8006346:	b142      	cbz	r2, 800635a <__ascii_mbtowc+0x1a>
 8006348:	b14b      	cbz	r3, 800635e <__ascii_mbtowc+0x1e>
 800634a:	7813      	ldrb	r3, [r2, #0]
 800634c:	600b      	str	r3, [r1, #0]
 800634e:	7812      	ldrb	r2, [r2, #0]
 8006350:	1e10      	subs	r0, r2, #0
 8006352:	bf18      	it	ne
 8006354:	2001      	movne	r0, #1
 8006356:	b002      	add	sp, #8
 8006358:	4770      	bx	lr
 800635a:	4610      	mov	r0, r2
 800635c:	e7fb      	b.n	8006356 <__ascii_mbtowc+0x16>
 800635e:	f06f 0001 	mvn.w	r0, #1
 8006362:	e7f8      	b.n	8006356 <__ascii_mbtowc+0x16>

08006364 <memmove>:
 8006364:	4288      	cmp	r0, r1
 8006366:	b510      	push	{r4, lr}
 8006368:	eb01 0402 	add.w	r4, r1, r2
 800636c:	d902      	bls.n	8006374 <memmove+0x10>
 800636e:	4284      	cmp	r4, r0
 8006370:	4623      	mov	r3, r4
 8006372:	d807      	bhi.n	8006384 <memmove+0x20>
 8006374:	1e43      	subs	r3, r0, #1
 8006376:	42a1      	cmp	r1, r4
 8006378:	d008      	beq.n	800638c <memmove+0x28>
 800637a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800637e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006382:	e7f8      	b.n	8006376 <memmove+0x12>
 8006384:	4601      	mov	r1, r0
 8006386:	4402      	add	r2, r0
 8006388:	428a      	cmp	r2, r1
 800638a:	d100      	bne.n	800638e <memmove+0x2a>
 800638c:	bd10      	pop	{r4, pc}
 800638e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006392:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006396:	e7f7      	b.n	8006388 <memmove+0x24>

08006398 <__malloc_lock>:
 8006398:	4801      	ldr	r0, [pc, #4]	; (80063a0 <__malloc_lock+0x8>)
 800639a:	f000 bc15 	b.w	8006bc8 <__retarget_lock_acquire_recursive>
 800639e:	bf00      	nop
 80063a0:	2000033c 	.word	0x2000033c

080063a4 <__malloc_unlock>:
 80063a4:	4801      	ldr	r0, [pc, #4]	; (80063ac <__malloc_unlock+0x8>)
 80063a6:	f000 bc10 	b.w	8006bca <__retarget_lock_release_recursive>
 80063aa:	bf00      	nop
 80063ac:	2000033c 	.word	0x2000033c

080063b0 <_realloc_r>:
 80063b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063b2:	4607      	mov	r7, r0
 80063b4:	4614      	mov	r4, r2
 80063b6:	460e      	mov	r6, r1
 80063b8:	b921      	cbnz	r1, 80063c4 <_realloc_r+0x14>
 80063ba:	4611      	mov	r1, r2
 80063bc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80063c0:	f7ff bdc8 	b.w	8005f54 <_malloc_r>
 80063c4:	b922      	cbnz	r2, 80063d0 <_realloc_r+0x20>
 80063c6:	f7ff fd79 	bl	8005ebc <_free_r>
 80063ca:	4625      	mov	r5, r4
 80063cc:	4628      	mov	r0, r5
 80063ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063d0:	f000 fc60 	bl	8006c94 <_malloc_usable_size_r>
 80063d4:	42a0      	cmp	r0, r4
 80063d6:	d20f      	bcs.n	80063f8 <_realloc_r+0x48>
 80063d8:	4621      	mov	r1, r4
 80063da:	4638      	mov	r0, r7
 80063dc:	f7ff fdba 	bl	8005f54 <_malloc_r>
 80063e0:	4605      	mov	r5, r0
 80063e2:	2800      	cmp	r0, #0
 80063e4:	d0f2      	beq.n	80063cc <_realloc_r+0x1c>
 80063e6:	4631      	mov	r1, r6
 80063e8:	4622      	mov	r2, r4
 80063ea:	f7ff f9c9 	bl	8005780 <memcpy>
 80063ee:	4631      	mov	r1, r6
 80063f0:	4638      	mov	r0, r7
 80063f2:	f7ff fd63 	bl	8005ebc <_free_r>
 80063f6:	e7e9      	b.n	80063cc <_realloc_r+0x1c>
 80063f8:	4635      	mov	r5, r6
 80063fa:	e7e7      	b.n	80063cc <_realloc_r+0x1c>

080063fc <__sfputc_r>:
 80063fc:	6893      	ldr	r3, [r2, #8]
 80063fe:	b410      	push	{r4}
 8006400:	3b01      	subs	r3, #1
 8006402:	2b00      	cmp	r3, #0
 8006404:	6093      	str	r3, [r2, #8]
 8006406:	da07      	bge.n	8006418 <__sfputc_r+0x1c>
 8006408:	6994      	ldr	r4, [r2, #24]
 800640a:	42a3      	cmp	r3, r4
 800640c:	db01      	blt.n	8006412 <__sfputc_r+0x16>
 800640e:	290a      	cmp	r1, #10
 8006410:	d102      	bne.n	8006418 <__sfputc_r+0x1c>
 8006412:	bc10      	pop	{r4}
 8006414:	f000 b94a 	b.w	80066ac <__swbuf_r>
 8006418:	6813      	ldr	r3, [r2, #0]
 800641a:	1c58      	adds	r0, r3, #1
 800641c:	6010      	str	r0, [r2, #0]
 800641e:	7019      	strb	r1, [r3, #0]
 8006420:	4608      	mov	r0, r1
 8006422:	bc10      	pop	{r4}
 8006424:	4770      	bx	lr

08006426 <__sfputs_r>:
 8006426:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006428:	4606      	mov	r6, r0
 800642a:	460f      	mov	r7, r1
 800642c:	4614      	mov	r4, r2
 800642e:	18d5      	adds	r5, r2, r3
 8006430:	42ac      	cmp	r4, r5
 8006432:	d101      	bne.n	8006438 <__sfputs_r+0x12>
 8006434:	2000      	movs	r0, #0
 8006436:	e007      	b.n	8006448 <__sfputs_r+0x22>
 8006438:	463a      	mov	r2, r7
 800643a:	4630      	mov	r0, r6
 800643c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006440:	f7ff ffdc 	bl	80063fc <__sfputc_r>
 8006444:	1c43      	adds	r3, r0, #1
 8006446:	d1f3      	bne.n	8006430 <__sfputs_r+0xa>
 8006448:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800644c <_vfiprintf_r>:
 800644c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006450:	460d      	mov	r5, r1
 8006452:	4614      	mov	r4, r2
 8006454:	4698      	mov	r8, r3
 8006456:	4606      	mov	r6, r0
 8006458:	b09d      	sub	sp, #116	; 0x74
 800645a:	b118      	cbz	r0, 8006464 <_vfiprintf_r+0x18>
 800645c:	6983      	ldr	r3, [r0, #24]
 800645e:	b90b      	cbnz	r3, 8006464 <_vfiprintf_r+0x18>
 8006460:	f000 fb14 	bl	8006a8c <__sinit>
 8006464:	4b89      	ldr	r3, [pc, #548]	; (800668c <_vfiprintf_r+0x240>)
 8006466:	429d      	cmp	r5, r3
 8006468:	d11b      	bne.n	80064a2 <_vfiprintf_r+0x56>
 800646a:	6875      	ldr	r5, [r6, #4]
 800646c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800646e:	07d9      	lsls	r1, r3, #31
 8006470:	d405      	bmi.n	800647e <_vfiprintf_r+0x32>
 8006472:	89ab      	ldrh	r3, [r5, #12]
 8006474:	059a      	lsls	r2, r3, #22
 8006476:	d402      	bmi.n	800647e <_vfiprintf_r+0x32>
 8006478:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800647a:	f000 fba5 	bl	8006bc8 <__retarget_lock_acquire_recursive>
 800647e:	89ab      	ldrh	r3, [r5, #12]
 8006480:	071b      	lsls	r3, r3, #28
 8006482:	d501      	bpl.n	8006488 <_vfiprintf_r+0x3c>
 8006484:	692b      	ldr	r3, [r5, #16]
 8006486:	b9eb      	cbnz	r3, 80064c4 <_vfiprintf_r+0x78>
 8006488:	4629      	mov	r1, r5
 800648a:	4630      	mov	r0, r6
 800648c:	f000 f96e 	bl	800676c <__swsetup_r>
 8006490:	b1c0      	cbz	r0, 80064c4 <_vfiprintf_r+0x78>
 8006492:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006494:	07dc      	lsls	r4, r3, #31
 8006496:	d50e      	bpl.n	80064b6 <_vfiprintf_r+0x6a>
 8006498:	f04f 30ff 	mov.w	r0, #4294967295
 800649c:	b01d      	add	sp, #116	; 0x74
 800649e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064a2:	4b7b      	ldr	r3, [pc, #492]	; (8006690 <_vfiprintf_r+0x244>)
 80064a4:	429d      	cmp	r5, r3
 80064a6:	d101      	bne.n	80064ac <_vfiprintf_r+0x60>
 80064a8:	68b5      	ldr	r5, [r6, #8]
 80064aa:	e7df      	b.n	800646c <_vfiprintf_r+0x20>
 80064ac:	4b79      	ldr	r3, [pc, #484]	; (8006694 <_vfiprintf_r+0x248>)
 80064ae:	429d      	cmp	r5, r3
 80064b0:	bf08      	it	eq
 80064b2:	68f5      	ldreq	r5, [r6, #12]
 80064b4:	e7da      	b.n	800646c <_vfiprintf_r+0x20>
 80064b6:	89ab      	ldrh	r3, [r5, #12]
 80064b8:	0598      	lsls	r0, r3, #22
 80064ba:	d4ed      	bmi.n	8006498 <_vfiprintf_r+0x4c>
 80064bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80064be:	f000 fb84 	bl	8006bca <__retarget_lock_release_recursive>
 80064c2:	e7e9      	b.n	8006498 <_vfiprintf_r+0x4c>
 80064c4:	2300      	movs	r3, #0
 80064c6:	9309      	str	r3, [sp, #36]	; 0x24
 80064c8:	2320      	movs	r3, #32
 80064ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80064ce:	2330      	movs	r3, #48	; 0x30
 80064d0:	f04f 0901 	mov.w	r9, #1
 80064d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80064d8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006698 <_vfiprintf_r+0x24c>
 80064dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80064e0:	4623      	mov	r3, r4
 80064e2:	469a      	mov	sl, r3
 80064e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80064e8:	b10a      	cbz	r2, 80064ee <_vfiprintf_r+0xa2>
 80064ea:	2a25      	cmp	r2, #37	; 0x25
 80064ec:	d1f9      	bne.n	80064e2 <_vfiprintf_r+0x96>
 80064ee:	ebba 0b04 	subs.w	fp, sl, r4
 80064f2:	d00b      	beq.n	800650c <_vfiprintf_r+0xc0>
 80064f4:	465b      	mov	r3, fp
 80064f6:	4622      	mov	r2, r4
 80064f8:	4629      	mov	r1, r5
 80064fa:	4630      	mov	r0, r6
 80064fc:	f7ff ff93 	bl	8006426 <__sfputs_r>
 8006500:	3001      	adds	r0, #1
 8006502:	f000 80aa 	beq.w	800665a <_vfiprintf_r+0x20e>
 8006506:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006508:	445a      	add	r2, fp
 800650a:	9209      	str	r2, [sp, #36]	; 0x24
 800650c:	f89a 3000 	ldrb.w	r3, [sl]
 8006510:	2b00      	cmp	r3, #0
 8006512:	f000 80a2 	beq.w	800665a <_vfiprintf_r+0x20e>
 8006516:	2300      	movs	r3, #0
 8006518:	f04f 32ff 	mov.w	r2, #4294967295
 800651c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006520:	f10a 0a01 	add.w	sl, sl, #1
 8006524:	9304      	str	r3, [sp, #16]
 8006526:	9307      	str	r3, [sp, #28]
 8006528:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800652c:	931a      	str	r3, [sp, #104]	; 0x68
 800652e:	4654      	mov	r4, sl
 8006530:	2205      	movs	r2, #5
 8006532:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006536:	4858      	ldr	r0, [pc, #352]	; (8006698 <_vfiprintf_r+0x24c>)
 8006538:	f7ff f914 	bl	8005764 <memchr>
 800653c:	9a04      	ldr	r2, [sp, #16]
 800653e:	b9d8      	cbnz	r0, 8006578 <_vfiprintf_r+0x12c>
 8006540:	06d1      	lsls	r1, r2, #27
 8006542:	bf44      	itt	mi
 8006544:	2320      	movmi	r3, #32
 8006546:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800654a:	0713      	lsls	r3, r2, #28
 800654c:	bf44      	itt	mi
 800654e:	232b      	movmi	r3, #43	; 0x2b
 8006550:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006554:	f89a 3000 	ldrb.w	r3, [sl]
 8006558:	2b2a      	cmp	r3, #42	; 0x2a
 800655a:	d015      	beq.n	8006588 <_vfiprintf_r+0x13c>
 800655c:	4654      	mov	r4, sl
 800655e:	2000      	movs	r0, #0
 8006560:	f04f 0c0a 	mov.w	ip, #10
 8006564:	9a07      	ldr	r2, [sp, #28]
 8006566:	4621      	mov	r1, r4
 8006568:	f811 3b01 	ldrb.w	r3, [r1], #1
 800656c:	3b30      	subs	r3, #48	; 0x30
 800656e:	2b09      	cmp	r3, #9
 8006570:	d94e      	bls.n	8006610 <_vfiprintf_r+0x1c4>
 8006572:	b1b0      	cbz	r0, 80065a2 <_vfiprintf_r+0x156>
 8006574:	9207      	str	r2, [sp, #28]
 8006576:	e014      	b.n	80065a2 <_vfiprintf_r+0x156>
 8006578:	eba0 0308 	sub.w	r3, r0, r8
 800657c:	fa09 f303 	lsl.w	r3, r9, r3
 8006580:	4313      	orrs	r3, r2
 8006582:	46a2      	mov	sl, r4
 8006584:	9304      	str	r3, [sp, #16]
 8006586:	e7d2      	b.n	800652e <_vfiprintf_r+0xe2>
 8006588:	9b03      	ldr	r3, [sp, #12]
 800658a:	1d19      	adds	r1, r3, #4
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	9103      	str	r1, [sp, #12]
 8006590:	2b00      	cmp	r3, #0
 8006592:	bfbb      	ittet	lt
 8006594:	425b      	neglt	r3, r3
 8006596:	f042 0202 	orrlt.w	r2, r2, #2
 800659a:	9307      	strge	r3, [sp, #28]
 800659c:	9307      	strlt	r3, [sp, #28]
 800659e:	bfb8      	it	lt
 80065a0:	9204      	strlt	r2, [sp, #16]
 80065a2:	7823      	ldrb	r3, [r4, #0]
 80065a4:	2b2e      	cmp	r3, #46	; 0x2e
 80065a6:	d10c      	bne.n	80065c2 <_vfiprintf_r+0x176>
 80065a8:	7863      	ldrb	r3, [r4, #1]
 80065aa:	2b2a      	cmp	r3, #42	; 0x2a
 80065ac:	d135      	bne.n	800661a <_vfiprintf_r+0x1ce>
 80065ae:	9b03      	ldr	r3, [sp, #12]
 80065b0:	3402      	adds	r4, #2
 80065b2:	1d1a      	adds	r2, r3, #4
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	9203      	str	r2, [sp, #12]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	bfb8      	it	lt
 80065bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80065c0:	9305      	str	r3, [sp, #20]
 80065c2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80066a8 <_vfiprintf_r+0x25c>
 80065c6:	2203      	movs	r2, #3
 80065c8:	4650      	mov	r0, sl
 80065ca:	7821      	ldrb	r1, [r4, #0]
 80065cc:	f7ff f8ca 	bl	8005764 <memchr>
 80065d0:	b140      	cbz	r0, 80065e4 <_vfiprintf_r+0x198>
 80065d2:	2340      	movs	r3, #64	; 0x40
 80065d4:	eba0 000a 	sub.w	r0, r0, sl
 80065d8:	fa03 f000 	lsl.w	r0, r3, r0
 80065dc:	9b04      	ldr	r3, [sp, #16]
 80065de:	3401      	adds	r4, #1
 80065e0:	4303      	orrs	r3, r0
 80065e2:	9304      	str	r3, [sp, #16]
 80065e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065e8:	2206      	movs	r2, #6
 80065ea:	482c      	ldr	r0, [pc, #176]	; (800669c <_vfiprintf_r+0x250>)
 80065ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80065f0:	f7ff f8b8 	bl	8005764 <memchr>
 80065f4:	2800      	cmp	r0, #0
 80065f6:	d03f      	beq.n	8006678 <_vfiprintf_r+0x22c>
 80065f8:	4b29      	ldr	r3, [pc, #164]	; (80066a0 <_vfiprintf_r+0x254>)
 80065fa:	bb1b      	cbnz	r3, 8006644 <_vfiprintf_r+0x1f8>
 80065fc:	9b03      	ldr	r3, [sp, #12]
 80065fe:	3307      	adds	r3, #7
 8006600:	f023 0307 	bic.w	r3, r3, #7
 8006604:	3308      	adds	r3, #8
 8006606:	9303      	str	r3, [sp, #12]
 8006608:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800660a:	443b      	add	r3, r7
 800660c:	9309      	str	r3, [sp, #36]	; 0x24
 800660e:	e767      	b.n	80064e0 <_vfiprintf_r+0x94>
 8006610:	460c      	mov	r4, r1
 8006612:	2001      	movs	r0, #1
 8006614:	fb0c 3202 	mla	r2, ip, r2, r3
 8006618:	e7a5      	b.n	8006566 <_vfiprintf_r+0x11a>
 800661a:	2300      	movs	r3, #0
 800661c:	f04f 0c0a 	mov.w	ip, #10
 8006620:	4619      	mov	r1, r3
 8006622:	3401      	adds	r4, #1
 8006624:	9305      	str	r3, [sp, #20]
 8006626:	4620      	mov	r0, r4
 8006628:	f810 2b01 	ldrb.w	r2, [r0], #1
 800662c:	3a30      	subs	r2, #48	; 0x30
 800662e:	2a09      	cmp	r2, #9
 8006630:	d903      	bls.n	800663a <_vfiprintf_r+0x1ee>
 8006632:	2b00      	cmp	r3, #0
 8006634:	d0c5      	beq.n	80065c2 <_vfiprintf_r+0x176>
 8006636:	9105      	str	r1, [sp, #20]
 8006638:	e7c3      	b.n	80065c2 <_vfiprintf_r+0x176>
 800663a:	4604      	mov	r4, r0
 800663c:	2301      	movs	r3, #1
 800663e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006642:	e7f0      	b.n	8006626 <_vfiprintf_r+0x1da>
 8006644:	ab03      	add	r3, sp, #12
 8006646:	9300      	str	r3, [sp, #0]
 8006648:	462a      	mov	r2, r5
 800664a:	4630      	mov	r0, r6
 800664c:	4b15      	ldr	r3, [pc, #84]	; (80066a4 <_vfiprintf_r+0x258>)
 800664e:	a904      	add	r1, sp, #16
 8006650:	f7fd fe1e 	bl	8004290 <_printf_float>
 8006654:	4607      	mov	r7, r0
 8006656:	1c78      	adds	r0, r7, #1
 8006658:	d1d6      	bne.n	8006608 <_vfiprintf_r+0x1bc>
 800665a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800665c:	07d9      	lsls	r1, r3, #31
 800665e:	d405      	bmi.n	800666c <_vfiprintf_r+0x220>
 8006660:	89ab      	ldrh	r3, [r5, #12]
 8006662:	059a      	lsls	r2, r3, #22
 8006664:	d402      	bmi.n	800666c <_vfiprintf_r+0x220>
 8006666:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006668:	f000 faaf 	bl	8006bca <__retarget_lock_release_recursive>
 800666c:	89ab      	ldrh	r3, [r5, #12]
 800666e:	065b      	lsls	r3, r3, #25
 8006670:	f53f af12 	bmi.w	8006498 <_vfiprintf_r+0x4c>
 8006674:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006676:	e711      	b.n	800649c <_vfiprintf_r+0x50>
 8006678:	ab03      	add	r3, sp, #12
 800667a:	9300      	str	r3, [sp, #0]
 800667c:	462a      	mov	r2, r5
 800667e:	4630      	mov	r0, r6
 8006680:	4b08      	ldr	r3, [pc, #32]	; (80066a4 <_vfiprintf_r+0x258>)
 8006682:	a904      	add	r1, sp, #16
 8006684:	f7fe f8a0 	bl	80047c8 <_printf_i>
 8006688:	e7e4      	b.n	8006654 <_vfiprintf_r+0x208>
 800668a:	bf00      	nop
 800668c:	08007284 	.word	0x08007284
 8006690:	080072a4 	.word	0x080072a4
 8006694:	08007264 	.word	0x08007264
 8006698:	0800710c 	.word	0x0800710c
 800669c:	08007116 	.word	0x08007116
 80066a0:	08004291 	.word	0x08004291
 80066a4:	08006427 	.word	0x08006427
 80066a8:	08007112 	.word	0x08007112

080066ac <__swbuf_r>:
 80066ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066ae:	460e      	mov	r6, r1
 80066b0:	4614      	mov	r4, r2
 80066b2:	4605      	mov	r5, r0
 80066b4:	b118      	cbz	r0, 80066be <__swbuf_r+0x12>
 80066b6:	6983      	ldr	r3, [r0, #24]
 80066b8:	b90b      	cbnz	r3, 80066be <__swbuf_r+0x12>
 80066ba:	f000 f9e7 	bl	8006a8c <__sinit>
 80066be:	4b21      	ldr	r3, [pc, #132]	; (8006744 <__swbuf_r+0x98>)
 80066c0:	429c      	cmp	r4, r3
 80066c2:	d12b      	bne.n	800671c <__swbuf_r+0x70>
 80066c4:	686c      	ldr	r4, [r5, #4]
 80066c6:	69a3      	ldr	r3, [r4, #24]
 80066c8:	60a3      	str	r3, [r4, #8]
 80066ca:	89a3      	ldrh	r3, [r4, #12]
 80066cc:	071a      	lsls	r2, r3, #28
 80066ce:	d52f      	bpl.n	8006730 <__swbuf_r+0x84>
 80066d0:	6923      	ldr	r3, [r4, #16]
 80066d2:	b36b      	cbz	r3, 8006730 <__swbuf_r+0x84>
 80066d4:	6923      	ldr	r3, [r4, #16]
 80066d6:	6820      	ldr	r0, [r4, #0]
 80066d8:	b2f6      	uxtb	r6, r6
 80066da:	1ac0      	subs	r0, r0, r3
 80066dc:	6963      	ldr	r3, [r4, #20]
 80066de:	4637      	mov	r7, r6
 80066e0:	4283      	cmp	r3, r0
 80066e2:	dc04      	bgt.n	80066ee <__swbuf_r+0x42>
 80066e4:	4621      	mov	r1, r4
 80066e6:	4628      	mov	r0, r5
 80066e8:	f000 f93c 	bl	8006964 <_fflush_r>
 80066ec:	bb30      	cbnz	r0, 800673c <__swbuf_r+0x90>
 80066ee:	68a3      	ldr	r3, [r4, #8]
 80066f0:	3001      	adds	r0, #1
 80066f2:	3b01      	subs	r3, #1
 80066f4:	60a3      	str	r3, [r4, #8]
 80066f6:	6823      	ldr	r3, [r4, #0]
 80066f8:	1c5a      	adds	r2, r3, #1
 80066fa:	6022      	str	r2, [r4, #0]
 80066fc:	701e      	strb	r6, [r3, #0]
 80066fe:	6963      	ldr	r3, [r4, #20]
 8006700:	4283      	cmp	r3, r0
 8006702:	d004      	beq.n	800670e <__swbuf_r+0x62>
 8006704:	89a3      	ldrh	r3, [r4, #12]
 8006706:	07db      	lsls	r3, r3, #31
 8006708:	d506      	bpl.n	8006718 <__swbuf_r+0x6c>
 800670a:	2e0a      	cmp	r6, #10
 800670c:	d104      	bne.n	8006718 <__swbuf_r+0x6c>
 800670e:	4621      	mov	r1, r4
 8006710:	4628      	mov	r0, r5
 8006712:	f000 f927 	bl	8006964 <_fflush_r>
 8006716:	b988      	cbnz	r0, 800673c <__swbuf_r+0x90>
 8006718:	4638      	mov	r0, r7
 800671a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800671c:	4b0a      	ldr	r3, [pc, #40]	; (8006748 <__swbuf_r+0x9c>)
 800671e:	429c      	cmp	r4, r3
 8006720:	d101      	bne.n	8006726 <__swbuf_r+0x7a>
 8006722:	68ac      	ldr	r4, [r5, #8]
 8006724:	e7cf      	b.n	80066c6 <__swbuf_r+0x1a>
 8006726:	4b09      	ldr	r3, [pc, #36]	; (800674c <__swbuf_r+0xa0>)
 8006728:	429c      	cmp	r4, r3
 800672a:	bf08      	it	eq
 800672c:	68ec      	ldreq	r4, [r5, #12]
 800672e:	e7ca      	b.n	80066c6 <__swbuf_r+0x1a>
 8006730:	4621      	mov	r1, r4
 8006732:	4628      	mov	r0, r5
 8006734:	f000 f81a 	bl	800676c <__swsetup_r>
 8006738:	2800      	cmp	r0, #0
 800673a:	d0cb      	beq.n	80066d4 <__swbuf_r+0x28>
 800673c:	f04f 37ff 	mov.w	r7, #4294967295
 8006740:	e7ea      	b.n	8006718 <__swbuf_r+0x6c>
 8006742:	bf00      	nop
 8006744:	08007284 	.word	0x08007284
 8006748:	080072a4 	.word	0x080072a4
 800674c:	08007264 	.word	0x08007264

08006750 <__ascii_wctomb>:
 8006750:	4603      	mov	r3, r0
 8006752:	4608      	mov	r0, r1
 8006754:	b141      	cbz	r1, 8006768 <__ascii_wctomb+0x18>
 8006756:	2aff      	cmp	r2, #255	; 0xff
 8006758:	d904      	bls.n	8006764 <__ascii_wctomb+0x14>
 800675a:	228a      	movs	r2, #138	; 0x8a
 800675c:	f04f 30ff 	mov.w	r0, #4294967295
 8006760:	601a      	str	r2, [r3, #0]
 8006762:	4770      	bx	lr
 8006764:	2001      	movs	r0, #1
 8006766:	700a      	strb	r2, [r1, #0]
 8006768:	4770      	bx	lr
	...

0800676c <__swsetup_r>:
 800676c:	4b32      	ldr	r3, [pc, #200]	; (8006838 <__swsetup_r+0xcc>)
 800676e:	b570      	push	{r4, r5, r6, lr}
 8006770:	681d      	ldr	r5, [r3, #0]
 8006772:	4606      	mov	r6, r0
 8006774:	460c      	mov	r4, r1
 8006776:	b125      	cbz	r5, 8006782 <__swsetup_r+0x16>
 8006778:	69ab      	ldr	r3, [r5, #24]
 800677a:	b913      	cbnz	r3, 8006782 <__swsetup_r+0x16>
 800677c:	4628      	mov	r0, r5
 800677e:	f000 f985 	bl	8006a8c <__sinit>
 8006782:	4b2e      	ldr	r3, [pc, #184]	; (800683c <__swsetup_r+0xd0>)
 8006784:	429c      	cmp	r4, r3
 8006786:	d10f      	bne.n	80067a8 <__swsetup_r+0x3c>
 8006788:	686c      	ldr	r4, [r5, #4]
 800678a:	89a3      	ldrh	r3, [r4, #12]
 800678c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006790:	0719      	lsls	r1, r3, #28
 8006792:	d42c      	bmi.n	80067ee <__swsetup_r+0x82>
 8006794:	06dd      	lsls	r5, r3, #27
 8006796:	d411      	bmi.n	80067bc <__swsetup_r+0x50>
 8006798:	2309      	movs	r3, #9
 800679a:	6033      	str	r3, [r6, #0]
 800679c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80067a0:	f04f 30ff 	mov.w	r0, #4294967295
 80067a4:	81a3      	strh	r3, [r4, #12]
 80067a6:	e03e      	b.n	8006826 <__swsetup_r+0xba>
 80067a8:	4b25      	ldr	r3, [pc, #148]	; (8006840 <__swsetup_r+0xd4>)
 80067aa:	429c      	cmp	r4, r3
 80067ac:	d101      	bne.n	80067b2 <__swsetup_r+0x46>
 80067ae:	68ac      	ldr	r4, [r5, #8]
 80067b0:	e7eb      	b.n	800678a <__swsetup_r+0x1e>
 80067b2:	4b24      	ldr	r3, [pc, #144]	; (8006844 <__swsetup_r+0xd8>)
 80067b4:	429c      	cmp	r4, r3
 80067b6:	bf08      	it	eq
 80067b8:	68ec      	ldreq	r4, [r5, #12]
 80067ba:	e7e6      	b.n	800678a <__swsetup_r+0x1e>
 80067bc:	0758      	lsls	r0, r3, #29
 80067be:	d512      	bpl.n	80067e6 <__swsetup_r+0x7a>
 80067c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067c2:	b141      	cbz	r1, 80067d6 <__swsetup_r+0x6a>
 80067c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80067c8:	4299      	cmp	r1, r3
 80067ca:	d002      	beq.n	80067d2 <__swsetup_r+0x66>
 80067cc:	4630      	mov	r0, r6
 80067ce:	f7ff fb75 	bl	8005ebc <_free_r>
 80067d2:	2300      	movs	r3, #0
 80067d4:	6363      	str	r3, [r4, #52]	; 0x34
 80067d6:	89a3      	ldrh	r3, [r4, #12]
 80067d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80067dc:	81a3      	strh	r3, [r4, #12]
 80067de:	2300      	movs	r3, #0
 80067e0:	6063      	str	r3, [r4, #4]
 80067e2:	6923      	ldr	r3, [r4, #16]
 80067e4:	6023      	str	r3, [r4, #0]
 80067e6:	89a3      	ldrh	r3, [r4, #12]
 80067e8:	f043 0308 	orr.w	r3, r3, #8
 80067ec:	81a3      	strh	r3, [r4, #12]
 80067ee:	6923      	ldr	r3, [r4, #16]
 80067f0:	b94b      	cbnz	r3, 8006806 <__swsetup_r+0x9a>
 80067f2:	89a3      	ldrh	r3, [r4, #12]
 80067f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80067f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067fc:	d003      	beq.n	8006806 <__swsetup_r+0x9a>
 80067fe:	4621      	mov	r1, r4
 8006800:	4630      	mov	r0, r6
 8006802:	f000 fa07 	bl	8006c14 <__smakebuf_r>
 8006806:	89a0      	ldrh	r0, [r4, #12]
 8006808:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800680c:	f010 0301 	ands.w	r3, r0, #1
 8006810:	d00a      	beq.n	8006828 <__swsetup_r+0xbc>
 8006812:	2300      	movs	r3, #0
 8006814:	60a3      	str	r3, [r4, #8]
 8006816:	6963      	ldr	r3, [r4, #20]
 8006818:	425b      	negs	r3, r3
 800681a:	61a3      	str	r3, [r4, #24]
 800681c:	6923      	ldr	r3, [r4, #16]
 800681e:	b943      	cbnz	r3, 8006832 <__swsetup_r+0xc6>
 8006820:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006824:	d1ba      	bne.n	800679c <__swsetup_r+0x30>
 8006826:	bd70      	pop	{r4, r5, r6, pc}
 8006828:	0781      	lsls	r1, r0, #30
 800682a:	bf58      	it	pl
 800682c:	6963      	ldrpl	r3, [r4, #20]
 800682e:	60a3      	str	r3, [r4, #8]
 8006830:	e7f4      	b.n	800681c <__swsetup_r+0xb0>
 8006832:	2000      	movs	r0, #0
 8006834:	e7f7      	b.n	8006826 <__swsetup_r+0xba>
 8006836:	bf00      	nop
 8006838:	2000000c 	.word	0x2000000c
 800683c:	08007284 	.word	0x08007284
 8006840:	080072a4 	.word	0x080072a4
 8006844:	08007264 	.word	0x08007264

08006848 <abort>:
 8006848:	2006      	movs	r0, #6
 800684a:	b508      	push	{r3, lr}
 800684c:	f000 fa52 	bl	8006cf4 <raise>
 8006850:	2001      	movs	r0, #1
 8006852:	f7fa fe78 	bl	8001546 <_exit>
	...

08006858 <__sflush_r>:
 8006858:	898a      	ldrh	r2, [r1, #12]
 800685a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800685e:	4605      	mov	r5, r0
 8006860:	0710      	lsls	r0, r2, #28
 8006862:	460c      	mov	r4, r1
 8006864:	d458      	bmi.n	8006918 <__sflush_r+0xc0>
 8006866:	684b      	ldr	r3, [r1, #4]
 8006868:	2b00      	cmp	r3, #0
 800686a:	dc05      	bgt.n	8006878 <__sflush_r+0x20>
 800686c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800686e:	2b00      	cmp	r3, #0
 8006870:	dc02      	bgt.n	8006878 <__sflush_r+0x20>
 8006872:	2000      	movs	r0, #0
 8006874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006878:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800687a:	2e00      	cmp	r6, #0
 800687c:	d0f9      	beq.n	8006872 <__sflush_r+0x1a>
 800687e:	2300      	movs	r3, #0
 8006880:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006884:	682f      	ldr	r7, [r5, #0]
 8006886:	602b      	str	r3, [r5, #0]
 8006888:	d032      	beq.n	80068f0 <__sflush_r+0x98>
 800688a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800688c:	89a3      	ldrh	r3, [r4, #12]
 800688e:	075a      	lsls	r2, r3, #29
 8006890:	d505      	bpl.n	800689e <__sflush_r+0x46>
 8006892:	6863      	ldr	r3, [r4, #4]
 8006894:	1ac0      	subs	r0, r0, r3
 8006896:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006898:	b10b      	cbz	r3, 800689e <__sflush_r+0x46>
 800689a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800689c:	1ac0      	subs	r0, r0, r3
 800689e:	2300      	movs	r3, #0
 80068a0:	4602      	mov	r2, r0
 80068a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80068a4:	4628      	mov	r0, r5
 80068a6:	6a21      	ldr	r1, [r4, #32]
 80068a8:	47b0      	blx	r6
 80068aa:	1c43      	adds	r3, r0, #1
 80068ac:	89a3      	ldrh	r3, [r4, #12]
 80068ae:	d106      	bne.n	80068be <__sflush_r+0x66>
 80068b0:	6829      	ldr	r1, [r5, #0]
 80068b2:	291d      	cmp	r1, #29
 80068b4:	d82c      	bhi.n	8006910 <__sflush_r+0xb8>
 80068b6:	4a2a      	ldr	r2, [pc, #168]	; (8006960 <__sflush_r+0x108>)
 80068b8:	40ca      	lsrs	r2, r1
 80068ba:	07d6      	lsls	r6, r2, #31
 80068bc:	d528      	bpl.n	8006910 <__sflush_r+0xb8>
 80068be:	2200      	movs	r2, #0
 80068c0:	6062      	str	r2, [r4, #4]
 80068c2:	6922      	ldr	r2, [r4, #16]
 80068c4:	04d9      	lsls	r1, r3, #19
 80068c6:	6022      	str	r2, [r4, #0]
 80068c8:	d504      	bpl.n	80068d4 <__sflush_r+0x7c>
 80068ca:	1c42      	adds	r2, r0, #1
 80068cc:	d101      	bne.n	80068d2 <__sflush_r+0x7a>
 80068ce:	682b      	ldr	r3, [r5, #0]
 80068d0:	b903      	cbnz	r3, 80068d4 <__sflush_r+0x7c>
 80068d2:	6560      	str	r0, [r4, #84]	; 0x54
 80068d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068d6:	602f      	str	r7, [r5, #0]
 80068d8:	2900      	cmp	r1, #0
 80068da:	d0ca      	beq.n	8006872 <__sflush_r+0x1a>
 80068dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80068e0:	4299      	cmp	r1, r3
 80068e2:	d002      	beq.n	80068ea <__sflush_r+0x92>
 80068e4:	4628      	mov	r0, r5
 80068e6:	f7ff fae9 	bl	8005ebc <_free_r>
 80068ea:	2000      	movs	r0, #0
 80068ec:	6360      	str	r0, [r4, #52]	; 0x34
 80068ee:	e7c1      	b.n	8006874 <__sflush_r+0x1c>
 80068f0:	6a21      	ldr	r1, [r4, #32]
 80068f2:	2301      	movs	r3, #1
 80068f4:	4628      	mov	r0, r5
 80068f6:	47b0      	blx	r6
 80068f8:	1c41      	adds	r1, r0, #1
 80068fa:	d1c7      	bne.n	800688c <__sflush_r+0x34>
 80068fc:	682b      	ldr	r3, [r5, #0]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d0c4      	beq.n	800688c <__sflush_r+0x34>
 8006902:	2b1d      	cmp	r3, #29
 8006904:	d001      	beq.n	800690a <__sflush_r+0xb2>
 8006906:	2b16      	cmp	r3, #22
 8006908:	d101      	bne.n	800690e <__sflush_r+0xb6>
 800690a:	602f      	str	r7, [r5, #0]
 800690c:	e7b1      	b.n	8006872 <__sflush_r+0x1a>
 800690e:	89a3      	ldrh	r3, [r4, #12]
 8006910:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006914:	81a3      	strh	r3, [r4, #12]
 8006916:	e7ad      	b.n	8006874 <__sflush_r+0x1c>
 8006918:	690f      	ldr	r7, [r1, #16]
 800691a:	2f00      	cmp	r7, #0
 800691c:	d0a9      	beq.n	8006872 <__sflush_r+0x1a>
 800691e:	0793      	lsls	r3, r2, #30
 8006920:	bf18      	it	ne
 8006922:	2300      	movne	r3, #0
 8006924:	680e      	ldr	r6, [r1, #0]
 8006926:	bf08      	it	eq
 8006928:	694b      	ldreq	r3, [r1, #20]
 800692a:	eba6 0807 	sub.w	r8, r6, r7
 800692e:	600f      	str	r7, [r1, #0]
 8006930:	608b      	str	r3, [r1, #8]
 8006932:	f1b8 0f00 	cmp.w	r8, #0
 8006936:	dd9c      	ble.n	8006872 <__sflush_r+0x1a>
 8006938:	4643      	mov	r3, r8
 800693a:	463a      	mov	r2, r7
 800693c:	4628      	mov	r0, r5
 800693e:	6a21      	ldr	r1, [r4, #32]
 8006940:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006942:	47b0      	blx	r6
 8006944:	2800      	cmp	r0, #0
 8006946:	dc06      	bgt.n	8006956 <__sflush_r+0xfe>
 8006948:	89a3      	ldrh	r3, [r4, #12]
 800694a:	f04f 30ff 	mov.w	r0, #4294967295
 800694e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006952:	81a3      	strh	r3, [r4, #12]
 8006954:	e78e      	b.n	8006874 <__sflush_r+0x1c>
 8006956:	4407      	add	r7, r0
 8006958:	eba8 0800 	sub.w	r8, r8, r0
 800695c:	e7e9      	b.n	8006932 <__sflush_r+0xda>
 800695e:	bf00      	nop
 8006960:	20400001 	.word	0x20400001

08006964 <_fflush_r>:
 8006964:	b538      	push	{r3, r4, r5, lr}
 8006966:	690b      	ldr	r3, [r1, #16]
 8006968:	4605      	mov	r5, r0
 800696a:	460c      	mov	r4, r1
 800696c:	b913      	cbnz	r3, 8006974 <_fflush_r+0x10>
 800696e:	2500      	movs	r5, #0
 8006970:	4628      	mov	r0, r5
 8006972:	bd38      	pop	{r3, r4, r5, pc}
 8006974:	b118      	cbz	r0, 800697e <_fflush_r+0x1a>
 8006976:	6983      	ldr	r3, [r0, #24]
 8006978:	b90b      	cbnz	r3, 800697e <_fflush_r+0x1a>
 800697a:	f000 f887 	bl	8006a8c <__sinit>
 800697e:	4b14      	ldr	r3, [pc, #80]	; (80069d0 <_fflush_r+0x6c>)
 8006980:	429c      	cmp	r4, r3
 8006982:	d11b      	bne.n	80069bc <_fflush_r+0x58>
 8006984:	686c      	ldr	r4, [r5, #4]
 8006986:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d0ef      	beq.n	800696e <_fflush_r+0xa>
 800698e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006990:	07d0      	lsls	r0, r2, #31
 8006992:	d404      	bmi.n	800699e <_fflush_r+0x3a>
 8006994:	0599      	lsls	r1, r3, #22
 8006996:	d402      	bmi.n	800699e <_fflush_r+0x3a>
 8006998:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800699a:	f000 f915 	bl	8006bc8 <__retarget_lock_acquire_recursive>
 800699e:	4628      	mov	r0, r5
 80069a0:	4621      	mov	r1, r4
 80069a2:	f7ff ff59 	bl	8006858 <__sflush_r>
 80069a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80069a8:	4605      	mov	r5, r0
 80069aa:	07da      	lsls	r2, r3, #31
 80069ac:	d4e0      	bmi.n	8006970 <_fflush_r+0xc>
 80069ae:	89a3      	ldrh	r3, [r4, #12]
 80069b0:	059b      	lsls	r3, r3, #22
 80069b2:	d4dd      	bmi.n	8006970 <_fflush_r+0xc>
 80069b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069b6:	f000 f908 	bl	8006bca <__retarget_lock_release_recursive>
 80069ba:	e7d9      	b.n	8006970 <_fflush_r+0xc>
 80069bc:	4b05      	ldr	r3, [pc, #20]	; (80069d4 <_fflush_r+0x70>)
 80069be:	429c      	cmp	r4, r3
 80069c0:	d101      	bne.n	80069c6 <_fflush_r+0x62>
 80069c2:	68ac      	ldr	r4, [r5, #8]
 80069c4:	e7df      	b.n	8006986 <_fflush_r+0x22>
 80069c6:	4b04      	ldr	r3, [pc, #16]	; (80069d8 <_fflush_r+0x74>)
 80069c8:	429c      	cmp	r4, r3
 80069ca:	bf08      	it	eq
 80069cc:	68ec      	ldreq	r4, [r5, #12]
 80069ce:	e7da      	b.n	8006986 <_fflush_r+0x22>
 80069d0:	08007284 	.word	0x08007284
 80069d4:	080072a4 	.word	0x080072a4
 80069d8:	08007264 	.word	0x08007264

080069dc <std>:
 80069dc:	2300      	movs	r3, #0
 80069de:	b510      	push	{r4, lr}
 80069e0:	4604      	mov	r4, r0
 80069e2:	e9c0 3300 	strd	r3, r3, [r0]
 80069e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80069ea:	6083      	str	r3, [r0, #8]
 80069ec:	8181      	strh	r1, [r0, #12]
 80069ee:	6643      	str	r3, [r0, #100]	; 0x64
 80069f0:	81c2      	strh	r2, [r0, #14]
 80069f2:	6183      	str	r3, [r0, #24]
 80069f4:	4619      	mov	r1, r3
 80069f6:	2208      	movs	r2, #8
 80069f8:	305c      	adds	r0, #92	; 0x5c
 80069fa:	f7fd fba3 	bl	8004144 <memset>
 80069fe:	4b05      	ldr	r3, [pc, #20]	; (8006a14 <std+0x38>)
 8006a00:	6224      	str	r4, [r4, #32]
 8006a02:	6263      	str	r3, [r4, #36]	; 0x24
 8006a04:	4b04      	ldr	r3, [pc, #16]	; (8006a18 <std+0x3c>)
 8006a06:	62a3      	str	r3, [r4, #40]	; 0x28
 8006a08:	4b04      	ldr	r3, [pc, #16]	; (8006a1c <std+0x40>)
 8006a0a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006a0c:	4b04      	ldr	r3, [pc, #16]	; (8006a20 <std+0x44>)
 8006a0e:	6323      	str	r3, [r4, #48]	; 0x30
 8006a10:	bd10      	pop	{r4, pc}
 8006a12:	bf00      	nop
 8006a14:	08006d2d 	.word	0x08006d2d
 8006a18:	08006d4f 	.word	0x08006d4f
 8006a1c:	08006d87 	.word	0x08006d87
 8006a20:	08006dab 	.word	0x08006dab

08006a24 <_cleanup_r>:
 8006a24:	4901      	ldr	r1, [pc, #4]	; (8006a2c <_cleanup_r+0x8>)
 8006a26:	f000 b8af 	b.w	8006b88 <_fwalk_reent>
 8006a2a:	bf00      	nop
 8006a2c:	08006965 	.word	0x08006965

08006a30 <__sfmoreglue>:
 8006a30:	b570      	push	{r4, r5, r6, lr}
 8006a32:	2568      	movs	r5, #104	; 0x68
 8006a34:	1e4a      	subs	r2, r1, #1
 8006a36:	4355      	muls	r5, r2
 8006a38:	460e      	mov	r6, r1
 8006a3a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006a3e:	f7ff fa89 	bl	8005f54 <_malloc_r>
 8006a42:	4604      	mov	r4, r0
 8006a44:	b140      	cbz	r0, 8006a58 <__sfmoreglue+0x28>
 8006a46:	2100      	movs	r1, #0
 8006a48:	e9c0 1600 	strd	r1, r6, [r0]
 8006a4c:	300c      	adds	r0, #12
 8006a4e:	60a0      	str	r0, [r4, #8]
 8006a50:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006a54:	f7fd fb76 	bl	8004144 <memset>
 8006a58:	4620      	mov	r0, r4
 8006a5a:	bd70      	pop	{r4, r5, r6, pc}

08006a5c <__sfp_lock_acquire>:
 8006a5c:	4801      	ldr	r0, [pc, #4]	; (8006a64 <__sfp_lock_acquire+0x8>)
 8006a5e:	f000 b8b3 	b.w	8006bc8 <__retarget_lock_acquire_recursive>
 8006a62:	bf00      	nop
 8006a64:	20000340 	.word	0x20000340

08006a68 <__sfp_lock_release>:
 8006a68:	4801      	ldr	r0, [pc, #4]	; (8006a70 <__sfp_lock_release+0x8>)
 8006a6a:	f000 b8ae 	b.w	8006bca <__retarget_lock_release_recursive>
 8006a6e:	bf00      	nop
 8006a70:	20000340 	.word	0x20000340

08006a74 <__sinit_lock_acquire>:
 8006a74:	4801      	ldr	r0, [pc, #4]	; (8006a7c <__sinit_lock_acquire+0x8>)
 8006a76:	f000 b8a7 	b.w	8006bc8 <__retarget_lock_acquire_recursive>
 8006a7a:	bf00      	nop
 8006a7c:	2000033b 	.word	0x2000033b

08006a80 <__sinit_lock_release>:
 8006a80:	4801      	ldr	r0, [pc, #4]	; (8006a88 <__sinit_lock_release+0x8>)
 8006a82:	f000 b8a2 	b.w	8006bca <__retarget_lock_release_recursive>
 8006a86:	bf00      	nop
 8006a88:	2000033b 	.word	0x2000033b

08006a8c <__sinit>:
 8006a8c:	b510      	push	{r4, lr}
 8006a8e:	4604      	mov	r4, r0
 8006a90:	f7ff fff0 	bl	8006a74 <__sinit_lock_acquire>
 8006a94:	69a3      	ldr	r3, [r4, #24]
 8006a96:	b11b      	cbz	r3, 8006aa0 <__sinit+0x14>
 8006a98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a9c:	f7ff bff0 	b.w	8006a80 <__sinit_lock_release>
 8006aa0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006aa4:	6523      	str	r3, [r4, #80]	; 0x50
 8006aa6:	4b13      	ldr	r3, [pc, #76]	; (8006af4 <__sinit+0x68>)
 8006aa8:	4a13      	ldr	r2, [pc, #76]	; (8006af8 <__sinit+0x6c>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	62a2      	str	r2, [r4, #40]	; 0x28
 8006aae:	42a3      	cmp	r3, r4
 8006ab0:	bf08      	it	eq
 8006ab2:	2301      	moveq	r3, #1
 8006ab4:	4620      	mov	r0, r4
 8006ab6:	bf08      	it	eq
 8006ab8:	61a3      	streq	r3, [r4, #24]
 8006aba:	f000 f81f 	bl	8006afc <__sfp>
 8006abe:	6060      	str	r0, [r4, #4]
 8006ac0:	4620      	mov	r0, r4
 8006ac2:	f000 f81b 	bl	8006afc <__sfp>
 8006ac6:	60a0      	str	r0, [r4, #8]
 8006ac8:	4620      	mov	r0, r4
 8006aca:	f000 f817 	bl	8006afc <__sfp>
 8006ace:	2200      	movs	r2, #0
 8006ad0:	2104      	movs	r1, #4
 8006ad2:	60e0      	str	r0, [r4, #12]
 8006ad4:	6860      	ldr	r0, [r4, #4]
 8006ad6:	f7ff ff81 	bl	80069dc <std>
 8006ada:	2201      	movs	r2, #1
 8006adc:	2109      	movs	r1, #9
 8006ade:	68a0      	ldr	r0, [r4, #8]
 8006ae0:	f7ff ff7c 	bl	80069dc <std>
 8006ae4:	2202      	movs	r2, #2
 8006ae6:	2112      	movs	r1, #18
 8006ae8:	68e0      	ldr	r0, [r4, #12]
 8006aea:	f7ff ff77 	bl	80069dc <std>
 8006aee:	2301      	movs	r3, #1
 8006af0:	61a3      	str	r3, [r4, #24]
 8006af2:	e7d1      	b.n	8006a98 <__sinit+0xc>
 8006af4:	08006ee0 	.word	0x08006ee0
 8006af8:	08006a25 	.word	0x08006a25

08006afc <__sfp>:
 8006afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006afe:	4607      	mov	r7, r0
 8006b00:	f7ff ffac 	bl	8006a5c <__sfp_lock_acquire>
 8006b04:	4b1e      	ldr	r3, [pc, #120]	; (8006b80 <__sfp+0x84>)
 8006b06:	681e      	ldr	r6, [r3, #0]
 8006b08:	69b3      	ldr	r3, [r6, #24]
 8006b0a:	b913      	cbnz	r3, 8006b12 <__sfp+0x16>
 8006b0c:	4630      	mov	r0, r6
 8006b0e:	f7ff ffbd 	bl	8006a8c <__sinit>
 8006b12:	3648      	adds	r6, #72	; 0x48
 8006b14:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	d503      	bpl.n	8006b24 <__sfp+0x28>
 8006b1c:	6833      	ldr	r3, [r6, #0]
 8006b1e:	b30b      	cbz	r3, 8006b64 <__sfp+0x68>
 8006b20:	6836      	ldr	r6, [r6, #0]
 8006b22:	e7f7      	b.n	8006b14 <__sfp+0x18>
 8006b24:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006b28:	b9d5      	cbnz	r5, 8006b60 <__sfp+0x64>
 8006b2a:	4b16      	ldr	r3, [pc, #88]	; (8006b84 <__sfp+0x88>)
 8006b2c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006b30:	60e3      	str	r3, [r4, #12]
 8006b32:	6665      	str	r5, [r4, #100]	; 0x64
 8006b34:	f000 f847 	bl	8006bc6 <__retarget_lock_init_recursive>
 8006b38:	f7ff ff96 	bl	8006a68 <__sfp_lock_release>
 8006b3c:	2208      	movs	r2, #8
 8006b3e:	4629      	mov	r1, r5
 8006b40:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006b44:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006b48:	6025      	str	r5, [r4, #0]
 8006b4a:	61a5      	str	r5, [r4, #24]
 8006b4c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006b50:	f7fd faf8 	bl	8004144 <memset>
 8006b54:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006b58:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006b5c:	4620      	mov	r0, r4
 8006b5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b60:	3468      	adds	r4, #104	; 0x68
 8006b62:	e7d9      	b.n	8006b18 <__sfp+0x1c>
 8006b64:	2104      	movs	r1, #4
 8006b66:	4638      	mov	r0, r7
 8006b68:	f7ff ff62 	bl	8006a30 <__sfmoreglue>
 8006b6c:	4604      	mov	r4, r0
 8006b6e:	6030      	str	r0, [r6, #0]
 8006b70:	2800      	cmp	r0, #0
 8006b72:	d1d5      	bne.n	8006b20 <__sfp+0x24>
 8006b74:	f7ff ff78 	bl	8006a68 <__sfp_lock_release>
 8006b78:	230c      	movs	r3, #12
 8006b7a:	603b      	str	r3, [r7, #0]
 8006b7c:	e7ee      	b.n	8006b5c <__sfp+0x60>
 8006b7e:	bf00      	nop
 8006b80:	08006ee0 	.word	0x08006ee0
 8006b84:	ffff0001 	.word	0xffff0001

08006b88 <_fwalk_reent>:
 8006b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b8c:	4606      	mov	r6, r0
 8006b8e:	4688      	mov	r8, r1
 8006b90:	2700      	movs	r7, #0
 8006b92:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006b96:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b9a:	f1b9 0901 	subs.w	r9, r9, #1
 8006b9e:	d505      	bpl.n	8006bac <_fwalk_reent+0x24>
 8006ba0:	6824      	ldr	r4, [r4, #0]
 8006ba2:	2c00      	cmp	r4, #0
 8006ba4:	d1f7      	bne.n	8006b96 <_fwalk_reent+0xe>
 8006ba6:	4638      	mov	r0, r7
 8006ba8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bac:	89ab      	ldrh	r3, [r5, #12]
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d907      	bls.n	8006bc2 <_fwalk_reent+0x3a>
 8006bb2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	d003      	beq.n	8006bc2 <_fwalk_reent+0x3a>
 8006bba:	4629      	mov	r1, r5
 8006bbc:	4630      	mov	r0, r6
 8006bbe:	47c0      	blx	r8
 8006bc0:	4307      	orrs	r7, r0
 8006bc2:	3568      	adds	r5, #104	; 0x68
 8006bc4:	e7e9      	b.n	8006b9a <_fwalk_reent+0x12>

08006bc6 <__retarget_lock_init_recursive>:
 8006bc6:	4770      	bx	lr

08006bc8 <__retarget_lock_acquire_recursive>:
 8006bc8:	4770      	bx	lr

08006bca <__retarget_lock_release_recursive>:
 8006bca:	4770      	bx	lr

08006bcc <__swhatbuf_r>:
 8006bcc:	b570      	push	{r4, r5, r6, lr}
 8006bce:	460e      	mov	r6, r1
 8006bd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bd4:	4614      	mov	r4, r2
 8006bd6:	2900      	cmp	r1, #0
 8006bd8:	461d      	mov	r5, r3
 8006bda:	b096      	sub	sp, #88	; 0x58
 8006bdc:	da07      	bge.n	8006bee <__swhatbuf_r+0x22>
 8006bde:	2300      	movs	r3, #0
 8006be0:	602b      	str	r3, [r5, #0]
 8006be2:	89b3      	ldrh	r3, [r6, #12]
 8006be4:	061a      	lsls	r2, r3, #24
 8006be6:	d410      	bmi.n	8006c0a <__swhatbuf_r+0x3e>
 8006be8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006bec:	e00e      	b.n	8006c0c <__swhatbuf_r+0x40>
 8006bee:	466a      	mov	r2, sp
 8006bf0:	f000 f902 	bl	8006df8 <_fstat_r>
 8006bf4:	2800      	cmp	r0, #0
 8006bf6:	dbf2      	blt.n	8006bde <__swhatbuf_r+0x12>
 8006bf8:	9a01      	ldr	r2, [sp, #4]
 8006bfa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006bfe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006c02:	425a      	negs	r2, r3
 8006c04:	415a      	adcs	r2, r3
 8006c06:	602a      	str	r2, [r5, #0]
 8006c08:	e7ee      	b.n	8006be8 <__swhatbuf_r+0x1c>
 8006c0a:	2340      	movs	r3, #64	; 0x40
 8006c0c:	2000      	movs	r0, #0
 8006c0e:	6023      	str	r3, [r4, #0]
 8006c10:	b016      	add	sp, #88	; 0x58
 8006c12:	bd70      	pop	{r4, r5, r6, pc}

08006c14 <__smakebuf_r>:
 8006c14:	898b      	ldrh	r3, [r1, #12]
 8006c16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006c18:	079d      	lsls	r5, r3, #30
 8006c1a:	4606      	mov	r6, r0
 8006c1c:	460c      	mov	r4, r1
 8006c1e:	d507      	bpl.n	8006c30 <__smakebuf_r+0x1c>
 8006c20:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006c24:	6023      	str	r3, [r4, #0]
 8006c26:	6123      	str	r3, [r4, #16]
 8006c28:	2301      	movs	r3, #1
 8006c2a:	6163      	str	r3, [r4, #20]
 8006c2c:	b002      	add	sp, #8
 8006c2e:	bd70      	pop	{r4, r5, r6, pc}
 8006c30:	466a      	mov	r2, sp
 8006c32:	ab01      	add	r3, sp, #4
 8006c34:	f7ff ffca 	bl	8006bcc <__swhatbuf_r>
 8006c38:	9900      	ldr	r1, [sp, #0]
 8006c3a:	4605      	mov	r5, r0
 8006c3c:	4630      	mov	r0, r6
 8006c3e:	f7ff f989 	bl	8005f54 <_malloc_r>
 8006c42:	b948      	cbnz	r0, 8006c58 <__smakebuf_r+0x44>
 8006c44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c48:	059a      	lsls	r2, r3, #22
 8006c4a:	d4ef      	bmi.n	8006c2c <__smakebuf_r+0x18>
 8006c4c:	f023 0303 	bic.w	r3, r3, #3
 8006c50:	f043 0302 	orr.w	r3, r3, #2
 8006c54:	81a3      	strh	r3, [r4, #12]
 8006c56:	e7e3      	b.n	8006c20 <__smakebuf_r+0xc>
 8006c58:	4b0d      	ldr	r3, [pc, #52]	; (8006c90 <__smakebuf_r+0x7c>)
 8006c5a:	62b3      	str	r3, [r6, #40]	; 0x28
 8006c5c:	89a3      	ldrh	r3, [r4, #12]
 8006c5e:	6020      	str	r0, [r4, #0]
 8006c60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c64:	81a3      	strh	r3, [r4, #12]
 8006c66:	9b00      	ldr	r3, [sp, #0]
 8006c68:	6120      	str	r0, [r4, #16]
 8006c6a:	6163      	str	r3, [r4, #20]
 8006c6c:	9b01      	ldr	r3, [sp, #4]
 8006c6e:	b15b      	cbz	r3, 8006c88 <__smakebuf_r+0x74>
 8006c70:	4630      	mov	r0, r6
 8006c72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c76:	f000 f8d1 	bl	8006e1c <_isatty_r>
 8006c7a:	b128      	cbz	r0, 8006c88 <__smakebuf_r+0x74>
 8006c7c:	89a3      	ldrh	r3, [r4, #12]
 8006c7e:	f023 0303 	bic.w	r3, r3, #3
 8006c82:	f043 0301 	orr.w	r3, r3, #1
 8006c86:	81a3      	strh	r3, [r4, #12]
 8006c88:	89a0      	ldrh	r0, [r4, #12]
 8006c8a:	4305      	orrs	r5, r0
 8006c8c:	81a5      	strh	r5, [r4, #12]
 8006c8e:	e7cd      	b.n	8006c2c <__smakebuf_r+0x18>
 8006c90:	08006a25 	.word	0x08006a25

08006c94 <_malloc_usable_size_r>:
 8006c94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006c98:	1f18      	subs	r0, r3, #4
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	bfbc      	itt	lt
 8006c9e:	580b      	ldrlt	r3, [r1, r0]
 8006ca0:	18c0      	addlt	r0, r0, r3
 8006ca2:	4770      	bx	lr

08006ca4 <_raise_r>:
 8006ca4:	291f      	cmp	r1, #31
 8006ca6:	b538      	push	{r3, r4, r5, lr}
 8006ca8:	4604      	mov	r4, r0
 8006caa:	460d      	mov	r5, r1
 8006cac:	d904      	bls.n	8006cb8 <_raise_r+0x14>
 8006cae:	2316      	movs	r3, #22
 8006cb0:	6003      	str	r3, [r0, #0]
 8006cb2:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb6:	bd38      	pop	{r3, r4, r5, pc}
 8006cb8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006cba:	b112      	cbz	r2, 8006cc2 <_raise_r+0x1e>
 8006cbc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006cc0:	b94b      	cbnz	r3, 8006cd6 <_raise_r+0x32>
 8006cc2:	4620      	mov	r0, r4
 8006cc4:	f000 f830 	bl	8006d28 <_getpid_r>
 8006cc8:	462a      	mov	r2, r5
 8006cca:	4601      	mov	r1, r0
 8006ccc:	4620      	mov	r0, r4
 8006cce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006cd2:	f000 b817 	b.w	8006d04 <_kill_r>
 8006cd6:	2b01      	cmp	r3, #1
 8006cd8:	d00a      	beq.n	8006cf0 <_raise_r+0x4c>
 8006cda:	1c59      	adds	r1, r3, #1
 8006cdc:	d103      	bne.n	8006ce6 <_raise_r+0x42>
 8006cde:	2316      	movs	r3, #22
 8006ce0:	6003      	str	r3, [r0, #0]
 8006ce2:	2001      	movs	r0, #1
 8006ce4:	e7e7      	b.n	8006cb6 <_raise_r+0x12>
 8006ce6:	2400      	movs	r4, #0
 8006ce8:	4628      	mov	r0, r5
 8006cea:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006cee:	4798      	blx	r3
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	e7e0      	b.n	8006cb6 <_raise_r+0x12>

08006cf4 <raise>:
 8006cf4:	4b02      	ldr	r3, [pc, #8]	; (8006d00 <raise+0xc>)
 8006cf6:	4601      	mov	r1, r0
 8006cf8:	6818      	ldr	r0, [r3, #0]
 8006cfa:	f7ff bfd3 	b.w	8006ca4 <_raise_r>
 8006cfe:	bf00      	nop
 8006d00:	2000000c 	.word	0x2000000c

08006d04 <_kill_r>:
 8006d04:	b538      	push	{r3, r4, r5, lr}
 8006d06:	2300      	movs	r3, #0
 8006d08:	4d06      	ldr	r5, [pc, #24]	; (8006d24 <_kill_r+0x20>)
 8006d0a:	4604      	mov	r4, r0
 8006d0c:	4608      	mov	r0, r1
 8006d0e:	4611      	mov	r1, r2
 8006d10:	602b      	str	r3, [r5, #0]
 8006d12:	f7fa fc08 	bl	8001526 <_kill>
 8006d16:	1c43      	adds	r3, r0, #1
 8006d18:	d102      	bne.n	8006d20 <_kill_r+0x1c>
 8006d1a:	682b      	ldr	r3, [r5, #0]
 8006d1c:	b103      	cbz	r3, 8006d20 <_kill_r+0x1c>
 8006d1e:	6023      	str	r3, [r4, #0]
 8006d20:	bd38      	pop	{r3, r4, r5, pc}
 8006d22:	bf00      	nop
 8006d24:	20000334 	.word	0x20000334

08006d28 <_getpid_r>:
 8006d28:	f7fa bbf6 	b.w	8001518 <_getpid>

08006d2c <__sread>:
 8006d2c:	b510      	push	{r4, lr}
 8006d2e:	460c      	mov	r4, r1
 8006d30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d34:	f000 f894 	bl	8006e60 <_read_r>
 8006d38:	2800      	cmp	r0, #0
 8006d3a:	bfab      	itete	ge
 8006d3c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006d3e:	89a3      	ldrhlt	r3, [r4, #12]
 8006d40:	181b      	addge	r3, r3, r0
 8006d42:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006d46:	bfac      	ite	ge
 8006d48:	6563      	strge	r3, [r4, #84]	; 0x54
 8006d4a:	81a3      	strhlt	r3, [r4, #12]
 8006d4c:	bd10      	pop	{r4, pc}

08006d4e <__swrite>:
 8006d4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d52:	461f      	mov	r7, r3
 8006d54:	898b      	ldrh	r3, [r1, #12]
 8006d56:	4605      	mov	r5, r0
 8006d58:	05db      	lsls	r3, r3, #23
 8006d5a:	460c      	mov	r4, r1
 8006d5c:	4616      	mov	r6, r2
 8006d5e:	d505      	bpl.n	8006d6c <__swrite+0x1e>
 8006d60:	2302      	movs	r3, #2
 8006d62:	2200      	movs	r2, #0
 8006d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d68:	f000 f868 	bl	8006e3c <_lseek_r>
 8006d6c:	89a3      	ldrh	r3, [r4, #12]
 8006d6e:	4632      	mov	r2, r6
 8006d70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d74:	81a3      	strh	r3, [r4, #12]
 8006d76:	4628      	mov	r0, r5
 8006d78:	463b      	mov	r3, r7
 8006d7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d82:	f000 b817 	b.w	8006db4 <_write_r>

08006d86 <__sseek>:
 8006d86:	b510      	push	{r4, lr}
 8006d88:	460c      	mov	r4, r1
 8006d8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d8e:	f000 f855 	bl	8006e3c <_lseek_r>
 8006d92:	1c43      	adds	r3, r0, #1
 8006d94:	89a3      	ldrh	r3, [r4, #12]
 8006d96:	bf15      	itete	ne
 8006d98:	6560      	strne	r0, [r4, #84]	; 0x54
 8006d9a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006d9e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006da2:	81a3      	strheq	r3, [r4, #12]
 8006da4:	bf18      	it	ne
 8006da6:	81a3      	strhne	r3, [r4, #12]
 8006da8:	bd10      	pop	{r4, pc}

08006daa <__sclose>:
 8006daa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dae:	f000 b813 	b.w	8006dd8 <_close_r>
	...

08006db4 <_write_r>:
 8006db4:	b538      	push	{r3, r4, r5, lr}
 8006db6:	4604      	mov	r4, r0
 8006db8:	4608      	mov	r0, r1
 8006dba:	4611      	mov	r1, r2
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	4d05      	ldr	r5, [pc, #20]	; (8006dd4 <_write_r+0x20>)
 8006dc0:	602a      	str	r2, [r5, #0]
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	f7fa fbe6 	bl	8001594 <_write>
 8006dc8:	1c43      	adds	r3, r0, #1
 8006dca:	d102      	bne.n	8006dd2 <_write_r+0x1e>
 8006dcc:	682b      	ldr	r3, [r5, #0]
 8006dce:	b103      	cbz	r3, 8006dd2 <_write_r+0x1e>
 8006dd0:	6023      	str	r3, [r4, #0]
 8006dd2:	bd38      	pop	{r3, r4, r5, pc}
 8006dd4:	20000334 	.word	0x20000334

08006dd8 <_close_r>:
 8006dd8:	b538      	push	{r3, r4, r5, lr}
 8006dda:	2300      	movs	r3, #0
 8006ddc:	4d05      	ldr	r5, [pc, #20]	; (8006df4 <_close_r+0x1c>)
 8006dde:	4604      	mov	r4, r0
 8006de0:	4608      	mov	r0, r1
 8006de2:	602b      	str	r3, [r5, #0]
 8006de4:	f7fa fbf2 	bl	80015cc <_close>
 8006de8:	1c43      	adds	r3, r0, #1
 8006dea:	d102      	bne.n	8006df2 <_close_r+0x1a>
 8006dec:	682b      	ldr	r3, [r5, #0]
 8006dee:	b103      	cbz	r3, 8006df2 <_close_r+0x1a>
 8006df0:	6023      	str	r3, [r4, #0]
 8006df2:	bd38      	pop	{r3, r4, r5, pc}
 8006df4:	20000334 	.word	0x20000334

08006df8 <_fstat_r>:
 8006df8:	b538      	push	{r3, r4, r5, lr}
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	4d06      	ldr	r5, [pc, #24]	; (8006e18 <_fstat_r+0x20>)
 8006dfe:	4604      	mov	r4, r0
 8006e00:	4608      	mov	r0, r1
 8006e02:	4611      	mov	r1, r2
 8006e04:	602b      	str	r3, [r5, #0]
 8006e06:	f7fa fbec 	bl	80015e2 <_fstat>
 8006e0a:	1c43      	adds	r3, r0, #1
 8006e0c:	d102      	bne.n	8006e14 <_fstat_r+0x1c>
 8006e0e:	682b      	ldr	r3, [r5, #0]
 8006e10:	b103      	cbz	r3, 8006e14 <_fstat_r+0x1c>
 8006e12:	6023      	str	r3, [r4, #0]
 8006e14:	bd38      	pop	{r3, r4, r5, pc}
 8006e16:	bf00      	nop
 8006e18:	20000334 	.word	0x20000334

08006e1c <_isatty_r>:
 8006e1c:	b538      	push	{r3, r4, r5, lr}
 8006e1e:	2300      	movs	r3, #0
 8006e20:	4d05      	ldr	r5, [pc, #20]	; (8006e38 <_isatty_r+0x1c>)
 8006e22:	4604      	mov	r4, r0
 8006e24:	4608      	mov	r0, r1
 8006e26:	602b      	str	r3, [r5, #0]
 8006e28:	f7fa fbea 	bl	8001600 <_isatty>
 8006e2c:	1c43      	adds	r3, r0, #1
 8006e2e:	d102      	bne.n	8006e36 <_isatty_r+0x1a>
 8006e30:	682b      	ldr	r3, [r5, #0]
 8006e32:	b103      	cbz	r3, 8006e36 <_isatty_r+0x1a>
 8006e34:	6023      	str	r3, [r4, #0]
 8006e36:	bd38      	pop	{r3, r4, r5, pc}
 8006e38:	20000334 	.word	0x20000334

08006e3c <_lseek_r>:
 8006e3c:	b538      	push	{r3, r4, r5, lr}
 8006e3e:	4604      	mov	r4, r0
 8006e40:	4608      	mov	r0, r1
 8006e42:	4611      	mov	r1, r2
 8006e44:	2200      	movs	r2, #0
 8006e46:	4d05      	ldr	r5, [pc, #20]	; (8006e5c <_lseek_r+0x20>)
 8006e48:	602a      	str	r2, [r5, #0]
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	f7fa fbe2 	bl	8001614 <_lseek>
 8006e50:	1c43      	adds	r3, r0, #1
 8006e52:	d102      	bne.n	8006e5a <_lseek_r+0x1e>
 8006e54:	682b      	ldr	r3, [r5, #0]
 8006e56:	b103      	cbz	r3, 8006e5a <_lseek_r+0x1e>
 8006e58:	6023      	str	r3, [r4, #0]
 8006e5a:	bd38      	pop	{r3, r4, r5, pc}
 8006e5c:	20000334 	.word	0x20000334

08006e60 <_read_r>:
 8006e60:	b538      	push	{r3, r4, r5, lr}
 8006e62:	4604      	mov	r4, r0
 8006e64:	4608      	mov	r0, r1
 8006e66:	4611      	mov	r1, r2
 8006e68:	2200      	movs	r2, #0
 8006e6a:	4d05      	ldr	r5, [pc, #20]	; (8006e80 <_read_r+0x20>)
 8006e6c:	602a      	str	r2, [r5, #0]
 8006e6e:	461a      	mov	r2, r3
 8006e70:	f7fa fb73 	bl	800155a <_read>
 8006e74:	1c43      	adds	r3, r0, #1
 8006e76:	d102      	bne.n	8006e7e <_read_r+0x1e>
 8006e78:	682b      	ldr	r3, [r5, #0]
 8006e7a:	b103      	cbz	r3, 8006e7e <_read_r+0x1e>
 8006e7c:	6023      	str	r3, [r4, #0]
 8006e7e:	bd38      	pop	{r3, r4, r5, pc}
 8006e80:	20000334 	.word	0x20000334

08006e84 <_init>:
 8006e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e86:	bf00      	nop
 8006e88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e8a:	bc08      	pop	{r3}
 8006e8c:	469e      	mov	lr, r3
 8006e8e:	4770      	bx	lr

08006e90 <_fini>:
 8006e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e92:	bf00      	nop
 8006e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e96:	bc08      	pop	{r3}
 8006e98:	469e      	mov	lr, r3
 8006e9a:	4770      	bx	lr
