[INSTANCE_CONNECTIONS]
cpu1.addr_out -> mem1.addr_in
cpu1.read_enable -> mem1.read_enable
cpu1.write_enable -> mem1.write_enable
cpu1.data_out -> mem1.data_in