v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|lpm_mult:Mult0|mult_1ht:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|lpm_mult:Mult0|mult_1ht:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|lpm_mult:Mult0|mult_1ht:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,riscv_wishbone:cpu|riscv_cpu_no:cpu1|riscv_alu:riscv_alu|lpm_mult:Mult0|mult_1ht:auto_generated|mac_out6,
