{"susan": {"sim_insts": {"FRAM": "50867394", "MRAM": "50867394", "SRAM": "50867394", "STTRAM": "50867394", "RRAM": "50867394"}, "sim_ops": {"FRAM": "86921024", "MRAM": "86921024", "SRAM": "86921024", "STTRAM": "86921024", "RRAM": "86921024"}, "sim_ticks": {"FRAM": "200452724000", "MRAM": "200436427000", "SRAM": "200436255000", "STTRAM": "200436298000", "RRAM": "200437932000"}, "system.cpu.numCycles": {"FRAM": "200452724", "MRAM": "200436427", "SRAM": "200436255", "STTRAM": "200436298", "RRAM": "200437932"}, "system.cpu.num_idle_cycles": {"FRAM": "0.001000", "MRAM": "0.001000", "SRAM": "0.001000", "STTRAM": "0.001000", "RRAM": "0.001000"}, "system.cpu.num_load_insts": {"FRAM": "25487739", "MRAM": "25487739", "SRAM": "25487739", "STTRAM": "25487739", "RRAM": "25487739"}, "system.cpu.num_mem_refs": {"FRAM": "37276395", "MRAM": "37276395", "SRAM": "37276395", "STTRAM": "37276395", "RRAM": "37276395"}, "system.cpu.num_store_insts": {"FRAM": "11788656", "MRAM": "11788656", "SRAM": "11788656", "STTRAM": "11788656", "RRAM": "11788656"}, "system.cpu.op_class::MemRead": {"FRAM": "25472286 29.31% 86.42%", "MRAM": "25472286 29.31% 86.42%", "SRAM": "25472286 29.31% 86.42%", "STTRAM": "25472286 29.31% 86.42%", "RRAM": "25472286 29.31% 86.42%"}, "system.cpu.op_class::MemWrite": {"FRAM": "11784146 13.56% 99.98%", "MRAM": "11784146 13.56% 99.98%", "SRAM": "11784146 13.56% 99.98%", "STTRAM": "11784146 13.56% 99.98%", "RRAM": "11784146 13.56% 99.98%"}, "system.cpu.dcache.ReadReq_hits::total": {"FRAM": "25487577", "MRAM": "25487577", "SRAM": "25487577", "STTRAM": "25487577", "RRAM": "25487577"}, "system.cpu.dcache.ReadReq_misses::total": {"FRAM": "280", "MRAM": "280", "SRAM": "280", "STTRAM": "280", "RRAM": "280"}, "system.cpu.dcache.ReadReq_accesses::total": {"FRAM": "25487857", "MRAM": "25487857", "SRAM": "25487857", "STTRAM": "25487857", "RRAM": "25487857"}, "system.cpu.dcache.ReadReq_miss_rate::total": {"FRAM": "0.000011", "MRAM": "0.000011", "SRAM": "0.000011", "STTRAM": "0.000011", "RRAM": "0.000011"}, "system.cpu.dcache.ReadReq_avg_miss_latency::total": {"FRAM": "135500", "MRAM": "94892.857143", "SRAM": "94464.285714", "STTRAM": "94571.428571", "RRAM": "98642.857143"}, "system.cpu.dcache.WriteReq_hits::total": {"FRAM": "11788558", "MRAM": "11788558", "SRAM": "11788558", "STTRAM": "11788558", "RRAM": "11788558"}, "system.cpu.dcache.WriteReq_misses::total": {"FRAM": "314", "MRAM": "314", "SRAM": "314", "STTRAM": "314", "RRAM": "314"}, "system.cpu.dcache.WriteReq_accesses::total": {"FRAM": "11788872", "MRAM": "11788872", "SRAM": "11788872", "STTRAM": "11788872", "RRAM": "11788872"}, "system.cpu.dcache.WriteReq_miss_rate::total": {"FRAM": "0.000027", "MRAM": "0.000027", "SRAM": "0.000027", "STTRAM": "0.000027", "RRAM": "0.000027"}, "system.cpu.dcache.WriteReq_avg_miss_latency::total": {"FRAM": "110197.452229", "MRAM": "94506.369427", "SRAM": "94340.764331", "STTRAM": "94382.165605", "RRAM": "95955.414013"}, "system.mem_ctrl.readReqs": {"FRAM": "1006", "MRAM": "1006", "SRAM": "1006", "STTRAM": "1006", "RRAM": "1006"}, "system.mem_ctrl.writeReqs": {"FRAM": "0", "MRAM": "0", "SRAM": "0", "STTRAM": "0", "RRAM": "0"}, "system.mem_ctrl.nvm.bytes_read::.cpu.data": {"FRAM": "27776", "MRAM": "27776", "SRAM": "27776", "STTRAM": "27776", "RRAM": "27776"}, "system.mem_ctrl.nvm.num_reads::.cpu.data": {"FRAM": "434", "MRAM": "434", "SRAM": "434", "STTRAM": "434", "RRAM": "434"}, "system.nvm_ctrl.readReqs": {"FRAM": "160", "MRAM": "160", "SRAM": "160", "STTRAM": "160", "RRAM": "160"}, "system.nvm_ctrl.writeReqs": {"FRAM": "0", "MRAM": "0", "SRAM": "0", "STTRAM": "0", "RRAM": "0"}, "system.nvm_ctrl.nvm.bytes_read::.cpu.data": {"FRAM": "10240", "MRAM": "10240", "SRAM": "10240", "STTRAM": "10240", "RRAM": "10240"}, "system.nvm_ctrl.nvm.num_reads::.cpu.data": {"FRAM": "160", "MRAM": "160", "SRAM": "160", "STTRAM": "160", "RRAM": "160"}}, "dijkstra": {"sim_insts": {"FRAM": "274236100", "MRAM": "274236100", "SRAM": "274236100", "STTRAM": "274236100", "RRAM": "274236100"}, "sim_ops": {"FRAM": "454676431", "MRAM": "454676431", "SRAM": "454676431", "STTRAM": "454676431", "RRAM": "454676431"}, "sim_ticks": {"FRAM": "1025022941000", "MRAM": "1024958511000", "SRAM": "1024957831000", "STTRAM": "1024958001000", "RRAM": "1024964461000"}, "system.cpu.numCycles": {"FRAM": "1025022941", "MRAM": "1024958511", "SRAM": "1024957831", "STTRAM": "1024958001", "RRAM": "1024964461"}, "system.cpu.num_idle_cycles": {"FRAM": "0.001000", "MRAM": "0.001000", "SRAM": "0.001000", "STTRAM": "0.001000", "RRAM": "0.001000"}, "system.cpu.num_load_insts": {"FRAM": "94426193", "MRAM": "94426193", "SRAM": "94426193", "STTRAM": "94426193", "RRAM": "94426193"}, "system.cpu.num_mem_refs": {"FRAM": "111950052", "MRAM": "111950052", "SRAM": "111950052", "STTRAM": "111950052", "RRAM": "111950052"}, "system.cpu.num_store_insts": {"FRAM": "17523859", "MRAM": "17523859", "SRAM": "17523859", "STTRAM": "17523859", "RRAM": "17523859"}, "system.cpu.op_class::MemRead": {"FRAM": "94426139 20.77% 96.15%", "MRAM": "94426139 20.77% 96.15%", "SRAM": "94426139 20.77% 96.15%", "STTRAM": "94426139 20.77% 96.15%", "RRAM": "94426139 20.77% 96.15%"}, "system.cpu.op_class::MemWrite": {"FRAM": "17523400 3.85% 100.00%", "MRAM": "17523400 3.85% 100.00%", "SRAM": "17523400 3.85% 100.00%", "STTRAM": "17523400 3.85% 100.00%", "RRAM": "17523400 3.85% 100.00%"}, "system.cpu.dcache.ReadReq_hits::total": {"FRAM": "94404398", "MRAM": "94404398", "SRAM": "94404398", "STTRAM": "94404398", "RRAM": "94404398"}, "system.cpu.dcache.ReadReq_misses::total": {"FRAM": "21797", "MRAM": "21797", "SRAM": "21797", "STTRAM": "21797", "RRAM": "21797"}, "system.cpu.dcache.ReadReq_accesses::total": {"FRAM": "94426195", "MRAM": "94426195", "SRAM": "94426195", "STTRAM": "94426195", "RRAM": "94426195"}, "system.cpu.dcache.ReadReq_miss_rate::total": {"FRAM": "0.000231", "MRAM": "0.000231", "SRAM": "0.000231", "STTRAM": "0.000231", "RRAM": "0.000231"}, "system.cpu.dcache.ReadReq_avg_miss_latency::total": {"FRAM": "31097.123457", "MRAM": "28349.864660", "SRAM": "28320.869844", "STTRAM": "28328.118548", "RRAM": "28603.569299"}, "system.cpu.dcache.WriteReq_hits::total": {"FRAM": "17495293", "MRAM": "17495293", "SRAM": "17495293", "STTRAM": "17495293", "RRAM": "17495293"}, "system.cpu.dcache.WriteReq_misses::total": {"FRAM": "28565", "MRAM": "28565", "SRAM": "28565", "STTRAM": "28565", "RRAM": "28565"}, "system.cpu.dcache.WriteReq_accesses::total": {"FRAM": "17523858", "MRAM": "17523858", "SRAM": "17523858", "STTRAM": "17523858", "RRAM": "17523858"}, "system.cpu.dcache.WriteReq_miss_rate::total": {"FRAM": "0.001630", "MRAM": "0.001630", "SRAM": "0.001630", "STTRAM": "0.001630", "RRAM": "0.001630"}, "system.cpu.dcache.WriteReq_avg_miss_latency::total": {"FRAM": "94370.978470", "MRAM": "94211.762647", "SRAM": "94210.082269", "STTRAM": "94210.502363", "RRAM": "94226.465955"}, "system.mem_ctrl.readReqs": {"FRAM": "29016", "MRAM": "29016", "SRAM": "29016", "STTRAM": "29016", "RRAM": "29016"}, "system.mem_ctrl.writeReqs": {"FRAM": "24698", "MRAM": "24698", "SRAM": "24698", "STTRAM": "24698", "RRAM": "24698"}, "system.mem_ctrl.nvm.bytes_read::.cpu.data": {"FRAM": "1830592", "MRAM": "1830592", "SRAM": "1830592", "STTRAM": "1830592", "RRAM": "1830592"}, "system.mem_ctrl.nvm.bytes_written::total": {"FRAM": "1580672", "MRAM": "1580672", "SRAM": "1580672", "STTRAM": "1580672", "RRAM": "1580672"}, "system.mem_ctrl.nvm.num_reads::.cpu.data": {"FRAM": "28603", "MRAM": "28603", "SRAM": "28603", "STTRAM": "28603", "RRAM": "28603"}, "system.mem_ctrl.nvm.num_writes::total": {"FRAM": "24698", "MRAM": "24698", "SRAM": "24698", "STTRAM": "24698", "RRAM": "24698"}, "system.nvm_ctrl.readReqs": {"FRAM": "671", "MRAM": "671", "SRAM": "671", "STTRAM": "671", "RRAM": "671"}, "system.nvm_ctrl.writeReqs": {"FRAM": "44", "MRAM": "44", "SRAM": "44", "STTRAM": "44", "RRAM": "44"}, "system.nvm_ctrl.nvm.bytes_read::.cpu.data": {"FRAM": "42944", "MRAM": "42944", "SRAM": "42944", "STTRAM": "42944", "RRAM": "42944"}, "system.nvm_ctrl.nvm.bytes_written::total": {"FRAM": "2816", "MRAM": "2816", "SRAM": "2816", "STTRAM": "2816", "RRAM": "2816"}, "system.nvm_ctrl.nvm.num_reads::.cpu.data": {"FRAM": "671", "MRAM": "671", "SRAM": "671", "STTRAM": "671", "RRAM": "671"}, "system.nvm_ctrl.nvm.num_writes::total": {"FRAM": "44", "MRAM": "44", "SRAM": "44", "STTRAM": "44", "RRAM": "44"}}, "fft": {"sim_insts": {"FRAM": "3094071", "MRAM": "3094071", "SRAM": "3094071", "STTRAM": "3094071", "RRAM": "3094071"}, "sim_ops": {"FRAM": "5689283", "MRAM": "5689283", "SRAM": "5689283", "STTRAM": "5689283", "RRAM": "5689283"}, "sim_ticks": {"FRAM": "11198281000", "MRAM": "11163034000", "SRAM": "11162662000", "STTRAM": "11162755000", "RRAM": "11166289000"}, "system.cpu.numCycles": {"FRAM": "11198281", "MRAM": "11163034", "SRAM": "11162662", "STTRAM": "11162755", "RRAM": "11166289"}, "system.cpu.num_idle_cycles": {"FRAM": "0.001000", "MRAM": "0.001000", "SRAM": "0.001000", "STTRAM": "0.001000", "RRAM": "0.001000"}, "system.cpu.num_load_insts": {"FRAM": "807083", "MRAM": "807083", "SRAM": "807083", "STTRAM": "807083", "RRAM": "807083"}, "system.cpu.num_mem_refs": {"FRAM": "1256353", "MRAM": "1256353", "SRAM": "1256353", "STTRAM": "1256353", "RRAM": "1256353"}, "system.cpu.num_store_insts": {"FRAM": "449270", "MRAM": "449270", "SRAM": "449270", "STTRAM": "449270", "RRAM": "449270"}, "system.cpu.op_class::MemRead": {"FRAM": "709852 12.48% 90.39%", "MRAM": "709852 12.48% 90.39%", "SRAM": "709852 12.48% 90.39%", "STTRAM": "709852 12.48% 90.39%", "RRAM": "709852 12.48% 90.39%"}, "system.cpu.op_class::MemWrite": {"FRAM": "393582 6.92% 97.31%", "MRAM": "393582 6.92% 97.31%", "SRAM": "393582 6.92% 97.31%", "STTRAM": "393582 6.92% 97.31%", "RRAM": "393582 6.92% 97.31%"}, "system.cpu.dcache.ReadReq_hits::total": {"FRAM": "807619", "MRAM": "807619", "SRAM": "807619", "STTRAM": "807619", "RRAM": "807619"}, "system.cpu.dcache.ReadReq_misses::total": {"FRAM": "233", "MRAM": "233", "SRAM": "233", "STTRAM": "233", "RRAM": "233"}, "system.cpu.dcache.ReadReq_accesses::total": {"FRAM": "807852", "MRAM": "807852", "SRAM": "807852", "STTRAM": "807852", "RRAM": "807852"}, "system.cpu.dcache.ReadReq_miss_rate::total": {"FRAM": "0.000288", "MRAM": "0.000288", "SRAM": "0.000288", "STTRAM": "0.000288", "RRAM": "0.000288"}, "system.cpu.dcache.ReadReq_avg_miss_latency::total": {"FRAM": "85763.948498", "MRAM": "82510.729614", "SRAM": "82476.394850", "STTRAM": "82484.978541", "RRAM": "82811.158798"}, "system.cpu.dcache.WriteReq_hits::total": {"FRAM": "449015", "MRAM": "449015", "SRAM": "449015", "STTRAM": "449015", "RRAM": "449015"}, "system.cpu.dcache.WriteReq_misses::total": {"FRAM": "282", "MRAM": "282", "SRAM": "282", "STTRAM": "282", "RRAM": "282"}, "system.cpu.dcache.WriteReq_accesses::total": {"FRAM": "449297", "MRAM": "449297", "SRAM": "449297", "STTRAM": "449297", "RRAM": "449297"}, "system.cpu.dcache.WriteReq_miss_rate::total": {"FRAM": "0.000628", "MRAM": "0.000628", "SRAM": "0.000628", "STTRAM": "0.000628", "RRAM": "0.000628"}, "system.cpu.dcache.WriteReq_avg_miss_latency::total": {"FRAM": "211088.652482", "MRAM": "88787.234043", "SRAM": "87496.453901", "STTRAM": "87819.148936", "RRAM": "100081.560284"}, "system.mem_ctrl.readReqs": {"FRAM": "1048", "MRAM": "1048", "SRAM": "1048", "STTRAM": "1048", "RRAM": "1048"}, "system.mem_ctrl.writeReqs": {"FRAM": "0", "MRAM": "0", "SRAM": "0", "STTRAM": "0", "RRAM": "0"}, "system.mem_ctrl.nvm.bytes_read::.cpu.data": {"FRAM": "18368", "MRAM": "18368", "SRAM": "18368", "STTRAM": "18368", "RRAM": "18368"}, "system.mem_ctrl.nvm.num_reads::.cpu.data": {"FRAM": "287", "MRAM": "287", "SRAM": "287", "STTRAM": "287", "RRAM": "287"}, "system.nvm_ctrl.readReqs": {"FRAM": "158", "MRAM": "158", "SRAM": "158", "STTRAM": "158", "RRAM": "158"}, "system.nvm_ctrl.writeReqs": {"FRAM": "0", "MRAM": "0", "SRAM": "0", "STTRAM": "0", "RRAM": "0"}, "system.nvm_ctrl.nvm.bytes_read::.cpu.data": {"FRAM": "10112", "MRAM": "10112", "SRAM": "10112", "STTRAM": "10112", "RRAM": "10112"}, "system.nvm_ctrl.nvm.num_reads::.cpu.data": {"FRAM": "158", "MRAM": "158", "SRAM": "158", "STTRAM": "158", "RRAM": "158"}}}