
*** Running vivado
    with args -log daphne1_arch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source daphne1_arch.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source daphne1_arch.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1456.902 ; gain = 157.656
Command: read_checkpoint -auto_incremental -incremental C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/utils_1/imports/synth_1/daphne1_arch.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/utils_1/imports/synth_1/daphne1_arch.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top daphne1_arch -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12928
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_rx.v:89]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_rx.v:91]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_rx.v:93]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_rx.v:95]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_rx.v:97]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_tx.v:85]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_tx.v:87]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_tx.v:89]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_tx.v:91]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_tx.v:93]
WARNING: [Synth 8-11065] parameter 'S_KEEP_WIDTH_INT' becomes localparam in 'axis_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_adapter.v:93]
WARNING: [Synth 8-11065] parameter 'M_KEEP_WIDTH_INT' becomes localparam in 'axis_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_adapter.v:94]
WARNING: [Synth 8-11065] parameter 'S_DATA_WORD_SIZE' becomes localparam in 'axis_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_adapter.v:97]
WARNING: [Synth 8-11065] parameter 'M_DATA_WORD_SIZE' becomes localparam in 'axis_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_adapter.v:98]
WARNING: [Synth 8-11065] parameter 'EXPAND_BUS' becomes localparam in 'axis_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_adapter.v:100]
WARNING: [Synth 8-11065] parameter 'DATA_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_adapter.v:102]
WARNING: [Synth 8-11065] parameter 'KEEP_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_adapter.v:103]
WARNING: [Synth 8-11065] parameter 'SEGMENT_COUNT' becomes localparam in 'axis_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_adapter.v:105]
WARNING: [Synth 8-11065] parameter 'SEGMENT_COUNT_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_adapter.v:106]
WARNING: [Synth 8-11065] parameter 'SEGMENT_DATA_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_adapter.v:108]
WARNING: [Synth 8-11065] parameter 'SEGMENT_KEEP_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_adapter.v:109]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:125]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:127]
WARNING: [Synth 8-11065] parameter 'S_KEEP_WIDTH_INT' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo_adapter.v:131]
WARNING: [Synth 8-11065] parameter 'M_KEEP_WIDTH_INT' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo_adapter.v:132]
WARNING: [Synth 8-11065] parameter 'S_DATA_WORD_SIZE' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo_adapter.v:135]
WARNING: [Synth 8-11065] parameter 'M_DATA_WORD_SIZE' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo_adapter.v:136]
WARNING: [Synth 8-11065] parameter 'EXPAND_BUS' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo_adapter.v:138]
WARNING: [Synth 8-11065] parameter 'DATA_WIDTH' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo_adapter.v:140]
WARNING: [Synth 8-11065] parameter 'KEEP_WIDTH' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo_adapter.v:141]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_fifo.v:123]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_fifo.v:125]
WARNING: [Synth 8-11065] parameter 'MIN_LEN_WIDTH' becomes localparam in 'axis_gmii_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/axis_gmii_tx.v:93]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'eth_arb_mux' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_arb_mux.v:90]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_rx.v:80]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_rx.v:82]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_rx.v:84]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_rx.v:86]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_rx.v:88]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_tx.v:79]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_tx.v:81]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_tx.v:83]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_tx.v:85]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_tx.v:87]
WARNING: [Synth 8-11065] parameter 'MAC_CTRL_ENABLE' becomes localparam in 'eth_mac_1g' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g.v:192]
WARNING: [Synth 8-11065] parameter 'TX_USER_WIDTH_INT' becomes localparam in 'eth_mac_1g' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g.v:193]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'ip_arb_mux' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_arb_mux.v:116]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'lfsr' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/lfsr.v:355]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/mac_ctrl_rx.v:112]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/mac_ctrl_rx.v:114]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/mac_ctrl_rx.v:116]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/mac_ctrl_rx.v:118]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'mac_ctrl_rx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/mac_ctrl_rx.v:120]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/mac_ctrl_tx.v:101]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/mac_ctrl_tx.v:103]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/mac_ctrl_tx.v:105]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/mac_ctrl_tx.v:107]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'mac_ctrl_tx' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/mac_ctrl_tx.v:109]
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'HEADER_FIFO_ADDR_WIDTH' becomes localparam in 'udp_checksum_gen' with formal parameter declaration list [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_checksum_gen.v:143]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2342.707 ; gain = 413.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'daphne1_arch' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:93]
INFO: [Synth 8-3491] module 'endpoint' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/endpoint.vhd:35' bound to instance 'SYS_TIMING_EPNT' of component 'endpoint' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:247]
INFO: [Synth 8-638] synthesizing module 'endpoint' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/endpoint.vhd:62]
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'sysclk_ibufds_inst' to cell 'IBUFGDS' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/endpoint.vhd:85]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm0_inst' to cell 'MMCME2_ADV' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/endpoint.vhd:98]
INFO: [Synth 8-113] binding component instance 'mmcm0_clkfb_inst' to cell 'BUFG' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/endpoint.vhd:181]
INFO: [Synth 8-113] binding component instance 'mmcm0_clk2_inst' to cell 'BUFG' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/endpoint.vhd:189]
INFO: [Synth 8-113] binding component instance 'mmcm0_clk1_inst' to cell 'BUFG' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/endpoint.vhd:197]
INFO: [Synth 8-113] binding component instance 'mmcm0_clk3_inst' to cell 'BUFG' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/endpoint.vhd:205]
INFO: [Synth 8-113] binding component instance 'mmcm0_clk0_inst' to cell 'BUFG' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/endpoint.vhd:213]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'cdr_data_inst' to cell 'IBUFDS' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/endpoint.vhd:221]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'oddr_inst' to cell 'ODDR' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/endpoint.vhd:234]
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'afe_obufds_inst' to cell 'OBUFDS' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/endpoint.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'endpoint' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/endpoint.vhd:62]
	Parameter n_ch bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'AcquisitionManager' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AcquisitionManager.vhd:36' bound to instance 'AFE0_CH_0' of component 'AcquisitionManager' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:271]
INFO: [Synth 8-638] synthesizing module 'AcquisitionManager' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AcquisitionManager.vhd:68]
	Parameter n_ch bound to: 1 - type: integer 
	Parameter n_ch bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'InputBuffers' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/InputBuffers.vhd:34' bound to instance 'INPUT_COM' of component 'InputBuffers' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AcquisitionManager.vhd:162]
INFO: [Synth 8-638] synthesizing module 'InputBuffers' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/InputBuffers.vhd:50]
	Parameter n_ch bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Ibufds_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Ibufds_Module.vhd:34' bound to instance 'FRAME_IBUFDS' of component 'Ibufds_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/InputBuffers.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Ibufds_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Ibufds_Module.vhd:42]
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'ibuf_inst' to cell 'IBUFDS' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Ibufds_Module.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Ibufds_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Ibufds_Module.vhd:42]
INFO: [Synth 8-3491] module 'Ibufds_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Ibufds_Module.vhd:34' bound to instance 'DIGITAL_IBUFDS' of component 'Ibufds_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/InputBuffers.vhd:74]
INFO: [Synth 8-3491] module 'Ibufds_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Ibufds_Module.vhd:34' bound to instance 'DATA_IBUFDS' of component 'Ibufds_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/InputBuffers.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'InputBuffers' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/InputBuffers.vhd:50]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ClockManager.vhd:34' bound to instance 'CLK_COM' of component 'ClockManager' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AcquisitionManager.vhd:179]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ClockManager.vhd:46]
	Parameter mult_val bound to: 3 - type: integer 
	Parameter div_val bound to: 1 - type: integer 
	Parameter o_div_val bound to: 21 - type: integer 
	Parameter period bound to: 2.286000 - type: double 
INFO: [Synth 8-3491] module 'PLL_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/PLL_Module.vhd:36' bound to instance 'PLL_COM' of component 'PLL_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ClockManager.vhd:105]
INFO: [Synth 8-638] synthesizing module 'PLL_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/PLL_Module.vhd:52]
	Parameter mult_val bound to: 3 - type: integer 
	Parameter div_val bound to: 1 - type: integer 
	Parameter o_div_val bound to: 21 - type: integer 
	Parameter period bound to: 2.286000 - type: double 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 3 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 2.286000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 60.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 120.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 21 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 21 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 60.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 21 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 120.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'PLLE2_BASE_inst' to cell 'PLLE2_BASE' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/PLL_Module.vhd:62]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/PLL_Module.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'PLL_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/PLL_Module.vhd:52]
INFO: [Synth 8-3491] module 'ClockMUX' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ClockMUX.vhd:34' bound to instance 'MUX_CLK_COM' of component 'ClockMUX' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ClockManager.vhd:122]
INFO: [Synth 8-638] synthesizing module 'ClockMUX' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ClockMUX.vhd:42]
INFO: [Synth 8-3491] module 'Bufgmux_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Bufgmux_Module.vhd:34' bound to instance 'MUX_In' of component 'Bufgmux_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ClockMUX.vhd:62]
INFO: [Synth 8-638] synthesizing module 'Bufgmux_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Bufgmux_Module.vhd:43]
INFO: [Synth 8-113] binding component instance 'BUFGMUX_CTRL_inst' to cell 'BUFGMUX_CTRL' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Bufgmux_Module.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Bufgmux_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Bufgmux_Module.vhd:43]
INFO: [Synth 8-3491] module 'Bufgmux_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Bufgmux_Module.vhd:34' bound to instance 'MUX_Out' of component 'Bufgmux_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ClockMUX.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ClockMUX' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ClockMUX.vhd:42]
INFO: [Synth 8-3491] module 'ClockMUX' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ClockMUX.vhd:34' bound to instance 'MUX_CLK_DIV_COM' of component 'ClockMUX' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ClockManager.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'ClockManager' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ClockManager.vhd:46]
	Parameter SYNC_STAGES bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Synchronizer.vhd:34' bound to instance 'SYNCH_COM_0' of component 'Synchronizer' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AcquisitionManager.vhd:192]
INFO: [Synth 8-638] synthesizing module 'Synchronizer' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Synchronizer.vhd:49]
	Parameter SYNC_STAGES bound to: 6 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FDRE_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FDRE_Module.vhd:34' bound to instance 'LAST_FLIP_FLOP' of component 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Synchronizer.vhd:107]
INFO: [Synth 8-638] synthesizing module 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FDRE_Module.vhd:47]
	Parameter init_val bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FDRE_Module.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'FDRE_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FDRE_Module.vhd:47]
INFO: [Synth 8-3491] module 'FDRE_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FDRE_Module.vhd:34' bound to instance 'MID_FLIP_FLOPS' of component 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Synchronizer.vhd:93]
INFO: [Synth 8-3491] module 'FDRE_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FDRE_Module.vhd:34' bound to instance 'MID_FLIP_FLOPS' of component 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Synchronizer.vhd:93]
INFO: [Synth 8-3491] module 'FDRE_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FDRE_Module.vhd:34' bound to instance 'MID_FLIP_FLOPS' of component 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Synchronizer.vhd:93]
INFO: [Synth 8-3491] module 'FDRE_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FDRE_Module.vhd:34' bound to instance 'MID_FLIP_FLOPS' of component 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Synchronizer.vhd:93]
INFO: [Synth 8-3491] module 'FDRE_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FDRE_Module.vhd:34' bound to instance 'FIRST_FLIP_FLOP' of component 'FDRE_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Synchronizer.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'Synchronizer' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Synchronizer.vhd:49]
	Parameter SYNC_STAGES bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Synchronizer' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Synchronizer.vhd:34' bound to instance 'SYNCH_COM_1' of component 'Synchronizer' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AcquisitionManager.vhd:205]
	Parameter n_ch bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'DataAcquisition' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/DataAcquisition.vhd:34' bound to instance 'DATA_COM' of component 'DataAcquisition' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AcquisitionManager.vhd:218]
INFO: [Synth 8-638] synthesizing module 'DataAcquisition' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/DataAcquisition.vhd:56]
	Parameter n_ch bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'AlignFSM' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AlignFSM.vhd:34' bound to instance 'FSM_INST' of component 'AlignFSM' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/DataAcquisition.vhd:104]
INFO: [Synth 8-638] synthesizing module 'AlignFSM' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AlignFSM.vhd:54]
INFO: [Synth 8-3491] module 'bitFSM_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/bitFSM_Module.vhd:34' bound to instance 'FSM_BIT' of component 'bitFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AlignFSM.vhd:118]
INFO: [Synth 8-638] synthesizing module 'bitFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/bitFSM_Module.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'bitFSM_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/bitFSM_Module.vhd:49]
INFO: [Synth 8-3491] module 'frameFSM_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/frameFSM_Module.vhd:34' bound to instance 'FSM_FRAME' of component 'frameFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AlignFSM.vhd:134]
INFO: [Synth 8-638] synthesizing module 'frameFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/frameFSM_Module.vhd:51]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/frameFSM_Module.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'frameFSM_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/frameFSM_Module.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'AlignFSM' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AlignFSM.vhd:54]
	Parameter inter_type bound to: NETWORKING - type: string 
INFO: [Synth 8-3491] module 'Iserdese_Block' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Iserdese_Block.vhd:34' bound to instance 'ISER_FR' of component 'Iserdese_Block' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/DataAcquisition.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Iserdese_Block' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Iserdese_Block.vhd:49]
	Parameter init_val bound to: 1'b0 
	Parameter inter_type bound to: NETWORKING - type: string 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_M_inst' to cell 'ISERDESE2' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Iserdese_Block.vhd:61]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ISERDESE2_S_inst' to cell 'ISERDESE2' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Iserdese_Block.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'Iserdese_Block' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Iserdese_Block.vhd:49]
	Parameter inter_type bound to: NETWORKING - type: string 
INFO: [Synth 8-3491] module 'Iserdese_Block' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Iserdese_Block.vhd:34' bound to instance 'DATA_ISER' of component 'Iserdese_Block' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/DataAcquisition.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'DataAcquisition' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/DataAcquisition.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'AcquisitionManager' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AcquisitionManager.vhd:68]
INFO: [Synth 8-3491] module 'selfTrigger_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/selfTrigger_Module.vhd:35' bound to instance 'AFE0_ST_0' of component 'selfTrigger_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:298]
INFO: [Synth 8-638] synthesizing module 'selfTrigger_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/selfTrigger_Module.vhd:67]
INFO: [Synth 8-3491] module 'highPass_FirstOrder' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/highPass_FirstOrder.vhd:340' bound to instance 'FILTER_COM' of component 'highPass_FirstOrder' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/selfTrigger_Module.vhd:200]
INFO: [Synth 8-638] synthesizing module 'highPass_FirstOrder' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/highPass_FirstOrder.vhd:353]
	Parameter Data_Size bound to: 14 - type: integer 
	Parameter Coefficient_Resolution bound to: 17 - type: integer 
	Parameter Use_Dport bound to: 1 - type: bool 
	Parameter BReg bound to: 0 - type: integer 
	Parameter DReg bound to: 0 - type: integer 
	Parameter ADReg bound to: 0 - type: integer 
	Parameter MReg bound to: 0 - type: integer 
	Parameter PReg bound to: 0 - type: integer 
	Parameter BCascReg bound to: 0 - type: integer 
	Parameter ALUModeReg bound to: 0 - type: integer 
	Parameter CarryInReg bound to: 0 - type: integer 
	Parameter CarryInSelReg bound to: 0 - type: integer 
	Parameter InModeReg bound to: 0 - type: integer 
	Parameter OPModeReg bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dsp_slice' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/dsp_slice.vhd:35' bound to instance 'fir_forward' of component 'dsp_slice' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/highPass_FirstOrder.vhd:448]
INFO: [Synth 8-638] synthesizing module 'dsp_slice' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/dsp_slice.vhd:84]
	Parameter A_Input bound to: DIRECT - type: string 
	Parameter B_Input bound to: DIRECT - type: string 
	Parameter Use_Dport bound to: 1 - type: bool 
	Parameter Use_Mult bound to: MULTIPLY - type: string 
	Parameter Use_SIMD bound to: ONE48 - type: string 
	Parameter AutoRst_PatDet bound to: NO_RESET - type: string 
	Parameter Mask bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter Pattern bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter Sel_Mask bound to: MASK - type: string 
	Parameter Sel_Pattern bound to: PATTERN - type: string 
	Parameter Use_Pattern_Det bound to: NO_PATDET - type: string 
	Parameter AReg bound to: 1 - type: integer 
	Parameter BReg bound to: 0 - type: integer 
	Parameter CReg bound to: 1 - type: integer 
	Parameter DReg bound to: 0 - type: integer 
	Parameter ADReg bound to: 0 - type: integer 
	Parameter MReg bound to: 0 - type: integer 
	Parameter PReg bound to: 0 - type: integer 
	Parameter ACascReg bound to: 1 - type: integer 
	Parameter BCascReg bound to: 0 - type: integer 
	Parameter ALUModeReg bound to: 0 - type: integer 
	Parameter CarryInReg bound to: 0 - type: integer 
	Parameter CarryInSelReg bound to: 0 - type: integer 
	Parameter InModeReg bound to: 0 - type: integer 
	Parameter OPModeReg bound to: 0 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 1 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E1_inst' to cell 'DSP48E1' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/dsp_slice.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'dsp_slice' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/dsp_slice.vhd:84]
	Parameter AReg bound to: 0 - type: integer 
	Parameter BReg bound to: 0 - type: integer 
	Parameter ADReg bound to: 0 - type: integer 
	Parameter MReg bound to: 0 - type: integer 
	Parameter PReg bound to: 0 - type: integer 
	Parameter ACascReg bound to: 0 - type: integer 
	Parameter BCascReg bound to: 0 - type: integer 
	Parameter ALUModeReg bound to: 0 - type: integer 
	Parameter CarryInReg bound to: 0 - type: integer 
	Parameter CarryInSelReg bound to: 0 - type: integer 
	Parameter InModeReg bound to: 0 - type: integer 
	Parameter OPModeReg bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dsp_slice' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/dsp_slice.vhd:35' bound to instance 'fir_feedback' of component 'dsp_slice' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/highPass_FirstOrder.vhd:525]
INFO: [Synth 8-638] synthesizing module 'dsp_slice__parameterized1' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/dsp_slice.vhd:84]
	Parameter A_Input bound to: DIRECT - type: string 
	Parameter B_Input bound to: DIRECT - type: string 
	Parameter Use_Dport bound to: 0 - type: bool 
	Parameter Use_Mult bound to: MULTIPLY - type: string 
	Parameter Use_SIMD bound to: ONE48 - type: string 
	Parameter AutoRst_PatDet bound to: NO_RESET - type: string 
	Parameter Mask bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter Pattern bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter Sel_Mask bound to: MASK - type: string 
	Parameter Sel_Pattern bound to: PATTERN - type: string 
	Parameter Use_Pattern_Det bound to: NO_PATDET - type: string 
	Parameter AReg bound to: 0 - type: integer 
	Parameter BReg bound to: 0 - type: integer 
	Parameter CReg bound to: 1 - type: integer 
	Parameter DReg bound to: 1 - type: integer 
	Parameter ADReg bound to: 0 - type: integer 
	Parameter MReg bound to: 0 - type: integer 
	Parameter PReg bound to: 0 - type: integer 
	Parameter ACascReg bound to: 0 - type: integer 
	Parameter BCascReg bound to: 0 - type: integer 
	Parameter ALUModeReg bound to: 0 - type: integer 
	Parameter CarryInReg bound to: 0 - type: integer 
	Parameter CarryInSelReg bound to: 0 - type: integer 
	Parameter InModeReg bound to: 0 - type: integer 
	Parameter OPModeReg bound to: 0 - type: integer 
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'DSP48E1_inst' to cell 'DSP48E1' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/dsp_slice.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'dsp_slice__parameterized1' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/dsp_slice.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'highPass_FirstOrder' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/highPass_FirstOrder.vhd:353]
INFO: [Synth 8-3491] module 'self_trigger' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Self-trigger_VHDL.vhd:701' bound to instance 'SELF_TRIGGER_TOP_COM' of component 'self_trigger' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/selfTrigger_Module.vhd:208]
INFO: [Synth 8-638] synthesizing module 'self_trigger' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Self-trigger_VHDL.vhd:718]
	Parameter g_INPUT_WIDTH bound to: 14 - type: integer 
	Parameter g_SUM_WIDTH bound to: 14 - type: integer 
	Parameter g_MULT_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'self_trigger' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Self-trigger_VHDL.vhd:718]
INFO: [Synth 8-3491] module 'trigSaveReadFSM' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/trigSaveReadFSM.vhd:36' bound to instance 'FSM_CTRL_COM' of component 'trigSaveReadFSM' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/selfTrigger_Module.vhd:246]
INFO: [Synth 8-638] synthesizing module 'trigSaveReadFSM' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/trigSaveReadFSM.vhd:53]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/trigSaveReadFSM.vhd:119]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/trigSaveReadFSM.vhd:146]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/trigSaveReadFSM.vhd:233]
INFO: [Synth 8-256] done synthesizing module 'trigSaveReadFSM' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/trigSaveReadFSM.vhd:53]
	Parameter WR_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter RD_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter AEMPTY_OFF bound to: 4'b0110 
	Parameter AFULL_OFF bound to: 4'b1000 
INFO: [Synth 8-3491] module 'AXI_FIFO_Adapter' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AXI_FIFO_Adapter.vhd:346' bound to instance 'FIFO_INST_COM' of component 'AXI_FIFO_Adapter' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/selfTrigger_Module.vhd:265]
INFO: [Synth 8-638] synthesizing module 'AXI_FIFO_Adapter' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AXI_FIFO_Adapter.vhd:386]
	Parameter WR_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter RD_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter data_width bound to: 14 - type: integer 
	Parameter fifoPointersLength bound to: 11 - type: integer 
	Parameter AEMPTY_OFF bound to: 4'b0110 
	Parameter AFULL_OFF bound to: 4'b1000 
	Parameter WR_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter RD_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter data_width bound to: 14 - type: integer 
	Parameter fifoPointersLength bound to: 11 - type: integer 
	Parameter AEMPTY_OFF bound to: 4'b0110 
	Parameter AFULL_OFF bound to: 4'b1000 
INFO: [Synth 8-3491] module 'FIFOManager' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FIFOManager.vhd:35' bound to instance 'MEMORY_CTRL_COM' of component 'FIFOManager' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AXI_FIFO_Adapter.vhd:445]
INFO: [Synth 8-638] synthesizing module 'FIFOManager' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FIFOManager.vhd:69]
	Parameter WR_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter RD_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter data_width bound to: 14 - type: integer 
	Parameter fifoPointersLength bound to: 11 - type: integer 
	Parameter AEMPTY_OFF bound to: 4'b0110 
	Parameter AFULL_OFF bound to: 4'b1000 
	Parameter WR_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter RD_CLK_FREQ bound to: 62.500000 - type: double 
INFO: [Synth 8-3491] module 'ResetMemory_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ResetMemory_Module.vhd:35' bound to instance 'RESET_COM' of component 'ResetMemory_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FIFOManager.vhd:166]
INFO: [Synth 8-638] synthesizing module 'ResetMemory_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ResetMemory_Module.vhd:53]
	Parameter WR_CLK_FREQ bound to: 62.500000 - type: double 
	Parameter RD_CLK_FREQ bound to: 62.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'ResetMemory_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ResetMemory_Module.vhd:53]
	Parameter dt_width bound to: 14 - type: integer 
	Parameter pointersLength bound to: 11 - type: integer 
	Parameter fwft bound to: 0 - type: bool 
	Parameter aEmpty_Off bound to: 4'b0110 
	Parameter aFull_Off bound to: 4'b1000 
INFO: [Synth 8-3491] module 'FIFO_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FIFO_Module.vhd:37' bound to instance 'FIFO_MEM' of component 'FIFO_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FIFOManager.vhd:190]
INFO: [Synth 8-638] synthesizing module 'FIFO_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FIFO_Module.vhd:64]
	Parameter dt_width bound to: 14 - type: integer 
	Parameter pointersLength bound to: 11 - type: integer 
	Parameter fwft bound to: 0 - type: bool 
	Parameter aEmpty_Off bound to: 4'b0110 
	Parameter aFull_Off bound to: 4'b1000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 4'b0110 
	Parameter ALMOST_FULL_OFFSET bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FIFO_DUALCLOCK_MACRO' declared at 'C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:36' bound to instance 'FIFO_DUALCLOCK_MACRO_inst' of component 'FIFO_DUALCLOCK_MACRO' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FIFO_Module.vhd:129]
INFO: [Synth 8-638] synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
	Parameter ALMOST_FULL_OFFSET bound to: 4'b1000 
	Parameter ALMOST_EMPTY_OFFSET bound to: 4'b0110 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 4'b0110 
	Parameter ALMOST_FULL_OFFSET bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 0 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'fifo_36_bl' to cell 'FIFO36E1' [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:843]
INFO: [Synth 8-256] done synthesizing module 'unimacro_FIFO_DUALCLOCK_MACRO' (0#1) [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'FIFO_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FIFO_Module.vhd:64]
INFO: [Synth 8-3491] module 'wrFSM_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/wrFSM_Module.vhd:34' bound to instance 'WRITE_FSM' of component 'wrFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FIFOManager.vhd:218]
INFO: [Synth 8-638] synthesizing module 'wrFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/wrFSM_Module.vhd:47]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/wrFSM_Module.vhd:77]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/wrFSM_Module.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'wrFSM_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/wrFSM_Module.vhd:47]
INFO: [Synth 8-3491] module 'rdFSM_Module' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/rdFSM_Module.vhd:34' bound to instance 'READ_FSM' of component 'rdFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FIFOManager.vhd:232]
INFO: [Synth 8-638] synthesizing module 'rdFSM_Module' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/rdFSM_Module.vhd:46]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/rdFSM_Module.vhd:76]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/rdFSM_Module.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'rdFSM_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/rdFSM_Module.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FIFOManager' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/FIFOManager.vhd:69]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AXI_FIFO_Adapter.vhd:513]
INFO: [Synth 8-226] default block is never used [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AXI_FIFO_Adapter.vhd:546]
INFO: [Synth 8-256] done synthesizing module 'AXI_FIFO_Adapter' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/AXI_FIFO_Adapter.vhd:386]
INFO: [Synth 8-256] done synthesizing module 'selfTrigger_Module' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/selfTrigger_Module.vhd:67]
INFO: [Synth 8-3491] module 'eth_module_full' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_module_full.vhd:35' bound to instance 'ETH0' of component 'eth_module_full' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:330]
INFO: [Synth 8-638] synthesizing module 'eth_module_full' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_module_full.vhd:62]
INFO: [Synth 8-3491] module 'gig_ethernet_pcs_pma_0' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.runs/synth_1/.Xil/Vivado-20640-danielA/realtime/gig_ethernet_pcs_pma_0_stub.vhdl:6' bound to instance 'ETH_PHY_COM' of component 'gig_ethernet_pcs_pma_0' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_module_full.vhd:275]
INFO: [Synth 8-638] synthesizing module 'gig_ethernet_pcs_pma_0' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.runs/synth_1/.Xil/Vivado-20640-danielA/realtime/gig_ethernet_pcs_pma_0_stub.vhdl:48]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter TX_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'eth_mac_1g_gmii_fifo_mod' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii_fifo_mod.v:28' bound to instance 'ETH_MAC_COM' of component 'eth_mac_1g_gmii_fifo_mod' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_module_full.vhd:319]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_gmii_fifo_mod' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii_fifo_mod.v:28]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter TX_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_gmii_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter AXIS_DATA_WIDTH bound to: 8 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_gmii' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gmii_phy_if' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/gmii_phy_if.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1619]
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1619]
INFO: [Synth 8-6157] synthesizing module 'ssio_sdr_in' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/ssio_sdr_in.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1791]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1791]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1857]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1857]
INFO: [Synth 8-6155] done synthesizing module 'ssio_sdr_in' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/ssio_sdr_in.v:34]
INFO: [Synth 8-6157] synthesizing module 'ssio_sdr_out' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/ssio_sdr_out.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'oddr_2' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/oddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:94765]
INFO: [Synth 8-6155] done synthesizing module 'oddr_2' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/oddr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ssio_sdr_out' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/ssio_sdr_out.v:34]
INFO: [Synth 8-6155] done synthesizing module 'gmii_phy_if' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/gmii_phy_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g.v:34]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_rx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/axis_gmii_rx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/lfsr.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/axis_gmii_rx.v:189]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_rx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/axis_gmii_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_tx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/axis_gmii_tx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TS_CTRL_IN_TUSER bound to: 0 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/axis_gmii_tx.v:365]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_tx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/axis_gmii_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g.v:34]
WARNING: [Synth 8-7071] port 'tx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_tag' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_valid' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_resend' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_lfc_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pfc_resend' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_pfc_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_lfc_pause_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pause_req' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_pause_ack' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'tx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'rx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_mcf' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_mcf' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_lfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_tx_pfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_lfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_pkt' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xon' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_xoff' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'stat_rx_pfc_paused' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_mcast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_mcast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_dst_ucast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_dst_ucast' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_lfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_lfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_opcode_pfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_check_opcode_pfc' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_forward' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_mcf_rx_enable' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_dst' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_quanta' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_lfc_refresh' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_dst' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_src' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_eth_type' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_quanta' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_tx_pfc_refresh' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_lfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_opcode' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7071] port 'cfg_rx_pfc_en' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
WARNING: [Synth 8-7023] instance 'eth_mac_1g_inst' of module 'eth_mac_1g' has 98 connections declared, but only 29 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:222]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_gmii' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b0 
	Parameter S_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo_adapter.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b0 
	Parameter M_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo_adapter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_gmii_fifo' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_gmii_fifo_mod' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_mac_1g_gmii_fifo_mod.v:28]
INFO: [Synth 8-3491] module 'eth_axi_core' declared at 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:27' bound to instance 'ETH_FR_GEN' of component 'eth_axi_core' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_module_full.vhd:370]
INFO: [Synth 8-6157] synthesizing module 'eth_axi_core' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:27]
	Parameter UDP_CHECKSUM_PAYLOAD_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter INTERNAL_AXI_FIFO_DEPTH bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_axis_rx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_rx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_rx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_rx.v:34]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:229]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:229]
WARNING: [Synth 8-7023] instance 'eth_axis_rx_inst' of module 'eth_axis_rx' has 21 connections declared, but only 19 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:229]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_tx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_tx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_tx.v:34]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:256]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:256]
WARNING: [Synth 8-7023] instance 'eth_axis_tx_inst' of module 'eth_axis_tx' has 20 connections declared, but only 18 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:256]
INFO: [Synth 8-6157] synthesizing module 'udp_complete' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_complete.v:34]
	Parameter UDP_CHECKSUM_PAYLOAD_FIFO_DEPTH bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ip_arb_mux' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arbiter.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/priority_encoder.v:34]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ip_arb_mux' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_complete' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_complete.v:34]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_arb_mux' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_arb_mux' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_rx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_eth_rx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_eth_rx.v:311]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_eth_rx.v:279]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_rx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_eth_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_tx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_eth_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_eth_tx.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_eth_tx.v:209]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_tx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_eth_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip.v:274]
INFO: [Synth 8-6155] done synthesizing module 'ip' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp.v:34]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arp_eth_rx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_rx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_rx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_eth_tx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_tx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_tx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_tx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_cache.v:34]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/lfsr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_cache.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arp' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp.v:34]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_complete.v:401]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_complete.v:401]
WARNING: [Synth 8-7023] instance 'arp_inst' of module 'arp' has 36 connections declared, but only 34 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_complete.v:401]
INFO: [Synth 8-6155] done synthesizing module 'ip_complete' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp.v:34]
	Parameter CHECKSUM_GEN_ENABLE bound to: 1 - type: integer 
	Parameter CHECKSUM_PAYLOAD_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter CHECKSUM_HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_gen' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_checksum_gen.v:34]
	Parameter PAYLOAD_FIFO_DEPTH bound to: 8192 - type: integer 
	Parameter HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_fifo.v:34]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_fifo.v:34]
WARNING: [Synth 8-7071] port 'status_depth' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_checksum_gen.v:214]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'axis_fifo' is unconnected for instance 'payload_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_checksum_gen.v:214]
WARNING: [Synth 8-7023] instance 'payload_fifo' of module 'axis_fifo' has 23 connections declared, but only 21 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_checksum_gen.v:214]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_checksum_gen.v:450]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_gen' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_checksum_gen.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_rx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_ip_rx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_ip_rx.v:265]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_rx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_ip_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_tx' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_ip_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_ip_tx.v:240]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_tx' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_ip_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp_complete' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_complete.v:34]
WARNING: [Synth 8-7071] port 'status_depth' of module 'axis_fifo' is unconnected for instance 'udp_payload_rx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:457]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'axis_fifo' is unconnected for instance 'udp_payload_rx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:457]
WARNING: [Synth 8-7023] instance 'udp_payload_rx_fifo' of module 'axis_fifo' has 23 connections declared, but only 21 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:457]
WARNING: [Synth 8-7071] port 'status_depth' of module 'axis_fifo' is unconnected for instance 'udp_payload_tx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:498]
WARNING: [Synth 8-7071] port 'status_depth_commit' of module 'axis_fifo' is unconnected for instance 'udp_payload_tx_fifo' [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:498]
WARNING: [Synth 8-7023] instance 'udp_payload_tx_fifo' of module 'axis_fifo' has 23 connections declared, but only 21 given [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:498]
INFO: [Synth 8-6155] done synthesizing module 'eth_axi_core' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:27]
INFO: [Synth 8-256] done synthesizing module 'eth_module_full' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_module_full.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'daphne1_arch' (0#1) [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element r_hpf_data_15_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/Self-trigger_VHDL.vhd:1044]
WARNING: [Synth 8-6014] Unused sequential element RST_GEN_BOTH.resetCounter_rd_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ResetMemory_Module.vhd:324]
WARNING: [Synth 8-3848] Net dip_pattern in module/entity unimacro_FIFO_DUALCLOCK_MACRO does not have driver. [C:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd:590]
WARNING: [Synth 8-6014] Unused sequential element ptp_ts_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/axis_gmii_rx.v:259]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/axis_gmii_tx.v:429]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_tag_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/axis_gmii_tx.v:430]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_valid_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/axis_gmii_tx.v:431]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:373]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:386]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_gray_sync2_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:484]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:565]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:373]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:386]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_gray_sync2_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:484]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_async_fifo.v:565]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tdata_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_rx.v:290]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_rx.v:291]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tuser_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_rx.v:292]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tlast_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_rx.v:296]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_rx.v:379]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_rx.v:384]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tdata_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_tx.v:297]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_tx.v:298]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tuser_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_tx.v:299]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tlast_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_tx.v:303]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_tx.v:383]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_axis_tx.v:388]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_arb_mux.v:374]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tid_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_arb_mux.v:376]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tdest_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_arb_mux.v:377]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_arb_mux.v:381]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tid_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_arb_mux.v:383]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tdest_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/ip_arb_mux.v:384]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_arb_mux.v:283]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tid_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_arb_mux.v:285]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tdest_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_arb_mux.v:286]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_arb_mux.v:290]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tid_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_arb_mux.v:292]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tdest_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/eth_arb_mux.v:293]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_rx.v:176]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_tx.v:342]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_tx.v:347]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/arp_eth_tx.v:165]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_fifo.v:273]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_fifo.v:274]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_fifo.v:218]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/axis_fifo.v:219]
WARNING: [Synth 8-6014] Unused sequential element s_udp_payload_axis_tready_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/Nexys_AFE_Link/udp_checksum_gen.v:521]
WARNING: [Synth 8-6014] Unused sequential element match_cond_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:211]
WARNING: [Synth 8-6014] Unused sequential element no_match_reg_reg was removed.  [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_axi_core.v:212]
WARNING: [Synth 8-3848] Net cfg_ifg_aux in module/entity eth_module_full does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/eth_module_full.vhd:73]
WARNING: [Synth 8-3848] Net daq0_sfp_tx_dis in module/entity daphne1_arch does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:57]
WARNING: [Synth 8-3848] Net daq0_sfp_scl in module/entity daphne1_arch does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:58]
WARNING: [Synth 8-3848] Net daq0_sfp_sda in module/entity daphne1_arch does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:58]
WARNING: [Synth 8-3848] Net daq1_tx_p in module/entity daphne1_arch does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:60]
WARNING: [Synth 8-3848] Net daq1_tx_n in module/entity daphne1_arch does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:60]
WARNING: [Synth 8-3848] Net daq1_sfp_tx_dis in module/entity daphne1_arch does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:63]
WARNING: [Synth 8-3848] Net daq1_sfp_scl in module/entity daphne1_arch does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:64]
WARNING: [Synth 8-3848] Net daq1_sfp_sda in module/entity daphne1_arch does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:64]
WARNING: [Synth 8-3848] Net cdr_sfp_tx_dis in module/entity daphne1_arch does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:72]
WARNING: [Synth 8-3848] Net cdr_sfp_tx_p in module/entity daphne1_arch does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:73]
WARNING: [Synth 8-3848] Net cdr_sfp_tx_n in module/entity daphne1_arch does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:73]
WARNING: [Synth 8-3848] Net spi_miso in module/entity daphne1_arch does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:85]
WARNING: [Synth 8-3848] Net spi_irq in module/entity daphne1_arch does not have driver. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.srcs/sources_1/new/daphne1.vhd:86]
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[15] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[14] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[13] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[12] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[11] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[10] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[9] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[8] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[7] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[6] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[5] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[4] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[3] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[2] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[1] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[0] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[15] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[14] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[13] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[12] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[11] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[10] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[9] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[8] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[7] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[6] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[5] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[4] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[3] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[2] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[1] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[0] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tkeep[0] in module arp_eth_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[31] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[30] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[29] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[28] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[27] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[26] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[25] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[24] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[23] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[22] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[21] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[20] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[19] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[18] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[17] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[16] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[15] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[14] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[13] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[12] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[11] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[10] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[9] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[8] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[7] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[6] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[5] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[4] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[3] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[2] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[1] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[0] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tkeep[1] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tkeep[0] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[15] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[14] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[13] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[12] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[11] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[10] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[9] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[8] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[7] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[6] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[5] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[4] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[3] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[2] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[1] in module eth_arb_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tid[0] in module eth_arb_mux is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.242 . Memory (MB): peak = 2775.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'ETH0/ETH_PHY_COM'
Finished Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.gen/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_in_context.xdc] for cell 'ETH0/ETH_PHY_COM'
Parsing XDC File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc:104]
Finished Parsing XDC File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/daphne1_arch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/daphne1_arch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2775.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instance 
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 4 instances
  IBUFGDS => IBUFDS: 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2775.078 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 30).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 30).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 32).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 32).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 34).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 37).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 37).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 37).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 37).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 37).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 37).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 37).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 37).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 37).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 37).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 37).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 37).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 37).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 40).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 40).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 40).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 40).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 40).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 43).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/s_rst_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 43).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 45).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 45).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 47).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 50).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 53).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 53).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 53).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync2_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 53).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 53).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/tx_mii_select_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 83).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/tx_mii_select_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 83).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 85).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 85).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/rx_prescale_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 87).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/rx_prescale_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 87).
Applied set_property ASYNC_REG = true for ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/rx_prescale_sync_reg. (constraint file  C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc, line 87).
Applied set_property KEEP_HIERARCHY = SOFT for ETH0/ETH_PHY_COM. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'bitFSM_Module'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'frameFSM_Module'
INFO: [Synth 8-802] inferred FSM for state register 'State_WR_reg' in module 'trigSaveReadFSM'
INFO: [Synth 8-802] inferred FSM for state register 'State_RD_reg' in module 'trigSaveReadFSM'
INFO: [Synth 8-802] inferred FSM for state register 'RST_GEN_BOTH.resetCounter_wr_reg' in module 'ResetMemory_Module'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'wrFSM_Module'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'rdFSM_Module'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'AXI_FIFO_Adapter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
              need_align |                              001 |                              001
             check_phase |                              010 |                              010
                  iSTATE |                              011 |                              110
        phase_overflowed |                              100 |                              011
                up_phase |                              101 |                              100
                  asleep |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'bitFSM_Module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                             0001 |                               00
             check_frame |                             0010 |                               01
                  iSTATE |                             0100 |                               11
            exec_bitslip |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'frameFSM_Module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                    idle |                               01 |                               01
               save_data |                               10 |                               10
         read_data_after |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_WR_reg' using encoding 'sequential' in module 'trigSaveReadFSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                    idle |                               01 |                               01
               read_data |                               10 |                               10
             hold_stream |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_RD_reg' using encoding 'sequential' in module 'trigSaveReadFSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                              000
*
                  iSTATE |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RST_GEN_BOTH.resetCounter_wr_reg' using encoding 'sequential' in module 'ResetMemory_Module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                    idle |                               01 |                               01
                   error |                               10 |                               11
                   write |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'wrFSM_Module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                    idle |                               01 |                               01
                   error |                               10 |                               11
                    read |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'rdFSM_Module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               00
                    idle |                               01 |                               01
                send_msb |                               10 |                               10
                send_lsb |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'AXI_FIFO_Adapter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
           STATE_PAYLOAD |                              010 |                              001
         STATE_WAIT_LAST |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                         00000001 |                              000
          STATE_PREAMBLE |                         00000010 |                              001
           STATE_PAYLOAD |                         00000100 |                              010
              STATE_LAST |                         00001000 |                              011
               STATE_PAD |                         00010000 |                              100
               STATE_FCS |                         00100000 |                              101
          STATE_WAIT_END |                         01000000 |                              110
               STATE_IFG |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_READ_HEADER |                              001 |                              001
         STATE_WAIT_LAST |                              010 |                              100
      STATE_READ_PAYLOAD |                              011 |                              010
 STATE_READ_PAYLOAD_LAST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_eth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0001 |                              000
      STATE_WRITE_HEADER |                             0010 |                              001
     STATE_WRITE_PAYLOAD |                             0100 |                              010
STATE_WRITE_PAYLOAD_LAST |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ip_eth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
         STATE_ARP_QUERY |                               01 |                               01
       STATE_WAIT_PACKET |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip'
WARNING: [Synth 8-6430] The Block RAM "arp_cache:/ip_addr_mem_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
       STATE_READ_HEADER |                               01 |                              001
      STATE_READ_PAYLOAD |                               10 |                              010
 STATE_READ_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
      STATE_WRITE_HEADER |                               01 |                              001
     STATE_WRITE_PAYLOAD |                               10 |                              010
STATE_WRITE_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   36 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 12    
	   2 Input   16 Bit       Adders := 13    
	   2 Input   14 Bit       Adders := 5     
	   3 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     14 Bit         XORs := 8     
	   2 Input     13 Bit         XORs := 5     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 165   
	   3 Input      1 Bit         XORs := 44    
	   4 Input      1 Bit         XORs := 20    
	   5 Input      1 Bit         XORs := 20    
	   6 Input      1 Bit         XORs := 20    
	   8 Input      1 Bit         XORs := 14    
	   7 Input      1 Bit         XORs := 12    
	   9 Input      1 Bit         XORs := 10    
	  10 Input      1 Bit         XORs := 6     
	  12 Input      1 Bit         XORs := 6     
	  14 Input      1 Bit         XORs := 4     
	  17 Input      1 Bit         XORs := 8     
	  13 Input      1 Bit         XORs := 4     
	  16 Input      1 Bit         XORs := 12    
	  20 Input      1 Bit         XORs := 8     
	  21 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 10    
	  19 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 4     
	  24 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 4     
	  23 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 32    
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 52    
	               14 Bit    Registers := 89    
	               13 Bit    Registers := 14    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 45    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 268   
+---RAMs : 
	              80K Bit	(8192 X 10 bit)          RAMs := 4     
	              40K Bit	(4096 X 10 bit)          RAMs := 1     
	              24K Bit	(512 X 48 bit)          RAMs := 1     
	              16K Bit	(512 X 32 bit)          RAMs := 1     
	              512 Bit	(512 X 1 bit)          RAMs := 1     
	              384 Bit	(8 X 48 bit)          RAMs := 2     
	              256 Bit	(8 X 32 bit)          RAMs := 2     
	              128 Bit	(8 X 16 bit)          RAMs := 7     
	              104 Bit	(8 X 13 bit)          RAMs := 1     
	               64 Bit	(8 X 8 bit)          RAMs := 1     
	               48 Bit	(8 X 6 bit)          RAMs := 1     
	               32 Bit	(8 X 4 bit)          RAMs := 2     
	               24 Bit	(8 X 3 bit)          RAMs := 1     
	               16 Bit	(8 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 21    
	   6 Input   36 Bit        Muxes := 1     
	   3 Input   36 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   7 Input   32 Bit        Muxes := 1     
	   5 Input   28 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 14    
	   5 Input   16 Bit        Muxes := 2     
	  21 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 3     
	   7 Input   16 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 13    
	   2 Input   13 Bit        Muxes := 13    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 88    
	   4 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   8 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 19    
	   4 Input    4 Bit        Muxes := 1     
	  21 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   3 Input    3 Bit        Muxes := 7     
	  21 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  38 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 5     
	   7 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 11    
	   2 Input    2 Bit        Muxes := 61    
	   3 Input    2 Bit        Muxes := 6     
	  22 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 386   
	   7 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 57    
	   3 Input    1 Bit        Muxes := 16    
	   8 Input    1 Bit        Muxes := 24    
	  21 Input    1 Bit        Muxes := 25    
	   5 Input    1 Bit        Muxes := 34    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_14_reg, operation Mode is: (A''*(B:0x3ffef))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_13_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_14_reg.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_14_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_14_reg.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_14_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_14_reg.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_140 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_14_reg.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30, operation Mode is: PCIN+(A''*(B:0x3ffb2))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_7_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_8_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_8_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_80 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30, operation Mode is: PCIN+(A''*(B:0x3ffd8))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_12_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_13_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_13_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_130 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30, operation Mode is: PCIN+(A''*(B:0x3ffc9))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_11_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_12_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_12_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_120 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30, operation Mode is: PCIN+(ACIN*(B:0x3ffbd))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_11_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_110 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30, operation Mode is: PCIN+(A''*(B:0x3ffb6))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_9_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_10_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_10_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_100 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30, operation Mode is: PCIN+(ACIN*(B:0x3ffb2))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_9_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_90 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult30.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_7_reg, operation Mode is: (A''*(B:0x3ffb4))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_6_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_7_reg.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_7_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_7_reg.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_7_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_7_reg.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_70 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_7_reg.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10, operation Mode is: PCIN+(A2*(B:0x3ffe2))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_0_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_0_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_00 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffb9))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_5_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_6_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_6_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_60 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffbe))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_4_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_5_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_5_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_50 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffc5))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_4_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_40 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10, operation Mode is: PCIN+(A''*(B:0x3ffcc))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_2_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_3_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_3_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_30 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10, operation Mode is: PCIN+(ACIN*(B:0x3ffd3))'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_2_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_20 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10.
DSP Report: Generating DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg, operation Mode is: (PCIN+(A''*(B:0x3ffdb))')'.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_0_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_hpf_data_1_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg.
DSP Report: register AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_1_reg is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult10 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg.
DSP Report: operator AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_multdata_10 is absorbed into DSP AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_sumamult1_reg.
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6430] The Block RAM "\ETH0/ETH_FR_GEN/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst/ip_addr_mem_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "ETH0/ETH_FR_GEN/udp_payload_tx_fifo/mem_reg" due to constant propagation. Old ram width 10 bits, new ram width 9 bits.
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (AFE0_ST_0/FSM_CTRL_COM/FSM_sequential_State_WR_reg[1]) is unused and will be removed from module daphne1_arch.
WARNING: [Synth 8-3332] Sequential element (AFE0_ST_0/FSM_CTRL_COM/FSM_sequential_State_WR_reg[0]) is unused and will be removed from module daphne1_arch.
WARNING: [Synth 8-3332] Sequential element (AFE0_ST_0/FSM_CTRL_COM/FSM_sequential_State_RD_reg[1]) is unused and will be removed from module daphne1_arch.
WARNING: [Synth 8-3332] Sequential element (AFE0_ST_0/FSM_CTRL_COM/FSM_sequential_State_RD_reg[0]) is unused and will be removed from module daphne1_arch.
WARNING: [Synth 8-3332] Sequential element (AFE0_ST_0/FIFO_INST_COM/MEMORY_CTRL_COM/READ_FSM/FSM_sequential_State_reg[1]) is unused and will be removed from module daphne1_arch.
WARNING: [Synth 8-3332] Sequential element (AFE0_ST_0/FIFO_INST_COM/MEMORY_CTRL_COM/READ_FSM/FSM_sequential_State_reg[0]) is unused and will be removed from module daphne1_arch.
WARNING: [Synth 8-3332] Sequential element (AFE0_ST_0/FIFO_INST_COM/FSM_sequential_State_reg[1]) is unused and will be removed from module daphne1_arch.
WARNING: [Synth 8-3332] Sequential element (AFE0_ST_0/FIFO_INST_COM/FSM_sequential_State_reg[0]) is unused and will be removed from module daphne1_arch.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------------------------+---------------+----------------+
|Module Name | RTL Object                          | Depth x Width | Implemented As | 
+------------+-------------------------------------+---------------+----------------+
|ip_complete | ip_inst/ip_eth_tx_inst/hdr_sum_next | 32x1          | LUT            | 
+------------+-------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                    | RTL Object                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|daphne1_arch                                                                   | ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/mem_reg | 8 K x 10(NO_CHANGE)    | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|daphne1_arch                                                                   | ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/mem_reg | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | ip_addr_mem_reg                                                      | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | mac_addr_mem_reg                                                     | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/payload_fifo/mem_reg                           | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|daphne1_arch                                                                   | ETH0/ETH_FR_GEN/udp_payload_tx_fifo/mem_reg                          | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+-------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                                    | RTL Object                                    | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|\ETH0/ETH_FR_GEN/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                 | Implied   | 512 x 1              | RAM128X1D x 4  | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3     | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2     | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6     | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6     | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3     | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3     | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3     | 
+-------------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|self_trigger | (A''*(B:0x3ffef))'         | 14     | 6      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1_arch | PCIN+(A''*(B:0x3ffb2))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffd8))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffc9))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffbd))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A''*(B:0x3ffb6))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffb2))'   | 14     | 8      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (A''*(B:0x3ffb4))'         | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(A2*(B:0x3ffe2))'     | 14     | 6      | -      | -      | 28     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1_arch | PCIN+(A''*(B:0x3ffb9))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1_arch | PCIN+(A''*(B:0x3ffbe))'    | 14     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffc5))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1_arch | PCIN+(A''*(B:0x3ffcc))'    | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | PCIN+(ACIN*(B:0x3ffd3))'   | 14     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger | (PCIN+(A''*(B:0x3ffdb))')' | 14     | 7      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+-------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 134 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc:134]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 135 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc:135]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 136 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc:136]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 137 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc:137]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 139 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc:139]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 140 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc:140]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 141 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc:141]
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 142 of C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/xilinx/constraints.xdc:142]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                    | RTL Object                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|daphne1_arch                                                                   | ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/tx_fifo/fifo_inst/mem_reg | 8 K x 10(NO_CHANGE)    | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|daphne1_arch                                                                   | ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/rx_fifo/fifo_inst/mem_reg | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | ip_addr_mem_reg                                                      | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | mac_addr_mem_reg                                                     | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/payload_fifo/mem_reg                           | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|daphne1_arch                                                                   | ETH0/ETH_FR_GEN/udp_payload_tx_fifo/mem_reg                          | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
+-------------------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                                    | RTL Object                                    | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+
|\ETH0/ETH_FR_GEN/udp_complete_inst /ip_complete_inst/\arp_inst/arp_cache_inst  | valid_mem_reg                                 | Implied   | 512 x 1              | RAM128X1D x 4  | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M x 3     | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M x 2     | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M x 6     | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M x 6     | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M x 3     | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M x 3     | 
|\ETH0/ETH_FR_GEN/udp_complete_inst /udp_inst                                   | udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M x 3     | 
+-------------------------------------------------------------------------------+-----------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ETH0/ETH_FR_GEN/udp_payload_tx_fifo/mem_reg_1' (RAMB36E1_3) to 'ETH0/ETH_FR_GEN/udp_payload_tx_fifo/mem_reg_0'
INFO: [Synth 8-7052] The timing for the instance ETH0/ETH_FR_GEN/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ETH0/ETH_FR_GEN/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ETH0/ETH_FR_GEN/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg_1' (RAMB36E1_6) to 'ETH0/ETH_FR_GEN/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg_0'
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1]  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|daphne1_arch | AFE0_CH_0/CLK_COM/rst_pll_reg                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|daphne1_arch | AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_data_14_reg[13] | 5      | 14    | NO           | NO                 | NO                | 14     | 0       | 
|daphne1_arch | AFE0_ST_0/SELF_TRIGGER_TOP_COM/r_data_9_reg[13]  | 10     | 14    | YES          | NO                 | YES               | 14     | 0       | 
|daphne1_arch | AFE0_ST_0/SELF_TRIGGER_TOP_COM/o_data_reg[13]    | 50     | 14    | YES          | NO                 | YES               | 0      | 28      | 
+-------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_slice__parameterized1 | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_slice                 | C'+D-A'*B        | 14     | 17     | 48     | 14     | 48     | 1    | 0    | 0    | 0    | 0     | 0    | 0    | 
|self_trigger              | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|daphne1_arch              | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | (PCIN+(A*B)')'   | 0      | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|self_trigger              | (A''*B)'         | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|self_trigger              | PCIN+(A'*B)'     | 30     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1_arch              | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1_arch              | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|daphne1_arch              | PCIN+(A''*B)'    | 30     | 18     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | PCIN+(A*B)'      | 0      | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 0    | 
|self_trigger              | (PCIN+(A''*B)')' | 30     | 18     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+--------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |gig_ethernet_pcs_pma_0 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |gig_ethernet_pcs_pma_0_bbox |     1|
|2     |BUFG                        |     6|
|3     |BUFGMUX                     |     1|
|4     |BUFGMUX_CTRL                |     4|
|5     |BUFIO                       |     1|
|6     |BUFR                        |     1|
|7     |CARRY4                      |   224|
|8     |DSP48E1                     |    17|
|17    |FIFO36E1                    |     1|
|18    |ISERDESE2                   |     4|
|20    |LUT1                        |   172|
|21    |LUT2                        |   351|
|22    |LUT3                        |   379|
|23    |LUT4                        |   204|
|24    |LUT5                        |   346|
|25    |LUT6                        |   626|
|26    |MMCME2_ADV                  |     1|
|27    |MUXF7                       |     5|
|28    |ODDR                        |     2|
|30    |PLLE2_BASE                  |     1|
|31    |RAM128X1D                   |     4|
|32    |RAM32M                      |    12|
|33    |RAMB18E1                    |     5|
|37    |RAMB36E1                    |     6|
|41    |SRL16E                      |    29|
|42    |SRLC32E                     |    28|
|43    |FDPE                        |    11|
|44    |FDRE                        |  2666|
|45    |FDSE                        |   179|
|46    |IBUF                        |     3|
|47    |IBUFDS                      |     4|
|48    |IBUFGDS                     |     1|
|49    |OBUF                        |     7|
|50    |OBUFDS                      |     1|
|51    |OBUFT                       |    14|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 2775.078 ; gain = 845.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 208 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:16 . Memory (MB): peak = 2775.078 ; gain = 845.742
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 2775.078 ; gain = 845.742
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2775.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[8] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_ssio_sdr_inst/output_q_reg_reg[9] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[8] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance ETH0/ETH_MAC_COM/eth_mac_1g_gmii_fifo_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_ssio_sdr_inst/output_q_reg_reg[9] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2791.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instance 
  BUFGMUX_CTRL => BUFGCTRL (inverted pins: S0): 4 instances
  IBUFGDS => IBUFDS: 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

Synth Design complete | Checksum: 4f10c5a2
INFO: [Common 17-83] Releasing license: Synthesis
306 Infos, 353 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 2791.066 ; gain = 1297.512
INFO: [Common 17-1381] The checkpoint 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/DAPHNE_Full/DAPHNE_Full.runs/synth_1/daphne1_arch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file daphne1_arch_utilization_synth.rpt -pb daphne1_arch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 23 15:57:57 2023...
