rd_("Eg<code>true</code> if the instruction has the <code>LOCK</code> prefix (<code>F0</code>)CeChecks whether the device is a multi-function device.BkHas PREFETCHWT1 (Intel\xc2\xae Xeon Phi\xe2\x84\xa2 only).0Fk<code>true</code> if the instruction has the <code>REPE</code> or <code>REP</code> prefix (<code>F3</code>)CnIntel Turbo Boost Technology Available (see description of \xe2\x80\xa60ClCreate an iterator which gives both of the index and the \xe2\x80\xa6AkIgnores the trailing bytes.BoSets the <code>ImageLoadPhysAddrTag</code> tag.ClGets the operand\xe2\x80\x99s immediate value. Use this method if \xe2\x80\xa6ClSize in bytes of the second immediate, or 0 if there\xe2\x80\x99s \xe2\x80\xa6BdIf true, the system implements PSCI.BcIncrease the number of free blocks.BcIncrease the number of free inodes.CeThe first address for which this entry has unwind \xe2\x80\xa6AlReturns the inner DMA slice.0AbAn inode allocatorAmStarting block of inode tableAjInserts a negative dentry.DeConverts the element-wise <code>Domain</code> into the equivalent \xe2\x80\xa6BnConverts back to the [<code>BoundPort</code>].ChCoverts <code>self</code> into a <code>&amp;[u8]</code>.BgChecks if the given address is aligned.CfChecks if the block group will backup the super block.EdReturns <code>true</code> if this address part of the <code>198.18.0.0/15</code> \xe2\x80\xa6D`Indicates whether the socket error is <code>ECONNREFUSED</code>.DfIndicates if the last <code>connect()</code> is considered to be done.BlReturns whether the inode is a fast symlink.BjReturns whether the range is fully mapped.EeReturns whether the <code>read()</code>/<code>write()</code> operation should use \xe2\x80\xa6BlChecks if the given address is page-aligned.EjReturns <code>true</code> if and only if <code>self == 2^k</code> for some <code>k</code>.CmChecks if the CPU is currently in the task context (level \xe2\x80\xa6BcIssues a pending TLB flush request.CjInstruction TLB number of entries for 2-MB and 4-MB pages.CjL2 Instruction TLB number of entries for 2-MB and 4-MB \xe2\x80\xa610AcTime of last check.0CmContains transient copy of the address of the lock entry, \xe2\x80\xa6ClAcquires an upgradable lock, blocking the current thread \xe2\x80\xa6ChLook ahead position in the current window, where the \xe2\x80\xa6DcReturns a <code>CursorMut</code> pointing at the gap before the \xe2\x80\xa60DhReturns a <code>CursorMut</code> pointing to the first element whose \xe2\x80\xa6CnRearranges the internal storage of this deque so it is one \xe2\x80\xa6BmCreates and maps the segment VMO to the VMAR.Ee<code>true</code> if merging-masking, <code>false</code> if zeroing-masking. Only \xe2\x80\xa6A`Mode attributes.BeModifies the end address of the heap.CnSoftware-defined ID for owner-defined configuration of the \xe2\x80\xa6EjInterprets the prefix of the given <code>source</code> as a <code>&amp;mut Self</code> \xe2\x80\xa600EjInterprets the suffix of the given <code>source</code> as a <code>&amp;mut Self</code> \xe2\x80\xa600ClReturns the default socket level options for unix stream \xe2\x80\xa6BbCreates a new unspecified address.DgCreates a new bitmap font with the specified <code>vpitch</code> value.CjThe time when we should do the next poll. We store the \xe2\x80\xa6CbNotifies the device driver that polling has ended.CkNotifies the device driver that a polling operation has \xe2\x80\xa6CkNotifies <code>TidEvent::Exit</code> events to the subject.Aenumber of FAT sectorsoNumber of banksCiCalculates the offset of the specified field from the \xe2\x80\xa6ClCalculates the offset of the specified union member from \xe2\x80\xa6BkChange the background color to bright black000BkChange the foreground color to bright blackBkChange the background color to bright green000BkChange the foreground color to bright greenBkChange the background color to bright white000BkChange the foreground color to bright whiteChCalled by the formatter. The method can override any \xe2\x80\xa6CaComputes the absolute value of <code>self</code>.BbCalculates <code>self + rhs</code>CnReturns a tuple of the sum along with a boolean indicating \xe2\x80\xa6DmCalculates the divisor when <code>self</code> is divided by <code>rhs</code>.DhCalculates the multiplication of <code>self</code> and <code>rhs</code>.CgReturns a tuple of the product along with a boolean \xe2\x80\xa6CmNegates self, overflowing if this is equal to the minimum \xe2\x80\xa6DiRaises self to the power of <code>exp</code>, using exponentiation by \xe2\x80\xa6DoCalculates the remainder when <code>self</code> is divided by <code>rhs</code>.BjShifts self left by <code>rhs</code> bits.BkShifts self right by <code>rhs</code> bits.BbCalculates <code>self - rhs</code>CjReturns a tuple of the difference along with a boolean \xe2\x80\xa6CmReturns the index of the partition point according to the \xe2\x80\xa6CkA memory region that is stolen for PCI configuration space.BjReturns the thread\xe2\x80\x99s pending signal set.BdA fast and scalable per-CPU counter.EfMutably borrows <code>self</code>, then passes <code>self.borrow_mut()</code> into \xe2\x80\xa600BiPopulates device memory for this mapping.CjTracks the \xe2\x80\x9cpopulated\xe2\x80\x9d status of this node and its \xe2\x80\xa6CeReturns a range of pages, inclusive <code>end</code>.CfReturns a range of frames, inclusive <code>end</code>.BkReturns a reference to the range lock list.CjComputes a const raw pointer to the given field of the \xe2\x80\xa60DeReads a copy of <code>Self</code> from the given <code>source</code>.00CoReads mount information for <code>/proc/[pid]/mountinfo</code>.BmReads a page from the backend asynchronously.DfReturns the <code>START_TIME</code>, which is the system time when \xe2\x80\xa6CbReads a POD structure from the user space in a \xe2\x80\xa6EfInterprets the prefix of the given <code>source</code> as a <code>&amp;Self</code> \xe2\x80\xa600DeInterprets the suffix of the given bytes as a <code>&amp;Self</code>.00BfGets the reference count of the frame.0AjRegisters an input device.BfRegisters a PCI driver to the PCI bus.CiRegisters a poller to listen notification for new events.CmRegisters the files with a poller, or exits early if some \xe2\x80\xa6CjRelocate a value which was read from the given section \xe2\x80\xa6BdReturns the relocated start address.BiGets the remapping index of the IRQ line.CeResets the frame to unused without up-calling the \xe2\x80\xa6oresource limitsEgResume the <code>Evaluation</code> with the provided <code>value</code>.  This will \xe2\x80\xa6CkThe thread function bound to normal workers. It pulls a \xe2\x80\xa6CgChecks if this lock has the same owner as another lock.CbReturns the amount of args currently on the stack.CgSchedules this taskless job and it will be executed \xe2\x80\xa6CiReports the valid bits of SECS.ATTRIBUTES[127:0] that \xe2\x80\xa60D`Show branch size (eg. <code>SHORT</code>, <code>NEAR PTR</code>)CjSets the number of data blocks, including the indirect \xe2\x80\xa6CcSets the block ID of double indirect block pointer.ClSets the operand\xe2\x80\x99s immediate value. Use this method if \xe2\x80\xa600CcA thread-unsafe version of <code>set_logger</code>.DkSets the memory operand\xe2\x80\x99s base register or <code>Register::None</code>\xe2\x80\xa6C`Sets whether the socket is in non-blocking mode.kNumber baseCkSets the operand\xe2\x80\x99s register value. Use this method if \xe2\x80\xa6BhSets the propagation type of this mount.CgAssigns a Interrupt Stack Table (IST) stack to this \xe2\x80\xa6BiSets the return value of the system call.CcSets the block ID of treble indirect block pointer.BfSets the thread-local storage pointer.BlSets whether the process is the vfork child.DkThe per-thread signal <code>Waker</code>, which will be used to wake up \xe2\x80\xa6CmSplits the bit-slice into mutable references of its first \xe2\x80\xa6CjIterates over subslices separated by bits that match a \xe2\x80\xa6DjSubmits self to the <code>block_device</code> and waits for the result \xe2\x80\xa6CjSubmit a new block I/O request and wait its completion \xe2\x80\xa6CeNumber of available address space identifiers (ASID).0CfWrites back all the cached inodes to the block device.BeWrites back all of the cached inodes.CkThis macro is used to define syscall handler. The first \xe2\x80\xa6DiCalls <code>.tap_err_mut()</code> only in debug builds, and is erased \xe2\x80\xa600DiCalls <code>.tap_ref_mut()</code> only in debug builds, and is erased \xe2\x80\xa600DkConverts the <code>Level</code> to the equivalent <code>LevelFilter</code>.ClConverts the index type to inclusive start and exclusive \xe2\x80\xa6CcConverts a <code>CStr</code> into a Cow&lt;str&gt;.BkGets the trap error code of this interrupt.DiAttempts to view <code>self</code> as a mutable bit-slice region with \xe2\x80\xa6CnCommits the page corresponding to the target offset in the \xe2\x80\xa6CcAttempts to acquire a shared lock without blocking.CjAttempts to upgrade an upgradable lock to an exclusive \xe2\x80\xa6ClTries to atomically upgrade an upgradable read lock into \xe2\x80\xa6DeAttempts to acquire this <code>RwLock</code> with exclusive write \xe2\x80\xa6BhThe remaining unresolved component name.AlUnshares System V semaphore.DcIf we have the only reference to <code>T</code> then unwrap it. \xe2\x80\xa6CnUpdates the CPU time recorded in the CPU clocks of current \xe2\x80\xa6DhLocks this <code>RwLock</code> with upgradable read access, blocking \xe2\x80\xa6DkReturns a <code>CursorMut</code> pointing at the gap after the greatest \xe2\x80\xa60DkReturns a <code>CursorMut</code> pointing to the last element whose key \xe2\x80\xa6BoWhether the upper inode is an opaque directory.BnSingle-Type <code>BitOrder</code> VerificationBlGets the virtual address of a memory operandCnVisit a sub-inode at offset. Return the dentry-set size of \xe2\x80\xa6DfWrites zero to <code>clear_child_tid</code> and performs a futex wake.CdPerform action with mutable reference to the cursor.000kConstructorClCreates a new bit-pointer at a specified offset from the \xe2\x80\xa6CaApplies <code>&lt;*T&gt;::wrapping_offset</code>.AbWrites a decorator0ClWrite the attributes of a private page. Create or remove \xe2\x80\xa6DeWrites a copy of <code>self</code> to the prefix of <code>dst</code>.00DeWrites a copy of <code>self</code> to the suffix of <code>dst</code>.00AjSingle-Bit Unaligned WriteCiWrites a bit into memory, tolerating unaligned addresses.CaApplies <code>&lt;*T&gt;::write_unaligned</code>.DkWrites a <code>T</code> value, truncating the value if the writers have \xe2\x80\xa6CkIntrusive xor doubly-linked list which uses less memory \xe2\x80\xa6Ee<code>true</code> if zeroing-masking, <code>false</code> if merging-masking. Only \xe2\x80\xa6BaFlags in <code>CIfaddrMsg</code>.Ba<code>ADDSD xmm1, xmm2/m64</code>Ba<code>ADDSS xmm1, xmm2/m32</code>CnLike <code>Allocate</code>, but does not change the file size.AlDevice is already connected.DfAn iterator over the headers of a <code>.debug_aranges</code> section.CoTrait that associates an <code>ArrayFactory</code> with its \xe2\x80\xa6CaAn atomic wrapper around <code>SecureBits</code>.CnThe buffer is not large enough to hold the requested data. \xe2\x80\xa6CnTransparent wrapper around a type which implements all the \xe2\x80\xa6DjMemory location contains two <code>u16</code>s (16-bit <code>BOUND</code>)CkFields for normal branch nodes in the <code>SysTree</code>.ChThis table is taken from Intel manual (Section CPUID \xe2\x80\xa60CmThe security status of the data is unknown or compromised \xe2\x80\xa6AaCR3-load exiting.AaCR3-target count.B`Enables unmasked SSE exceptions.AaCR8-load exiting.AgGuest CS access rights.ClDecode Cyrix <code>SMINT 0F7E</code> (Cyrix 6x86 or earlier)DgOverflow <code>usize::MAX</code> or other error during size computationCjA type that provides exclusive, synchronized access to \xe2\x80\xa6AnAnti-Aliasing Iterator AdapterAo<code>CMPXCHG r/m16, r16</code>Ao<code>CMPXCHG r/m32, r32</code>Ao<code>CMPXCHG r/m64, r64</code>B`There is an existing connection.BcFailed to establish the connection.CmAs Osdev Wiki defines(https://wiki.osdev.org/Exceptions): \xe2\x80\xa6ClA sub-controller responsible for CPU resource management \xe2\x80\xa6BnThe user\xe2\x80\x99s memory space of the current task.BkDefault read-only permissions for nodes \xe2\x80\xa6CmDefault read-write permissions for nodes (owner has full, \xe2\x80\xa6AgGuest DS access rights.CeAn offset into the <code>.debug_frame</code> section.CeAn offset into the <code>.debug_macro</code> section.CeAn offset into the <code>.debug_types</code> section.0CjDW_CFA_def_cfa_expressionThe DW_CFA_def_cfa_expression \xe2\x80\xa6C`The type indicator in the <code>DirEntry</code>.CjThe DirentSerializer can decide how to serialize the data.BmThe reason why a vsock connection was closed.Ba<code>DIVSD xmm1, xmm2/m64</code>Ba<code>DIVSS xmm1, xmm2/m32</code>BoManages dynamically-allocated CPU-local chunks.AbEPT-violation #VE.AgGuest ES access rights.AaException bitmap.An<code>ENQCMDS r16, m512</code>An<code>ENQCMDS r32, m512</code>An<code>ENQCMDS r64, m512</code>DdThe state of an <code>Evaluation</code> after evaluating a DWARF \xe2\x80\xa6CdStructured Extended Feature Identifiers (LEAF=0x07).0AgGuest FS access rights.Bb<code>FCMOVNBE ST(0), ST(i)</code>AgCompatible feature set.CgA mask for the file mode of a newly-created file or \xe2\x80\xa6AaFormatter optionsChA trait for types that can deallocate a frame of memory.BnA framebuffer color descriptor in the palette.AhAn RGB color type field.BkPublishes filesystem events to subscribers.Am<code>FXRSTOR m512byte</code>EfMemory location contains 512-bytes of <code>FXSAVE64</code>/<code>FXRSTOR64</code> \xe2\x80\xa6AgGuest GS access rights.DlError type for <code>Guid::try_parse</code> and <code>Guid::from_str</code>.AbIA-32e mode guest.f06_2EH00000000000CmPerformance Event Select for Counter 0 (R/W) Supports all \xe2\x80\xa6CmPerformance Event Select for Counter 1 (R/W) Supports all \xe2\x80\xa6CmPerformance Event Select for Counter 2 (R/W) Supports all \xe2\x80\xa6CmPerformance Event Select for Counter 3 (R/W) Supports all \xe2\x80\xa6BjSee Table 35-2; If CPUID.0AH:EAX[15:8] = 8000CeSee Table 35-2. See Section 14.1, Enhanced Intel  \xe2\x80\xa6CmPlatform ID (R)  See Table 35-2. The operating system can \xe2\x80\xa6CkCS register target for CPL 0 code (R/W) See Table 35-2. \xe2\x80\xa6AfHost IA32_SYSENTER_CS.AgGuest IA32_SYSENTER_CS.Ccx2APIC Interrupt Request register bits [31:0] (R/O)Cdx2APIC Interrupt Request register bits [63:32] (R/O)Cdx2APIC Interrupt Request register bits [95:64] (R/O)Cex2APIC Interrupt Request register bits [127:96] (R/O)Cfx2APIC Interrupt Request register bits [159:128] (R/O)Cfx2APIC Interrupt Request register bits [191:160] (R/O)Cfx2APIC Interrupt Request register bits [223:192] (R/O)Cfx2APIC Interrupt Request register bits [255:224] (R/O)Blx2APIC In-Service register bits [31:0] (R/O)Bmx2APIC In-Service register bits [63:32] (R/O)Bmx2APIC In-Service register bits [95:64] (R/O)Bnx2APIC In-Service register bits [127:96] (R/O)Box2APIC In-Service register bits [159:128] (R/O)Box2APIC In-Service register bits [191:160] (R/O)Box2APIC In-Service register bits [223:192] (R/O)Box2APIC In-Service register bits [255:224] (R/O)Box2APIC Spurious Interrupt Vector register (R/W)Bnx2APIC Trigger Mode register bits [31:0] (R/O)Box2APIC Trigger Mode register bits [63:32] (R/O)Box2APIC Trigger Mode register bits [95:64] (R/O)C`x2APIC Trigger Mode register bits [127:96] (R/O)Cax2APIC Trigger Mode register bits [159:128] (R/O)Cax2APIC Trigger Mode register bits [191:160] (R/O)Cax2APIC Trigger Mode register bits [223:192] (R/O)Cax2APIC Trigger Mode register bits [255:224] (R/O)BjThe status of the device\xe2\x80\x99s INTx# signal.AgGuest interrupt status.BcThe language specified was invalid.C`Interrupt Enable Register or Divisor Latch High.DhA <code>ByteSliceMut</code> that conveys no ownership, and so can be \xe2\x80\xa6CnThe size of a deref expression must not be larger than the \xe2\x80\xa6C`Invalid macro type in <code>.debug_macro</code>.AjInvalid operation occurredAbInvalid operation,CeThe given page table was not suitable to create a \xe2\x80\xa6CjControls how enter_l2_vcpu flushes the TLB context and \xe2\x80\xa6An<code>INVPCID r32, m128</code>An<code>INVPCID r64, m128</code>An<code>INVVPID r32, m128</code>An<code>INVVPID r64, m128</code>ClA marker trait for access types which allow reading port \xe2\x80\xa6CiMake <code>KEEP_CAPS</code> bit immutable (irreversible).BfInformation about L3 cache monitoring.0BcIndicates that long mode is active.C`Activates long mode, requires activating paging.CcA guardian that disables IRQs while holding a lock.BaA locked controller for a cgroup.Af<code>LOOP rel8</code>0000Ag<code>LOOPE rel8</code>0AhLONGEST ALLOWED FILENAMEBcUncore B-box 0 perfmon counter MSR.000BjUncore B-box 0 perfmon local box mask MSR.BcUncore B-box 1 perfmon counter MSR.000BjUncore B-box 1 perfmon local box mask MSR.BjSee Section 18.12.2, Performance Counters.000BcUncore C-box 0 perfmon counter MSR.00000BcUncore C-box 1 perfmon counter MSR.00000BcUncore C-box 2 perfmon counter MSR.00000BcUncore C-box 3 perfmon counter MSR.00000BcUncore C-box 4 perfmon counter MSR.00000BcUncore C-box 5 perfmon counter MSR.00000BcUncore C-box 6 perfmon counter MSR.00000BcUncore C-box 7 perfmon counter MSR.00000BcUncore C-box 8 perfmon counter MSR.00000BcUncore C-box 9 perfmon counter MSR.00000CnLast Branch Record 0 (R/W)  One of four last branch record \xe2\x80\xa6CaLast Branch Record 1 (R/W) See description of \xe2\x80\xa6BoLast Branch Record 2 See description of the \xe2\x80\xa6BoLast Branch Record 3 See description of the \xe2\x80\xa6CaLast Branch Record 4 (R/W) See description of \xe2\x80\xa6CaLast Branch Record 5 (R/W) See description of \xe2\x80\xa6CaLast Branch Record 6 (R/W) See description of \xe2\x80\xa6CaLast Branch Record 7 (R/W) See description of \xe2\x80\xa6ChLast Exception Record From Linear IP (R)  Contains a \xe2\x80\xa6BcUncore M-box 0 perfmon counter MSR.00000BcUncore M-box 1 perfmon counter MSR.00000BaPlatform Feature Requirements (R)BcUncore R-box 0 perfmon counter MSR.0000000BcUncore R-box 1 perfmon counter MSR.0BcUncore S-box 0 perfmon counter MSR.000BjUncore S-box 0 perfmon local box mask MSR.BcUncore S-box 1 perfmon counter MSR.000BjUncore S-box 1 perfmon local box mask MSR.DkAn RAII mutex guard returned by <code>MutexGuard::map</code>, which can \xe2\x80\xa6Ba<code>MAXSD xmm1, xmm2/m64</code>Ba<code>MAXSS xmm1, xmm2/m32</code>CdABI-friendly version of <code>MemoryAreaType</code>.CdA sub-controller responsible for memory resource \xe2\x80\xa6ChA structure describing a region of memory. This type \xe2\x80\xa6CnThe type of initial memory regions that are needed for the \xe2\x80\xa6Ba<code>MINSD xmm1, xmm2/m64</code>Ba<code>MINSS xmm1, xmm2/m32</code>CiInformation about how monitor/mwait works on this CPU \xe2\x80\xa60DiRepresents the inode at <code>/proc/[pid]/task/[tid]/mountinfo</code> \xe2\x80\xa6An<code>MOVMSKPD r32, xmm</code>An<code>MOVMSKPD r64, xmm</code>An<code>MOVMSKPS r32, xmm</code>An<code>MOVMSKPS r64, xmm</code>Ao<code>MOVNTDQ m128, xmm1</code>Ao<code>MOVNTPD m128, xmm1</code>Ao<code>MOVNTPS m128, xmm1</code>Ba<code>MOVSD xmm1, xmm2/m64</code>Ba<code>MOVSD xmm1/m64, xmm2</code>Ba<code>MOVSS xmm1, xmm2/m32</code>Ba<code>MOVSS xmm2/m32, xmm1</code>Ba<code>MULSD xmm1, xmm2/m64</code>Ba<code>MULSS xmm1, xmm2/m32</code>A`Native interfaceCnDisable some checks for invalid encodings of instructions, \xe2\x80\xa6CfIn ACPI spec, this area needs to be preserved when \xe2\x80\xa6CdFields for normal nodes in the <code>SysTree</code>.CnThis trait is implemented for 4KiB and 2MiB pages, but not \xe2\x80\xa6AmRegisters of a NS16550A UART.AgA resource has run out.CjDW_CFA_offset_extended_sfThe DW_CFA_offset_extended_sf \xe2\x80\xa6Ba<code>ORPD xmm1, xmm2/m128</code>Ba<code>ORPS xmm1, xmm2/m128</code>BdOutblob is generated and up-to-date.Bf128-bit location: 8 x <code>u16</code>Bf128-bit location: 4 x <code>u32</code>Bf128-bit location: 2 x <code>u52</code>Bf128-bit location: 2 x <code>u64</code>Bg256-bit location: 2 x <code>i128</code>Bg256-bit location: 16 x <code>u16</code>Bf256-bit location: 8 x <code>u32</code>Bf256-bit location: 4 x <code>u52</code>Bf256-bit location: 4 x <code>u64</code>Be32-bit location: 2 x <code>f16</code>Bg512-bit location: 32 x <code>u16</code>Bg512-bit location: 16 x <code>u32</code>Bf512-bit location: 8 x <code>u52</code>Bf512-bit location: 8 x <code>u64</code>Be64-bit location: 4 x <code>f16</code>Be64-bit location: 2 x <code>f32</code>Ao<code>PADDSIW mm, mm/m64</code>Ao<code>PADDUSB mm, mm/m64</code>Ao<code>PADDUSW mm, mm/m64</code>CeThis trait represents the backend for the page cache.Ba<code>PAND xmm1, xmm2/m128</code>Dj<code>ParsedEhFrameHdr</code> contains the parsed information from the \xe2\x80\xa6CiDescribes a set of regions of physical memory used to \xe2\x80\xa6Ao<code>PCMPEQB mm, mm/m64</code>Ao<code>PCMPEQD mm, mm/m64</code>Ao<code>PCMPEQW mm, mm/m64</code>Ao<code>PCMPGTB mm, mm/m64</code>Ao<code>PCMPGTD mm, mm/m64</code>Ao<code>PCMPGTW mm, mm/m64</code>CkRepresents the run queue for each CPU core. It stores a \xe2\x80\xa6AbPermission denied.AoPermission denied for operationBa<code>PHADDSW mm1, mm2/m64</code>Ba<code>PHSUBSW mm1, mm2/m64</code>CkA passed <code>u64</code> was not a valid physical address.B`Pin-based VM-execution controls.Ao<code>PMADDWD mm, mm/m64</code>An<code>PMOVMSKB r32, xmm</code>An<code>PMOVMSKB r64, xmm</code>Ao<code>PMULHRW mm, mm/m64</code>Ba<code>PMULHUW mm1, mm2/m64</code>Ba<code>PMULUDQ mm1, mm2/m64</code>AbPrimary bus numberCdAn iterator over the processes of the process group.CdAn iterator over the processes of the process table.CcA guard to the <code>Vmar</code> used by a process.Ao<code>PSUBSIW mm, mm/m64</code>Ao<code>PSUBUSB mm, mm/m64</code>Ao<code>PSUBUSW mm, mm/m64</code>Ba<code>PXOR xmm1, xmm2/m128</code>CeMessages that fit into the <code>MessageQueue</code>.AkRange reserved for OEM use.0AnAnti-Aliasing Iterator AdapterDgAn offset into either the <code>.debug_ranges</code> section or the \xe2\x80\xa6CiArchitecture-specific data reported with a page-fault \xe2\x80\xa6DhAdditional methods for <code>RwLock</code>s which support atomically \xe2\x80\xa6Ba<code>RCPSS xmm1, xmm2/m32</code>AhData Read-Only, accessedBiAn unordered iterator for register rules.EeThe <code>Evaluation</code> needs the <code>ValueType</code> for the base type DIE atDhThe <code>Evaluation</code> needs a value from a register to proceed \xe2\x80\xa6CgThe algorithms listed are optional, not meant to be \xe2\x80\xa6CmRAII structure used to release the exclusive write access \xe2\x80\xa6BjA guard that provides mutable data access.CbA guard that provides mutable data access. See \xe2\x80\xa6CnA guard that provides mutable data access (compatible with \xe2\x80\xa62BlA guard that provides immutable data access.0AgGuest SS access rights.BjThe statically resolved maximum log level.AfCPL 0 code entry pointAmStack pointer for CPL 0 stackBnThe type for ifaces to schedule the next poll.DeA trait to provide the <code>schedule_next_poll</code> method for \xe2\x80\xa6B`<code>SHLD r/m16, r16, CL</code>B`<code>SHLD r/m32, r32, CL</code>B`<code>SHLD r/m64, r64, CL</code>B`<code>SHRD r/m16, r16, CL</code>B`<code>SHRD r/m32, r32, CL</code>B`<code>SHRD r/m64, r64, CL</code>AmThe default action to signalsB`An intrusive singly-linked list.DmAllows an <code>Address&lt;M, [T]&gt;</code> to produce an ordinary slice \xe2\x80\xa6CcThe terminal protocol the BIOS uses for console \xe2\x80\xa6AnAnti-Aliasing Iterator AdapterCmDefines the static properties and behaviors of a specific \xe2\x80\xa6Ba<code>SUBSD xmm1, xmm2/m64</code>Ba<code>SUBSS xmm1, xmm2/m32</code>AaInitial RTO valueCkThe corresponding softirq line is used to manage timers \xe2\x80\xa6AgGuest TR access rights.BlFields of a task that OSTD will never touch.ChAlthough hardware task-switching is not supported in \xe2\x80\xa6ChIn 64-bit mode the TSS holds information that is not \xe2\x80\xa6BkThe type for TCP sockets to observe events.BbThere is no valid #VE information.ChQuery information about thermal and power management \xe2\x80\xa60CgRepresents the inode at <code>/proc/self-thread</code>.AmReal time clock capabilities.BhThe state machine of a report directory.BkThe type for UDP sockets to observe events.CnTransparent wrapper around a type which implements all the \xe2\x80\xa6CmInformation about a unit\xe2\x80\x99s contribution to a section in \xe2\x80\xa6AbUnknown operation.CgPush an unsigned constant value on the stack.  This \xe2\x80\xa6CgThe location of a DWARF expression within an unwind \xe2\x80\xa6Al<code>KMOVB k1, k2/m8</code>Aj<code>KMOVB k1, r32</code>Aj<code>KMOVB r32, k1</code>Aj<code>KMOVD k1, r32</code>Aj<code>KMOVD m32, k1</code>Aj<code>KMOVD r32, k1</code>Aj<code>KMOVQ k1, r64</code>Aj<code>KMOVQ m64, k1</code>Aj<code>KMOVQ r64, k1</code>Aj<code>KMOVW k1, r32</code>Aj<code>KMOVW m16, k1</code>Aj<code>KMOVW r32, k1</code>Aj<code>KTESTB k1, k2</code>Aj<code>KTESTD k1, k2</code>Aj<code>KTESTQ k1, k2</code>Aj<code>KTESTW k1, k2</code>Aj<code>TILEZERO tmm1</code>Ai<code>VLDMXCSR m32</code>Ai<code>VSTMXCSR m32</code>CfUse this as the destination CID in an address when \xe2\x80\xa6AbVM-entry controls.BoAn inconstency was detected on the file system.CjA passed <code>u64</code> was not a valid virtual address.EgBoth queues use the same <code>virtio_input_event</code> struct. <code>type</code>, \xe2\x80\xa6AlVMM Communication (AMD-only)Ao<code>VMWRITE r32, r/m32</code>Ao<code>VMWRITE r64, r/m64</code>CiThe resulting buffer contains UEFI-compliant file system.CiA guardian that disables IRQs while holding a write lock.Alx87 Floating-Point ExceptionBoLink operations for <code>XorLinkedList</code>.CbAllocates a single frame with additional metadata.0DeAppends a new <code>DirEntry</code> starting from the current offset.CkProduces a range of mutable bit-pointers to each bit in \xe2\x80\xa6ClViews the bit-array as a mutable slice of its underlying \xe2\x80\xa6CmViews the bit-vector as a mutable slice of its underlying \xe2\x80\xa6CjViews the bit-box as a mutable slice of its underlying \xe2\x80\xa6CbViews the type as a mutable slice of its elements.AmOffset within the 4 KiB page.00000DfBinary searches this <code>VecDeque</code> with a comparator function.AiBlocks usage bitmap blockCaReturns the number of blocks in each block group.0BeNumber of blocks in each block group.ClEmits a \xe2\x80\x98magic breakpoint\xe2\x80\x99 instruction for the Bochs \xe2\x80\xa6CiBroadcasts the signal to all processes in the process \xe2\x80\xa6CjCalculating checksum, ignoring certarin bytes in the rangeBkChecks if two inotify events can be merged.CmThis trait cannot be implemented if \xe2\x80\x9cread\xe2\x80\x9d feature is \xe2\x80\xa6ClThe RTC CMOS RAM index to the century of data value; the \xe2\x80\xa6CjChecks whether the dentry is a mount point. Returns an \xe2\x80\xa6CkUsed to check for read/write/execute permissions on a file.ChIterates over non-overlapping mutable subslices of a \xe2\x80\xa6AfClears the mountpoint.CmChecks if the socket is closed by a RST packet and clears \xe2\x80\xa6DkClones a mount tree starting from the specified root <code>Dentry</code>\xe2\x80\xa6BkSearch for the <code>CommandLineTag</code>.CjAsk the pager to provide a frame at a specified index. \xe2\x80\xa6CkStores a value into this object if the currently-stored \xe2\x80\xa6ChTries to replace the already read pointer with a new \xe2\x80\xa601AmReturns the control messages.CeCreates the init task from the given executable file.CjProvides a cursor with editing operations at the front \xe2\x80\xa6CnGets a cursor at the front that can mutate the linked list \xe2\x80\xa6BaL1 data cache line size in bytes.0BbDeallocate the given unused frame.FoGets the number of elements in a <code>db</code>/<code>dw</code>/<code>dd</code>/<code>dq</code> directive. \xe2\x80\xa6AkDefault hash version to useAnnumber of dentries per clusterBoThe descriptor table this error code refers to.CgSize of a digit group or 0 to not use a digit separatorAnDisables registered callbacks.EdDivides <code>Duration</code> by <code>Duration</code> and returns <code>f32</code>.EdDivides <code>Duration</code> by <code>Duration</code> and returns <code>f64</code>.BmL1 Data TLB number of entries for 1-GB pages.0BmL2 Data TLB number of entries for 1-GB pages.0DeDumps information to appear in the <code>fdinfo</code> file under \xe2\x80\xa6ClReturns the ELF section name (if any) for this type when \xe2\x80\xa6BoGets the capabilities that we can actually use.BfCapabilities that we can actually use.BkSearch for the <code>ElfSectionsTag</code>.B`Behaviour when detecting errors.AfEvent types and codes.BnReturns the supported event types as a bitmap.BbDefines a static fast SMP counter.0BeReturns the incompatible feature set.AiIncompatible feature set.CgFinds a POSIX timer by the input <code>timer_id</code>.BbTypes related to firmware storage.AaFirst data block.CnReturns whether to follow the tail link when resolving the \xe2\x80\xa6CnTranslate the given physical frame to a virtual page table \xe2\x80\xa6CmReleases the consecutive range of allocated <code>id</code>s.0BbConvert from a bits value exactly.000000000000000000000000000000000EhConverts a <code>Box&lt;[T]&gt;</code> into a <code>BitBox&lt;T, O&gt;</code>, in place.EfConstructs a new <code>SmallVec</code> on the stack from an <code>A</code> without \xe2\x80\xa6DlConstructs an exclusive <code>&amp;mut BitSlice</code> reference over an \xe2\x80\xa6ClCreates a device ID from the encoded <code>u64</code> value.EjCreates a new <code>FsPath</code> from the given <code>dirfd</code> and <code>path</code>.BoCreates a new instance by copying the first \xe2\x80\xa60DeConstructs a box from a <code>NonNull</code> pointer in the given \xe2\x80\xa6BmCreates from the type and the payload length.DgDecode a native endian UTF-16\xe2\x80\x93encoded slice <code>v</code> into a \xe2\x80\xa6CdReturns a mutable reference to the general registersCgGenerates the control messages from the auxiliary data.BaGets the futex hash bucket count.CjQuery a set of features that are available on this CPU \xe2\x80\xa60BmGrafts the mount node tree to the mountpoint.CmWe can\xe2\x80\x99t handle most exceptions, just send self a fault \xe2\x80\xa6AoHas 100 MHz multiplier Control?0lAVX512BITALG0Fd<code>true</code> if <code>displacement_offset()</code> and <code>displacement_size()</code> are \xe2\x80\xa6CnReturns whether an <code>exit_group</code> has been initiated.BaFlexible HWP is supported if set.0AeFrequency ID control.0ChIndicates support for the pause intercept filter if set.0Eh<code>true</code> if the instruction has the <code>REPNE</code> prefix (<code>F2</code>)CiA value of 1 indicates that the processors local APIC \xe2\x80\xa60DiIndicates support for MSR TSC ratio (MSR <code>0xC000_0104</code>) if \xe2\x80\xa60CaIntel\xc2\xae Turbo Boost Max Technology 3.0 available.0AcVoltage ID control.0AmOffset within the 1 GiB page.00BhL1 instruction cache line size in bytes.0BjThe offset of the first immediate, if any.CmRegisters a function to update the CPU clock in processes \xe2\x80\xa6CjInjects a custom implementation of task scheduler into \xe2\x80\xa6AiInodes usage bitmap blockCaReturns the number of inodes in each block group.0BeNumber of inodes in each block group.EfInserts a <code>VmMapping</code> into the <code>Vmar</code>, and attempts to merge \xe2\x80\xa6CjReturns the segment length of the table of a protected \xe2\x80\xa6CjReturns the segment offset of the table of a protected \xe2\x80\xa6DbConverts this <code>CString</code> into a boxed <code>CStr</code>.DgConverts a <code>Box&lt;T&gt;</code> into a <code>Box&lt;[T]&gt;</code>CeConverts the vector into <code>Box&lt;[T]&gt;</code>.ClConverts the bit-box back into an ordinary boxed element \xe2\x80\xa6ElConverts a <code>SmallVec</code> into a <code>Box&lt;[T]&gt;</code> without reallocating \xe2\x80\xa6DbConverts a <code>UnixSocketAddr</code> to bytes representing a \xe2\x80\xa6CiReturns the current row with the lifetime of the context.BdAn invalid hex flag was encountered.DjReturns <code>true</code> if this address is in a range designated for \xe2\x80\xa6CnChecks if the file name is \xe2\x80\x9c.\xe2\x80\x9d or \xe2\x80\x9c..\xe2\x80\x9d, indicating \xe2\x80\xa6CiReturns whether this exception type is a fault or a trap.BiReturn true for little endian byte order.0BgWhether Nagle\xe2\x80\x99s algorithm is enabled.CbReturns whether the remote endpoint has shut down.BkReturns whether the ELF is a shared object.FdReturns <code>true</code> if <code>self</code> has a negative sign, including <code>-0.0</code>, \xe2\x80\xa6EoReturns <code>true</code> if <code>self</code> is negative, including <code>-0.0</code> and \xe2\x80\xa6FdReturns <code>true</code> if <code>self</code> has a positive sign, including <code>+0.0</code>, \xe2\x80\xa6EoReturns <code>true</code> if <code>self</code> is positive, including <code>+0.0</code> and \xe2\x80\xa6CjBit-granular map of isolation/contention of allocation \xe2\x80\xa6000CdL1 Instruction TLB number of entries for 1-GB pages.0CdL2 Instruction TLB number of entries for 1-GB pages.0AmDirectory where last mounted.BfLoads an ELF file to the process VMAR.DkLookups the target <code>Path</code> according to the <code>fs_path</code>.DiReturn the offset corresponding to the given <code>id</code> if it is \xe2\x80\xa6CaReturns the <code>Reader</code> for this section.DkCall <code>Reader::lookup_offset_id</code> for each section, and return \xe2\x80\xa60D`Lookups a target <code>Dentry</code> from the cache in children.EhInitializes a <code>Vmo</code> for each segment and then map to the <code>Vmar</code>\xe2\x80\xa6CiMaps the vDSO VMO to the corresponding virtual memory \xe2\x80\xa6C`Converts a register name into a register number.0000000CjAn ASCII string to uniquely identify this device. This \xe2\x80\xa6EgConstructs a new <code>BioSegment</code> with a given <code>USegment</code> and the \xe2\x80\xa60CiConstructs a new boxed slice with uninitialized contents.ClConstructs a new atomically reference-counted slice with \xe2\x80\xa6DgCreates a new <code>ManagedTimeout</code> with the given timer manager.CmConstructs a new boxed slice with uninitialized contents, \xe2\x80\xa62CmReturns the next lower level or <code>None</code> for level 1CiIf true, the system can achieve equal or better power \xe2\x80\xa6BlNotifies events to all registered observers.0BlNumber of physical threads in the processor.0AhNumber of memory planes.BlChange the background color to bright purple000BlChange the foreground color to bright purpleBlChange the background color to bright yellow000BlChange the foreground color to bright yellowCcChange the background color to the terminal defaultCcChange the foreground color to the terminal defaultCjNotifies that an inode was removed (link count reached 0).CkTraverses the indices within a specified range of a VMO \xe2\x80\xa6CmThe OSTD unit test runner is a kernel that runs the tests \xe2\x80\xa6BiReturns the 9-bit level page table index.CiReturns the table index of this page at the specified \xe2\x80\xa6BoReturns the byte representation of the payload.ClGets the capabilities that are a process can potentially \xe2\x80\xa6CgCapabilities that a process can potentially be granted.CkPhysical address of the start of the SDT, including the \xe2\x80\xa6CnGet the physical address of the start of the configuration \xe2\x80\xa6DkConvenience method for contructing a <code>PlatformInfo</code>. This is \xe2\x80\xa6CbReturns a formatter for the style\xe2\x80\x99s ANSI prefix.EcReads a copy of <code>Self</code> from the prefix of the given <code>source</code>.00EcReads a copy of <code>Self</code> from the suffix of the given <code>source</code>.00ClRead a TD-scope metadata field (control structure field) \xe2\x80\xa6BdRead an unsigned LEB128 encoded u16.0BdRead an unsigned LEB128 encoded u32.0CmRelocate an address which was read from the given section \xe2\x80\xa6CaGets the rounding control (SAE is implied but \xe2\x80\xa6Agcluster size in sectorsCdGet the \xe2\x80\x9craw\xe2\x80\x9d section type as a <code>u32</code>BjSet the size of a target address in bytes.0BoReplace the <code>.debug_ranges</code> section.C`Sets the device block IDs for a specified range.ChSet the <code>.eh_frame_hdr</code> section base address.CgRegisters a waker to be notified when any thread exits.DeSets a flag that denotes that an <code>exit_group</code> has been \xe2\x80\xa6CnSets the operand\xe2\x80\x99s branch target. Use this method if the \xe2\x80\xa60CkSets the GID in the credentials according to the ELF inode.CjSet the handler address for the IDT entry and sets the \xe2\x80\xa6CcSets the is broadcast flag (EVEX instructions only)CaSets the memory operand\xe2\x80\x99s index register or \xe2\x80\xa6BfOctal number prefix or an empty stringBfOctal number suffix or an empty stringCjSets operand #0\xe2\x80\x99s register value. Use this method if \xe2\x80\xa6CjSets operand #1\xe2\x80\x99s register value. Use this method if \xe2\x80\xa6CjSets operand #2\xe2\x80\x99s register value. Use this method if \xe2\x80\xa6CjSets operand #3\xe2\x80\x99s register value. Use this method if \xe2\x80\xa6CjSets operand #4\xe2\x80\x99s register value. Use this method if \xe2\x80\xa6CkSets the UID in the credentials according to the ELF inode.CnDetermines whether a new readahead should be performed. We \xe2\x80\xa6DnShow <code>NEAR</code>, <code>SHORT</code>, etc if it\xe2\x80\x99s a branch instructionA`Sig dispositionsBiSubmit a function to a global work queue.BjSubmit a work item to a global work queue.CbReturns a formatter for the style\xe2\x80\x99s ANSI suffix.BeIf true, the system supports docking.CmRemoves an element from anywhere in the deque and returns \xe2\x80\xa6DdSwitches the <code>PathResolver</code> to the given mount namespace.ClSynchronizes the slice of streaming DMA mapping from the \xe2\x80\xa60ChSynchronizes the streaming DMA mapping data from the \xe2\x80\xa6DjCalls <code>.tap_some_mut()</code> only in debug builds, and is erased \xe2\x80\xa600A`Threads per core0CcReturns whether the processor supports flushing \xe2\x80\xa6CnReturns the mutable data address and metadata of the given \xe2\x80\xa6ElConverts <code>Self::Reader</code> to <code>Result&lt;VmReader&lt;Infallible&gt;&gt;</code>.ElConverts <code>Self::Writer</code> to <code>Result&lt;VmWriter&lt;Infallible&gt;&gt;</code>.CmWrite only the contained, defined, named flags in a flags \xe2\x80\xa6BiGet the type of the slot from the layout.0AkReleases an exclusive lock.CeUpdates this connection info with the peer buffer \xe2\x80\xa6CnObtain a readable lock guard that can later be upgraded to \xe2\x80\xa6ChVisits a child node with the given name using a closure.CjRead all sub-inodes from the given position(offset) in \xe2\x80\xa6CnWalks the robust futex list, marking futex dead and waking \xe2\x80\xa6AgWindow A start segment.AgWindow B start segment.DhCreates an empty deque with space for at least <code>capacity</code> \xe2\x80\xa6DjConstructs a new, empty <code>Vec&lt;T, A&gt;</code> with at least the \xe2\x80\xa6kConstructor0CmThe worst-case latency to enter and exit the C2 state, in \xe2\x80\xa6CmThe worst-case latency to enter and exit the C3 state, in \xe2\x80\xa6BlWrites a page to the backend asynchronously.CaWrites a POD structure to the user space in a \xe2\x80\xa6AlFirmware-reserved addresses.0Bb<code>ADDPD xmm1, xmm2/m128</code>Bb<code>ADDPS xmm1, xmm2/m128</code>BoThe given address was not sufficiently aligned.Bb<code>ANDPD xmm1, xmm2/m128</code>Bb<code>ANDPS xmm1, xmm2/m128</code>ClAbstracts any type from which one can obtain a reference \xe2\x80\xa6BnAn atomic version of <code>StatusFlags</code>.CnAn attribute specification declared that its form is zero, \xe2\x80\xa6BjAn error parsing an unsigned LEB128 value.EfA <code>BarrierWaitResult</code> is returned by <code>wait</code> when all threads \xe2\x80\xa6CmWrapper around a type which implements all the formatters \xe2\x80\xa6Bb<code>BNDMOV bnd1, bnd2/m64</code>Bb<code>BNDMOV bnd1/m64, bnd2</code>AhThe bootloader name tag.BeACPI information from the bootloader.BeBroadcast <code>i32</code> to 64-bitsBmSets to 1 if the device support capabilities.AbCR3-store exiting.AcCR3-target value 0.AcCR3-target value 1.AcCR3-target value 2.AcCR3-target value 3.AbCR8-store exiting.CnCreates a new xattr if it doesn\xe2\x80\x99t exist, or replaces the \xe2\x80\xa6oAddress family.AeSocket level options.DcRepresents the inode at <code>/proc/sys/kernel/cap_last_cap</code>.Am<code>CMPXCHG r/m8, r8</code>CfA wrapper type which applies both a foreground and \xe2\x80\xa6Bb<code>COMISD xmm1, xmm2/m64</code>Bb<code>COMISS xmm1, xmm2/m32</code>CdThe peer requests to establish a connection with us.AlControl Protection ExceptionDbA <code>ByteSlice</code> which can be copied without violating \xe2\x80\xa6CkThe error type returned when converting an out-of-range \xe2\x80\xa6Ba<code>CVTSI2SD xmm1, r/m32</code>Ba<code>CVTSI2SD xmm1, r/m64</code>Ba<code>CVTSI2SS xmm1, r/m32</code>Ba<code>CVTSI2SS xmm1, r/m64</code>CfAn offset into the <code>.debug_abbrev</code> section.CfAn offset to a set of location list offsets in the \xe2\x80\xa6CcAn offset to a set of range list offsets in the \xe2\x80\xa6EaThe <code>PointerOps</code> type used by an <code>Adapter</code> generated by \xe2\x80\xa6BnMakes building descriptors easier (hopefully).ClA reader to get the corresponding device block IDs for a \xe2\x80\xa6Bb<code>DIVPD xmm1, xmm2/m128</code>Bb<code>DIVPS xmm1, xmm2/m128</code>ClAn C ABI-compatible dynamically sized type with a common \xe2\x80\xa60AkThe type of a memory range.An<code>ENTER imm16, imm8</code>00DkSpecification of what storage should be used for <code>Evaluation</code>\xe2\x80\xa6CiThe evdev handler class that creates device nodes for \xe2\x80\xa6AmCode Execute-Only, conformingClInformation for saving/restoring extended register state \xe2\x80\xa60AmYields ExtendedState structs.0Ag<code>FCOM ST(i)</code>CmWrapper around a type which implements all the formatters \xe2\x80\xa6AcFormatter text kindBnOptions for allocating physical memory frames.0CfRepresents a subscriber to filesystem events on an \xe2\x80\xa6CmThis struct encodes the operation and comparison that are \xe2\x80\xa6Ag<code>FXCH ST(i)</code>0An<code>FXSAVE64 m512byte</code>AeGuest-linear address.AhGeneral Protection FaultDkA helper trait that denotes types that can provide <code>VmReader</code>\xe2\x80\xa6BnBIOS Update Signature ID (R/W) See Table 35-2.AjGuest IA32_BNDCFGS (full).AjGuest IA32_BNDCFGS (high).ClCPL 0 code entry point (R/W) See Table 35-2. See Section \xe2\x80\xa6AgHost IA32_SYSENTER_EIP.AhGuest IA32_SYSENTER_EIP.CkStack pointer for CPL 0 stack (R/W) See Table 35-2. See \xe2\x80\xa6AgHost IA32_SYSENTER_ESP.AhGuest IA32_SYSENTER_ESP.ClThermal Monitor Status (R/W) See Section 14.5.2, Thermal \xe2\x80\xa6CkTSC Target of Local APIC s TSC Deadline Mode (R/W)  See \xe2\x80\xa6ChEnable legacy treatment for indirect branch tracking \xe2\x80\xa6CjIf this flag is set, it indicates that the access that \xe2\x80\xa6CmSets to 1 if the assertion of the devices INTx# signal is \xe2\x80\xa6AaInvalid operationAjA parameter was incorrect.CbManages the inode blocks and block I/O operations.ClRepresents a watch on a file or directory in the inotify \xe2\x80\xa6DfSelect value used for <code>device::InputDevice::select_config</code>.BoA trait that represents an input handler class.CmAn unrecognized operation was found while parsing a DWARF \xe2\x80\xa6ClA marker trait for access types which allow writing port \xe2\x80\xa6DcA systree node representing the <code>/sys/kernel</code> directory.CdL2EnterGuestState is used as input and output of \xe2\x80\xa6AbLoad IA32_BNDCFGS.BiThis section holds a linker symbol table.Cl<code>LOADIWKEY xmm1, xmm2, &lt;EAX&gt;, &lt;XMM0&gt;</code>CmA location list entry from the <code>.debug_loc</code> or \xe2\x80\xa6Ag<code>LOOPE rel8</code>0000Ah<code>LOOPNE rel8</code>0AlThe number of direct blocks.BfAllow sealing operations on this file.AbMonitor trap flag.BkUncore B-box 0 perfmon local box match MSR.BkUncore B-box 1 perfmon local box match MSR.BaMC Bank Error Configuration (R/W)AlTrace Control Register (R/W)CmTSX Ctrl Register for TSX Async Abot (TAA) Migration. See \xe2\x80\xa6AhSee http://biosbits.org.BlOffcore Response Event Select Register (R/W)0Ahsee http://biosbits.org.BcUncore R-box 1 perfmon counter MSR.00BbUncore R-box 1perfmon counter MSR.11BkUncore S-box 0 perfmon local box match MSR.BkUncore S-box 1 perfmon local box match MSR.CnSystem Management Mode Physical Address Mask register  (WO \xe2\x80\xa6Ai<code>VPREFETCH0 m</code>Ai<code>VPREFETCH1 m</code>Ai<code>VPREFETCH2 m</code>Bb<code>MAXPD xmm1, xmm2/m128</code>Bb<code>MAXPS xmm1, xmm2/m128</code>BjMemory size options used by the formattersBb<code>MINPD xmm1, xmm2/m128</code>Bb<code>MINPS xmm1, xmm2/m128</code>Dj<code>MonotonicRawClock</code> provides raw monotonic time that is not \xe2\x80\xa6B`<code>MOVNTDQA xmm1, m128</code>Bb<code>MULPD xmm1, xmm2/m128</code>Bb<code>MULPS xmm1, xmm2/m128</code>B`Ignored, should always be unset.BoEnables the no-execute page-protection feature.BgThe socket address of a netlink socket.DdEnables the SIMD floating-point exception (<code>#XF</code>) for \xe2\x80\xa6BbThe given offset is out of bounds.DiA visitor used by <code>OverlayFs</code> that merges the objects from \xe2\x80\xa6BiPage tables have 512 = 4096 / 32 entries.BiPage tables have 512 = 4096 / 64 entries.CgMemory region which is usable and is also non-volatile.0AoA platform-specific reset type.AjProcess posted interrupts.BlThe binary of a prebuilt Linux vDSO library.Bb<code>PABSB xmm1, xmm2/m128</code>Bb<code>PABSD xmm1, xmm2/m128</code>Bb<code>PABSW xmm1, xmm2/m128</code>Bf128-bit location: 8 x <code>f16</code>Bf128-bit location: 4 x <code>f32</code>Bf128-bit location: 2 x <code>f64</code>Bg256-bit location: 16 x <code>f16</code>Bf256-bit location: 8 x <code>f32</code>Bf256-bit location: 4 x <code>f64</code>Bg256-bit location: 2 x <code>u128</code>Bj32-bit location: 2 x <code>bfloat16</code>Bg512-bit location: 32 x <code>f16</code>Bg512-bit location: 16 x <code>f32</code>Bf512-bit location: 8 x <code>f64</code>Bg256-bit location: 4 x <code>u128</code>Bb<code>PACKSSDW mm1, mm2/m64</code>Bb<code>PACKSSWB mm1, mm2/m64</code>B`<code>PACKUSWB mm, mm/m64</code>Bb<code>PADDB xmm1, xmm2/m128</code>Bb<code>PADDD xmm1, xmm2/m128</code>Bb<code>PADDQ xmm1, xmm2/m128</code>Bb<code>PADDW xmm1, xmm2/m128</code>CeThe given page is already mapped to a physical frame.Bb<code>PANDN xmm1, xmm2/m128</code>Bb<code>PAVGB xmm1, xmm2/m128</code>Bb<code>PAVGW xmm1, xmm2/m128</code>AdPCI device location.B`<code>PMULHRIW mm, mm/m64</code>Bb<code>PMULHRSW mm1, mm2/m64</code>CdWhen evaluating call frame instructions, found a \xe2\x80\xa6ChRepresents timer resources and utilities for a POSIX \xe2\x80\xa6BhA scoped lock guard for a process group.DjValues in this inclusive range (<code>[0x7000_0000, 0x7FFF_FFFF)</code>\xe2\x80\xa6Bb<code>PSLLD xmm1, xmm2/m128</code>Bb<code>PSLLQ xmm1, xmm2/m128</code>Bb<code>PSLLW xmm1, xmm2/m128</code>Bb<code>PSRAD xmm1, xmm2/m128</code>Bb<code>PSRAW xmm1, xmm2/m128</code>Bb<code>PSRLD xmm1, xmm2/m128</code>Bb<code>PSRLQ xmm1, xmm2/m128</code>Bb<code>PSRLW xmm1, xmm2/m128</code>Bb<code>PSUBB xmm1, xmm2/m128</code>Bb<code>PSUBD xmm1, xmm2/m128</code>Bb<code>PSUBQ xmm1, xmm2/m128</code>Bb<code>PSUBW xmm1, xmm2/m128</code>Bb<code>PTEST xmm1, xmm2/m128</code>CmDeallocates space (creates a hole) while keeping the file \xe2\x80\xa6BePush the object address on the stack.Afunknown error of queueAnAnti-Aliasing Iterator AdapterCiThe reserved mount ID, which represents an invalid mount.1ClA raw mutex type that wraps another raw mutex to provide \xe2\x80\xa6Bb<code>RCPPS xmm1, xmm2/m128</code>CgQuality of service enforcement information (LEAF=0x10).0CcIntel Resource Director Technology RDT (LEAF=0x0F).0AiData Read/Write, accessedCjThe CFA is given offset from the given register\xe2\x80\x99s value.DgThe <code>Evaluation</code> needs the frame base address to proceed \xe2\x80\xa6CkReserved memory which needs to be preserved on hibernation.CgReserved, Microsoft Corporation backward compatibility.BjA guard that provides mutable data access.0CjA string representation of the page size for debug output.BlAll of the above (stx_mode, stx_nlink, etc.)C`Secondary processor-based VM-execution controls.Ao30 \xe2\x80\x93 #SX  Security exception.BmCommon flags used in <code>CMsgSegHdr</code>.B`11 \xe2\x80\x93 #NP  Segment not present.AcSegment Not PresentAdSelector error code.CgDescribes an error code referencing a segment selector.CjThe memory must cover at least the length of the sized \xe2\x80\xa6AmSIMD Floating-Point ExceptionBbInterrupt type(s) used by an UART.DjA shorthand for <code>SplitByteSlice</code> and <code>ByteSliceMut</code>.AmExclusive Bit-Slice SplittingBb<code>SQRTSD xmm1, xmm2/m64</code>Bb<code>SQRTSS xmm1, xmm2/m32</code>B`12 \xe2\x80\x93 #SS  Stack-segment fault.Bb<code>SUBPD xmm1, xmm2/m128</code>Bb<code>SUBPS xmm1, xmm2/m128</code>AcSubsystem device IDAcSubsystem Vendor ID0CeFields for symlink nodes in the <code>SysTree</code>.DjWhen set, only privilege-level 0 can execute the <code>RDTSC</code> or \xe2\x80\xa6AcOperand is invalid.BnInvalid operand to TDG.VP.VMCALL sub-function.AhService TD is not bound.BnToo many iterations to compute the expression.AjUnconditional I/O exiting.EbAn offset into the <code>.debug_info</code> or <code>.debug_types</code> sections.CiAn offset value was larger than the maximum supported \xe2\x80\xa6AkA Mode attributes bitfield.Al<code>BLSI r32, r/m32</code>Al<code>BLSI r64, r/m64</code>Al<code>BLSR r32, r/m32</code>Al<code>BLSR r64, r/m64</code>Af<code>DELAY r32</code>Af<code>DELAY r64</code>Ag<code>KOR k1, k2</code>Af<code>SPFLT r32</code>Af<code>SPFLT r64</code>Am<code>KMOVD k1, k2/m32</code>Am<code>KMOVQ k1, k2/m64</code>Am<code>KMOVW k1, k2/m16</code>Al<code>KORB k1, k2, k3</code>Al<code>KORD k1, k2, k3</code>Al<code>KORQ k1, k2, k3</code>Al<code>KORW k1, k2, k3</code>CgSets to 1 if the device does not respond to palette \xe2\x80\xa6AgVirtualize x2APIC mode.AmEnable the virtual-8086 mode.BhVirtual image of the INTERRUPT_FLAG bit.ClLVT Thermal Sensor register. Read/write. See Figure 10-8 \xe2\x80\xa6Al<code>BLCI r32, r/m32</code>Al<code>BLCI r64, r/m64</code>Al<code>BLCS r32, r/m32</code>Al<code>BLCS r64, r/m64</code>Bb<code>XORPD xmm1, xmm2/m128</code>Bb<code>XORPS xmm1, xmm2/m128</code>CoLike <code>ZeroRange</code>, but does not change the file size.CfAllocates a consecutive range of new <code>id</code>s.0ClAllocates a free region for mapping, searching from high \xe2\x80\xa6CjAlways show the scale value even if it\xe2\x80\x99s <code>*1</code>DkEquivalent to <code>CString::as_bytes()</code> except that the returned \xe2\x80\xa6AmThe framebuffer of Asterinas.CkReturns the base time slice allocated for every thread, \xe2\x80\xa6CnChecks whether the new heap range exceeds the data segment \xe2\x80\xa6CkChecks whether the current process has permission to accessBaValidation of the RSDPv1 checksumBjValidation of the RSDPv2 extended checksumDhAllocates memory in the given allocator then clones <code>src</code> \xe2\x80\xa6EhConstructs a new <code>Arc&lt;T&gt;</code> with a clone of <code>value</code> in the \xe2\x80\xa6CgConducts the new readahead. Sends the relevant read \xe2\x80\xa6CgChecks if a negative dentry with the given name exists.ChConversion factor from reported IA32_QM_CTR value to \xe2\x80\xa60CjCounts the number of the ready files from the given index.ChBit width of general-purpose, performance monitoring \xe2\x80\xa60CkCreates a timer based on the profiling CPU clock of the \xe2\x80\xa60CmGets the <code>CurrentUserSpace</code> from the current task.CgThe size of the data segment, used for rlimit checking.AmThe size of the data segment.Afdata area start sectorCkReturn the offset into the .debug_info section for this \xe2\x80\xa6CkSize in bytes of the displacement, or 0 if there\xe2\x80\x99s no \xe2\x80\xa6C`Moves a mount from src location to dst location.ChNumber of Interrupt Thresholds in Digital Thermal Sensor0AjInitialize a Pending Page.DcClones and appends all elements in a slice to the <code>Vec</code>.CiCopy elements from a slice and append them to the vector.BcVersion Information: Extended Model0AaFAT1 start sectorAaFAT2 start sectorBlReturns the readonly-compatible feature set.B`Readonly-compatible feature set.BgWrites zeros to the process user space.ChForcibly unlocks the mutex using a fair unlock protocol.0AmForcibly unlocks a read lock.AiFormats a <code>i8</code>AiFormats a <code>u8</code>BbReturns the number of free blocks.AlTotal number of free blocks.AnNumber of free blocks in groupBbReturns the number of free inodes.AlTotal number of free inodes.AnNumber of free inodes in groupDiConstructs a <code>VmReader</code> from a pointer and a length, which \xe2\x80\xa6DiConstructs a <code>VmWriter</code> from a pointer and a length, which \xe2\x80\xa610D`Create a new <code>Instant</code> from a number of milliseconds.ClConverts pixel format to framebuffer bitfields for Linux \xe2\x80\xa6CcCreate a version 4 GUID from provided random bytes.0DoCreates a <code>Vec&lt;T, A&gt;</code> directly from a pointer, a length, a \xe2\x80\xa6AnParse a flags value from text.DjCreates a new <code>VmReaderArray</code> from user-provided I/O vector \xe2\x80\xa6DjCreates a new <code>VmWriterArray</code> from user-provided I/O vector \xe2\x80\xa6CoAttempts to converts a Vec&lt;u8&gt; to a <code>CString</code>.ClGets the vector of system console names specified in the \xe2\x80\xa6CnValue of bits [31:0] of IA32_PLATFORM_DCA_CAP MSR (address \xe2\x80\xa60DaGets the argument vector (<code>argv</code>) of the init process.DdGets the environment vector (<code>envp</code>) of the init process.BbGets the path of the init process.DhReturns a mutable reference into the given <code>Arc</code>, without \xe2\x80\xa6BnReturns a mutable reference to the inner valueBkGets a process group with <code>pgid</code>DcGets the <code>const</code> pointer for the object on a target CPU.CmGetTdVmCallInfo TDG.VP.VMCALL is used to help request the \xe2\x80\xa6CmMutably indexes into a bit-slice without doing any bounds \xe2\x80\xa6ClGets a mutable reference to a single bit or a subsection \xe2\x80\xa6AeHandles a page fault.CmIndicates that TLB flush events, including CR3 writes and \xe2\x80\xa60CkFXSAVE and FXRSTOR Instructions. The FXSAVE and FXRSTOR \xe2\x80\xa60AkIs Invariant TSC available?0BgSupports L3 Cache Intel RDT Monitoring.0CgMONITOR/MWAIT. A value of 1 indicates the processor \xe2\x80\xa60AoNested paging supported if set.0ClReturns the difference between the real load address and \xe2\x80\xa6BkThe offset of the second immediate, if any.CjReturns a reader for reading contents from the initial \xe2\x80\xa6CjCopy elements from a slice into the vector at position \xe2\x80\xa6ChReturns the segment of the table of a protected mode \xe2\x80\xa6CgExtension trait based convenience method version of \xe2\x80\xa6000000000000000000000000DkMacro to generate an implementation of <code>Adapter</code> for a given \xe2\x80\xa6CiInvalidate Guest Linear Address (GLA) mappings in the \xe2\x80\xa6CnReturns the maximum count of pages to be flushed supported \xe2\x80\xa6BkMaximum page count for INVLPGB instruction.0AbDeassert INIT IPI.00CfReturns whether the terminal is in the canonical mode.CgIndicates whether this connection is \xe2\x80\x9cnew\xe2\x80\x9d in a \xe2\x80\xa6C`Checks if the given offset is aligned to sector.BhIs this a known, valid pointer encoding?CcReturns whether the <code>protocol</code> is valid.AlGets keep capabilities flag.AkL2 Cache Line size in bytes000AmOffset within the 4 MiB page.00AmOffset within the 2 MiB page.00CiThe definition of Linux Boot Protocol boot_params struct.CkLocks the futex buckets associated with a given pair of \xe2\x80\xa6CiAcquires the lock with local IRQs disabled to perform \xe2\x80\xa6EeLookups the target <code>Path</code> according to the <code>fs_path</code> and leavesCeSAFETY: The name does not collide with other symbols.BmMaps and initializes the heap virtual memory.BmInitializes and maps the heap virtual memory.ClGets the size of the memory displacement in bytes. Valid \xe2\x80\xa6CjReturns the minimum scheduling period, measured in TSC \xe2\x80\xa6EeCommon helpers for the <code>multiboot2</code> and <code>multiboot2-header</code> \xe2\x80\xa6CnGets a mutable access to the local runqueue of the current \xe2\x80\xa6CeCreates a new filesystem resolver for this namespace.CnReturns the default socket level options for unix datagram \xe2\x80\xa6CnReturns the next higher level or <code>None</code> for level 4CnReturns the smallest power of two greater than or equal to \xe2\x80\xa6CmAn unsigned integer which is the nominal frequency of the \xe2\x80\xa60CmReturns a non-zero thread ID which identifies the current \xe2\x80\xa6BmChange the background color to bright magenta000BmChange the foreground color to bright magentaBiNotifies that the TTY termios is changed.CgIf the UART is a PCI device, returns its device number.CcConvert a <code>Pointer</code> to a section offset.CgPrints the stack trace of the current thread to the \xe2\x80\xa6DhSimilar to <code>raw_locations</code>, but with special handling for \xe2\x80\xa6ChIterates over non-overlapping mutable subslices of a \xe2\x80\xa6BoRead a byte and validate it as an address size.0ClAsynchronously reads contiguous blocks starting from the \xe2\x80\xa60CnReads contiguous blocks starting from the <code>bid</code> \xe2\x80\xa6DkReads one or multiple blocks to the segment start from <code>bid</code> \xe2\x80\xa6BiParse a section offset of the given size.0BnRead a TDX Module global-scope metadata field.DkFree zombie child with <code>child_pid</code>, returns the exit code of \xe2\x80\xa6CkRegisters the entry function for the application processor.CnRegisters a callback that will be invoked when the console \xe2\x80\xa6CkRegisters a function that will be executed during timer \xe2\x80\xa6AfRegisters an observer.0CjRegisters an observer which watches <code>PidEvent</code>.0CjRegisters an observer which watches <code>TidEvent</code>.ClGets the relocated address of an address in the original \xe2\x80\xa6BiRemoves a subscriber from this publisher.DgRemoves the next element from the <code>SinglyLinkedList</code> and \xe2\x80\xa6CiWrites a new value into a bit, returning the previous \xe2\x80\xa6BgBinary number prefix or an empty stringBgBinary number suffix or an empty stringBcSets an operand\xe2\x80\x99s immediate value000CmSets the device block IDs for indirect blocks required by \xe2\x80\xa6CmSet an initial value to be pushed on the DWARF expression \xe2\x80\xa6CmSets the keyboard mode (see <code>mode::KeyboardMode</code>).CjAdd leading zeros to hexadecimal/octal/binary numbers. \xe2\x80\xa6BhEnables or disables Nagle\xe2\x80\x99s Algorithm.CnSets the operand\xe2\x80\x99s branch target. Use this method if the \xe2\x80\xa600AfSets the stack pointerAdSets key capability.CjSets the uninitialized bits of a bit-vector to a known \xe2\x80\xa6CfEverything is uppercased, except numbers and their \xe2\x80\xa6AhUse uppercase hex digitsDkComputes the size of an object of type <code>Self</code> with the given \xe2\x80\xa60BfMemory buffer alignment for direct I/OCmRemoves an element from anywhere in the deque and returns \xe2\x80\xa6DaReturns a reference to the primary <code>SysTree</code> instance.DkCalls <code>.tap_deref_mut()</code> only in debug builds, and is erased \xe2\x80\xa600CkSHA384 of TEE_TCB_INFO for TEEs implemented using Intel \xe2\x80\xa6CiConverts this C string to a byte slice containing the \xe2\x80\xa6BgMoves the process to an existing group.ChAttempts to expand a range of blocks and returns the \xe2\x80\xa6CbThe checked version of <code>from_secs_f32</code>.CbThe checked version of <code>from_secs_f64</code>.CkConstructs a new box with uninitialized contents in the \xe2\x80\xa6DiConstructs a new <code>Arc</code> with uninitialized contents, in the \xe2\x80\xa6DkConstructs a new <code>Box</code> with uninitialized contents, with the \xe2\x80\xa6DkConstructs a new <code>Arc</code> with uninitialized contents, with the \xe2\x80\xa6CfTries to reserve the minimum capacity for at least \xe2\x80\xa600DjReserve the minimum capacity for <code>additional</code> more elements \xe2\x80\xa6ChAttempts to shrink a range of blocks and returns the \xe2\x80\xa6ClConditionally transmutes a mutable reference of one type \xe2\x80\xa6CmConditionally transmutes a mutable or immutable reference \xe2\x80\xa6CjAttempts to upgrade an upgradable lock to an exclusive \xe2\x80\xa6ClTries to atomically upgrade an upgradable read lock into \xe2\x80\xa6ChAttempts to view a memory region as a mutable bit-slice.DhCreates an empty deque with space for at least <code>capacity</code> \xe2\x80\xa6EaConstructs a new, empty <code>Vec&lt;T&gt;</code> with at least the specified \xe2\x80\xa6DgCreates a new empty <code>String</code> with at least the specified \xe2\x80\xa6CnFirst, tries to atomically upgrade an upgradable read lock \xe2\x80\xa6AlReleases an upgradable lock.CiCreates a segment descriptor for a 64-bit ring 3 code \xe2\x80\xa6CjCreates a segment descriptor for a ring 3 data segment \xe2\x80\xa6DkProduces the split parts of <code>self</code>, using a dynamic check to \xe2\x80\xa60CjAttempts to wake a robust futex owned by the given thread.CbCreates options used when formatting displacementsCnAsynchronously writes consecutive bytes of several sectors \xe2\x80\xa60DcWrites the header of a <code>DirEntry</code> at the current offset.CmWrite a TD-scope metadata field (control structure field) \xe2\x80\xa6AnReturns the Logical x2APIC ID.BhDon\xe2\x80\x99t sync attributes with the server.Bc<code>AESDEC xmm1, xmm2/m128</code>Bc<code>AESENC xmm1, xmm2/m128</code>Bc<code>AESIMC xmm1, xmm2/m128</code>Bc<code>ANDNPD xmm1, xmm2/m128</code>Bc<code>ANDNPS xmm1, xmm2/m128</code>CmVariable is accessible during the time that boot services \xe2\x80\xa6AiCode of the boot drivers.0BjMemory used to store boot drivers\xe2\x80\x99 data.0AfBasic memory info tag.Bc<code>BNDMOV bnd1, bnd2/m128</code>Bc<code>BNDMOV bnd1/m128, bnd2</code>CjA guardian that disables bottom half while holding a lock.DjMemory location contains two <code>u32</code>s (32-bit <code>BOUND</code>)B`5 \xe2\x80\x93 #BR  Bound-range exceeded.BfBroadcast <code>i16</code> to 128-bitsBfBroadcast <code>i32</code> to 128-bitsBfBroadcast <code>i64</code> to 128-bitsBfBroadcast <code>i16</code> to 256-bitsBfBroadcast <code>i32</code> to 256-bitsBfBroadcast <code>i64</code> to 256-bitsBfBroadcast <code>i16</code> to 512-bitsBfBroadcast <code>i32</code> to 512-bitsBfBroadcast <code>i64</code> to 512-bitsBeBroadcast <code>u32</code> to 64-bitsAcClear IA32_BNDCFGS.BbSocket options for netlink socket.AgNetlink socket address.mSocket level.CmMSI-X capability. It will set the BAR space it uses to be \xe2\x80\xa6CeVendor specific capability. Users can access this \xe2\x80\xa6DbA <code>ByteSlice</code> which can be cloned without violating \xe2\x80\xa6CaError type for APIs with fallible heap allocationAiUEFI configuration table.BlThe connection was successfully established.BkA guard for accessing the CPU-local object.Ba<code>CVTPI2PD xmm, mm/m64</code>Ba<code>CVTPI2PS xmm, mm/m64</code>Ba<code>CVTPS2PI mm, xmm/m64</code>BgCheck <code>DEVSEL_MEDIUM_TIMING</code>CgAn offset into the <code>.debug_aranges</code> section.ChAn offset into the <code>.debug_line_str</code> section.CgAn index into a set of location list offsets in the \xe2\x80\xa6CgAn offset into the <code>.debug_macinfo</code> section.CdAn index into a set of range list offsets in the \xe2\x80\xa6DbA type signature as used in the <code>.debug_types</code> section.AnModifiers for DELETE requests.BeA description of device capabilities.Cg7 \xe2\x80\x93 #NM  Device not available (FPU/MMX/SSE disabled).AdDevice Not AvailableAeDevice path protocol.CiThe Buffered DirentReader to visit the dir entry. The \xe2\x80\xa6C`The information decoded from a dynamic clock ID.CdFlags describing the capabilities of a memory range.AcExit qualification.DoDecode opcodes <code>0F0D</code> and <code>0F18-0F1F</code> as reserved-nop \xe2\x80\xa6Ah<code>FCOMP ST(i)</code>0AiIncompatible feature set.B`Readonly-compatible feature set.BjRepresents the inode at /proc/filesystems.BmA text console rendered onto the framebuffer.Ao<code>FXRSTOR64 m512byte</code>CeA general handler function for an interrupt or an \xe2\x80\xa6Bc<code>HADDPD xmm1, xmm2/m128</code>Bc<code>HADDPS xmm1, xmm2/m128</code>Bc<code>HSUBPD xmm1, xmm2/m128</code>Bc<code>HSUBPS xmm1, xmm2/m128</code>AkGuest IA32_DEBUGCTL (full).AkGuest IA32_DEBUGCTL (high).CgSwap Target of BASE Address of GS (R/W) See Table 35-2.ClDefault Memory Types (R/W)  Sets the memory type for the \xe2\x80\xa6AkGuest IA32_RTIT_CTL (full).AkGuest IA32_RTIT_CTL (high).oSee Table 35-2.AkIf IA32_MTRR_CAP[SMRR]  = 1CkCapability Reporting Register of VM-exit Controls (R/O) \xe2\x80\xa6CkCapability Reporting Register of VMCS Field Enumeration \xe2\x80\xa6Cbx2APIC ID register (R/O) See x2APIC Specification.B`IDT-vectoring information field.AiThe input buffer is emptyBb<code>IMUL r16, r/m16, imm8</code>Bb<code>IMUL r32, r/m32, imm8</code>Bb<code>IMUL r64, r/m64, imm8</code>CaDevice is not compatible with this handler class.Df<code>IndirectBlockCache</code> is a caching structure that stores \xe2\x80\xa6AoThe header of an inotify event.DhAn error occurred when converting invalid bits to a <code>CapSet</code>.CnIt\xe2\x80\x99s an invalid instruction or an invalid encoding of an \xe2\x80\xa6CdInvalid macinfo type in <code>.debug_macinfo</code>.AgThe keepalive interval.AiThe kernel address space.CcL2/L3 Cache and TLB Information (LEAF=0x8000_0006).0AiGuest LDTR access rights.B`Linear framebuffer availability.AcLoad IA32_RTIT_CTL.ClIndicates which local interrupt line will be utilized by \xe2\x80\xa6CjA result that contains information about a path lookup \xe2\x80\xa6Ah<code>LOOPNE rel8</code>0000CgThe maximum size, in bytes, of a single argument or \xe2\x80\xa6DiMaximum file name length for <code>memfd_create</code>, excluding the \xe2\x80\xa6CnThe maximum number of argument or environment strings that \xe2\x80\xa6ClProcessor Hard Power-On Configuration (R/W) Enables and  \xe2\x80\xa6ClL3/FSB Common Control Register (R/W) Apply to Intel Xeon \xe2\x80\xa6BjSee Section 18.12.2, Performance Counters.000AcTrace End Address 0AcTrace End Address 1AcTrace End Address 3AcTrace End Address 4BeTrace Filter CR3 Match Register (R/W)CnLast Branch Record Stack TOS (R/W)  Contains an index (0-3 \xe2\x80\xa6CjPKG RAPL Parameters (R/W) See Section 14.7.3,  Package \xe2\x80\xa6CbUncore R-box 0 perfmon QLX unit Port 0 select MSR.CbUncore R-box 0 perfmon QLX unit Port 1 select MSR.CbUncore R-box 0 perfmon QLX unit Port 2 select MSR.CbUncore R-box 0 perfmon QLX unit Port 3 select MSR.CbUncore R-box 1 perfmon QLX unit Port 4 select MSR.CbUncore R-box 1 perfmon QLX unit Port 5 select MSR.CbUncore R-box 1 perfmon QLX unit Port 6 select MSR.CbUncore R-box 1 perfmon QLX unit Port 7 select MSR.BlUncore C-Box configuration information (R/O)Aj<code>VPREFETCHE0 m</code>Aj<code>VPREFETCHE1 m</code>Aj<code>VPREFETCHE2 m</code>An<code>MASKMOVQ mm1, mm2</code>Bc<code>MOVAPD xmm1, xmm2/m128</code>Bc<code>MOVAPD xmm2/m128, xmm1</code>Bc<code>MOVAPS xmm1, xmm2/m128</code>Bc<code>MOVAPS xmm2/m128, xmm1</code>Bc<code>MOVDDUP xmm1, xmm2/m64</code>B`<code>MOVDIR64B r16, m512</code>B`<code>MOVDIR64B r32, m512</code>B`<code>MOVDIR64B r64, m512</code>Bc<code>MOVDQA xmm1, xmm2/m128</code>Bc<code>MOVDQA xmm2/m128, xmm1</code>Bc<code>MOVDQU xmm1, xmm2/m128</code>Bc<code>MOVDQU xmm2/m128, xmm1</code>Bc<code>MOVUPD xmm1, xmm2/m128</code>Bc<code>MOVUPD xmm2/m128, xmm1</code>Bc<code>MOVUPS xmm1, xmm2/m128</code>Bc<code>MOVUPS xmm2/m128, xmm1</code>AcNMI-window exiting.BaIs the controller VGA compatible.AbVGA compatibility.AjAll bound netlink sockets.AeNo response received.AnInsufficient system resources.AkRepresents the inode at \xe2\x80\xa6AcPAUSE-loop exiting.CiControls the way guest TD access to a PENDING page is \xe2\x80\xa6Bk128-bit location: 8 x <code>bfloat16</code>Bl256-bit location: 16 x <code>bfloat16</code>Bg256-bit location: 2 x <code>f128</code>Bc<code>PADDSB xmm1, xmm2/m128</code>Bc<code>PADDSW xmm1, xmm2/m128</code>ClPage Fault error code. Following the Intel Architectures \xe2\x80\xa6BcDescribes an page fault error code.BlA range of pages with inclusive upper bound.CdOffset in PCI-to-PCI bridge\xe2\x80\x99s configuration space.CdOffset in PCI device\xe2\x80\x99s common configuration space.BiPCI-to-Cardbus bridge (header type 0x02).AhPeer socket is shutdown.Ba<code>PEXTRW r32, mm, imm8</code>Ba<code>PEXTRW r64, mm, imm8</code>Bc<code>PHADDD xmm1, xmm2/m128</code>Bc<code>PHADDW xmm1, xmm2/m128</code>Bc<code>PHSUBD xmm1, xmm2/m128</code>Bc<code>PHSUBW xmm1, xmm2/m128</code>Bc<code>PMADDUBSW mm1, mm2/m64</code>Bc<code>PMAXSB xmm1, xmm2/m128</code>Bc<code>PMAXSD xmm1, xmm2/m128</code>Bc<code>PMAXSW xmm1, xmm2/m128</code>Bc<code>PMAXUB xmm1, xmm2/m128</code>Bc<code>PMAXUD xmm1, xmm2/m128</code>Bc<code>PMAXUW xmm1, xmm2/m128</code>Bc<code>PMINSB xmm1, xmm2/m128</code>Bc<code>PMINSD xmm1, xmm2/m128</code>Bc<code>PMINSW xmm1, xmm2/m128</code>Bc<code>PMINUB xmm1, xmm2/m128</code>Bc<code>PMINUD xmm1, xmm2/m128</code>Bc<code>PMINUW xmm1, xmm2/m128</code>Bc<code>PMULDQ xmm1, xmm2/m128</code>Bc<code>PMULHW xmm1, xmm2/m128</code>Bc<code>PMULLD xmm1, xmm2/m128</code>Bc<code>PMULLW xmm1, xmm2/m128</code>BcThe builder to build a posix threadBnIntel Processor Trace Information (LEAF=0x14).0Bc<code>PSADBW xmm1, xmm2/m128</code>Bc<code>PSHUFB xmm1, xmm2/m128</code>Bc<code>PSIGNB xmm1, xmm2/m128</code>Bc<code>PSIGND xmm1, xmm2/m128</code>Bc<code>PSIGNW xmm1, xmm2/m128</code>Bc<code>PSUBSB xmm1, xmm2/m128</code>Bc<code>PSUBSW xmm1, xmm2/m128</code>Ba<code>PUNPCKHBW mm, mm/m64</code>Ba<code>PUNPCKHDQ mm, mm/m64</code>Ba<code>PUNPCKHWD mm, mm/m64</code>Ba<code>PUNPCKLBW mm, mm/m32</code>Ba<code>PUNPCKLDQ mm, mm/m32</code>Ba<code>PUNPCKLWD mm, mm/m32</code>AoThe raw block group descriptor.DhAdditional methods for <code>RwLock</code>s which support atomically \xe2\x80\xa6DgAdditional methods for <code>RwLock</code>s which support recursive \xe2\x80\xa6ClA guard that allows access to the pointed data protected \xe2\x80\xa6BeData Read-Only, expand-down, accessedCmA recursive page table is a last level page table with an \xe2\x80\xa6DgThe <code>Evaluation</code> needs the DWARF expression at the given \xe2\x80\xa6DhThe <code>Evaluation</code> needs the value produced by evaluating a \xe2\x80\xa6CiReserved memory metadata. Maybe later used as I/O memory.Bc<code>RSQRTSS xmm1, xmm2/m32</code>AlActivate secondary controls.CkThe function was not performed due to a security violation.AeWant stx_write_atomicChThe main superblock is located at byte 1024 from the \xe2\x80\xa6AdSecondary bus numberBb<code>SHLD r/m16, r16, imm8</code>Bb<code>SHLD r/m32, r32, imm8</code>Bb<code>SHLD r/m64, r64, imm8</code>Bb<code>SHRD r/m16, r16, imm8</code>Bb<code>SHRD r/m32, r32, imm8</code>Bb<code>SHRD r/m64, r64, imm8</code>Bc<code>SQRTPD xmm1, xmm2/m128</code>Bc<code>SQRTPS xmm1, xmm2/m128</code>Al<code>TEST r/m8, imm8</code>AcUnrestricted guest.AcUse TSC offsetting.Bc<code>UCOMISD xmm1, xmm2/m64</code>Bc<code>UCOMISS xmm1, xmm2/m32</code>CjUnusable memory metadata. Cannot be used for any purposes.Ah<code>KAND k1, k2</code>Ah<code>KMOV k1, k2</code>Ah<code>KNOT k1, k2</code>Ah<code>KXOR k1, k2</code>Am<code>KADDB k1, k2, k3</code>Am<code>KADDD k1, k2, k3</code>Am<code>KADDQ k1, k2, k3</code>Am<code>KADDW k1, k2, k3</code>Am<code>KANDB k1, k2, k3</code>Am<code>KANDD k1, k2, k3</code>Am<code>KANDQ k1, k2, k3</code>Am<code>KANDW k1, k2, k3</code>Al<code>KORTESTB k1, k2</code>Al<code>KORTESTD k1, k2</code>Al<code>KORTESTQ k1, k2</code>Al<code>KORTESTW k1, k2</code>Am<code>KXORB k1, k2, k3</code>Am<code>KXORD k1, k2, k3</code>Am<code>KXORQ k1, k2, k3</code>Am<code>KXORW k1, k2, k3</code>Ak<code>LDTILECFG m512</code>Ak<code>STTILECFG m512</code>An<code>VMOVD r/m32, xmm1</code>An<code>VMOVD xmm1, r/m32</code>An<code>VMOVQ r/m64, xmm1</code>An<code>VMOVQ xmm1, r/m64</code>Am<code>VMOVSD m64, xmm1</code>Am<code>VMOVSD xmm1, m64</code>Am<code>VMOVSS m32, xmm1</code>Am<code>VMOVSS xmm1, m32</code>BnFlags describing the attributes of a variable.CnThe string contained characters that could not be rendered \xe2\x80\xa6CkThe handle was closed, but the data to the file was not \xe2\x80\xa6Am<code>BLCIC r32, r/m32</code>Am<code>BLCIC r64, r/m64</code>Am<code>BLSIC r32, r/m32</code>Am<code>BLSIC r64, r/m64</code>Am<code>TZMSK r32, r/m32</code>Am<code>TZMSK r64, r/m64</code>CjAllocates a contiguous range of frames with additional \xe2\x80\xa60BlAllocates a new tid for the new posix threadCjConverts the range of 2MiB pages to a range of 4KiB pages.BcReturns the number of block groups.ChName dentries are not permitted to modify. We should \xe2\x80\xa6CjSize in bytes of the entire capsule, including the header.DkChecked Euclidean division. Computes <code>self.div_euclid(rhs)</code>, \xe2\x80\xa6DfPerforms euclid division that returns <code>None</code> instead of \xe2\x80\xa6DjChecked Euclidean remainder. Computes <code>self.rem_euclid(rhs)</code>\xe2\x80\xa6CgFinds the euclid remainder of dividing two numbers, \xe2\x80\xa6DgClears the waker previously set by <code>Self::set_execve_waker</code>.Afcluster search pointerCiReturns the page that contains the given virtual address.CkReturns the frame that contains the given physical address.DoCopies all bits from <code>src</code> into <code>self</code>, using batched \xe2\x80\xa6ChCopy metadata from the given inode. There will be no \xe2\x80\xa6DjCalculates the total amount of overlap between <code>VmMapping</code>s \xe2\x80\xa6AfDefault mount options.CeRemoves the closed evdev file from this evdev device.CcDetaches the mount node from the parent mount node.ClLet the CPU disable hardware interrupts when the handler \xe2\x80\xa6BnDispatches all the pending TLB flush requests.BeDowncasts the box to a concrete type.00DmDowncasts the <code>Arc&lt;dyn Any + Send + Sync&gt;</code> to a concrete \xe2\x80\xa6DjSearch for the <code>EFIMemoryMapTag</code>, if the boot services were \xe2\x80\xa6Cmthe 64-bit value that would have been saved into the VMCS \xe2\x80\xa6DiClones the elements at the range <code>src</code> and appends them to \xe2\x80\xa6DfGiven a range <code>src</code>, clones a slice of elements in that \xe2\x80\xa6DeCopies elements from <code>src</code> range to the end of the string.DkExtends <code>self</code> by copying an internal range of its bit-slice \xe2\x80\xa6BdVersion Information: Extended Family0AmExtended Processor Signature.0DjSets the unused bits outside the <code>BitBox</code> buffer to a fixed \xe2\x80\xa6BiFinds the entry by the <code>name</code>.AnForcibly unlocks a write lock.BdForce unlock exclusive write access.AjFormats a <code>i16</code>AjFormats a <code>i32</code>AjFormats a <code>i64</code>AjFormats a <code>u16</code>AjFormats a <code>u32</code>AjFormats a <code>u64</code>CfConvert from a bits value, unsetting any unknown bits.00ClConvert from underlying bit representation, dropping any \xe2\x80\xa600000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000011111111000000011111111110000000000000000000011011111111111AjRaw Bit-Slice ConstructionCmReturns a mutable raw pointer with the given data address \xe2\x80\xa6BbCreates a relative movement event.CjReturns the page that starts at the given virtual address.CkReturns the frame that starts at the given virtual address.E`Decode a UTF-16BE\xe2\x80\x93encoded slice <code>v</code> into a <code>String</code>, \xe2\x80\xa6E`Decode a UTF-16LE\xe2\x80\x93encoded slice <code>v</code> into a <code>String</code>, \xe2\x80\xa6CmCreates a C-compatible string by consuming a byte vector, \xe2\x80\xa6BnReturns a reference to the FS event publisher.CiGets the total size of all events in the notification \xe2\x80\xa6CkReturns a reference to the singleton initial UTS namespace.DbReturns a reference to the singleton initial <code>NsProxy</code>.CeReturns a reference to the singleton initial user \xe2\x80\xa6DjInserts a value computed from <code>f</code> into the set if the given \xe2\x80\xa6ClGets the page index range that contains the offset range \xe2\x80\xa6DfGets the <code>const</code> pointer for the object on the current CPU.C`Indicates support for the decode assists if set.0AdExtended APIC space.0CcIndicates support for processor feedback interface.0CnINVLPGB support for invalidating guest nested translations \xe2\x80\xa60BcAMD extensions to MMX instructions.0BgThe Page Flush MSR is available if set.0CnIf true, Indicates that IA32_RTIT_CTL.CR3Filter can be set \xe2\x80\xa60ClChecks if the instruction has a segment override prefix, \xe2\x80\xa6CdReturns whether the signal is blocked by the thread.B`Are fast system calls available.0BfIA32_TSC_ADJUST MSR is supported if 1.0BlSupports XSAVES/XRSTORS and IA32_XSS if set.0CgGets the capabilities that child processes can inherit.BnCapabilities that child processes can inherit.CiReturns the events that this subscriber is interested in.0CnA named flag that doesn\xe2\x80\x99t correspond to any on the flags \xe2\x80\xa6CbReturns whether this process is a child subreaper.BiWhether the process is a child subreaper.ChReturns whether a given <code>timeout</code> is expired.DfReturns whether the input <code>vaddr</code> is a legal user space \xe2\x80\xa6CaSearch for the <code>ImageLoadPhysAddrTag</code>.BlDetects whether the device is keyboard-like.CmLookups the target path according to the parent directory \xe2\x80\xa6DkReturns a <code>CursorOwning</code> pointing to the first element whose \xe2\x80\xa6CgReturns whether the event matches the given connection.CnReports the maximum MBA throttling value supported for the \xe2\x80\xa60BiMaximum range (zero-based) of RMID of L3.0DjGets the index register scale value, valid values are <code>*1</code>, \xe2\x80\xa6CmReturns the smallest positive, normalized value that this \xe2\x80\xa6CjMinimum ASID value for an SEV enabled, SEV-ES disabled \xe2\x80\xa60DkThe module path of the message, if it is a <code>&#39;static</code> string.DaSet <code>module_path</code> to a <code>&#39;static</code> stringDjThe name parameter in <code>Inode::create</code> issued by the parent. \xe2\x80\xa6FdGets the near branch target if it\xe2\x80\x99s a <code>CALL</code>/<code>JMP</code>/<code>Jcc</code> near \xe2\x80\xa6ClNumber of general-purpose performance monitoring counter \xe2\x80\xa60AoReturns the amount of sections.CiGets the orientation offset of the image. Degrees are \xe2\x80\xa6BjTries to parse a buffer as a shebang line.BiReturn the pending futex address if existCdPerforms the TLB flush operation on the current CPU.CnIf true, indicates that the PM timer is a 32-bit value. If \xe2\x80\xa6CjThe wait queue that the background polling thread will \xe2\x80\xa6CnA manager that manages timers based on the profiling clock \xe2\x80\xa6BoRaises softirq for handling transmission eventsCjThe caller of the function should give a unique ino to \xe2\x80\xa6CmEnsures that the socket state is up to date and obtains a \xe2\x80\xa6CnRead a VCPU-scope metadata field (control structure field) \xe2\x80\xa6BoSize in character\xe2\x80\x99s of the device\xe2\x80\x99s buffer.DjRegisters a subsystem <code>SysTree</code> node under the root node of \xe2\x80\xa6BmDisables all the given effects from the styleCjRemoves the POSIX timer with the ID <code>timer_id</code>.CmAn I/O port to reset the machine by writing the specified \xe2\x80\xa6EdResume the <code>Evaluation</code> with the provided memory <code>value</code>.  \xe2\x80\xa6CiShow memory operand scale value before the index registerBmSchedules the next poll at the specific time.BiThis searches for a RSDP on BIOS systems.DhThe Security Exception (<code>#SX</code>) signals security-sensitive \xe2\x80\xa6BhDecimal number prefix or an empty stringBhDecimal number suffix or an empty stringCeSet the flags of an existing page table level 2 entryCeSet the flags of an existing page table level 3 entryCeSet the flags of an existing page level 4 table entryFk<code>true</code> if the instruction has the <code>REPE</code> or <code>REP</code> prefix (<code>F3</code>)ClSets the operand\xe2\x80\x99s immediate value. Use this method if \xe2\x80\xa6000CmSet the maximum number of iterations to be allowed by the \xe2\x80\xa6CfA thread-unsafe version of <code>set_max_level</code>.CdSet the enclosing object\xe2\x80\x99s address, as used by \xe2\x80\xa6DfSets the segment override prefix or <code>Register::None</code> if \xe2\x80\xa6CbSets the current timer slack value in nanoseconds.AgUse pseudo instructionsAmIntrusive singly-linked list.DbCreates a <code>SkippedErr</code> variant with the given error \xe2\x80\xa6DbGenerate a software interrupt by invoking the <code>int</code> \xe2\x80\xa6CkReturns the remaining spare capacity of the vector as a \xe2\x80\xa6BnCreates and schedules the init process to run.DgReturns vector content as a slice of <code>T</code>, along with the \xe2\x80\xa6ChSplits a bit-slice at an index, without bounds checking.BiUnsafely splits <code>self</code> in two.0CnSplits the slice at the midpoint, possibly omitting bounds \xe2\x80\xa6CfA set of additional groups to which a process belongs.BeChecks if an event type is supported.BeSwaps the contents of two bit-slices.CdIf true, the system cannot detect the monitor or \xe2\x80\xa6DeCalls <code>.tap_borrow_mut()</code> only in debug builds, and is \xe2\x80\xa600BiConvert to a lower-case hex ASCII string.0DfConverts this address to an IPv4-compatible <code>IPv6</code> address.CgWrite a flags value as text, ignoring any unknown bits.DfAllocates memory on the heap then clones <code>src</code> into it, \xe2\x80\xa6ElConstructs a new <code>Arc&lt;T&gt;</code> with a clone of <code>value</code>, returning \xe2\x80\xa6DoAttempts to construct an exclusive <code>&amp;mut BitSlice</code> reference \xe2\x80\xa6CgAttempts to acquire an exclusive lock without blocking.EgAttempts to interpret the given <code>source</code> as a <code>&amp;mut Self</code> \xe2\x80\xa6DeAttempts to acquire this <code>RwLock</code> with shared read access.E`Attempts to interpret the given <code>source</code> as a <code>&amp;Self</code>.CdReleases a shared lock using a fair unlock protocol.DkCreates and enters new namespaces as specified by the <code>flags</code>\xe2\x80\xa6DjReturns a <code>CursorOwning</code> pointing to the last element whose \xe2\x80\xa6DgKeywords are uppercased (eg. <code>BYTE PTR</code>, <code>SHORT</code>)AgPrefixes are uppercasedCgWait for the condition to become true, or until the \xe2\x80\xa6BkWindow granularity (Measured in Kilobytes.)BgRun a closure with disabled interrupts.CmAsynchronously writes contiguous blocks starting from the \xe2\x80\xa60CoWrites contiguous blocks starting from the <code>bid</code> \xe2\x80\xa6CmWrites one or multiple blocks from the segment start from \xe2\x80\xa6DiThe x87 Floating-Point Exception-Pending exception (<code>#MF</code>) \xe2\x80\xa6CnReturns the XCOFF section name (if any) for this type when \xe2\x80\xa6AiSupport for PKRU in XCR0.0AcALGORITHM_X9_31_AESCdForce the attributes to be sync\xe2\x80\x99d with the server.AmDo not follow symbolic links.CnAn abbreviation declared that its tag is zero, but zero is \xe2\x80\xa6BfA location from DWARF version &lt;= 4.BcA range from DWARF version &lt;= 4.BoThe error type of well-aligned, fallible casts.Cl(deprecated) Arm SBSA (2.x only) Generic UART supporting \xe2\x80\xa6CeAn error returned when trying to use an invalid ASID.C`An atomic version of <code>PerMountFlags</code>.BhThe condition for a hardware breakpoint.BfBroadcast <code>u16</code> to 128-bitsBfBroadcast <code>u32</code> to 128-bitsBfBroadcast <code>u52</code> to 128-bitsBfBroadcast <code>u64</code> to 128-bitsBfBroadcast <code>u16</code> to 256-bitsBfBroadcast <code>u32</code> to 256-bitsBfBroadcast <code>u52</code> to 256-bitsBfBroadcast <code>u64</code> to 256-bitsBeBroadcast <code>f16</code> to 32-bitsBfBroadcast <code>u16</code> to 512-bitsBfBroadcast <code>u32</code> to 512-bitsBfBroadcast <code>u52</code> to 512-bitsBfBroadcast <code>u64</code> to 512-bitsBeBroadcast <code>f16</code> to 64-bitsBeBroadcast <code>f32</code> to 64-bitsBmWhether the CPU can write data to the device.AdClear IA32_RTIT_CTL.AdConceal VMX from PT.00CkMarks whether this type contains mutability permissions \xe2\x80\xa60AdCR0 guest/host mask.CnEnables the instructions RDFSBASE, RDGSBASE, WRFSBASE, and \xe2\x80\xa6BkEnable XSAVE and Processor Extended States.AdCR4 guest/host mask.BaIterator over caches (LEAF=0x04).0AdCapabilities pointer00CiThe input virtio capability list contains invalid elementAeCardbus latency timerAo<code>CMPXCHG r/m16, r16</code>Ao<code>CMPXCHG r/m32, r32</code>CmAn error returned by <code>AnyConsoleDevice::set_font</code>.Bd<code>CVTDQ2PD xmm1, xmm2/m64</code>Bb<code>CVTPD2PI mm, xmm/m128</code>Bd<code>CVTPS2PD xmm1, xmm2/m64</code>Bc<code>CVTSD2SI r32, xmm1/m64</code>Bc<code>CVTSD2SI r64, xmm1/m64</code>Bd<code>CVTSD2SS xmm1, xmm2/m64</code>Bd<code>CVTSS2SD xmm1, xmm2/m32</code>Bc<code>CVTSS2SI r32, xmm1/m32</code>Bc<code>CVTSS2SI r64, xmm1/m32</code>Bb<code>CVTTPS2PI mm, xmm/m64</code>BdTerminal is ready for communicationsAcDenormals are zerosAcDivide-by-zero maskDhAn offset to a set of entries in the <code>.debug_str_offsets</code> \xe2\x80\xa6BiThe section holds dynamic linking tables.CmTag that contains the pointer to the boot loader\xe2\x80\x99s UEFI \xe2\x80\xa60DcForce all x87 and MMX instructions to cause an <code>#NE</code> \xe2\x80\xa6AdEnable VM functions.AiEPTP-list address (full).AiEPTP-list address (high).C`Global minor number allocator for evdev devices.An<code>VMOVD r/m32, xmm1</code>An<code>VMOVD xmm1, r/m32</code>An<code>VMOVQ r/m64, xmm1</code>An<code>VMOVQ xmm1, r/m64</code>DjValues in this inclusive range (<code>[0x6000_0000, 0x6FFF_FFFF)</code>\xe2\x80\xa6AkCode Execute/Read, accessedBc<code>EXTRQ xmm1, imm8, imm8</code>CfFile size will not be changed when extending the file.EcEnable the <code>fxsave</code> and <code>fxrstor</code> instructions to execute \xe2\x80\xa6BcPrevent future writes while mapped.BhThe trait for the global heap allocator.BcTrait for handling pending signals.AoHypervisor Injection (AMD-only)CaBIOS Update Trigger Register (W)  See Table 35-2.ClFixed-Function-Counter Control Register (R/W)  See Table \xe2\x80\xa6ClVariable Range Base MTRR See Section 11.11.2.3, Variable \xe2\x80\xa6ClVariable Range Mask MTRR See Section 11.11.2.3, Variable \xe2\x80\xa6000000Amif IA32_MTRR_CAP[7:0] &gt;  8Amif IA32_MTRR_CAP[7:0] &gt;  92222222210CnCapability Reporting Register of CR0 Bits Fixed to 0 (R/O) \xe2\x80\xa6CnCapability Reporting Register of CR0 Bits Fixed to 1 (R/O) \xe2\x80\xa6CnCapability Reporting Register of CR4 Bits Fixed to 0 (R/O) \xe2\x80\xa6CnCapability Reporting Register of CR4 Bits Fixed to 1 (R/O) \xe2\x80\xa6AlIf CPUID.01H:ECX.[bit 5] = 10ClCapability Reporting Register of VM-entry Controls (R/O) \xe2\x80\xa6Bmx2APIC LVT Performance Monitor register (R/W)Cbx2APIC Version. If ( CPUID.01H:ECX.[bit 21]  = 1 )CnEnable no-track opcode prefix for indirect branch tracking \xe2\x80\xa6CiEnable suppression of indirect branch tracking (SUPPRESS)BoThere is an address conflict address allocationBc<code>IMUL r16, r/m16, imm16</code>Bc<code>IMUL r32, r/m32, imm32</code>Bc<code>IMUL r64, r/m64, imm32</code>ClWrapper type for the interrupt stack frame pushed by the \xe2\x80\xa6CeThe end of an address range was before the beginning.CmThe page table entry for the given virtual address points \xe2\x80\xa6ChThe page table entry for the given page points to an \xe2\x80\xa60ChA builder struct to construct the parameters for the \xe2\x80\xa6BkA type alias for the IRQ callback function.AdLoad debug controls.DdAn offset into either the <code>.debug_loc</code> section or the \xe2\x80\xa6AnThe number of indirect blocks.CcThe maximum bytes of all buffers in the I/O vector.CjThe maximum virtual address of user space (non inclusive).CjEnables monitoring of the coprocessor, typical for x87 \xe2\x80\xa6ClDRAM RAPL Parameters (R/W) See Section 14.7.5, DRAM RAPL \xe2\x80\xa6BjUncore M-box 0 perfmon MIC THR select MSR.BjUncore M-box 1 perfmon MIC THR select MSR.CcFixed-Function Performance Counter Register 0 (R/W)CcFixed-Function Performance Counter Register 1 (R/W)CcFixed-Function Performance Counter Register 2 (R/W)AnPackage RAPL Perf Status (R/O)CkPKG RAPL Power Limit Control (R/W)  See Section 14.7.3, \xe2\x80\xa6CgPP0 Performance Throttling Status (R/O) See Section \xe2\x80\xa6CkPP0 RAPL Power Limit Control (R/W)  See Section 14.7.4, \xe2\x80\xa6CkPP1 RAPL Power Limit Control (R/W)  See Section 14.7.4, \xe2\x80\xa6CgUnit Multipliers used in RAPL Interfaces (R/O)  See \xe2\x80\xa6BfUncore U-box perfmon event select MSR.BkUncore W-box perfmon local box control MSR.Ak<code>VPREFETCHNTA m</code>CdMemory Bandwidth Allocation Enumeration Sub-leaf \xe2\x80\xa60BgNot aligned to <code>BLOCK_SIZE</code>.CdNot enough items on the stack when evaluating an \xe2\x80\xa6AjThe output buffer is emptyCfEnables the use of 4MB physical frames; ignored if \xe2\x80\xa6BlEnables protection keys for user-mode pages.Bl128-bit location: 4 x (2 x <code>f16</code>)Bl256-bit location: 8 x (2 x <code>f16</code>)Bm512-bit location: 16 x (2 x <code>f16</code>)Bd<code>PADDUSB xmm1, xmm2/m128</code>Bd<code>PADDUSW xmm1, xmm2/m128</code>DgAn upper level page table entry has the <code>HUGE_PAGE</code> flag \xe2\x80\xa6000Bd<code>PCMPEQB xmm1, xmm2/m128</code>Bd<code>PCMPEQD xmm1, xmm2/m128</code>Bd<code>PCMPEQQ xmm1, xmm2/m128</code>Bd<code>PCMPEQW xmm1, xmm2/m128</code>Bd<code>PCMPGTB xmm1, xmm2/m128</code>Bd<code>PCMPGTD xmm1, xmm2/m128</code>Bd<code>PCMPGTQ xmm1, xmm2/m128</code>Bd<code>PCMPGTW xmm1, xmm2/m128</code>Bb<code>PEXTRW r32, xmm, imm8</code>Bb<code>PEXTRW r64, xmm, imm8</code>Bd<code>PHADDSW xmm1, xmm2/m128</code>Bd<code>PHSUBSW xmm1, xmm2/m128</code>Bd<code>PMADDWD xmm1, xmm2/m128</code>Bd<code>PMOVSXBD xmm1, xmm2/m32</code>Bd<code>PMOVSXBQ xmm1, xmm2/m16</code>Bd<code>PMOVSXBW xmm1, xmm2/m64</code>Bd<code>PMOVSXDQ xmm1, xmm2/m64</code>Bd<code>PMOVSXWD xmm1, xmm2/m64</code>Bd<code>PMOVSXWQ xmm1, xmm2/m32</code>Bd<code>PMOVZXBD xmm1, xmm2/m32</code>Bd<code>PMOVZXBQ xmm1, xmm2/m16</code>Bd<code>PMOVZXBW xmm1, xmm2/m64</code>Bd<code>PMOVZXDQ xmm1, xmm2/m64</code>Bd<code>PMOVZXWD xmm1, xmm2/m64</code>Bd<code>PMOVZXWQ xmm1, xmm2/m32</code>Bd<code>PMULHUW xmm1, xmm2/m128</code>Bd<code>PMULUDQ xmm1, xmm2/m128</code>C`Bound socket table of a single netlink protocol.Bd<code>PSUBUSB xmm1, xmm2/m128</code>Bd<code>PSUBUSW xmm1, xmm2/m128</code>DgAn offset into either the <code>.debug_ranges</code> section or the \xe2\x80\xa6De<code>RealTimeCoarseClock</code> is a coarse-grained version of a \xe2\x80\xa6CnThe resource usage statistics of child processes that have \xe2\x80\xa6AhRecycled a wrong buffer.CfAn RAII implementation of a \xe2\x80\x9cscoped lock\xe2\x80\x9d of a \xe2\x80\xa6AgResource is unavailableBd<code>RSQRTPS xmm1, xmm2/m128</code>AdSave debug controls.EgThe total size of the fields <code>sigev_value</code>, <code>sigev_signo</code> and \xe2\x80\xa6AjWant extended stx_mount_idCgIf set, this device supports an alternate button input.Cm80-bit segment descriptor and selector: 0-7 = descriptor, \xe2\x80\xa6CbLink operations for <code>SinglyLinkedList</code>.ClA observer that will be invoked whenever events occur on \xe2\x80\xa6CnThe corresponding softirq line is used to schedule general \xe2\x80\xa6AfTSC multiplier (full).AfTSC multiplier (high).CdThe meaning of this bit depends on the capsule GUID.000000000CeThe TD\xe2\x80\x99s OP_STATE is incorrect for the required \xe2\x80\xa6CnRequested page size does not match the current GPA mapping \xe2\x80\xa6BcTDCS pages have not been allocated.BdProperties of the timestamp counter.CnSupports marking as uncacheable, exported and supports the \xe2\x80\xa60CaFound a record with an unknown abbreviation code.BbFound an unknown CFI augmentation.C`Unknown section type in <code>.dwp</code> index.CiRegisters larger than <code>u16</code> are not supported.DbThe <code>DW_UT_*</code> value for this unit is not supported yet.ClThe WindowAttributes describe the characteristics of the \xe2\x80\xa6An<code>BLSMSK r32, r/m32</code>An<code>BLSMSK r64, r/m64</code>Ah<code>CLEVICT0 m8</code>Ah<code>CLEVICT1 m8</code>Ai<code>KANDN k1, k2</code>Ai<code>KMOV k1, r32</code>Ai<code>KMOV r32, k1</code>Ai<code>KXNOR k1, k2</code>An<code>KANDNB k1, k2, k3</code>An<code>KANDND k1, k2, k3</code>An<code>KANDNQ k1, k2, k3</code>An<code>KANDNW k1, k2, k3</code>An<code>KXNORB k1, k2, k3</code>An<code>KXNORD k1, k2, k3</code>An<code>KXNORQ k1, k2, k3</code>An<code>KXNORW k1, k2, k3</code>An<code>VLDDQU xmm1, m128</code>An<code>VLDDQU ymm1, m256</code>An<code>VMOVHPD m64, xmm1</code>An<code>VMOVHPS m64, xmm1</code>An<code>VMOVLPD m64, xmm1</code>An<code>VMOVLPS m64, xmm1</code>AlVirtual-APIC address (full).AlVirtual-APIC address (high).CdA marker trait that denotes the return types for \xe2\x80\xa6CdThe handle was closed, but the file was not deleted.CfThe operation will be processed across a system reset.An<code>BLCMSK r32, r/m32</code>An<code>BLCMSK r64, r/m64</code>An<code>T1MSKC r32, r/m32</code>An<code>T1MSKC r64, r/m64</code>DhAcquires an <code>IoPort</code> instance that may overlap with other \xe2\x80\xa6CnAppends a done segment as the last segment of the provided \xe2\x80\xa6CmViews the bit-slice as a half-open range of write-capable \xe2\x80\xa6CaReturns the reference to the atomic CPU affinity.EhAtomically updates a <code>PodAtomic</code> value with <code>Ordering::Relaxed</code>\xe2\x80\xa6AmWait for child status changedC`Remove all empty P1-P3 tables in a certain rangeAoRemoves support for a key code.CmCopies the bits from <code>src</code> into <code>self</code>.BgSystem Coherency Line Size (Bits 11-00)0Bgconvert ostd::time::Time to System timeAlBit-wise <code>memcpy</code>C`Counts the number of registered handler classes.CnCreates a <code>CursorMut</code> from a pointer to an element.00BfReturns the default (TSC) clocksource.CdGet the default DW_AT_lower_bound for this language.BlDentry set position in its parent directory.DeReturns a mutable reference to the wrapped <code>T</code> without \xe2\x80\xa6BfThe offset of the displacement, if anyCiGets the operand\xe2\x80\x99s branch target selector. Use this \xe2\x80\xa6CjFind empty dentry. If not found, expand the cluster chain.D`Finds an <code>IoMem</code> that was previously mapped to by \xe2\x80\xa6ChFinds a reaper process for <code>current_process</code>.CaFinds the virtual address of the program headers.AdFormats all operandsCnConvert from underlying bit representation, preserving all \xe2\x80\xa60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CmCreates a C string wrapper from a byte slice with exactly \xe2\x80\xa6CkCreate <code>OpenArgs</code> from the given flags and mode.AdCreates a key event.DhConverts a vector of bytes to a <code>String</code> without checking \xe2\x80\xa6EgCreate an <code>AcpiTables</code> if you have a <code>PhysicalMapping</code> of the \xe2\x80\xa6Ec(gas only): If <code>true</code>, the formatter doesn\xe2\x80\x99t add <code>%</code> to \xe2\x80\xa6CnGets the committed frame at the input offset in the mapped \xe2\x80\xa6ClGet a suitable iface to deal with sendto/connect request \xe2\x80\xa6CnReturns information provided by the hypervisor, if running \xe2\x80\xa60CeContains SoC vendor specific information (LEAF=0x17).0oAVX512VPOPCNTDQ0CnWhether the process has a subreaper that will reap it when \xe2\x80\xa6BiIs there support for execute disable bit.0BmSupport for MWAITX and MONITORX instructions.0BgReturns if a SIGKILL signal is pending.AoSupports Intel Processor Trace.0BgSupports Enhanced REP MOVSB/STOSB if 1.0BmIndicates support for VMCB clean bits if set.0Ek<code>true</code> if the instruction has the <code>XACQUIRE</code> prefix (<code>F2</code>)Ek<code>true</code> if the instruction has the <code>XRELEASE</code> prefix (<code>F3</code>)BmMakes a structure usable as a frame metadata.0CmReturn the serialized size of an initial length field for \xe2\x80\xa6AlGets the instruction pointerCgThis value points to the instruction that should be \xe2\x80\xa6BmConverts a bit-vector into a boxed bit-slice.ClCoverts <code>self</code> into a <code>&amp;mut [u8]</code>.DdEquivalent to <code>CString::into_bytes()</code> except that the \xe2\x80\xa6CnReturns true when the compacted format of an XSAVE area is \xe2\x80\xa60BiReturns whether the dentry can be cached.CmReturns whether a VFS dentry for this inode should be put \xe2\x80\xa6AnDo not cache dentry in DCACHE.C`Check whether the event is for this socket spaceDbCheck if this <code>RwLock</code> is currently exclusively locked.00CkReturns whether the subscriber is a one-shot subscriber \xe2\x80\xa6CdReturns whether the subscriber is one-shot and dead.CgChecks if the event is a <code>SYN_REPORT</code> event.CmWhether the VMO\xe2\x80\x99s writable mappings need to be tracked, \xe2\x80\xa6CiCreates a segment descriptor for a 64-bit kernel code \xe2\x80\xa6CjCreates a segment descriptor for a kernel data segment \xe2\x80\xa6C`PID of the process that last modified semaphore.AcLinear Address Bits0AoThe linux bzImage setup binary.ChGiven a physical address and a size, map a region of \xe2\x80\xa6ClMaximum number of addressable IDs for logical processors \xe2\x80\xa6000AcMemory size optionsDkOptions that control if the memory size (eg. <code>DWORD PTR</code>) is \xe2\x80\xa6ClConstructs a new boxed slice with uninitialized contents \xe2\x80\xa6ClConstructs a new atomically reference-counted slice with \xe2\x80\xa610AcNodes per processor0BfFar pointer to the vendor name string.B`Returns the parent death signal.CjThe signal that the process should receive when parent \xe2\x80\xa6ChGets the parent <code>Path</code> within the same mount.CiIf the UART is a PCI device, returns its function number.CmIf the given token is next on the device used queue, pops \xe2\x80\xa6C`Number of blocks to preallocate for directories.DjClones the elements at the range <code>src</code> and prepends them to \xe2\x80\xa6AmRead an initial length field.0CdReturns the monotonic time from the TSC clocksource.ChReads a <code>DirEntryItem</code> at the current offset.EeReads bytes from <code>reader</code> into <code>buffer</code> until a nul byte is \xe2\x80\xa6BmCreates a fixed-point number from an integer.DfAn segment-not-present exception (<code>#NP</code>) occurs when an \xe2\x80\xa6CjSets the child subreaper attribute of the current process.CdDigit separator or an empty string. See also eg. \xe2\x80\xa6DbSet a general handler in an <code>InterruptDescriptorTable</code>.Eg<code>true</code> if the instruction has the <code>LOCK</code> prefix (<code>F0</code>)Fk<code>true</code> if the instruction has the <code>REPE</code> or <code>REP</code> prefix (<code>F3</code>)ClSets the operand\xe2\x80\x99s immediate value. Use this method if \xe2\x80\xa6BgSets the maximum readahead window size.Ee<code>true</code> if merging-masking, <code>false</code> if zeroing-masking. Only \xe2\x80\xa6CkSet the required privilege level (DPL) for invoking the \xe2\x80\xa6CnCreates a new descriptor with selector and offset (for IDT \xe2\x80\xa60DhSets the input <code>Waker</code> as the signalled waker of this thread,Ee<code>true</code> if zeroing-masking, <code>false</code> if merging-masking. Only \xe2\x80\xa6BmShow the original value after the symbol nameDjThe SIMD Floating-Point Exception (<code>#XF</code>) is used to handle \xe2\x80\xa6CjIterates over mutable subslices separated by bits that \xe2\x80\xa6DbAn stack segment exception (<code>#SS</code>) can occur in the \xe2\x80\xa6CnPerforms a store operation on a partial-element whose bits \xe2\x80\xa6CaMask to show what\xe2\x80\x99s supported in stx_attributesCnNumber of C0 sub C-states supported using MWAIT (Bits 03 - \xe2\x80\xa60CnNumber of C1 sub C-states supported using MWAIT (Bits 07 - \xe2\x80\xa60CnNumber of C2 sub C-states supported using MWAIT (Bits 11 - \xe2\x80\xa60CnNumber of C3 sub C-states supported using MWAIT (Bits 15 - \xe2\x80\xa60CnNumber of C4 sub C-states supported using MWAIT (Bits 19 - \xe2\x80\xa60CnNumber of C5 sub C-states supported using MWAIT (Bits 23 - \xe2\x80\xa60CnNumber of C6 sub C-states supported using MWAIT (Bits 27 - \xe2\x80\xa60CnNumber of C7 sub C-states supported using MWAIT (Bits 31 - \xe2\x80\xa60mMany-Bit SwapE`Converts to a <code>CUserCred</code> with the PID and the <em>effective</em> \xe2\x80\xa6ChAttempts to acquire a shared lock until a timeout is \xe2\x80\xa6ChAttempts to acquire an upgradable lock without blocking.DjAttempts to interpret the prefix of the given <code>source</code> as a \xe2\x80\xa6DjAttempts to interpret the suffix of the given <code>source</code> as a \xe2\x80\xa6DfAttempts to read the given <code>source</code> as a <code>Self</code>.21DeAttempts to acquire this <code>RwLock</code> with upgradable read \xe2\x80\xa6AhUnregisters an observer.0ClUnregisters an observer which watches <code>PidEvent</code>.0ClUnregisters an observer which watches <code>TidEvent</code>.AhMnemonics are uppercasedAhRegisters are uppercasedAmValidates that work is empty.CeVisits child nodes with a minimum ID using a closure.AdWindow A attributes.AdWindow B attributes.BeReal mode pointer to window function.kConstructorDjWrapping Euclidean division. Computes <code>self.div_euclid(rhs)</code>\xe2\x80\xa6DkWrapping Euclidean remainder. Computes <code>self.rem_euclid(rhs)</code>\xe2\x80\xa6CmEnsures that the socket state is up to date and obtains a \xe2\x80\xa6ChWrite a VCPU-scope metadata field (control structure \xe2\x80\xa6AdALGORITHM_X9_31_3DESClSet by hardware if last arithmetic operation generated a \xe2\x80\xa6Be<code>ADDSUBPD xmm1, xmm2/m128</code>Be<code>ADDSUBPS xmm1, xmm2/m128</code>Bb<code>AESDEC128KL xmm, m384</code>Bb<code>AESDEC256KL xmm, m512</code>Ca<code>AESDECWIDE128KL m384, &lt;XMM0-7&gt;</code>Ca<code>AESDECWIDE256KL m512, &lt;XMM0-7&gt;</code>Bb<code>AESENC128KL xmm, m384</code>Bb<code>AESENC256KL xmm, m512</code>Ca<code>AESENCWIDE128KL m384, &lt;XMM0-7&gt;</code>Ca<code>AESENCWIDE256KL m512, &lt;XMM0-7&gt;</code>CgMakes shared file data extents private to guarantee \xe2\x80\xa6Cc<code>BLENDVPD xmm1, xmm2/m128, &lt;XMM0&gt;</code>Cc<code>BLENDVPS xmm1, xmm2/m128, &lt;XMM0&gt;</code>BjBroadcast 2 x <code>i16</code> to 128-bitsBjBroadcast 2 x <code>i32</code> to 128-bitsBfBroadcast <code>f16</code> to 128-bitsBfBroadcast <code>f32</code> to 128-bitsBfBroadcast <code>f64</code> to 128-bitsBjBroadcast 2 x <code>i16</code> to 256-bitsBjBroadcast 2 x <code>i32</code> to 256-bitsBfBroadcast <code>f16</code> to 256-bitsBfBroadcast <code>f32</code> to 256-bitsBfBroadcast <code>f64</code> to 256-bitsBjBroadcast 2 x <code>i16</code> to 512-bitsBjBroadcast 2 x <code>i32</code> to 512-bitsBfBroadcast <code>f16</code> to 512-bitsBfBroadcast <code>f32</code> to 512-bitsBfBroadcast <code>f64</code> to 512-bitsBnWhether the CPU can read data from the device.B`A parsed call frame instruction.CjA description of checksum behavior for every supported \xe2\x80\xa6CmWrapper around a type which implements all the formatters \xe2\x80\xa6CjProvides administrative APIs for switching to existing \xe2\x80\xa6Be<code>CVTDQ2PS xmm1, xmm2/m128</code>Be<code>CVTPD2DQ xmm1, xmm2/m128</code>Be<code>CVTPD2PS xmm1, xmm2/m128</code>Be<code>CVTPS2DQ xmm1, xmm2/m128</code>Bc<code>CVTTPD2PI mm, xmm/m128</code>Bd<code>CVTTSD2SI r32, xmm1/m64</code>Bd<code>CVTTSD2SI r64, xmm1/m64</code>Bd<code>CVTTSS2SI r32, xmm1/m32</code>Bd<code>CVTTSS2SI r64, xmm1/m32</code>Am<code>PF2ID mm, mm/m64</code>Am<code>PF2IW mm, mm/m64</code>Am<code>PFACC mm, mm/m64</code>Am<code>PFADD mm, mm/m64</code>Am<code>PFMAX mm, mm/m64</code>Am<code>PFMIN mm, mm/m64</code>Am<code>PFMUL mm, mm/m64</code>Am<code>PFRCP mm, mm/m64</code>Am<code>PFSUB mm, mm/m64</code>Am<code>PI2FD mm, mm/m64</code>Am<code>PI2FW mm, mm/m64</code>ClEnables I/O breakpoint capability and enforces treatment \xe2\x80\xa6ClThe read-only bit that represent the slowest time that a \xe2\x80\xa6AfDebug Address RegisterDiAn index into a set of entries in the <code>.debug_str_offsets</code> \xe2\x80\xa6AiIPI Destination ShorthandAlA guard for disable preempt.CgA handler function that must not return, e.g. for a \xe2\x80\xa6An<code>VMOVHPD m64, xmm1</code>An<code>VMOVHPS m64, xmm1</code>An<code>VMOVLPD m64, xmm1</code>An<code>VMOVLPS m64, xmm1</code>An<code>VPMOVB2M k1, xmm1</code>An<code>VPMOVB2M k1, ymm1</code>An<code>VPMOVB2M k1, zmm1</code>An<code>VPMOVD2M k1, xmm1</code>An<code>VPMOVD2M k1, ymm1</code>An<code>VPMOVD2M k1, zmm1</code>An<code>VPMOVM2B xmm1, k1</code>An<code>VPMOVM2B ymm1, k1</code>An<code>VPMOVM2B zmm1, k1</code>An<code>VPMOVM2D xmm1, k1</code>An<code>VPMOVM2D ymm1, k1</code>An<code>VPMOVM2D zmm1, k1</code>An<code>VPMOVM2Q xmm1, k1</code>An<code>VPMOVM2Q ymm1, k1</code>An<code>VPMOVM2Q zmm1, k1</code>An<code>VPMOVM2W xmm1, k1</code>An<code>VPMOVM2W ymm1, k1</code>An<code>VPMOVM2W zmm1, k1</code>An<code>VPMOVQ2M k1, xmm1</code>An<code>VPMOVQ2M k1, ymm1</code>An<code>VPMOVQ2M k1, zmm1</code>An<code>VPMOVW2M k1, xmm1</code>An<code>VPMOVW2M k1, ymm1</code>An<code>VPMOVW2M k1, zmm1</code>Db<code>ENCODEKEY128 r32, r32, &lt;XMM0-2&gt;, &lt;XMM4-6&gt;</code>Cb<code>ENCODEKEY256 r32, r32, &lt;XMM0-6&gt;</code>BmWhat kidn of extended register state this is.0BgInformation about topology (LEAF=0x0B).0BfDe-allocates a range (creates a hole).BdConverts a range of a file to zeros.DbCorresponds to the C type <code>EFI_FIRMWARE_VOLUME_HEADER</code>.CkA trait used for getting socket level options on actual \xe2\x80\xa6BiThe trait for the global frame allocator.ClControl Features in IA-32 Processor (R/W) See Table 35-2 \xe2\x80\xa6BoSMM Monitor Configuration (R/W) See Table 35-2.CgThermal Interrupt Control (R/W) See Section 14.5.2, \xe2\x80\xa6Bjx2APIC Divide Configuration register (R/W)Ckx2APIC LVT Corrected Machine Check Interrupt register (R/W)BbIf ( CPUID.01H:ECX.[bit 21]  = 1 )CiThe function encountered an internal version that was \xe2\x80\xa6CjThe physical load address tag. Typically, this is only \xe2\x80\xa6AeInstruction executionCkAn expression operation required an integral type but saw aCmx86 Exception description (see also Intel Vol. 3a Chapter \xe2\x80\xa6Co<code>DW_FORM_implicit_const</code> used in an invalid context.ChNext time the load average will be updated (in jiffies).ChTrait to define functions that build an architecture \xe2\x80\xa6BdMax path length of the fast symlink.C`The maximum number of buffers in the I/O vector.BmUncore B-box 0 perfmon local box control MSR.BmUncore B-box 1 perfmon local box control MSR.BmUncore C-box 0 perfmon local box control MSR.BmUncore C-box 1 perfmon local box control MSR.BmUncore C-box 2 perfmon local box control MSR.BmUncore C-box 3 perfmon local box control MSR.BmUncore C-box 4 perfmon local box control MSR.BmUncore C-box 5 perfmon local box control MSR.BmUncore C-box 6 perfmon local box control MSR.BmUncore C-box 7 perfmon local box control MSR.BmUncore C-box 8 perfmon local box control MSR.BmUncore C-box 9 perfmon local box control MSR.ChDRAM Performance Throttling Status (R/O) See Section \xe2\x80\xa6ClDRAM RAPL Power Limit Control (R/W)  See Section 14.7.5, \xe2\x80\xa6CmProcessor Frequency Configuration The bit field layout of \xe2\x80\xa6CkProcessor Hard Power-On Configuration (R/W) Enables and \xe2\x80\xa6ClProcessor Soft Power-On Configuration (R/W)  Enables and \xe2\x80\xa6CgGBUSQ Event Control and Counter  Register (R/W) See \xe2\x80\xa6CmGBUSQ Event Control/Counter Register (R/W) Apply to Intel \xe2\x80\xa6ChGSNPQ Event Control and Counter  Register (R/W)  See \xe2\x80\xa6CmGSNPQ Event Control/Counter Register (R/W) Apply to Intel \xe2\x80\xa6CmFSB Event Control and Counter Register (R/W)  See Section \xe2\x80\xa6CkFSB Event Control/Counter Register (R/W) Apply to Intel \xe2\x80\xa600AeTrace Start Address 0AeTrace Start Address 1AeTrace Start Address 3AeTrace Start Address 4AmTracing Status Register (R/W)BmUncore M-box 0 perfmon local box control MSR.BmUncore M-box 1 perfmon local box control MSR.A`See Table 19-26.CfSee Section 18.4.2, Global Counter Control Facilities.CkPackage C2 Residency Note: C-state values are processor \xe2\x80\xa6ClNote: C-state values are processor specific C-state code \xe2\x80\xa6CkPackage C4 Residency Note: C-state values are processor \xe2\x80\xa6CkPackage C6 Residency Note: C-state values are processor \xe2\x80\xa622BmUncore R-box 0 perfmon local box control MSR.BmUncore R-box 1 perfmon local box control MSR.BmUncore S-box 0 perfmon local box control MSR.BmUncore S-box 1 perfmon local box control MSR.BfUncore Arb unit, performance counter 0BfUncore Arb unit, performance counter 1BfUncore W-box perfmon event select MSR.000BbUncore W-box perfmon fixed counterAl<code>VPREFETCHENTA m</code>CaEncrypted Memory Capabilities (LEAF=0x8000_001F).0Dh<code>MonotonicCoarseClock</code> is a coarse-grained version of the \xe2\x80\xa6Be<code>MOVSHDUP xmm1, xmm2/m128</code>Be<code>MOVSLDUP xmm1, xmm2/m128</code>CgFIXME: NETLINK_ROUTE_KERNEL should be a per-network \xe2\x80\xa6CfIf set, the kernel will not permit raising ambient \xe2\x80\xa6BjDid not find an entry at the given offset.Bb2 \xe2\x80\x93 NMI  Non-maskable interrupt.AfNon-Maskable InterruptCeThe given buffer for output is shorter than expected.CkIndicates the firmware should process the capsule after \xe2\x80\xa6CgIf this flag is set, the page fault was caused by a \xe2\x80\xa6Ca128-bit location: 4 x (2 x <code>bfloat16</code>)Ca256-bit location: 8 x (2 x <code>bfloat16</code>)Cb512-bit location: 16 x (2 x <code>bfloat16</code>)Be<code>PACKSSDW xmm1, xmm2/m128</code>Be<code>PACKSSWB xmm1, xmm2/m128</code>Be<code>PACKUSDW xmm1, xmm2/m128</code>Be<code>PACKUSWB xmm1, xmm2/m128</code>CjA page fault handler function that pushes a page fault \xe2\x80\xa6Cc<code>PBLENDVB xmm1, xmm2/m128, &lt;XMM0&gt;</code>Be<code>PEXTRD r/m32, xmm2, imm8</code>Be<code>PEXTRQ r/m64, xmm2, imm8</code>Be<code>PINSRD xmm1, r/m32, imm8</code>Be<code>PINSRQ xmm1, r/m64, imm8</code>Be<code>PMULHRSW xmm1, xmm2/m128</code>Ai<code>PREFETCHW m8</code>Ah<code>PREFETCH m8</code>000C`Processor name (LEAF=0x8000_0002..=0x8000_0004).0Bf<code>PSHUFW mm1, mm2/m64, imm8</code>DhAdditional methods for <code>RwLock</code>s which support upgradable \xe2\x80\xa6DkThe <code>Evaluation</code> needs the CFA to proceed further.  Once the \xe2\x80\xa6DgThe <code>Evaluation</code> needs the value of the parameter at the \xe2\x80\xa6AlWand dio read alignment infoDdOptional base addresses for the relative <code>DW_EH_PE_*</code> \xe2\x80\xa6CkA trait used for setting socket level options on actual \xe2\x80\xa6Be<code>SHA1MSG1 xmm1, xmm2/m128</code>Be<code>SHA1MSG2 xmm1, xmm2/m128</code>CnTransparent wrapper around a type which implements all the \xe2\x80\xa6CaFormatter for the prefix of a <code>Style</code>.CaFormatter for the suffix of a <code>Style</code>.AfSubordinate bus numberCdThe meaning of this bit depends on the capsule GUID.00000ClTarget TD UUID does not match the requested TD_UUID, but \xe2\x80\xa6An<code>TEST r/m16, imm16</code>An<code>TEST r/m32, imm32</code>An<code>TEST r/m64, imm32</code>CgAn immutable, shared reference to thread-local data \xe2\x80\xa6ClThe CFI program defined more register rules than we have \xe2\x80\xa6CgIndicates the time should be interpreted as local time.BgFound an unknown location-lists format.Be<code>UNPCKHPD xmm1, xmm2/m128</code>Be<code>UNPCKHPS xmm1, xmm2/m128</code>Be<code>UNPCKLPD xmm1, xmm2/m128</code>Be<code>UNPCKLPS xmm1, xmm2/m128</code>BjThe specified field size is not supported.CdSpecification of what storage should be used for \xe2\x80\xa6Aj<code>KANDNR k1, k2</code>Ba<code>VMOVQ xmm1, xmm2/m64</code>Ba<code>VMOVQ xmm1/m64, xmm2</code>AnActivate VMX-preemption timer.AeVM-instruction error.CkA marker type that denotes reader and writer results as \xe2\x80\xa6CcDivide Configuration Register (DCR; for Timer). \xe2\x80\xa6Ao<code>BLCFILL r32, r/m32</code>Ao<code>BLCFILL r64, r/m64</code>Ao<code>BLSFILL r32, r/m32</code>Ao<code>BLSFILL r64, r/m64</code>CaThe default panic handler for OSTD based kernels.CnActivates the thread-local storage pointer for the current \xe2\x80\xa6AjAlloc an unused port rangeCiIf this field is set, you must remap and mask all the \xe2\x80\xa6ClSets the UID and GID in the credentials according to the \xe2\x80\xa6BdReturns a guard for the atomic mode.E`Returns the <code>DebugInfoOffset</code> inside, or <code>None</code> otherwise.DdBinary searches this <code>VecDeque</code> with a key extraction \xe2\x80\xa6BnSearch for the <code>BootLoaderNameTag</code>.DgA bound-range exception (<code>#BR</code>) exception can occur as a \xe2\x80\xa6DhAdd leading zeros to branch offsets. Used by <code>CALL NEAR</code>, \xe2\x80\xa6B`Length of the capacity bit mask.000CkExecutes the given function and catches any panics that \xe2\x80\xa6CjReturns the number of blocks remaining before the next \xe2\x80\xa6CaCollects the time statistics on the specific CPU.Cacreate new task with userspace and parent processCnCreates a timer based on the user CPU clock of the current \xe2\x80\xa60AlL1 data cache associativity.0AlL1 data cache lines per tag.0BnDefines a struct representing a boolean value.AnDefine the system-wide clocks.DkA device not available exception (<code>#NM</code>) occurs under any of \xe2\x80\xa6BhWakeup all wait for zero tasks, ref: \xe2\x80\xa6BoDowngrades an upgradable lock to a shared lock.CiEnqueues a process-directed kernel signal asynchronously.CdAppends the contents of a bit-slice to a bit-vector.CkEnumeration of Monitor-Mwait extensions (beyond EAX and \xe2\x80\xa60CkReturn the encoding of the addresses for this CIE\xe2\x80\x99s FDEs.BaForce decrement the reader count.BmPhysical address for flat memory frame bufferCiCreates a C string wrapper from a byte slice with any \xe2\x80\xa6DiConstructs a shared <code>&amp;BitSlice</code> over an element slice, \xe2\x80\xa6CdRetrieve more elaborate information about caches \xe2\x80\xa60CnGets the offsets of the constants (memory displacement and \xe2\x80\xa6CnGet the physical cluster id from the logical cluster id in \xe2\x80\xa6C`Retrieve serial number of processor (LEAF=0x03).0Cmthe 64-bit value that would have been saved into the VMCS \xe2\x80\xa6BlChecks if buffer has complete event packets.CnComplex Cache Indexing (Bit 2) False: Direct mapped cache. \xe2\x80\xa60CmThe processor supports performance-energy bias preference \xe2\x80\xa60CmHWP Capabilities. Highest Performance change is supported \xe2\x80\xa60ClHWP Notification. IA32_HWP_INTERRUPT MSR is supported if \xe2\x80\xa60CmIf true, Generated packets which contain IP payloads have \xe2\x80\xa60CaDisallowing IBS use by the host supported if set.0CgSYSENTER and SYSEXIT Instructions. The SYSENTER and \xe2\x80\xa60CnSize of a digit group, see also <code>digit_separator()</code>AkSupport for PT in IA32_XSS.0BcL1 instruction cache associativity.0BcL1 instruction cache lines per tag.0AiInsert a listening socketBiInserts a process group into the session.BhExecutes a function on other processors.DhReturns a the inner value if the <code>Once</code> has been initialized.BhIs this address aligned to a 4 KiB page?00000AkFully associative structureAgFully Associative cache10BhIs this address aligned to a 1 GiB page?00CkChecks if the CPU is currently in the interrupt context \xe2\x80\xa6CcSelf Initializing cache level (does not need SW \xe2\x80\xa60ChTrue if this CIE\xe2\x80\x99s FDEs are trampolines for signal \xe2\x80\xa6CnReturn true if this FDE\xe2\x80\x99s function is a trampoline for a \xe2\x80\xa6ChChecks if the event is a <code>SYN_DROPPED</code> event.CmUser/supervisor; if 0, user-mode accesses are not allowed \xe2\x80\xa6000CnUser/supervisor; user-mode accesses are not allowed to the \xe2\x80\xa600CfIssues a TLB flush request that must happen before \xe2\x80\xa6CnLargest monitor-line size in bytes (default is processor\xe2\x80\x99\xe2\x80\xa60CiLoads the total size (in bytes) of free memory in the \xe2\x80\xa60DjCreates a new <code>MutexGuard</code> without checking if the mutex is \xe2\x80\xa6DjCreates a new <code>ReentrantMutexGuard</code> without checking if the \xe2\x80\xa6Dj(masm only): Add a <code>DS</code> segment override even if it\xe2\x80\x99s not \xe2\x80\xa6ClChecks if this evdev device is associated with the given \xe2\x80\xa6CdNumber of encrypted guests supported simultaneouslys0DiReturns the most significant bit in a 64-bit <code>CapSet</code> that \xe2\x80\xa6BgMoves a process to the new cgroup node.BcMoves a process to the root cgroup.BgFar pointer to the product name string.CiAn implementation of the global physical memory frame \xe2\x80\xa6AnPerform atomic semop, ref: \xe2\x80\xa6BaThese fields are valid if the \xe2\x80\xa6CmAppends an element and returns a reference to it if there \xe2\x80\xa6CkRelease a private page, enabling the host VMM to remove it.BkRemoves the entry by the <code>name</code>.AiRemove a listening socketBiRemoves a process group from the session.DgReplaces the \xe2\x80\x9cnext\xe2\x80\x9d or \xe2\x80\x9cprev\xe2\x80\x9d link pointer of <code>ptr</code>.EfResume the <code>Evaluation</code> with the provided <code>register</code> value.  \xe2\x80\xa6BkRounds up the name length to align with \xe2\x80\xa6CiSearch for the RSDP on a BIOS platform. This accesses \xe2\x80\xa6FoSets the number of elements in a <code>db</code>/<code>dw</code>/<code>dd</code>/<code>dq</code> directive. \xe2\x80\xa6BoSets the capabilities that we can actually use.Eh<code>true</code> if the instruction has the <code>REPNE</code> prefix (<code>F2</code>)AjEnables an interrupt line.ClSets the capabilities that are a process can potentially \xe2\x80\xa6CaSets the rounding control (SAE is implied but \xe2\x80\xa6DnShow <code>NEAR</code>, <code>SHORT</code>, etc if it\xe2\x80\x99s a branch instructionBbRaw Bit-Slice Pointer ConstructionBdFile offset alignment for direct I/OBoNumber of supported interrupts by this IO APIC.DfThe bitwise exclusive-or (<code>^</code>) of the bits in two flags \xe2\x80\xa600DkReturns the symmetric difference between the flags in <code>self</code> \xe2\x80\xa600CnVisits the elements representing the symmetric difference, \xe2\x80\xa611111111111111111111111111111111111111111111111111111111111111111111111111111111111112111111112222222211111112222222222111111111111111111112222222222222ClAttempts to convert an ordinary boxed slice into a boxed \xe2\x80\xa6CmConstructs a new boxed slice with uninitialized contents. \xe2\x80\xa6CmConstructs a new boxed slice with uninitialized contents, \xe2\x80\xa6CkTraverses the indices within a specified range of a VMO \xe2\x80\xa60EhAttempts to read a <code>Self</code> from the prefix of the given <code>source</code>\xe2\x80\xa6EhAttempts to read a <code>Self</code> from the suffix of the given <code>source</code>\xe2\x80\xa6BjTries to obtain an upgradeable lock guard.DjConstructs a new, empty <code>Vec&lt;T, A&gt;</code> with at least the \xe2\x80\xa6ChThe UART clock frequency in Hz, if it can be determined.DjUnregisters a subsystem from the root node of <code>ConfigFs</code> by \xe2\x80\xa6ClLook for pending alter operations that can be completed, \xe2\x80\xa6FbUppercase decorators, eg. <code>{z}</code>, <code>{sae}</code>, <code>{rd-sae}</code> (but not \xe2\x80\xa6Afvolume flags to retainAmWakes up the signalled waker.CmExecutes a closure after temporarily adjusting the signal \xe2\x80\xa6kConstructorAnAcknowledge interrupt on exit.AkAPIC-access address (full).AkAPIC-access address (high).AhDo whatever stat() does.CbAn atomic version of <code>TFDSetTimeFlags</code>.CkA simple block I/O request queue backed by one internal \xe2\x80\xa6DfThe basic header of a <code>BootInformation</code> as sized Rust type.BjBroadcast 2 x <code>u32</code> to 128-bitsBjBroadcast 2 x <code>u32</code> to 256-bitsBjBroadcast 2 x <code>u32</code> to 512-bitsAnAnti-Aliasing Iterator AdapterBg<code>CMPSD xmm1, xmm2/m64, imm8</code>Bg<code>CMPSS xmm1, xmm2/m32, imm8</code>Bf<code>CVTTPD2DQ xmm1, xmm2/m128</code>Bf<code>CVTTPS2DQ xmm1, xmm2/m128</code>An<code>PFNACC mm, mm/m64</code>An<code>PFRCPV mm, mm/m64</code>An<code>PFSUBR mm, mm/m64</code>An<code>PSWAPD mm, mm/m64</code>C`Default read-only permissions for attributes \xe2\x80\xa6ChDefault read-write permissions for attributes (owner \xe2\x80\xa6CmSets to 1 when the device detects a parity error, even if \xe2\x80\xa6BeDirect cache access info (LEAF=0x09).0B`A guard for disabled local IRQs.Bg<code>DPPD xmm1, xmm2/m128, imm8</code>Bg<code>DPPS xmm1, xmm2/m128, imm8</code>AfEnable XSAVES/XRSTORS.AbName dentry index.Ba<code>VMOVQ xmm1, xmm2/m64</code>Ba<code>VMOVQ xmm1/m64, xmm2</code>B`<code>VMOVW r32/m16, xmm1</code>B`<code>VMOVW r64/m16, xmm1</code>B`<code>VMOVW xmm1, r32/m16</code>B`<code>VMOVW xmm1, r64/m16</code>AmCode Execute/Read, conformingCjGives information about the current level in the topology.0AgFormat mnemonic optionsCkAn additional frame was needed for the mapping process, \xe2\x80\xa6DiA <code>FrameDescriptionEntry</code> is a set of CFA instructions for \xe2\x80\xa6BbEnables debug register protection.CnTrait that defines the architecture specific functions for \xe2\x80\xa6Bf<code>GF2P8MULB xmm1, xmm2/m128</code>BlA 64-bit mode global descriptor table (GDT).CjVariable is stored in the portion of NVR allocated for \xe2\x80\xa6BkClock Modulation (R/W)  See Table 35-2. \xe2\x80\xa6Afif CPUID.6H:ECX[3] = 1CjFixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.CkFixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs .011111CnSee Table 35-2. See Section 18.4.2, Global Counter Control \xe2\x80\xa6f06_0FHCmIf ( CPUID.01H:ECX.[bit 5],  IA32_VMX_PROCBASED_C TLS[bit \xe2\x80\xa6Bcx2APIC Current Count register (R/O)BbIf ( CPUID.01H:ECX.[bit 21]  = 1 )00Bix2APIC LVT Timer Interrupt register (R/W)AoAddress of I/O bitmap A (full).AoAddress of I/O bitmap A (high).AoAddress of I/O bitmap B (full).AoAddress of I/O bitmap B (high).BnInvalid slot count in <code>.dwp</code> index.DlThe system-wide <code>TimerManager</code> for the <code>JiffiesClock</code>.AhLegacy mode base addressBhUncore B-box 0 perfmon event select MSR.000BhUncore B-box 1 perfmon event select MSR.00BhUncore B-box 1vperfmon event select MSR.AnAddress of MSR bitmaps (full).AnAddress of MSR bitmaps (high).BhUncore C-box 0 perfmon event select MSR.00000BhUncore C-box 1 perfmon event select MSR.00000BhUncore C-box 2 perfmon event select MSR.00000BhUncore C-box 3 perfmon event select MSR.00000BhUncore C-box 4 perfmon event select MSR.00000BhUncore C-box 5 perfmon event select MSR.00000BhUncore C-box 6 perfmon event select MSR.00000BhUncore C-box 7 perfmon event select MSR.00000BhUncore C-box 8 perfmon event select MSR.00000BhUncore C-box 9 perfmon event select MSR.00000BmConfigTDP Level 1 ratio and power level (R/O)BmConfigTDP Level 2 ratio and power level (R/O)ClNote: C-state values are processor specific C-state code \xe2\x80\xa60000CbUncore M-box 0 perfmon local box address mask MSR.BhUncore M-box 0 perfmon event select MSR.00000CnUncore M-box 0 perfmon local box address match/mask config \xe2\x80\xa6CbUncore M-box 0 perfmon time stamp unit select MSR.CbUncore M-box 1 perfmon local box address mask MSR.BhUncore M-box 1 perfmon event select MSR.00000CnUncore M-box 1 perfmon local box address match/mask config \xe2\x80\xa6CbUncore M-box 1 perfmon time stamp unit select MSR.CfRO. This applies to processors that do not support \xe2\x80\xa6CfSee Section 18.4.2, Global Counter Control Facilities.::CmPKG Energy Status (R/O)  See Section 14.7.3, Package RAPL \xe2\x80\xa6CmPP0 Energy Status (R/O)  See Section 14.7.4, PP0/PP1 RAPL \xe2\x80\xa6CmPP1 Energy Status (R/O)  See Section 14.7.4, PP0/PP1 RAPL \xe2\x80\xa6BhUncore R-box 0 perfmon event select MSR.0000000CeUncore R-box 0 perfmon IPERF0 unit Port 0 select MSR.CeUncore R-box 0 perfmon IPERF0 unit Port 1 select MSR.CeUncore R-box 0 perfmon IPERF0 unit Port 2 select MSR.CeUncore R-box 0 perfmon IPERF0 unit Port 3 select MSR.CeUncore R-box 0 perfmon IPERF0 unit Port 4 select MSR.CeUncore R-box 0 perfmon IPERF0 unit Port 5 select MSR.CeUncore R-box 0 perfmon IPERF0 unit Port 6 select MSR.CeUncore R-box 0 perfmon IPERF0 unit Port 7 select MSR.BhUncore R-box 1 perfmon event select MSR.0CeUncore R-box 1 perfmon IPERF1 unit Port 8 select MSR.CeUncore R-box 1 perfmon IPERF1 unit Port 9 select MSR.BhUncore S-box 0 perfmon event select MSR.000BhUncore S-box 1 perfmon event select MSR.000CmMaximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.\xe2\x80\xa6ChSee Section 18.7.2.1, Uncore Performance Monitoring  \xe2\x80\xa6BjUncore W-box perfmon local box status MSR.DjAn RAII read lock guard returned by <code>RwLockReadGuard::map</code>, \xe2\x80\xa6CnThe corresponding softirq line is used to handle reception \xe2\x80\xa6CdThe corresponding softirq line is used to handle \xe2\x80\xa6CmSets to 1 if the device will takes its normal action when \xe2\x80\xa6CkCauses the contents of the capsule to be coalesced from theAgEnables protected mode.CnProvides a virtual address mapping for physical page table \xe2\x80\xa6Bg<code>PALIGNR mm1, mm2/m64, imm8</code>Bf<code>PEXTRB r32/m8, xmm2, imm8</code>Bf<code>PEXTRB r64/m8, xmm2, imm8</code>Bf<code>PINSRB xmm1, r32/m8, imm8</code>Bf<code>PINSRB xmm1, r64/m8, imm8</code>Be<code>PINSRW mm, r32/m16, imm8</code>Be<code>PINSRW mm, r64/m16, imm8</code>Bf<code>PMADDUBSW xmm1, xmm2/m128</code>CbProcessor Topology Information (LEAF=0x8000_001E).0Bf<code>PUNPCKHBW xmm1, xmm2/m128</code>Bf<code>PUNPCKHDQ xmm1, xmm2/m128</code>Bf<code>PUNPCKHWD xmm1, xmm2/m128</code>Bf<code>PUNPCKLBW xmm1, xmm2/m128</code>Bf<code>PUNPCKLDQ xmm1, xmm2/m128</code>Bf<code>PUNPCKLWD xmm1, xmm2/m128</code>CmSets to 1 by a master device when its transaction (except \xe2\x80\xa6ChSets to 1 by a master device when its transaction is \xe2\x80\xa6BaToward zero (positive + negative)AhRuntime drivers\xe2\x80\x99 code.0AiRuntime services\xe2\x80\x99 code.0DhAdditional methods for <code>RwLock</code>s which support upgradable \xe2\x80\xa6CkRegistered input device that can submit events to handlers.CjA guard that provides immutable data access but can be \xe2\x80\xa60BfEnables SMX instructions (Intel Only).BgSets to 1 when the device asserts SERR#CkSets to 1 when a target device terminates a transaction \xe2\x80\xa6AgSecondary latency timerCeAn error returned by <code>NameAndParent::set</code>.Bf<code>SHA1NEXTE xmm1, xmm2/m128</code>BkSuppress all exceptions: <code>{sae}</code>ChService TD UUID does not match the currently bound UUID.CdTarget TD UUID does not match the requested TD_UUID.BaFound an unknown extended opcode.CjUnknown section type in version 2 <code>.dwp</code> index.BgFound an unknown reserved length value.BaFound an unknown standard opcode.CiAn unsupported operation was found while evaluating a \xe2\x80\xa6BkThe specified offset size is not supported.Bc<code>ANDN r32a, r32b, r/m32</code>Bc<code>ANDN r64a, r64b, r/m64</code>Bc<code>BZHI r32a, r/m32, r32b</code>Bc<code>BZHI r64a, r/m64, r64b</code>Ak<code>KORTEST k1, k2</code>Ak<code>LZCNT r32, r32</code>Ak<code>LZCNT r64, r64</code>Ak<code>TZCNT r32, r32</code>Ak<code>TZCNT r64, r64</code>Aj<code>VPREFETCH0 m8</code>Aj<code>VPREFETCH1 m8</code>Aj<code>VPREFETCH2 m8</code>B`<code>KUNPCKBW k1, k2, k3</code>B`<code>KUNPCKDQ k1, k2, k3</code>B`<code>KUNPCKWD k1, k2, k3</code>Bc<code>MULX r32a, r32b, r/m32</code>Bc<code>MULX r64a, r64b, r/m64</code>Bc<code>PDEP r32a, r32b, r/m32</code>Bc<code>PDEP r64a, r64b, r/m64</code>Bc<code>PEXT r32a, r32b, r/m32</code>Bc<code>PEXT r64a, r64b, r/m64</code>Bc<code>SARX r32a, r/m32, r32b</code>Bc<code>SARX r64a, r/m64, r64b</code>Bc<code>SHLX r32a, r/m32, r32b</code>Bc<code>SHLX r64a, r/m64, r64b</code>Bc<code>SHRX r32a, r/m32, r32b</code>Bc<code>SHRX r64a, r/m64, r64b</code>B`<code>VMOVMSKPD r32, xmm2</code>B`<code>VMOVMSKPD r32, ymm2</code>B`<code>VMOVMSKPD r64, xmm2</code>B`<code>VMOVMSKPD r64, ymm2</code>B`<code>VMOVMSKPS r32, xmm2</code>B`<code>VMOVMSKPS r32, ymm2</code>B`<code>VMOVMSKPS r64, xmm2</code>B`<code>VMOVMSKPS r64, ymm2</code>B`<code>VMOVNTDQ m128, xmm1</code>B`<code>VMOVNTDQ m256, ymm1</code>B`<code>VMOVNTPD m128, xmm1</code>B`<code>VMOVNTPD m256, ymm1</code>B`<code>VMOVNTPS m128, xmm1</code>B`<code>VMOVNTPS m256, ymm1</code>B`<code>VPMOVMSKB r32, xmm1</code>B`<code>VPMOVMSKB r32, ymm1</code>B`<code>VPMOVMSKB r64, xmm1</code>B`<code>VPMOVMSKB r64, ymm1</code>BfConfiguration cols and rows are valid.AgVM-exit MSR-load count.Ab<code>UNDOC</code>00000ChThe resulting buffer was too small, and the data was \xe2\x80\xa6CjThe status of writable mappings of a VMO, i.e., shared \xe2\x80\xa6CnReturn address of nearest 4 KiB page (higher or equal than \xe2\x80\xa600000CnReturn address of nearest 1 GiB page (higher or equal than \xe2\x80\xa600EaReturns the <code>DebugTypesOffset</code> inside, or <code>None</code> otherwise.BoSearch for the <code>BasicMemoryInfoTag</code>.BaInitializes the bio segment pool.BjClears the signalled waker of this thread.CkA constant that is factored out of all advance location \xe2\x80\xa6CkStores a value into this object if the currently-stored \xe2\x80\xa6CmReturns whether process table contains process group with \xe2\x80\xa6DfThis method will return <code>true</code> if any unknown bits are set.0EcConverts <code>poll</code> I/O event results to <code>select</code> RWE results \xe2\x80\xa6DoConverts <code>select</code> RWE input to <code>poll</code> I/O event input \xe2\x80\xa6DjThe util function for create <code>VmReader</code>/<code>VmWriter</code>s.CkCopies bits from one region of the bit-slice to another \xe2\x80\xa6CeA constant that is factored out of certain offset \xe2\x80\xa6DiDecodes the major and minor numbers from the encoded <code>u64</code> \xe2\x80\xa6CeDefine the timer managers of some system-wide clocks.C`Remounts the filesystem with new flags and data.CiIf true, OSPM <em>must not</em> enable PCIe ASPM control.BdData TLB associativity for 4K pages.BgL2 Data TLB associativity for 4K pages.10ChSearch for the <code>EFIBootServicesNotExitedTag</code>.AnLocal exact breakpoint enable.CkEnables debug-register protection, which causes a debug \xe2\x80\xa6D`Encodes the major and minor numbers as a <code>u64</code> value.CmThe 32-bit value that would have been saved into the VMCS \xe2\x80\xa6CkAppends a slice of <code>T</code> elements to a bit-vector.CkFinds the last loadable segment and returns its virtual \xe2\x80\xa6DfConstructs a <code>Ref</code> from the given bytes with DST length \xe2\x80\xa6CiCreate the file range through C flock and opened file \xe2\x80\xa6EnConverts a <code>Vec&lt;u8&gt;</code> to a <code>String</code>, substituting invalid UTF-8 \xe2\x80\xa6Blgenerate a fault signal for current process.ChConverts an instruction operand index to a formatter \xe2\x80\xa6CmGets the intersection range of two ranges. The two ranges \xe2\x80\xa6DaGets the <code>mut</code> pointer for the object on a target CPU.BnTLB 1-GiB Pages Information (LEAF=0x8000_0019)0ChA macro attribute to register the global heap allocator.CdReturns the starting block id of the block group \xe2\x80\xa6BjHandle pending signal for current process.EdWhen host <code>CR4.MCE=1</code> and guest <code>CR4.MCE=0</code>, machine check \xe2\x80\xa60BiHardware Coordination Feedback Capability0BfHWP PECI override is supported if set.0CaInstruction Retired Counter MSR available if set.0CmSupport of Power Event Trace. Writes can set IA32_RTIT_CTL\xe2\x80\xa60AlSupport for HDC in IA32_XSS.0ClIncreases the given size to the next alignment boundary, \xe2\x80\xa6EeA convenience macro for implementing <code>SysObj</code> and <code>SysNode</code> \xe2\x80\xa6BoInitialize global worker pools and work queues.CiUnpack and prepare the rootfs from the initramfs CPIO \xe2\x80\xa6CfLazy init should be called after spawning init thread.CkInitializes the device nodes in devtmpfs after mounting \xe2\x80\xa6CiInitializes \xe2\x80\x9c/dev/shm\xe2\x80\x9d for POSIX shared memory usage.CmInitializes the time duration from 1970-01-01 00:00:00 to \xe2\x80\xa6oInitial APIC ID0AlInsert a lock into the list.CjThe full 64-bit canonical forms of the interrupt stack \xe2\x80\xa6DcDecomposes a <code>Vec&lt;T&gt;</code> into its raw components: \xe2\x80\xa6AoIntrusive collections for Rust.FeGets the <code>RIP</code>/<code>EIP</code> releative address (<code>memory_displacement32()</code>\xe2\x80\xa6ClDetermines if a given IP endpoint\xe2\x80\x99s address is a known \xe2\x80\xa6BhIs this address aligned to a 4 MiB page?00BhIs this address aligned to a 2 MiB page?00AiPage-level write-through.0CnPage-level write-through; indirectly determines the memory \xe2\x80\xa60111BkInstruction TLB associativity for 4K pages.BnL2 Instruction TLB associativity for 4K pages.10AfL2 Associativity field0AgL2 cache lines per tag.01100CmThe segment limit is interpreted in 4-KByte units if this \xe2\x80\xa6CkAcquires a shared lock without deadlocking in case of a \xe2\x80\xa6CjA helper function to create the mount point path for a \xe2\x80\xa6ClMaximum number of addressable IDs for processor cores in \xe2\x80\xa60AjMaximum transmission unit.CjGets the memory operand\xe2\x80\x99s displacement or the 32-bit \xe2\x80\xa6CjGets the memory operand\xe2\x80\x99s displacement or the 64-bit \xe2\x80\xa6DiMoves the children of <code>current_process</code> to be the children \xe2\x80\xa6ClMoves the process itself or its child process to another \xe2\x80\xa6CnGet the amount of tasks in the runqueues and the amount of \xe2\x80\xa6CmReturns a tuple with the number of tasks in the runqueues \xe2\x80\xa6AaNumber of images.BeVBE implementation software revision.BlThe amount of off screen memory in 1k units.CjParses the provided byte sequence as Multiboot string, \xe2\x80\xa6AePhysical Address Bits0CiThe full 64-bit canonical forms of the stack pointers \xe2\x80\xa6BlRaises softirq for handling reception eventsBhRead multiple target TD metadata fields.ClRead all guest-readable TDX module global-scope metadata \xe2\x80\xa6ChThe resource usage statistics of reaped child processes.B`Total number of reserved blocks.EfResume the <code>Evaluation</code> with the provided <code>base_type</code>.  This \xe2\x80\xa6CjWrites a new value into a single bit, using alias-safe \xe2\x80\xa6CjAlways show the scale value even if it\xe2\x80\x99s <code>*1</code>DeHex number prefix or an empty string, eg. <code>&quot;0x&quot;</code>DdHex number suffix or an empty string, eg. <code>&quot;h&quot;</code>AlSets keep capabilities flag.ClSets the size of the memory displacement in bytes. Valid \xe2\x80\xa6DaSets the propagation type of the mount of this <code>Path</code>.CiShow useless prefixes. If it has useless prefixes, it \xe2\x80\xa6DgSends <code>SIGKILL</code> to all other threads in the current process.ClSmallest monitor-line size in bytes (default is processor\xe2\x80\xa60BgChecks if a relative code is supported.BoReturns the supported key code bitmap as bytes.CmWrites back the block group descriptor to the descriptors \xe2\x80\xa6CmThe little-endian high field of the timestamp multiplexed \xe2\x80\xa60DhAllocates memory in the given allocator then clones <code>src</code> \xe2\x80\xa6EhConstructs a new <code>Arc&lt;T&gt;</code> with a clone of <code>value</code> in the \xe2\x80\xa6ChAttempts to acquire a shared lock until a timeout is \xe2\x80\xa6ClTries to atomically upgrade an upgradable read lock into \xe2\x80\xa6DhSimilar to <code>Descriptor::tss_segment</code>, but unsafe since it \xe2\x80\xa6ChReleases an exclusive lock using a fair unlock protocol.CkUnmap the given physical mapping. This is called when a \xe2\x80\xa6CgUnsets the child subreaper attribute of the current \xe2\x80\xa6ClA manager that manages timers based on the user CPU time \xe2\x80\xa6DfWaits until some condition returns <code>Some(_)</code> or a given \xe2\x80\xa6B`Support for AVX 256-bit in XCR0.0B`Support for SSE 128-bit in XCR0.0Bg<code>AESDECLAST xmm1, xmm2/m128</code>Bg<code>AESENCLAST xmm1, xmm2/m128</code>CcAn atomic version of <code>FileCreationMask</code>.BjBroadcast 2 x <code>f16</code> to 128-bitsBjBroadcast 2 x <code>f16</code> to 256-bitsBjBroadcast 2 x <code>f16</code> to 512-bitsBmIf set, disables ability to take time-stamps.CjIf set, enables support for the virtual interrupt flag \xe2\x80\xa6CmDescriptor that defines a scatter-gather list for passing \xe2\x80\xa6Bh<code>CMPPD xmm1, xmm2/m128, imm8</code>Bh<code>CMPPS xmm1, xmm2/m128, imm8</code>ChA Common Information Entry holds information that is \xe2\x80\xa6CmProvides administrative APIs for disassociating execution \xe2\x80\xa6Ao<code>PAVGUSB mm, mm/m64</code>Ao<code>PFCMPEQ mm, mm/m64</code>Ao<code>PFCMPGE mm, mm/m64</code>Ao<code>PFCMPGT mm, mm/m64</code>Ao<code>PFPNACC mm, mm/m64</code>Ao<code>PFRSQRT mm, mm/m64</code>Ao<code>PMULHRW mm, mm/m64</code>CnA struct describing a pointer to a descriptor table (GDT / \xe2\x80\xa60AkEnable user wait and pause.B`<code>VMOVNTDQ m128, xmm1</code>B`<code>VMOVNTDQ m256, ymm1</code>B`<code>VMOVNTDQ m512, zmm1</code>B`<code>VMOVNTPD m128, xmm1</code>B`<code>VMOVNTPD m256, ymm1</code>B`<code>VMOVNTPD m512, zmm1</code>B`<code>VMOVNTPS m128, xmm1</code>B`<code>VMOVNTPS m256, ymm1</code>B`<code>VMOVNTPS m512, zmm1</code>Bb<code>VMOVSD m64 {k1}, xmm1</code>Bb<code>VMOVSH m16 {k1}, xmm1</code>Bb<code>VMOVSS m32 {k1}, xmm1</code>CnInserts space within the file size without overwriting any \xe2\x80\xa6ChCorresponds to the C type <code>EFI_FV_BLOCK_MAP</code>.Bd13 \xe2\x80\x93 #GP  General protection faultClA handler function for an exception that pushes an error \xe2\x80\xa6CjFixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.00CfSee Table 35-2. See Section 17.4.1, IA32_DEBUGCTL MSR.CnSee Table 35-2. See Section 18.4.2, Global Counter Control \xe2\x80\xa6ClCapability Reporting Register of EPT and VPID (R/O)  See \xe2\x80\xa6ClCapability Reporting Register of Pin-based VM-execution  \xe2\x80\xa6Bcx2APIC Initial Count register (R/W)AiIDT-vectoring error code.AmGuest interruptibility state.AfInvalid operation maskCkThe shift value in an expression must be a non-negative \xe2\x80\xa6BeThe number of doubly indirect blocks.BeThe number of trebly indirect blocks.BlUncore B-box 0 perfmon local box status MSR.BlUncore B-box 1 perfmon local box status MSR.BlUncore C-box 0 perfmon local box status MSR.BlUncore C-box 1 perfmon local box status MSR.BlUncore C-box 2 perfmon local box status MSR.BlUncore C-box 3 perfmon local box status MSR.BlUncore C-box 4 perfmon local box status MSR.BlUncore C-box 5 perfmon local box status MSR.BlUncore C-box 6 perfmon local box status MSR.BlUncore C-box 7 perfmon local box status MSR.BlUncore C-box 8 perfmon local box status MSR.BlUncore C-box 9 perfmon local box status MSR.AgConfigTDP Control (R/W)AgNominal TDP Ratio (R/O)CkDRAM Energy Status (R/O)  See Section 14.7.5, DRAM RAPL \xe2\x80\xa6CnLast Branch Record 0 (R/W)  One of 16 pairs of last branch \xe2\x80\xa6CgLast Branch Record 1 To IP (R/W) See description of \xe2\x80\xa6CgLast Branch Record 2 To IP (R/W) See description of \xe2\x80\xa6CgLast Branch Record 3 To IP (R/W) See description of \xe2\x80\xa6CgLast Branch Record 4 To IP (R/W) See description of \xe2\x80\xa6CgLast Branch Record 5 To IP (R/W) See description of \xe2\x80\xa6CgLast Branch Record 6 To IP (R/W) See description of \xe2\x80\xa6CgLast Branch Record 7 To IP (R/W) See description of \xe2\x80\xa6CgLast Branch Record 8 To IP (R/W) See description of \xe2\x80\xa6CgLast Branch Record 9 To IP (R/W) See description of \xe2\x80\xa6CcUncore M-box 0 perfmon local box address match MSR.BlUncore M-box 0 perfmon local box status MSR.CcUncore M-box 1 perfmon local box address match MSR.BlUncore M-box 1 perfmon local box status MSR.BlUncore R-box 0 perfmon local box status MSR.BlUncore R-box 1 perfmon local box status MSR.BhUncore R-box 1 perfmon event select MSR.00000CfUncore R-box 1 perfmon IPERF1 unit Port 10 select MSR.CfUncore R-box 1 perfmon IPERF1 unit Port 11 select MSR.CfUncore R-box 1 perfmon IPERF1 unit Port 12 select MSR.CfUncore R-box 1 perfmon IPERF1 unit Port 13 select MSR.CfUncore R-box 1 perfmon IPERF1 unit Port 14 select MSR.CfUncore R-box 1 perfmon IPERF1 unit Port 15 select MSR.BlUncore S-box 0 perfmon local box status MSR.BlUncore S-box 1 perfmon local box status MSR.CbSee Section 18.7.2.2, Uncore Performance Event \xe2\x80\xa60000000BeUncore C-Box 0, performance counter 0BeUncore C-Box 0, performance counter 1BeUncore C-Box 1, performance counter 0BeUncore C-Box 1, performance counter 1BeUncore C-Box 2, performance counter 0BeUncore C-Box 2, performance counter 1BfUncore C-Box 3, performance counter 0.BfUncore C-Box 3, performance counter 1.AdUncore fixed counterBhUncore U-box perfmon global control MSR.Bh<code>VMOVAPD mt {k1}, Df64(zmm1)</code>Bh<code>VMOVAPS mt {k1}, Df32(zmm1)</code>DjAn RAII write lock guard returned by <code>RwLockWriteGuard::map</code>\xe2\x80\xa6Bb<code>MASKMOVDQU xmm1, xmm2</code>CoMake <code>NO_SETUID_FIXUP</code> bit immutable (irreversible).BnDo not have unwind info for the given address.AoGuest pending debug exceptions.B`Pin-based VM-execution controls.DiIterator providing a <code>PciConfigEntry</code> for all of the valid \xe2\x80\xa6Bf<code>PEXTRW r32/m16, xmm, imm8</code>Bf<code>PEXTRW r64/m16, xmm, imm8</code>Bg<code>PHMINPOSUW xmm1, xmm2/m128</code>Bf<code>PINSRW xmm, r32/m16, imm8</code>Bf<code>PINSRW xmm, r64/m16, imm8</code>AhPrefetchable memory baseBlProcessor Frequency Information (LEAF=0x16).0Bg<code>PUNPCKHQDQ xmm1, xmm2/m128</code>Bg<code>PUNPCKLQDQ xmm1, xmm2/m128</code>Clqueues amount do not match the requirement first element \xe2\x80\xa6AnAnti-Aliasing Iterator AdapterAnRange reserved for OS loaders.0EbThe <code>Evaluation</code> needs an address from the <code>.debug_addr</code> \xe2\x80\xa6CjA guard that provides immutable data access but can be \xe2\x80\xa6CaIf set, this device returns pressure data in [\xe2\x80\xa6DfEnables the <code>syscall</code> and <code>sysret</code> instructions.Bg<code>SHA256MSG1 xmm1, xmm2/m128</code>Bg<code>SHA256MSG2 xmm1, xmm2/m128</code>AoPage has already been accepted.CaTD keys have not been configured on the hardware.AjUnexpected data in packet.ChThe given pointer encoding is either unknown or invalid.BdFound an unknown range-lists format.BlThe specified address size is not supported.CfNonzero segment selector sizes aren\xe2\x80\x99t supported yet.Bd<code>BEXTR r32a, r/m32, r32b</code>Bd<code>BEXTR r64a, r/m64, r64b</code>Al<code>POPCNT r32, r32</code>Al<code>POPCNT r64, r64</code>Al<code>TZCNTI r32, r32</code>Al<code>TZCNTI r64, r64</code>Ak<code>VPREFETCHE0 m8</code>Ak<code>VPREFETCHE1 m8</code>Ak<code>VPREFETCHE2 m8</code>Bb<code>RORX r32, r/m32, imm8</code>Bb<code>RORX r64, r/m64, imm8</code>Bc<code>VCOMISD xmm1, xmm2/m64</code>Bc<code>VCOMISS xmm1, xmm2/m32</code>Ba<code>VMOVNTDQA xmm1, m128</code>Ba<code>VMOVNTDQA ymm1, m256</code>Bd<code>VMOVSD xmm1, xmm2, xmm3</code>Bd<code>VMOVSS xmm1, xmm2, xmm3</code>Bc<code>VPABSB xmm1, xmm2/m128</code>Bc<code>VPABSB ymm1, ymm2/m256</code>Bc<code>VPABSD xmm1, xmm2/m128</code>Bc<code>VPABSD ymm1, ymm2/m256</code>Bc<code>VPABSW xmm1, xmm2/m128</code>Bc<code>VPABSW ymm1, ymm2/m256</code>Bc<code>VPTEST xmm1, xmm2/m128</code>Bc<code>VPTEST ymm1, ymm2/m256</code>Bc<code>VRCPPS xmm1, xmm2/m128</code>Bc<code>VRCPPS ymm1, ymm2/m256</code>AhVM-entry MSR-load count.AkVM-exit instruction length.AhVM-exit MSR-store count.CnA marker type that denotes reader and writer identities as \xe2\x80\xa6BoInitial Count register (for Timer). Read/write.Bc<code>VFRCZSD xmm1, xmm2/m64</code>Bc<code>VFRCZSS xmm1, xmm2/m32</code>CmEnsures that the top address of the user stack is 16-byte \xe2\x80\xa6CnReturn address of nearest 4 MiB page (higher or equal than \xe2\x80\xa600CnReturn address of nearest 2 MiB page (higher or equal than \xe2\x80\xa600CgAll interesting FS event types (aggregated from all \xe2\x80\xa6ClApplication processors should be brought up in the order \xe2\x80\xa6CkBroadcasts a process-directed kernel signal asynchronously.CjCLFLUSH line size (Value \xe2\x88\x97 8 = cache line size in bytes)0ChChecks if the user space pointer is below the lowest \xe2\x80\xa6ChReturns both the quotient and remainder from checked \xe2\x80\xa6BmCollects the mounts visible to this resolver.EnCopies <code>count</code> bits from <code>self</code> to <code>dest</code>. The source and \xe2\x80\xa6ChApplies <code>&lt;*T&gt;::copy_to_nonoverlapping</code>.DaCreates a <code>CursorOwning</code> from a pointer to an element.00AlDecrements the packet count.DjDecrements the strong reference count on the <code>Arc&lt;T&gt;</code> \xe2\x80\xa6BnThe default timer slack value for this thread.D`Forwards to the method defined on the type <code>dyn Any</code>.ClForwards to the method defined on the type <code>Any</code>.CjReturns a mutable reference to the inner value as type \xe2\x80\xa621DbReturns a reference to the inner value as type <code>dyn T</code>.AoGlobal exact breakpoint enable.CmOnly flush the final translation and not the cached upper \xe2\x80\xa6CjForcibly unlocks a read lock using a fair unlock protocol.DiConstructs a <code>Ref</code> from the prefix of the given bytes with \xe2\x80\xa6DiConstructs a <code>Ref</code> from the suffix of the given bytes with \xe2\x80\xa6EgGets a <code>db</code> value, see also <code>declare_data_len()</code>. Can only be \xe2\x80\xa6EgGets a <code>dw</code> value, see also <code>declare_data_len()</code>. Can only be \xe2\x80\xa6CiInformation about how monitor/mwait works on this CPU \xe2\x80\xa60ChQuery information about thermal and power management \xe2\x80\xa60CaA macro attribute for the global frame allocator.Cmthe 64-bit value that would have been saved into the VMCS \xe2\x80\xa6BmFXSAVE and FXRSTOR instruction optimizations.0BiIndicates support for LBR Virtualization.0DjThe Hypervisor Injection Exception (<code>#HV</code>) is injected by a \xe2\x80\xa6DcImpl <code>RawSocketOption</code> for a struct which implements \xe2\x80\xa6AlIncrements the packet count.DjIncrements the strong reference count on the <code>Arc&lt;T&gt;</code> \xe2\x80\xa6BnInjects a handler that can restart the system.Bk(masm only): Show displacements in bracketsChThe maximum supported enclave size in 64-bit mode is \xe2\x80\xa60CiAn non maskable interrupt exception (NMI) occurs as a \xe2\x80\xa6ClSends a filesystem notification event with a name to all \xe2\x80\xa6CnSize of a digit group, see also <code>digit_separator()</code>CaCalculates the quotient of Euclidean division \xe2\x80\xa6BoOverflowing Euclidean remainder. Calculates \xe2\x80\xa6CnPauses until the condition is met, the timeout is reached, \xe2\x80\xa6CbComputes the payload length from the total length.DbChecks the <code>TimerCallback</code>s that are managed by the \xe2\x80\xa6BhChecks and processes the managed timers.DgPuts the entry given by <code>f</code> into the vector if it is not \xe2\x80\xa6CkReads bytes until the first nul byte or the reader end, \xe2\x80\xa6ChReads bytes until the first nul byte and creates a C \xe2\x80\xa6AjRegisters a handler class.CjRegisters callback which will be called when receiving \xe2\x80\xa6CmRegisters a callback that will be invoked when the device \xe2\x80\xa6BlRemoves all subscribers from this publisher.EgResume the <code>Evaluation</code> with the provided <code>frame_base</code>.  This \xe2\x80\xa6FcIf <code>true</code>, show <code>RIP</code> relative addresses as <code>[rip+12345678h]</code>, \xe2\x80\xa6CbShow <code>RIP+displ</code> or the virtual addressCnSelects the remote endpoint and binds if the socket is not \xe2\x80\xa6EhSets a new <code>db</code> value, see also <code>declare_data_len()</code>. Can only \xe2\x80\xa6EhSets a new <code>dw</code> value, see also <code>declare_data_len()</code>. Can only \xe2\x80\xa6CgSets the capabilities that child processes can inherit.DjSets the index register scale value, valid values are <code>*1</code>, \xe2\x80\xa6CiShow memory operand scale value before the index registerDgKeywords are uppercased (eg. <code>BYTE PTR</code>, <code>SHORT</code>)AgPrefixes are uppercasedAgSPE overflow Interrupt.BiUnsafely splits <code>self</code> in two.0CjSplits a mutable bit-slice at an index, without bounds \xe2\x80\xa6ChReturns the length of the control message (payload + \xe2\x80\xa6CgReturns the total length of the attribute (header + \xe2\x80\xa60ClAttempts to acquire an exclusive lock until a timeout is \xe2\x80\xa6DhAttempts to acquire this <code>RwLock</code> with shared read access \xe2\x80\xa6CiReleases an upgradable lock using a fair unlock protocol.kConstructorBiWrite multiple target TD metadata fields.BoBroadcast 2 x <code>bfloat16</code> to 128-bitsBoBroadcast 2 x <code>bfloat16</code> to 256-bitsBoBroadcast 2 x <code>bfloat16</code> to 512-bitsCjEnable shared (PDE or PTE) address translation between \xe2\x80\xa6ChAn error in accessing the configuration space of the \xe2\x80\xa6B`<code>PFRCPIT1 mm, mm/m64</code>B`<code>PFRCPIT2 mm, mm/m64</code>B`<code>PFRSQIT1 mm, mm/m64</code>B`<code>PFRSQRTV mm, mm/m64</code>BbDeactivate dual-monitor treatment.AoThe ranges of free char majors.AgA dummy console device.Ba<code>VMOVNTDQA xmm1, m128</code>Ba<code>VMOVNTDQA ymm1, m256</code>Ba<code>VMOVNTDQA zmm1, m512</code>Be<code>VMOVSD xmm1 {k1}{z}, m64</code>Be<code>VMOVSH xmm1 {k1}{z}, m16</code>Be<code>VMOVSS xmm1 {k1}{z}, m32</code>AnExecutive-VMCS pointer (full).AnExecutive-VMCS pointer (high).Bh<code>EXTRACTPS r/m32, xmm1, imm8</code>CgUnshares shared blocks within the file size without \xe2\x80\xa6CgThe maximum number of bytes of the metadata of a frame.oOperand optionsAhHost address-space size.CkSee Section 17.13, Time-Stamp Counter,  and see Table 35-2.CmCapability Reporting Register of Primary Processor-based  \xe2\x80\xa6CjCapability Reporting Register of VM-exit Flex Controls \xe2\x80\xa6Cbx2APIC LVT Thermal Sensor Interrupt register (R/W)C`Used to access EFI signature database variables.BgIntel PT uses guest physical addresses.CmDescribes a difference in the mapping of an ISA interrupt \xe2\x80\xa6BiMagic stored in the boot protocol header.BnEnables the machine-check exception mechanism.ChLast Branch Record 10 To IP (R/W) See description of \xe2\x80\xa6ChLast Branch Record 11 To IP (R/W) See description of \xe2\x80\xa6ChLast Branch Record 12 To IP (R/W) See description of \xe2\x80\xa6ChLast Branch Record 13 To IP (R/W) See description of \xe2\x80\xa6ChLast Branch Record 14 To IP (R/W) See description of \xe2\x80\xa6ChLast Branch Record 15 To IP (R/W) See description of \xe2\x80\xa6BmFixed-Function-Counter Control Register (R/W)CiPower Management IO Redirection in C-state (R/W)  See \xe2\x80\xa6CeEnhanced SMM Feature Control (SMM-RW) Reports SMM \xe2\x80\xa6BkUncore Arb unit, counter 0 event select MSRBkUncore Arb unit, counter 1 event select MSRBbUncore fixed counter control (R/W)CdUncore W-box perfmon local box overflow control MSR.Bi<code>VMOVNRAPD m {k1}, Df64(zmm1)</code>Bi<code>VMOVNRAPS m {k1}, Df32(zmm1)</code>ChGets initialized with the default options and can be \xe2\x80\xa6CnUse a writethrough cache policy for the table (otherwise a \xe2\x80\xa6CkAn range of physical memory frames, inclusive the upper \xe2\x80\xa6AiPrefetchable memory limitBi<code>PSHUFD xmm1, xmm2/m128, imm8</code>DgAdditional methods for <code>RwLock</code>s which support recursive \xe2\x80\xa6BfData Read/Write, expand-down, accessedBi<code>ROUNDSD xmm1, xmm2/m64, imm8</code>Bi<code>ROUNDSS xmm1, xmm2/m32, imm8</code>CjA guard that provides immutable data access but can be \xe2\x80\xa6Cf<code>SHA256RNDS2 xmm1, xmm2/m128, &lt;XMM0&gt;</code>Bi<code>SHUFPD xmm1, xmm2/m128, imm8</code>Bi<code>SHUFPS xmm1, xmm2/m128, imm8</code>BcIterator for SoC vendor attributes.0CgNetlink protocols that are assigned for specific usage.CmSystem-Segment and Gate-Descriptor Types 32-bit mode. See \xe2\x80\xa6ClSystem-Segment and Gate-Descriptor Types 64-bit mode See \xe2\x80\xa6CgA mutable, exclusive reference to thread-local data \xe2\x80\xa6C`Ranges using AddressIndex are not supported yet.Aj<code>JKZD k1, rel8</code>Al<code>VPREFETCHNTA m8</code>Bb<code>KSHIFTLB k1, k2, imm8</code>Bb<code>KSHIFTLD k1, k2, imm8</code>Bb<code>KSHIFTLQ k1, k2, imm8</code>Bb<code>KSHIFTLW k1, k2, imm8</code>Bb<code>KSHIFTRB k1, k2, imm8</code>Bb<code>KSHIFTRD k1, k2, imm8</code>Bb<code>KSHIFTRQ k1, k2, imm8</code>Bb<code>KSHIFTRW k1, k2, imm8</code>Be<code>TDPBSSD tmm1, tmm2, tmm3</code>Be<code>TDPBSUD tmm1, tmm2, tmm3</code>Be<code>TDPBUSD tmm1, tmm2, tmm3</code>Be<code>TDPBUUD tmm1, tmm2, tmm3</code>Bd<code>VAESIMC xmm1, xmm2/m128</code>Bd<code>VMOVAPD xmm1, xmm2/m128</code>Bd<code>VMOVAPD xmm2/m128, xmm1</code>Bd<code>VMOVAPD ymm1, ymm2/m256</code>Bd<code>VMOVAPD ymm2/m256, ymm1</code>Bd<code>VMOVAPS xmm1, xmm2/m128</code>Bd<code>VMOVAPS xmm2/m128, xmm1</code>Bd<code>VMOVAPS ymm1, ymm2/m256</code>Bd<code>VMOVAPS ymm2/m256, ymm1</code>Bd<code>VMOVDDUP xmm1, xmm2/m64</code>Bd<code>VMOVDQA xmm1, xmm2/m128</code>Bd<code>VMOVDQA xmm2/m128, xmm1</code>Bd<code>VMOVDQA ymm1, ymm2/m256</code>Bd<code>VMOVDQA ymm2/m256, ymm1</code>Bd<code>VMOVDQU xmm1, xmm2/m128</code>Bd<code>VMOVDQU xmm2/m128, xmm1</code>Bd<code>VMOVDQU ymm1, ymm2/m256</code>Bd<code>VMOVDQU ymm2/m256, ymm1</code>Bd<code>VMOVHPD xmm2, xmm1, m64</code>Bd<code>VMOVHPS xmm2, xmm1, m64</code>Bd<code>VMOVLPD xmm2, xmm1, m64</code>Bd<code>VMOVLPS xmm2, xmm1, m64</code>Bd<code>VMOVUPD xmm1, xmm2/m128</code>Bd<code>VMOVUPD xmm2/m128, xmm1</code>Bd<code>VMOVUPD ymm1, ymm2/m256</code>Bd<code>VMOVUPD ymm2/m256, ymm1</code>Bd<code>VMOVUPS xmm1, xmm2/m128</code>Bd<code>VMOVUPS xmm2/m128, xmm1</code>Bd<code>VMOVUPS ymm1, ymm2/m256</code>Bd<code>VMOVUPS ymm2/m256, ymm1</code>Bd<code>VPSLLD xmm1, xmm2, imm8</code>Bd<code>VPSLLD ymm1, ymm2, imm8</code>Bd<code>VPSLLQ xmm1, xmm2, imm8</code>Bd<code>VPSLLQ ymm1, ymm2, imm8</code>Bd<code>VPSLLW xmm1, xmm2, imm8</code>Bd<code>VPSLLW ymm1, ymm2, imm8</code>Bd<code>VPSRAD xmm1, xmm2, imm8</code>Bd<code>VPSRAD ymm1, ymm2, imm8</code>Bd<code>VPSRAW xmm1, xmm2, imm8</code>Bd<code>VPSRAW ymm1, ymm2, imm8</code>Bd<code>VPSRLD xmm1, xmm2, imm8</code>Bd<code>VPSRLD ymm1, ymm2, imm8</code>Bd<code>VPSRLQ xmm1, xmm2, imm8</code>Bd<code>VPSRLQ ymm1, ymm2, imm8</code>Bd<code>VPSRLW xmm1, xmm2, imm8</code>Bd<code>VPSRLW ymm1, ymm2, imm8</code>Bc<code>VSHA512MSG1 ymm1, xmm2</code>Bc<code>VSHA512MSG2 ymm1, ymm2</code>Bd<code>VSQRTPD xmm1, xmm2/m128</code>Bd<code>VSQRTPD ymm1, ymm2/m256</code>Bd<code>VSQRTPS xmm1, xmm2/m128</code>Bd<code>VSQRTPS ymm1, ymm2/m256</code>Bd<code>VTESTPD xmm1, xmm2/m128</code>Bd<code>VTESTPD ymm1, ymm2/m256</code>Bd<code>VTESTPS xmm1, xmm2/m128</code>Bd<code>VTESTPS ymm1, ymm2/m256</code>Bd<code>VUCOMISD xmm1, xmm2/m64</code>Bd<code>VUCOMISS xmm1, xmm2/m32</code>AlVM-entry instruction length.B`VM-exit instruction information.AmVMREAD-bitmap address (full).AmVMREAD-bitmap address (high).Be20 \xe2\x80\x93 #VE  Virtualization exception.Bd<code>VFRCZPD xmm1, xmm2/m128</code>Bd<code>VFRCZPD ymm1, ymm2/m256</code>Bd<code>VFRCZPS xmm1, xmm2/m128</code>Bd<code>VFRCZPS ymm1, ymm2/m256</code>AjXSS-exiting bitmap (full).AjXSS-exiting bitmap (high).CeWhether this publisher still accepts new subscribers.CmReturn address of nearest 4 KiB page (lower or equal than \xe2\x80\xa600000CmReturn address of nearest 1 GiB page (lower or equal than \xe2\x80\xa600CnAllocates a free region for mapping with a specific offset \xe2\x80\xa6DaAtomically compares and exchanges a <code>PodAtomic</code> value.0CnSize of a digit group, see also <code>digit_separator()</code>AnBit-Slice Pointer ConstructionCnCalculates the virtual address bounds of all segments as a \xe2\x80\xa6ChChecks that a frame metadata type has valid size and \xe2\x80\xa6CmCollects the information in the <code>FbFixScreenInfo</code>.CmCollects the information in the <code>FbVarScreenInfo</code>.CgA #CP exception is generated when shadow stacks are \xe2\x80\xa6AnDirect colour mode attributes.CcDowngrades an exclusive lock to an upgradable lock.CnAtomically downgrades a write lock into an upgradable read \xe2\x80\xa6CmThe 32-bit value that would have been saved into the VMCS \xe2\x80\xa6CmNumber of fixed-function performance counters (if Version \xe2\x80\xa60CkForcibly unlocks a write lock using a fair unlock protocol.BhFormats the mnemonic and/or any prefixesCnReturns the 4KiB memory page with the specified page table \xe2\x80\xa6DhParses <code>bits</code> as requested permissions from user programs \xe2\x80\xa6BhGets or initializes the FS lock context.EgGets a <code>dd</code> value, see also <code>declare_data_len()</code>. Can only be \xe2\x80\xa6EgGets a <code>dq</code> value, see also <code>declare_data_len()</code>. Can only be \xe2\x80\xa6ClInformation for saving/restoring extended register state \xe2\x80\xa60ChConverts a formatter operand index to an instruction \xe2\x80\xa6C`Returns the total size of the mappings in bytes.CgQuality of service enforcement information (LEAF=0x10).0CfQuality of service monitoring information (LEAF=0x0F).0CkThe Global System Interrupt (GSIV) used by the UART, if \xe2\x80\xa6CaBreakpoint Addressing masking extended to bit 31.0BeAlternate Injection supported if set.0ChHWP Activity Window. IA32_HWP_REQUEST[bits 41:32] is \xe2\x80\xa60CiMisaligned SSE mode. See \xe2\x80\x9cMisaligned Access Support \xe2\x80\xa60AlTopology extensions support.0EfA convenience macro for implementing <code>SysObj</code>, <code>SysNode</code> and \xe2\x80\xa6AlInit the system-wide clocks.C`Injects a handler that can power off the system.AiInsert a connected socketDjConsumes the <code>Box</code>, returning a wrapped raw pointer and the \xe2\x80\xa6DdConsumes the <code>Arc</code>, returning the wrapped pointer and \xe2\x80\xa6DnConsumes the <code>Weak&lt;T&gt;</code>, returning the wrapped pointer and \xe2\x80\xa6BfChecks if the event type is mergeable.ClReturns the local breakpoint enable flag of the provided \xe2\x80\xa6BhCreates a new mapping in the page table.CcThe upper limit for the number of segments per bio.CkReturns the upper limit for the number of segments per bio.BlA pointer to the start of off screen memory.DhParse the <code>PartialFrameDescriptionEntry</code> at the given offset.0CjThe peer sent a SHUTDOWN request, but we haven\xe2\x80\x99t yet \xe2\x80\xa6CbUsed to help perform WBINVD or WBNOINVD operation.AkMaximum Frequency (in MHz).0BlRegisters a new kernel <code>SysNode</code>.AiRemove a connected socketEgResume the <code>Evaluation</code> with the provided <code>bytes</code>.  This will \xe2\x80\xa6EhResume the <code>Evaluation</code> with the provided <code>entry_value</code>.  This \xe2\x80\xa6CkAn unsigned \xe2\x80\xa6 constant that indicates which column in \xe2\x80\xa6BiSends a child-death signal to the parent.EhSets a new <code>dd</code> value, see also <code>declare_data_len()</code>. Can only \xe2\x80\xa6EhSets a new <code>dq</code> value, see also <code>declare_data_len()</code>. Can only \xe2\x80\xa6CiSets the operand\xe2\x80\x99s branch target selector. Use this \xe2\x80\xa6Ec(gas only): If <code>true</code>, the formatter doesn\xe2\x80\x99t add <code>%</code> to \xe2\x80\xa6Ek<code>true</code> if the instruction has the <code>XACQUIRE</code> prefix (<code>F2</code>)Ek<code>true</code> if the instruction has the <code>XRELEASE</code> prefix (<code>F3</code>)AlSets the instruction pointerAcMemory size optionsDkOptions that control if the memory size (eg. <code>DWORD PTR</code>) is \xe2\x80\xa6BfOctal number prefix or an empty stringBfOctal number suffix or an empty stringCdSets the parent death signal as <code>signum</code>.BmShow the original value after the symbol nameAhMnemonics are uppercasedAhRegisters are uppercasedAgShow zero displacementsClGets the suppress all exceptions flag (EVEX/MVEX encoded \xe2\x80\xa6CmAttempts to acquire an upgradable lock until a timeout is \xe2\x80\xa6ClConstructs a new boxed slice with uninitialized contents \xe2\x80\xa60DeAttempts to acquire this <code>RwLock</code> with upgradable read \xe2\x80\xa6ClTries to atomically upgrade an upgradable read lock into \xe2\x80\xa6ChFind the frame unwind information for the given address.0CkReturns the frame unwind information for the given address,1CiIf true, OSPM must use HVC instead of SMC as the PSCI \xe2\x80\xa6CgValidates that work is on the same filesystem as upper.BaWaits for the previous readahead.CmWaits until some condition is met or the cancel condition \xe2\x80\xa6CcReturns the status of writable mappings of the VMO.BkThe status of writable mappings of the VMO.DcFields for attribute-less branch nodes in the <code>SysTree</code>.Bj<code>BLENDPD xmm1, xmm2/m128, imm8</code>Bj<code>BLENDPS xmm1, xmm2/m128, imm8</code>AjThe framebuffer arguments.CaEnables Control-flow Enforcement Technology (CET)ClIf set, enables debug register based breaks on I/O space \xe2\x80\xa6B`Enable machine check interrupts.C`A lazy iterator parsing call frame instructions.AmFailed to create device node.CaThis section holds a dynamic loader symbol table.Bd<code>VMOVHPD xmm2, xmm1, m64</code>Bd<code>VMOVHPS xmm2, xmm1, m64</code>Bd<code>VMOVLPD xmm2, xmm1, m64</code>Bd<code>VMOVLPS xmm2, xmm1, m64</code>CaRemoves a range of a file without leaving a hole.CgSets to 1 if the device is allowed to generate fast \xe2\x80\xa6CjThe maximum alignment in bytes of the metadata of a frame.ClCorresponds to the C type <code>EFI_FVB_ATTRIBUTES_2</code>.CeCan override options used by a <code>Formatter</code>AnGuest-physical address (full).AnGuest-physical address (high).AiEnable hardware loop-backCcSee Section 8.10.5, Monitor/Mwait Address Range \xe2\x80\xa6CnCapability Reporting Register of Secondary Processor-based \xe2\x80\xa6CkCapability Reporting Register of VM-entry Flex Controls \xe2\x80\xa6AiInterrupt-window exiting.Bj<code>INSERTPS xmm1, xmm2/m32, imm8</code>BoAn Interrupt Descriptor Table with 256 entries.CmRepresents the interrupt stack frame pushed by the CPU on \xe2\x80\xa6CaInvalid section count in <code>.dwp</code> index.ChDW_OP_push_object_address used but no address passed in.CjThe size-property has an illegal value that can\xe2\x80\x99t be \xe2\x80\xa6CkThis bit is only set when the following conditions are met:CfUncore B-box 0 perfmon local box overflow control MSR.CfUncore B-box 1 perfmon local box overflow control MSR.CfUncore C-box 0 perfmon local box overflow control MSR.CfUncore C-box 1 perfmon local box overflow control MSR.CfUncore C-box 2 perfmon local box overflow control MSR.CfUncore C-box 3 perfmon local box overflow control MSR.CfUncore C-box 4 perfmon local box overflow control MSR.CfUncore C-box 5 perfmon local box overflow control MSR.CfUncore C-box 6 perfmon local box overflow control MSR.CfUncore C-box 7 perfmon local box overflow control MSR.CfUncore C-box 8 perfmon local box overflow control MSR.CfUncore C-box 9 perfmon local box overflow control MSR.ClLast Branch Record 0 From IP (R/W) One of eight pairs of \xe2\x80\xa6CiLast Branch Record 1 From IP (R/W) See description of \xe2\x80\xa6CiLast Branch Record 2 From IP (R/W) See description of \xe2\x80\xa6CiLast Branch Record 3 From IP (R/W) See description of \xe2\x80\xa6CiLast Branch Record 4 From IP (R/W) See description of \xe2\x80\xa6CiLast Branch Record 5 From IP (R/W) See description of \xe2\x80\xa6CiLast Branch Record 6 From IP (R/W) See description of \xe2\x80\xa6CiLast Branch Record 7 From IP (R/W) See description of \xe2\x80\xa6CiLast Branch Record 8 From IP (R/W) See description of \xe2\x80\xa6CiLast Branch Record 9 From IP (R/W) See description of \xe2\x80\xa6CfUncore M-box 0 perfmon local box overflow control MSR.CfUncore M-box 1 perfmon local box overflow control MSR.CfSee Section 18.4.2, Global Counter Control Facilities.CfUncore R-box 0 perfmon local box overflow control MSR.CfUncore R-box 1 perfmon local box overflow control MSR.CfUncore S-box 0 perfmon local box overflow control MSR.CfUncore S-box 1 perfmon local box overflow control MSR.AiUncore PMU global controlBgUncore U-box perfmon global status MSR.BnUncore U-box perfmon fixed counter control MSRBj<code>VMOVDQA32 mt {k1}, Di32(zmm1)</code>Bj<code>VMOVDQA64 mt {k1}, Di64(zmm1)</code>Bj<code>MPSADBW xmm1, xmm2/m128, imm8</code>AkPage-fault error-code mask.AnDisable caching for the table.Bj<code>PALIGNR xmm1, xmm2/m128, imm8</code>Bj<code>PBLENDW xmm1, xmm2/m128, imm8</code>Bj<code>PSHUFHW xmm1, xmm2/m128, imm8</code>Bj<code>PSHUFLW xmm1, xmm2/m128, imm8</code>DkThe <code>Evaluation</code> needs an address to be relocated to proceed \xe2\x80\xa6Bj<code>ROUNDPD xmm1, xmm2/m128, imm8</code>Bj<code>ROUNDPS xmm1, xmm2/m128, imm8</code>AiEnable software loop-backCnTrait to define functions that build architecture specific \xe2\x80\xa6AnAnti-Aliasing Iterator AdapterCkIndicates whether virtual topology enumeration has been \xe2\x80\xa6CfOperand address is out of range (e.g., not in a TDMR).CjPhysical page metadata (in PAMT) are incorrect for the \xe2\x80\xa6ClAn iterator over the section offsets and sizes for a row \xe2\x80\xa6BiA DIE attribute used an unsupported form.CjAn expression operation used types that are not supported.CeThe DirectColorModeInfo field describes important \xe2\x80\xa6Bc<code>CMPBXADD m32, r32, r32</code>Bc<code>CMPBXADD m64, r64, r64</code>Bc<code>CMPLXADD m32, r32, r32</code>Bc<code>CMPLXADD m64, r64, r64</code>Bc<code>CMPOXADD m32, r32, r32</code>Bc<code>CMPOXADD m64, r64, r64</code>Bc<code>CMPPXADD m32, r32, r32</code>Bc<code>CMPPXADD m64, r64, r64</code>Bc<code>CMPSXADD m32, r32, r32</code>Bc<code>CMPSXADD m64, r64, r64</code>Bc<code>CMPZXADD m32, r32, r32</code>Bc<code>CMPZXADD m64, r64, r64</code>Ak<code>JKNZD k1, rel8</code>Ak<code>JKZD k1, rel32</code>An<code>KMERGE2L1H k1, k2</code>An<code>KMERGE2L1L k1, k2</code>Am<code>VPREFETCHENTA m8</code>Bc<code>TILELOADD tmm1, sibmem</code>Bc<code>VBCSTNESH2PS xmm1, m16</code>Bc<code>VBCSTNESH2PS ymm1, m16</code>Bc<code>VBROADCASTSD ymm1, m64</code>Bd<code>VBROADCASTSD ymm1, xmm2</code>Bc<code>VBROADCASTSS xmm1, m32</code>Bd<code>VBROADCASTSS xmm1, xmm2</code>Bc<code>VBROADCASTSS ymm1, m32</code>Bd<code>VBROADCASTSS ymm1, xmm2</code>Be<code>VCVTDQ2PD xmm1, xmm2/m64</code>Be<code>VCVTPH2PS xmm1, xmm2/m64</code>Be<code>VCVTPS2PD xmm1, xmm2/m64</code>Bd<code>VCVTSD2SI r32, xmm1/m64</code>Bd<code>VCVTSD2SI r64, xmm1/m64</code>Bd<code>VCVTSS2SI r32, xmm1/m32</code>Bd<code>VCVTSS2SI r64, xmm1/m32</code>Be<code>VMOVDDUP ymm1, ymm2/m256</code>Bf<code>VMOVHLPS xmm1, xmm2, xmm3</code>Bf<code>VMOVLHPS xmm1, xmm2, xmm3</code>Bd<code>VPEXTRW r32, xmm1, imm8</code>Bd<code>VPEXTRW r64, xmm1, imm8</code>Be<code>VPMOVSXBD xmm1, xmm2/m32</code>Be<code>VPMOVSXBD ymm1, xmm2/m64</code>Be<code>VPMOVSXBQ xmm1, xmm2/m16</code>Be<code>VPMOVSXBQ ymm1, xmm2/m32</code>Be<code>VPMOVSXBW xmm1, xmm2/m64</code>Be<code>VPMOVSXDQ xmm1, xmm2/m64</code>Be<code>VPMOVSXWD xmm1, xmm2/m64</code>Be<code>VPMOVSXWQ xmm1, xmm2/m32</code>Be<code>VPMOVSXWQ ymm1, xmm2/m64</code>Be<code>VPMOVZXBD xmm1, xmm2/m32</code>Be<code>VPMOVZXBD ymm1, xmm2/m64</code>Be<code>VPMOVZXBQ xmm1, xmm2/m16</code>Be<code>VPMOVZXBQ ymm1, xmm2/m32</code>Be<code>VPMOVZXBW xmm1, xmm2/m64</code>Be<code>VPMOVZXDQ xmm1, xmm2/m64</code>Be<code>VPMOVZXWD xmm1, xmm2/m64</code>Be<code>VPMOVZXWQ xmm1, xmm2/m32</code>Be<code>VPMOVZXWQ ymm1, xmm2/m64</code>Bg<code>VPOR xmm1, xmm2, xmm3/m128</code>Bg<code>VPOR ymm1, ymm2, ymm3/m256</code>Be<code>VPSLLDQ xmm1, xmm2, imm8</code>Be<code>VPSLLDQ ymm1, ymm2, imm8</code>Be<code>VPSRLDQ xmm1, xmm2, imm8</code>Be<code>VPSRLDQ ymm1, ymm2, imm8</code>Be<code>VRSQRTPS xmm1, xmm2/m128</code>Be<code>VRSQRTPS ymm1, ymm2/m256</code>AmAPIC-register virtualization.BaVM-exit interruption information.AnVMWRITE-bitmap address (full).AnVMWRITE-bitmap address (high).Bd<code>BEXTR r32, r/m32, imm32</code>Bd<code>BEXTR r64, r/m64, imm32</code>Be<code>VPHADDBD xmm1, xmm2/m128</code>Be<code>VPHADDBQ xmm1, xmm2/m128</code>Be<code>VPHADDBW xmm1, xmm2/m128</code>Be<code>VPHADDDQ xmm1, xmm2/m128</code>Be<code>VPHADDWD xmm1, xmm2/m128</code>Be<code>VPHADDWQ xmm1, xmm2/m128</code>Be<code>VPHSUBBW xmm1, xmm2/m128</code>Be<code>VPHSUBDQ xmm1, xmm2/m128</code>Be<code>VPHSUBWD xmm1, xmm2/m128</code>CmReturn address of nearest 4 MiB page (lower or equal than \xe2\x80\xa600CmReturn address of nearest 2 MiB page (lower or equal than \xe2\x80\xa600CgFIXME: need to further check precision loss convert \xe2\x80\xa60EfCopies <code>count</code> bits from the region starting at <code>src</code> to the \xe2\x80\xa6CjApplies <code>&lt;*T&gt;::copy_from_nonoverlapping</code>.BaCreate the master and slave pair.DdCreates a <code>Cursor</code> from a pointer to an element and a \xe2\x80\xa60CnSize of a digit group, see also <code>digit_separator()</code>ChDowngrades the writable lock guard to an upgradable, \xe2\x80\xa6BoData TLB associativity for 2-MB and 4-MB pages.CbL2 Data TLB associativity for 2-MB and 4-MB pages.10CaEnables preemptive scheduling on the current CPU.DgFinds the corresponding <code>Path</code> in the given mount namespace.DhFinds the corresponding <code>Mount</code> in the given mount namespace.B`Return the first unused cluster.ChCharacter index (0-based) where the first operand is \xe2\x80\xa6AlFormats an operand separatorAjRaw Bit-Slice ConstructionDjConstructs an exclusive <code>&amp;mut BitSlice</code> over an element \xe2\x80\xa6DfA general protection fault (<code>#GP</code>) can occur in various \xe2\x80\xa6AoGet the whitelist of the tests.CjIntel Processor Trace Enumeration Information (LEAF=0x14).0CmReturns the global breakpoint enable flag of the provided \xe2\x80\xa6Ae3DNow AMD extensions.0BiDeprecates FPU CS and FPU DS values if 1.0CnFast access mode for the IA32_HWP_REQUEST MSR is supported \xe2\x80\xa60AnSupports occupancy monitoring.0CaProcessor performance counter extensions support.0BfRestricted Injection supported if set.0CfIf true, ToPA tables can hold any number of output \xe2\x80\xa60EhA convenience macro for implementing <code>SysObj</code> and <code>SysSymlink</code> \xe2\x80\xa6AjInsert a connecting socketEfInserts a <code>VmMapping</code> into the <code>Vmar</code>, without attempting to \xe2\x80\xa6CdLoads the interesting events and options atomically.DjConsumes the <code>LookupResult</code> and returns the parent path and \xe2\x80\xa6DgConsumes the <code>LookupParentResult</code> and returns the parent \xe2\x80\xa610CgInvalidate cached EPT translations for selected L2 VMs.DjChecks if the memory operand is <code>RIP</code>/<code>EIP</code> relativeEfReturns whether <code>vaddr</code> and <code>len</code> specify a legal user space \xe2\x80\xa6CcWrite-Back Invalidate/Invalidate (Bit 0) False: \xe2\x80\xa60CfInstruction TLB associativity for 2-MB and 4-MB pages.CiL2 Instruction TLB associativity for 2-MB and 4-MB pages.10CfMakes the current thread become the main thread if \xe2\x80\xa6CnMaps and writes the initial portion of the main stack of a \xe2\x80\xa6BkFar pointer to the product revision string.DfReturns the <code>PageTableFrameMapping</code> used for converting \xe2\x80\xa6BePhysical Line partitions (Bits 21-12)0BbProcessor Base Frequency (in MHz).0CiRegisters a function that will be executed during the \xe2\x80\xa6AjRemove a connecting socketCkRetains only the subscribers specified by the predicate \xe2\x80\xa6ClIf true, the RTC alarm function can wake the system from \xe2\x80\xa6BkSends parent-death signals to the children.BgBinary number prefix or an empty stringBgBinary number suffix or an empty stringDhAdd leading zeros to branch offsets. Used by <code>CALL NEAR</code>, \xe2\x80\xa6CnSize of a digit group, see also <code>digit_separator()</code>Dj(masm only): Add a <code>DS</code> segment override even if it\xe2\x80\x99s not \xe2\x80\xa6DcSets the rlimit <em>without</em> synchronization and permission \xe2\x80\xa6BnSet the global scheduler statistics singleton.AkSets event type capability.FbUppercase decorators, eg. <code>{z}</code>, <code>{sae}</code>, <code>{rd-sae}</code> (but not \xe2\x80\xa6BbRaw Bit-Slice Pointer ConstructionClAttempts to acquire an exclusive lock until a timeout is \xe2\x80\xa6DhAttempts to acquire this <code>RwLock</code> with shared read access \xe2\x80\xa6CgUpdates the aggregated events when a subscriber\xe2\x80\x99s \xe2\x80\xa6ChWaits until the current process is in the foreground \xe2\x80\xa6CjExecutes the closure with the page fault handler disabled.DbWrites an array of <code>u16</code> color map values to userspace.AoSupport for legacy x87 in XCR0.0AoSupport for MPX BNDCSR in XCR0.0BeEnables use of Protection Keys (MPK).Ci9 \xe2\x80\x93 Coprocessor segment overrun (reserved on modern \xe2\x80\xa6C`The default maximum capacity of the event queue.CfFound an abbreviation code that has already been used.AlENCLS-exiting bitmap (full).AlENCLS-exiting bitmap (high).Bf<code>VMOVHLPS xmm1, xmm2, xmm3</code>Bf<code>VMOVLHPS xmm1, xmm2, xmm3</code>Bd<code>VPEXTRW r32, xmm1, imm8</code>Bd<code>VPEXTRW r64, xmm1, imm8</code>BgCode Execute-Only, conforming, accessedBj<code>EXTRACTPS r64/m32, xmm1, imm8</code>ChSets to 1 if the device can accept fast back-to-back \xe2\x80\xa6AhIf CPUID.06H: EAX[6] = 1CnSee Table 35-2. See Section 18.4.2, Global Counter Control \xe2\x80\xa6Bk<code>INSERTQ xmm1, xmm2, imm8, imm8</code>BmBreakpoint 0 is enabled for the current task.BmBreakpoint 1 is enabled for the current task.BmBreakpoint 2 is enabled for the current task.BmBreakpoint 3 is enabled for the current task.B`Trace Output Base Register (R/W)CjLast Branch Record 10 From IP (R/W) See description of \xe2\x80\xa6CjLast Branch Record 11 From IP (R/W) See description of \xe2\x80\xa6CjLast Branch Record 12 From IP (R/W) See description of \xe2\x80\xa6CjLast Branch Record 13 From IP (R/W) See description of \xe2\x80\xa6CjLast Branch Record 14 From IP (R/W) See description of \xe2\x80\xa6CjLast Branch Record 15 From IP (R/W) See description of \xe2\x80\xa6ChSee Section 18.7.2.1, Uncore Performance Monitoring  \xe2\x80\xa6BjUncore C-Box 0, counter 0 event select MSRBjUncore C-Box 0, counter 1 event select MSRBjUncore C-Box 1, counter 0 event select MSRBjUncore C-Box 1, counter 1 event select MSRBjUncore C-Box 2, counter 0 event select MSRBjUncore C-Box 2, counter 1 event select MSRBjUncore C-Box 3, counter 0 event select MSRBkUncore C-Box 3, counter 1 event select MSR.Bi<code>VGATHERPF0DPS Uf32(mvt) {k1}</code>Bi<code>VGATHERPF1DPS Uf32(mvt) {k1}</code>Bg<code>VLOG2PS zmm1 {k1}, zmm2/mt</code>Bm<code>VMOVAPD zmm1 {k1}, Sf64(zmm2/mt)</code>Bm<code>VMOVAPS zmm1 {k1}, Sf32(zmm2/mt)</code>DjAn RAII mutex guard returned by <code>ReentrantMutexGuard::map</code>, \xe2\x80\xa6AlPage-fault error-code match.ClEnables protection keys for supervisor-mode pages (Intel \xe2\x80\xa6ChOffset in PCI-to-Cardbus bridge\xe2\x80\x99s configuration space.CmOffset in PCI general device\xe2\x80\x99s configuration space (Not \xe2\x80\xa6CkInfo about performance monitoring \xe2\x80\x93 how many counters \xe2\x80\xa60AhToward negative infinityAhToward positive infinityDhAdditional methods for <code>RwLock</code>s which support upgradable \xe2\x80\xa6Bc<code>RESERVEDNOP r/m16, r16</code>00000000Bc<code>RESERVEDNOP r/m32, r32</code>00000000Bc<code>RESERVEDNOP r/m64, r64</code>00000000BaProperties of Reset Notification.CmRAII structure used to release the upgradable read access \xe2\x80\xa6CjA guard that provides immutable data access but can be \xe2\x80\xa6AjSave VMX-preemption timer.CmThe event will be signaled at ExitBootServices time. This \xe2\x80\xa6CeTrait to implement for building a task-gate (this \xe2\x80\xa6CgService TD hash of TDINFO_STRUCT does not match the \xe2\x80\xa6Bd<code>CMPBEXADD m32, r32, r32</code>Bd<code>CMPBEXADD m64, r64, r64</code>Bd<code>CMPLEXADD m32, r32, r32</code>Bd<code>CMPLEXADD m64, r64, r64</code>Bd<code>CMPNBXADD m32, r32, r32</code>Bd<code>CMPNBXADD m64, r64, r64</code>Bd<code>CMPNLXADD m32, r32, r32</code>Bd<code>CMPNLXADD m64, r64, r64</code>Bd<code>CMPNOXADD m32, r32, r32</code>Bd<code>CMPNOXADD m64, r64, r64</code>Bd<code>CMPNPXADD m32, r32, r32</code>Bd<code>CMPNPXADD m64, r64, r64</code>Bd<code>CMPNSXADD m32, r32, r32</code>Bd<code>CMPNSXADD m64, r64, r64</code>Bd<code>CMPNZXADD m32, r32, r32</code>Bd<code>CMPNZXADD m64, r64, r64</code>Al<code>JKNZD k1, rel32</code>Bg<code>TDPBF16PS tmm1, tmm2, tmm3</code>Bg<code>TDPFP16PS tmm1, tmm2, tmm3</code>Bd<code>TILESTORED sibmem, tmm1</code>Bh<code>VADDSD xmm1, xmm2, xmm3/m64</code>Bh<code>VADDSS xmm1, xmm2, xmm3/m32</code>Bf<code>VCVTDQ2PD ymm1, xmm2/m128</code>Bf<code>VCVTDQ2PS xmm1, xmm2/m128</code>Bf<code>VCVTDQ2PS ymm1, ymm2/m256</code>Bd<code>VCVTNEEPH2PS xmm1, m128</code>Bd<code>VCVTNEEPH2PS ymm1, m256</code>Bd<code>VCVTNEOPH2PS xmm1, m128</code>Bd<code>VCVTNEOPH2PS ymm1, m256</code>Bf<code>VCVTPD2DQ xmm1, xmm2/m128</code>Bf<code>VCVTPD2DQ xmm1, ymm2/m256</code>Bf<code>VCVTPD2PS xmm1, xmm2/m128</code>Bf<code>VCVTPD2PS xmm1, ymm2/m256</code>Bf<code>VCVTPH2PS ymm1, xmm2/m128</code>Bf<code>VCVTPS2DQ xmm1, xmm2/m128</code>Bf<code>VCVTPS2DQ ymm1, ymm2/m256</code>Bf<code>VCVTPS2PD ymm1, xmm2/m128</code>Be<code>VCVTTSD2SI r32, xmm1/m64</code>Be<code>VCVTTSD2SI r64, xmm1/m64</code>Be<code>VCVTTSS2SI r32, xmm1/m32</code>Be<code>VCVTTSS2SI r64, xmm1/m32</code>Bh<code>VDIVSD xmm1, xmm2, xmm3/m64</code>Bh<code>VDIVSS xmm1, xmm2, xmm3/m32</code>Bh<code>VMAXSD xmm1, xmm2, xmm3/m64</code>Bh<code>VMAXSS xmm1, xmm2, xmm3/m32</code>Bh<code>VMINSD xmm1, xmm2, xmm3/m64</code>Bh<code>VMINSS xmm1, xmm2, xmm3/m32</code>Bf<code>VMOVSHDUP xmm1, xmm2/m128</code>Bf<code>VMOVSHDUP ymm1, ymm2/m256</code>Bf<code>VMOVSLDUP xmm1, xmm2/m128</code>Bf<code>VMOVSLDUP ymm1, ymm2/m256</code>Bh<code>VMULSD xmm1, xmm2, xmm3/m64</code>Bh<code>VMULSS xmm1, xmm2, xmm3/m32</code>Bh<code>VORPD xmm1, xmm2, xmm3/m128</code>Bh<code>VORPD ymm1, ymm2, ymm3/m256</code>Bh<code>VORPS xmm1, xmm2, xmm3/m128</code>Bh<code>VORPS ymm1, ymm2, ymm3/m256</code>Bh<code>VPAND xmm1, xmm2, xmm3/m128</code>Bh<code>VPAND ymm1, ymm2, ymm3/m256</code>Bf<code>VPEXTRD r/m32, xmm2, imm8</code>Bf<code>VPEXTRQ r/m64, xmm2, imm8</code>Bf<code>VPMOVSXBW ymm1, xmm2/m128</code>Bf<code>VPMOVSXDQ ymm1, xmm2/m128</code>Bf<code>VPMOVSXWD ymm1, xmm2/m128</code>Bf<code>VPMOVZXBW ymm1, xmm2/m128</code>Bf<code>VPMOVZXDQ ymm1, xmm2/m128</code>Bf<code>VPMOVZXWD ymm1, xmm2/m128</code>Bh<code>VPXOR xmm1, xmm2, xmm3/m128</code>Bh<code>VPXOR ymm1, ymm2, ymm3/m256</code>Bh<code>VRCPSS xmm1, xmm2, xmm3/m32</code>Bh<code>VSUBSD xmm1, xmm2, xmm3/m64</code>Bh<code>VSUBSS xmm1, xmm2, xmm3/m32</code>C`The peer will not send or receive any more data.BhThe peer will not receive any more data.CjIndicates that an external, maskable interrupt is pending.B`VM-exit MSR-load address (full).B`VM-exit MSR-load address (high).Cf29 \xe2\x80\x93 #VC  VMM communication exception (SEV-ES GHCB).AlVM-function controls (full).AlVM-function controls (high).DcThe <code>.eh_frame_hdr</code> binary search table claims to be \xe2\x80\xa6Bi16 \xe2\x80\x93 #MF  x87 floating-point exception.BnCurrent Count register (for Timer). Read-only.Be<code>LWPINS r32, r/m32, imm32</code>Be<code>LWPINS r64, r/m32, imm32</code>Be<code>LWPVAL r32, r/m32, imm32</code>Be<code>LWPVAL r64, r/m32, imm32</code>Bf<code>VPHADDUBD xmm1, xmm2/m128</code>Bf<code>VPHADDUBQ xmm1, xmm2/m128</code>Bf<code>VPHADDUBW xmm1, xmm2/m128</code>Bf<code>VPHADDUDQ xmm1, xmm2/m128</code>Bf<code>VPHADDUWD xmm1, xmm2/m128</code>Bf<code>VPHADDUWQ xmm1, xmm2/m128</code>DhAcquires an <code>IoMem</code> instance for the given range with the \xe2\x80\xa6CcChecks if the file type is valid for xattr support.CnReturns the smallest power of two greater than or equal to \xe2\x80\xa6AoClears the parent death signal.BmCollects the time statistics across all CPUs.CmSpecifies the ratio of the compute unit power accumulator \xe2\x80\xa60DjDecrements the strong reference count on the <code>Arc&lt;T&gt;</code> \xe2\x80\xa6BiL1 Data TLB associativity for 1-GB pages.0BiL2 Data TLB associativity for 1-GB pages.0AkFrees processes tx buffers.BnFS event subscriber stats for this file systemCjReturns the FS event subscriber stats of this file system.BoFS event subscriber stats for this file system.CfFind out about more features supported by this CPU \xe2\x80\xa60B`Get the whitelist of the crates.CcL1 Instruction Cache Information (LEAF=0x8000_0005)0BbReturns the top valid lower inode.CkHandles a page fault and maps additional surrounding pages.CnWhether the mapping needs to handle surrounding pages when \xe2\x80\xa6CnSets the mapping to handle surrounding pages when handling \xe2\x80\xa6CfHardware cache coherency across encryption domains \xe2\x80\xa60CkReports whether the response of the delay values is linear.0BcIs MCA overflow recovery available?0BhHas Processor power reporting interface?0BlFP Error Pointers Restored by XRSTOR if set.0CbVMSAVE and VMLOAD virtualization supported if set.0DjIncrements the strong reference count on the <code>Arc&lt;T&gt;</code> \xe2\x80\xa6CjSupports treating interrupts as break-event for MWAIT, \xe2\x80\xa60DcDecomposes a <code>Vec&lt;T&gt;</code> into its raw components: \xe2\x80\xa6CkChecks if this dentry is a descendant of or the same as \xe2\x80\xa6C`L1 Instruction TLB associativity for 1-GB pages.0C`L2 Instruction TLB associativity for 1-GB pages.0DkCreates a new <code>RwLockReadGuard</code> without checking if the lock \xe2\x80\xa6ClMaximum number of addressable IDs for logical processors \xe2\x80\xa60EgInterprets the given <code>source</code> as a <code>&amp;mut Self</code> with a DST \xe2\x80\xa600CeReturns the offset (in bytes) within the first block.0CnReturn the encoding and address of the personality routine \xe2\x80\xa6DcReads an array of <code>u16</code> color map values from userspace.BgRead multiple TD-scope metadata fields.BiRead multiple VCPU-scope metadata fields.EjInterprets the given <code>source</code> as a <code>&amp;Self</code> with a DST length \xe2\x80\xa600EgResume the <code>Evaluation</code> with the provided <code>parameter_value</code>.  \xe2\x80\xa6BhDecimal number prefix or an empty stringBhDecimal number suffix or an empty stringEhSets a new <code>db</code> value, see also <code>declare_data_len()</code>. Can only \xe2\x80\xa6CjGets the memory operand\xe2\x80\x99s displacement or the 32-bit \xe2\x80\xa6CjGets the memory operand\xe2\x80\x99s displacement or the 64-bit \xe2\x80\xa6CiShow useless prefixes. If it has useless prefixes, it \xe2\x80\xa6BiShow immediate operands as signed numbersCmIf true, this system is a hardware-reduced ACPI platform, \xe2\x80\xa6ClAttempts to acquire a shared lock without deadlocking in \xe2\x80\xa6CmAttempts to acquire an upgradable lock until a timeout is \xe2\x80\xa6DeAttempts to acquire this <code>RwLock</code> with upgradable read \xe2\x80\xa6BjUnregisters a kernel <code>SysNode</code>.CkUpdates the requisite fields of the vDSO data in the frame.DeGets and clears the stop status changes for the <code>wait</code> \xe2\x80\xa6CkIf true, WBINVD properly flushes all caches and  memory \xe2\x80\xa6CdWrites a socket address and its length to userspace.CeReturns the cluster ID a given APIC ID belongs to \xe2\x80\xa6B`Support for MPX BNDREGS in XCR0.0AjALGORITHM_SP800_90_CTR_256kDeprecated.Bo21 \xe2\x80\x93 #CP  Control protection exception (CET).BfA valid debug address register number.Bf<code>VPEXTRD r/m32, xmm2, imm8</code>Bf<code>VPEXTRQ r/m64, xmm2, imm8</code>AkExternal-interrupt exiting.BfBreakpoint 0 is enabled for all tasks.BfBreakpoint 1 is enabled for all tasks.BfBreakpoint 2 is enabled for all tasks.BfBreakpoint 3 is enabled for all tasks.BbHost IA32_PERF_GLOBAL_CTRL (full).BcGuest IA32_PERF_GLOBAL_CTRL (full).BbHost IA32_PERF_GLOBAL_CTRL (high).BcGuest IA32_PERF_GLOBAL_CTRL (high).CfDisable suppression of CET on legacy compatibility \xe2\x80\xa6AkLoad IA32_PERF_GLOBAL_CTRL.0CmC-State Configuration Control (R/W)  Note: C-state values \xe2\x80\xa6AgConfigTDP Control (R/W)AfUncore PMU main statusCaUncore U-box perfmon global overflow control MSR.Bl<code>VGATHERDPD zmm1 {k1}, Uf64(mvt)</code>Bl<code>VGATHERDPS zmm1 {k1}, Uf32(mvt)</code>Bl<code>VMOVNRNGOAPD m {k1}, Df64(zmm1)</code>Bl<code>VMOVNRNGOAPS m {k1}, Df32(zmm1)</code>Bl<code>VPGATHERDD zmm1 {k1}, Ui32(mvt)</code>Bl<code>VPGATHERDQ zmm1 {k1}, Ui64(mvt)</code>Bh<code>VRCP23PS zmm1 {k1}, zmm2/mt</code>Bj<code>VSCATTERPF0DPS Uf32(mvt) {k1}</code>Bj<code>VSCATTERPF1DPS Uf32(mvt) {k1}</code>BjMissing DW_LNCT_path in file entry format.ChEnables physical address extensions and 2MB physical \xe2\x80\xa6Bl<code>PCLMULQDQ xmm1, xmm2/m128, imm8</code>Bl<code>PCMPESTRI xmm1, xmm2/m128, imm8</code>Bl<code>PCMPESTRM xmm1, xmm2/m128, imm8</code>Bl<code>PCMPISTRI xmm1, xmm2/m128, imm8</code>Bl<code>PCMPISTRM xmm1, xmm2/m128, imm8</code>Cd19 \xe2\x80\x93 #XM / #XF  SIMD/FPU floating-point exception.Bl<code>SHA1RNDS4 xmm1, xmm2/m128, imm8</code>CmThe corresponding softirq line is used to schedule urgent \xe2\x80\xa6CmA local endpoint, which indicates that the local endpoint \xe2\x80\xa6CaWe do not support the given pointer encoding yet.Be<code>CMPNBEXADD m32, r32, r32</code>Be<code>CMPNBEXADD m64, r64, r64</code>Be<code>CMPNLEXADD m32, r32, r32</code>Be<code>CMPNLEXADD m64, r64, r64</code>Ba<code>KCONCATH r64, k1, k2</code>Ba<code>KCONCATL r64, k1, k2</code>Be<code>TILELOADDT1 tmm1, sibmem</code>Bi<code>VADDPD xmm1, xmm2, xmm3/m128</code>Bi<code>VADDPD ymm1, ymm2, ymm3/m256</code>Bi<code>VADDPS xmm1, xmm2, xmm3/m128</code>Bi<code>VADDPS ymm1, ymm2, ymm3/m256</code>Bi<code>VANDPD xmm1, xmm2, xmm3/m128</code>Bi<code>VANDPD ymm1, ymm2, ymm3/m256</code>Bi<code>VANDPS xmm1, xmm2, xmm3/m128</code>Bi<code>VANDPS ymm1, ymm2, ymm3/m256</code>Be<code>VBCSTNEBF162PS xmm1, m16</code>Be<code>VBCSTNEBF162PS ymm1, m16</code>Bh<code>VCVTSI2SD xmm1, xmm2, r/m32</code>Bh<code>VCVTSI2SD xmm1, xmm2, r/m64</code>Bh<code>VCVTSI2SS xmm1, xmm2, r/m32</code>Bh<code>VCVTSI2SS xmm1, xmm2, r/m64</code>Bg<code>VCVTTPD2DQ xmm1, xmm2/m128</code>Bg<code>VCVTTPD2DQ xmm1, ymm2/m256</code>Bg<code>VCVTTPS2DQ xmm1, xmm2/m128</code>Bg<code>VCVTTPS2DQ ymm1, ymm2/m256</code>Bi<code>VDIVPD xmm1, xmm2, xmm3/m128</code>Bi<code>VDIVPD ymm1, ymm2, ymm3/m256</code>Bi<code>VDIVPS xmm1, xmm2, xmm3/m128</code>Bi<code>VDIVPS ymm1, ymm2, ymm3/m256</code>Bi<code>VMAXPD xmm1, xmm2, xmm3/m128</code>Bi<code>VMAXPD ymm1, ymm2, ymm3/m256</code>Bi<code>VMAXPS xmm1, xmm2, xmm3/m128</code>Bi<code>VMAXPS ymm1, ymm2, ymm3/m256</code>Bi<code>VMINPD xmm1, xmm2, xmm3/m128</code>Bi<code>VMINPD ymm1, ymm2, ymm3/m256</code>Bi<code>VMINPS xmm1, xmm2, xmm3/m128</code>Bi<code>VMINPS ymm1, ymm2, ymm3/m256</code>Bi<code>VMULPD xmm1, xmm2, xmm3/m128</code>Bi<code>VMULPD ymm1, ymm2, ymm3/m256</code>Bi<code>VMULPS xmm1, xmm2, xmm3/m128</code>Bi<code>VMULPS ymm1, ymm2, ymm3/m256</code>Bi<code>VPADDB xmm1, xmm2, xmm3/m128</code>Bi<code>VPADDB ymm1, ymm2, ymm3/m256</code>Bi<code>VPADDD xmm1, xmm2, xmm3/m128</code>Bi<code>VPADDD ymm1, ymm2, ymm3/m256</code>Bi<code>VPADDQ xmm1, xmm2, xmm3/m128</code>Bi<code>VPADDQ ymm1, ymm2, ymm3/m256</code>Bi<code>VPADDW xmm1, xmm2, xmm3/m128</code>Bi<code>VPADDW ymm1, ymm2, ymm3/m256</code>Bi<code>VPANDN xmm1, xmm2, xmm3/m128</code>Bi<code>VPANDN ymm1, ymm2, ymm3/m256</code>Bi<code>VPAVGB xmm1, xmm2, xmm3/m128</code>Bi<code>VPAVGB ymm1, ymm2, ymm3/m256</code>Bi<code>VPAVGW xmm1, xmm2, xmm3/m128</code>Bi<code>VPAVGW ymm1, ymm2, ymm3/m256</code>Bg<code>VPBROADCASTB xmm1, xmm2/m8</code>Bg<code>VPBROADCASTB ymm1, xmm2/m8</code>Bi<code>VPERMD ymm1, ymm2, ymm3/m256</code>Bg<code>VPEXTRB r32/m8, xmm2, imm8</code>Bg<code>VPEXTRB r64/m8, xmm2, imm8</code>Bi<code>VPSLLD xmm1, xmm2, xmm3/m128</code>Bi<code>VPSLLD ymm1, ymm2, xmm3/m128</code>Bi<code>VPSLLQ xmm1, xmm2, xmm3/m128</code>Bi<code>VPSLLQ ymm1, ymm2, xmm3/m128</code>Bi<code>VPSLLW xmm1, xmm2, xmm3/m128</code>Bi<code>VPSLLW ymm1, ymm2, xmm3/m128</code>Bi<code>VPSRAD xmm1, xmm2, xmm3/m128</code>Bi<code>VPSRAD ymm1, ymm2, xmm3/m128</code>Bi<code>VPSRAW xmm1, xmm2, xmm3/m128</code>Bi<code>VPSRAW ymm1, ymm2, xmm3/m128</code>Bi<code>VPSRLD xmm1, xmm2, xmm3/m128</code>Bi<code>VPSRLD ymm1, ymm2, xmm3/m128</code>Bi<code>VPSRLQ xmm1, xmm2, xmm3/m128</code>Bi<code>VPSRLQ ymm1, ymm2, xmm3/m128</code>Bi<code>VPSRLW xmm1, xmm2, xmm3/m128</code>Bi<code>VPSRLW ymm1, ymm2, xmm3/m128</code>Bi<code>VPSUBB xmm1, xmm2, xmm3/m128</code>Bi<code>VPSUBB ymm1, ymm2, ymm3/m256</code>Bi<code>VPSUBD xmm1, xmm2, xmm3/m128</code>Bi<code>VPSUBD ymm1, ymm2, ymm3/m256</code>Bi<code>VPSUBQ xmm1, xmm2, xmm3/m128</code>Bi<code>VPSUBQ ymm1, ymm2, ymm3/m256</code>Bi<code>VPSUBW xmm1, xmm2, xmm3/m128</code>Bi<code>VPSUBW ymm1, ymm2, ymm3/m256</code>Bi<code>VSQRTSD xmm1, xmm2, xmm3/m64</code>Bi<code>VSQRTSS xmm1, xmm2, xmm3/m32</code>Bi<code>VSUBPD xmm1, xmm2, xmm3/m128</code>Bi<code>VSUBPD ymm1, ymm2, ymm3/m256</code>Bi<code>VSUBPS xmm1, xmm2, xmm3/m128</code>Bi<code>VSUBPS ymm1, ymm2, ymm3/m256</code>Bi<code>VXORPD xmm1, xmm2, xmm3/m128</code>Bi<code>VXORPD ymm1, ymm2, ymm3/m256</code>Bi<code>VXORPS xmm1, xmm2, xmm3/m128</code>Bi<code>VXORPS ymm1, ymm2, ymm3/m256</code>CjDevice has support for multiple ports; max_nr_ports is \xe2\x80\xa6BeThe peer will not send any more data.BmThe flag used to disable virt queue interruptAkVirtual-interrupt delivery.BfEnables VMX instructions (Intel Only).AnVM-entry exception error code.BaVM-entry MSR-load address (full).BaVM-entry MSR-load address (high).BaVM-exit MSR-store address (full).BaVM-exit MSR-store address (high).AkVMX-preemption timer value.Bi<code>VPROTB xmm1, xmm2, xmm3/m128</code>Bi<code>VPROTB xmm1, xmm2/m128, xmm3</code>Bi<code>VPROTD xmm1, xmm2, xmm3/m128</code>Bi<code>VPROTD xmm1, xmm2/m128, xmm3</code>Bi<code>VPROTQ xmm1, xmm2, xmm3/m128</code>Bi<code>VPROTQ xmm1, xmm2/m128, xmm3</code>Bi<code>VPROTW xmm1, xmm2, xmm3/m128</code>Bi<code>VPROTW xmm1, xmm2/m128, xmm3</code>Bi<code>VPSHAB xmm1, xmm2, xmm3/m128</code>Bi<code>VPSHAB xmm1, xmm2/m128, xmm3</code>Bi<code>VPSHAD xmm1, xmm2, xmm3/m128</code>Bi<code>VPSHAD xmm1, xmm2/m128, xmm3</code>Bi<code>VPSHAQ xmm1, xmm2, xmm3/m128</code>Bi<code>VPSHAQ xmm1, xmm2/m128, xmm3</code>Bi<code>VPSHAW xmm1, xmm2, xmm3/m128</code>Bi<code>VPSHAW xmm1, xmm2/m128, xmm3</code>Bi<code>VPSHLB xmm1, xmm2, xmm3/m128</code>Bi<code>VPSHLB xmm1, xmm2/m128, xmm3</code>Bi<code>VPSHLD xmm1, xmm2, xmm3/m128</code>Bi<code>VPSHLD xmm1, xmm2/m128, xmm3</code>Bi<code>VPSHLQ xmm1, xmm2, xmm3/m128</code>Bi<code>VPSHLQ xmm1, xmm2/m128, xmm3</code>Bi<code>VPSHLW xmm1, xmm2, xmm3/m128</code>Bi<code>VPSHLW xmm1, xmm2/m128, xmm3</code>CbAdds all standard keyboard keys to the capability.CeChecks if dentry is a mount point, then retrieves it.DbChecks if the given <code>flags</code> contain any unsupported \xe2\x80\xa6BbRemoves support for an event type.CjDiscard signals if the new action is to ignore the signal.BbAdd leading zeros to displacements0EfConstructs a new <code>SmallVec</code> on the stack from an <code>A</code> without \xe2\x80\xa6BkGets or initializes the FS event publisher.BgInformation about topology (LEAF=0x0B).0C`Informations about memory encryption support \xe2\x80\xa60ChRetrieve processor brand string (LEAF=0x8000_000{2..4}).0AeAnyThread deprecation0CiIf true, Indicates support of IP Filtering, TraceStop \xe2\x80\xa60CfIndicates support for the PAUSE filter cycle count \xe2\x80\xa60ChWhether we have recently requested credit from the peer.BaEFER.LMSLE is unsupported if set.0BdCore cycle event not available if 1.0BmInstruction retired event not available if 1.0CmChecks whether the mutex is currently held by the current \xe2\x80\xa60CnIterates all softirq lines for the number of executions on \xe2\x80\xa6DkCreates a new <code>RwLockReadGuard</code> without checking if the lock \xe2\x80\xa6CeMaps the VMOs to the corresponding virtual memory \xe2\x80\xa6ClThe maximum supported enclave size in non-64-bit mode is \xe2\x80\xa60DjThe size of the <code>apic_id_size</code> field determines the maximum \xe2\x80\xa60CdThe size in bytes of the smallest target machine \xe2\x80\xa6EjInterprets the prefix of the given <code>source</code> as a <code>&amp;mut Self</code> \xe2\x80\xa600EjInterprets the suffix of the given <code>source</code> as a <code>&amp;mut Self</code> \xe2\x80\xa600EeCreates a <code>RamInode</code> that is detached from any <code>RamFs</code>, and \xe2\x80\xa6AnPhysical Address bit reduction0EeReads data from the <code>VmWriter</code> to the <code>RingBuffer</code> with the \xe2\x80\xa6CnRead a null-terminated slice, and return it (excluding the \xe2\x80\xa60BfReads a socket address from userspace.CfRead multiple TDX Module global-scope metadata fields.EjInterprets the prefix of the given <code>source</code> as a DST <code>&amp;Self</code> \xe2\x80\xa600EjInterprets the suffix of the given <code>source</code> as a DST <code>&amp;Self</code> \xe2\x80\xa600EeResume the <code>Evaluation</code> with the provided <code>cfa</code>.  This will \xe2\x80\xa6EhSets a new <code>dw</code> value, see also <code>declare_data_len()</code>. Can only \xe2\x80\xa6CdDigit separator or an empty string. See also eg. \xe2\x80\xa6Bk(masm only): Show displacements in bracketsCnSize of a digit group, see also <code>digit_separator()</code>FcIf <code>true</code>, show <code>RIP</code> relative addresses as <code>[rip+12345678h]</code>, \xe2\x80\xa6CbShow <code>RIP+displ</code> or the virtual addressCjAdd a space between the memory expression and the bracketsCnSplits a path into the parent directory name and the final \xe2\x80\xa60CmUpdate the metadata for current directory after a delete. \xe2\x80\xa6DhUses the alternate signal stack configured via <code>sigaltstack</code>.CiA helper function to safely perform an operation on a \xe2\x80\xa6BhWrite multiple TD-scope metadata fields.BjWrite multiple VCPU-scope metadata fields.AkALGORITHM_SP800_90_HASH_256AkALGORITHM_SP800_90_HMAC_256BdA guard for disabled local softirqs.ClEFI ExitBootServices was not called tag. This tag has no \xe2\x80\xa6Bh<code>VCOMISD xmm1, xmm2/m64{sae}</code>Bh<code>VCOMISH xmm1, xmm2/m16{sae}</code>Bh<code>VCOMISS xmm1, xmm2/m32{sae}</code>Be<code>VGATHERPF0DPD vm32y {k1}</code>Be<code>VGATHERPF0DPS vm32z {k1}</code>Be<code>VGATHERPF0QPD vm64z {k1}</code>Be<code>VGATHERPF0QPS vm64z {k1}</code>Be<code>VGATHERPF1DPD vm32y {k1}</code>Be<code>VGATHERPF1DPS vm32z {k1}</code>Be<code>VGATHERPF1QPD vm64z {k1}</code>Be<code>VGATHERPF1QPS vm64z {k1}</code>Bl<code>VMOVSD xmm1 {k1}{z}, xmm2, xmm3</code>Bl<code>VMOVSH xmm1 {k1}{z}, xmm2, xmm3</code>Bl<code>VMOVSS xmm1 {k1}{z}, xmm2, xmm3</code>Bk<code>VPABSB xmm1 {k1}{z}, xmm2/m128</code>Bk<code>VPABSB ymm1 {k1}{z}, ymm2/m256</code>Bk<code>VPABSB zmm1 {k1}{z}, zmm2/m512</code>Bk<code>VPABSW xmm1 {k1}{z}, xmm2/m128</code>Bk<code>VPABSW ymm1 {k1}{z}, ymm2/m256</code>Bk<code>VPABSW zmm1 {k1}{z}, zmm2/m512</code>Be<code>VPBROADCASTMB2Q xmm1, k1</code>Be<code>VPBROADCASTMB2Q ymm1, k1</code>Be<code>VPBROADCASTMB2Q zmm1, k1</code>Be<code>VPBROADCASTMW2D xmm1, k1</code>Be<code>VPBROADCASTMW2D ymm1, k1</code>Be<code>VPBROADCASTMW2D zmm1, k1</code>Bg<code>VPEXTRB r32/m8, xmm2, imm8</code>Bg<code>VPEXTRB r64/m8, xmm2, imm8</code>Bk<code>VPMOVDB xmm1/m32 {k1}{z}, xmm2</code>Bk<code>VPMOVDB xmm1/m64 {k1}{z}, ymm2</code>Bk<code>VPMOVDW xmm1/m64 {k1}{z}, xmm2</code>Bk<code>VPMOVQB xmm1/m16 {k1}{z}, xmm2</code>Bk<code>VPMOVQB xmm1/m32 {k1}{z}, ymm2</code>Bk<code>VPMOVQB xmm1/m64 {k1}{z}, zmm2</code>Bk<code>VPMOVQD xmm1/m64 {k1}{z}, xmm2</code>Bk<code>VPMOVQW xmm1/m32 {k1}{z}, xmm2</code>Bk<code>VPMOVQW xmm1/m64 {k1}{z}, ymm2</code>Bk<code>VPMOVWB xmm1/m64 {k1}{z}, xmm2</code>CkCapability Reporting Register of Pin-based VM-execution \xe2\x80\xa6CgAn expression-terminating operation was followed by \xe2\x80\xa6ChSee Section 18.7.2.1, Uncore Performance Monitoring  \xe2\x80\xa6Bm<code>VBROADCASTSD zmm1 {k1}, Uf64(mt)</code>Bm<code>VBROADCASTSS zmm1 {k1}, Uf32(mt)</code>Bo<code>VCVTDQ2PD zmm1 {k1}, Si32(zmm2/mt)</code>Bo<code>VCVTPD2PS zmm1 {k1}, Sf64(zmm2/mt)</code>Bo<code>VCVTPS2PD zmm1 {k1}, Sf32(zmm2/mt)</code>Bi<code>VEXP223PS zmm1 {k1}, zmm2/mt</code>Bo<code>VGETEXPPD zmm1 {k1}, Sf64(zmm2/mt)</code>Bo<code>VGETEXPPS zmm1 {k1}, Sf32(zmm2/mt)</code>Bo<code>VMOVDQA32 zmm1 {k1}, Si32(zmm2/mt)</code>Bo<code>VMOVDQA64 zmm1 {k1}, Si64(zmm2/mt)</code>Bm<code>VPACKSTOREHD mt {k1}, Di32(zmm1)</code>Bm<code>VPACKSTOREHQ mt {k1}, Di64(zmm1)</code>Bm<code>VPACKSTORELD mt {k1}, Di32(zmm1)</code>Bm<code>VPACKSTORELQ mt {k1}, Di64(zmm1)</code>C`<code>VPADCD zmm1 {k1}, k2, Si32(zmm3/mt)</code>Bm<code>VPBROADCASTD zmm1 {k1}, Ui32(mt)</code>Bm<code>VPBROADCASTQ zmm1 {k1}, Ui64(mt)</code>Ca<code>VPORD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Ca<code>VPORQ zmm1 {k1}, zmm2, Si64(zmm3/mt)</code>C`<code>VPSBBD zmm1 {k1}, k2, Si32(zmm3/mt)</code>Bm<code>VPSCATTERDD mvt {k1}, Di32(zmm1)</code>Bm<code>VPSCATTERDQ mvt {k1}, Di64(zmm1)</code>Bm<code>VSCATTERDPD mvt {k1}, Df64(zmm1)</code>Bm<code>VSCATTERDPS mvt {k1}, Df32(zmm1)</code>DdMake <code>NO_CAP_AMBIENT_RAISE</code> bit immutable (irreversible).CmAllows software running at any privilege level to use the \xe2\x80\xa6CgPerformance Optimization Identifier (LEAF=0x8000_001A).0ChRegistered input handler class that can create handlers.BiSub-page-permission-table pointer (full).BiSub-page-permission-table pointer (high).DkChanges how the <code>invlpg</code> instruction operates on TLB entries \xe2\x80\xa6BcThe provided FIELD_ID is incorrect.BfField code is for an unreadable field.CdField code and write mask are for a read-only field.B`An unknown DW_CFA_* instruction.Bj<code>VAESDEC xmm1, xmm2, xmm3/m128</code>Bj<code>VAESDEC ymm1, ymm2, ymm3/m256</code>Bj<code>VAESENC xmm1, xmm2, xmm3/m128</code>Bj<code>VAESENC ymm1, ymm2, ymm3/m256</code>Bj<code>VANDNPD xmm1, xmm2, xmm3/m128</code>Bj<code>VANDNPD ymm1, ymm2, ymm3/m256</code>Bj<code>VANDNPS xmm1, xmm2, xmm3/m128</code>Bj<code>VANDNPS ymm1, ymm2, ymm3/m256</code>Bf<code>VBROADCASTF128 ymm1, m128</code>Bf<code>VBROADCASTI128 ymm1, m128</code>Bf<code>VCVTNEEBF162PS xmm1, m128</code>Bf<code>VCVTNEEBF162PS ymm1, m256</code>Bf<code>VCVTNEOBF162PS xmm1, m128</code>Bf<code>VCVTNEOBF162PS ymm1, m256</code>Bj<code>VHADDPD xmm1, xmm2, xmm3/m128</code>Bj<code>VHADDPD ymm1, ymm2, ymm3/m256</code>Bj<code>VHADDPS xmm1, xmm2, xmm3/m128</code>Bj<code>VHADDPS ymm1, ymm2, ymm3/m256</code>Bj<code>VHSUBPD xmm1, xmm2, xmm3/m128</code>Bj<code>VHSUBPD ymm1, ymm2, ymm3/m256</code>Bj<code>VHSUBPS xmm1, xmm2, xmm3/m128</code>Bj<code>VHSUBPS ymm1, ymm2, ymm3/m256</code>Bc<code>VMASKMOVDQU xmm1, xmm2</code>Bh<code>VMASKMOVPD m128, xmm1, xmm2</code>Bh<code>VMASKMOVPD m256, ymm1, ymm2</code>Bh<code>VMASKMOVPD xmm1, xmm2, m128</code>Bh<code>VMASKMOVPD ymm1, ymm2, m256</code>Bh<code>VMASKMOVPS m128, xmm1, xmm2</code>Bh<code>VMASKMOVPS m256, ymm1, ymm2</code>Bh<code>VMASKMOVPS xmm1, xmm2, m128</code>Bh<code>VMASKMOVPS ymm1, ymm2, m256</code>Bd<code>VMOVSD xmm1, xmm2, xmm3</code>Bd<code>VMOVSS xmm1, xmm2, xmm3</code>Bj<code>VPADDSB xmm1, xmm2, xmm3/m128</code>Bj<code>VPADDSB ymm1, ymm2, ymm3/m256</code>Bj<code>VPADDSW xmm1, xmm2, xmm3/m128</code>Bj<code>VPADDSW ymm1, ymm2, ymm3/m256</code>Bh<code>VPBROADCASTD xmm1, xmm2/m32</code>Bh<code>VPBROADCASTD ymm1, xmm2/m32</code>Bh<code>VPBROADCASTQ xmm1, xmm2/m64</code>Bh<code>VPBROADCASTQ ymm1, xmm2/m64</code>Bh<code>VPBROADCASTW xmm1, xmm2/m16</code>Bh<code>VPBROADCASTW ymm1, xmm2/m16</code>Bj<code>VPERMPS ymm1, ymm2, ymm3/m256</code>Bi<code>VPERMQ ymm1, ymm2/m256, imm8</code>Bh<code>VPEXTRW r32/m16, xmm2, imm8</code>Bh<code>VPEXTRW r64/m16, xmm2, imm8</code>Bj<code>VPHADDD xmm1, xmm2, xmm3/m128</code>Bj<code>VPHADDD ymm1, ymm2, ymm3/m256</code>Bj<code>VPHADDW xmm1, xmm2, xmm3/m128</code>Bj<code>VPHADDW ymm1, ymm2, ymm3/m256</code>Bh<code>VPHMINPOSUW xmm1, xmm2/m128</code>Bj<code>VPHSUBD xmm1, xmm2, xmm3/m128</code>Bj<code>VPHSUBD ymm1, ymm2, ymm3/m256</code>Bj<code>VPHSUBW xmm1, xmm2, xmm3/m128</code>Bj<code>VPHSUBW ymm1, ymm2, ymm3/m256</code>Bh<code>VPMASKMOVD m128, xmm1, xmm2</code>Bh<code>VPMASKMOVD m256, ymm1, ymm2</code>Bh<code>VPMASKMOVD xmm1, xmm2, m128</code>Bh<code>VPMASKMOVD ymm1, ymm2, m256</code>Bh<code>VPMASKMOVQ m128, xmm1, xmm2</code>Bh<code>VPMASKMOVQ m256, ymm1, ymm2</code>Bh<code>VPMASKMOVQ xmm1, xmm2, m128</code>Bh<code>VPMASKMOVQ ymm1, ymm2, m256</code>Bj<code>VPMAXSB xmm1, xmm2, xmm3/m128</code>Bj<code>VPMAXSB ymm1, ymm2, ymm3/m256</code>Bj<code>VPMAXSD xmm1, xmm2, xmm3/m128</code>Bj<code>VPMAXSD ymm1, ymm2, ymm3/m256</code>Bj<code>VPMAXSW xmm1, xmm2, xmm3/m128</code>Bj<code>VPMAXSW ymm1, ymm2, ymm3/m256</code>Bj<code>VPMAXUB xmm1, xmm2, xmm3/m128</code>Bj<code>VPMAXUB ymm1, ymm2, ymm3/m256</code>Bj<code>VPMAXUD xmm1, xmm2, xmm3/m128</code>Bj<code>VPMAXUD ymm1, ymm2, ymm3/m256</code>Bj<code>VPMAXUW xmm1, xmm2, xmm3/m128</code>Bj<code>VPMAXUW ymm1, ymm2, ymm3/m256</code>Bj<code>VPMINSB xmm1, xmm2, xmm3/m128</code>Bj<code>VPMINSB ymm1, ymm2, ymm3/m256</code>Bj<code>VPMINSD xmm1, xmm2, xmm3/m128</code>Bj<code>VPMINSD ymm1, ymm2, ymm3/m256</code>Bj<code>VPMINSW xmm1, xmm2, xmm3/m128</code>Bj<code>VPMINSW ymm1, ymm2, ymm3/m256</code>Bj<code>VPMINUB xmm1, xmm2, xmm3/m128</code>Bj<code>VPMINUB ymm1, ymm2, ymm3/m256</code>Bj<code>VPMINUD xmm1, xmm2, xmm3/m128</code>Bj<code>VPMINUD ymm1, ymm2, ymm3/m256</code>Bj<code>VPMINUW xmm1, xmm2, xmm3/m128</code>Bj<code>VPMINUW ymm1, ymm2, ymm3/m256</code>Bj<code>VPMULDQ xmm1, xmm2, xmm3/m128</code>Bj<code>VPMULDQ ymm1, ymm2, ymm3/m256</code>Bj<code>VPMULHW xmm1, xmm2, xmm3/m128</code>Bj<code>VPMULHW ymm1, ymm2, ymm3/m256</code>Bj<code>VPMULLD xmm1, xmm2, xmm3/m128</code>Bj<code>VPMULLD ymm1, ymm2, ymm3/m256</code>Bj<code>VPMULLW xmm1, xmm2, xmm3/m128</code>Bj<code>VPMULLW ymm1, ymm2, ymm3/m256</code>Bj<code>VPSADBW xmm1, xmm2, xmm3/m128</code>Bj<code>VPSADBW ymm1, ymm2, ymm3/m256</code>Bj<code>VPSHUFB xmm1, xmm2, xmm3/m128</code>Bj<code>VPSHUFB ymm1, ymm2, ymm3/m256</code>Bj<code>VPSIGNB xmm1, xmm2, xmm3/m128</code>Bj<code>VPSIGNB ymm1, ymm2, ymm3/m256</code>Bj<code>VPSIGND xmm1, xmm2, xmm3/m128</code>Bj<code>VPSIGND ymm1, ymm2, ymm3/m256</code>Bj<code>VPSIGNW xmm1, xmm2, xmm3/m128</code>Bj<code>VPSIGNW ymm1, ymm2, ymm3/m256</code>Bj<code>VPSLLVD xmm1, xmm2, xmm3/m128</code>Bj<code>VPSLLVD ymm1, ymm2, ymm3/m256</code>Bj<code>VPSLLVQ xmm1, xmm2, xmm3/m128</code>Bj<code>VPSLLVQ ymm1, ymm2, ymm3/m256</code>Bj<code>VPSRAVD xmm1, xmm2, xmm3/m128</code>Bj<code>VPSRAVD ymm1, ymm2, ymm3/m256</code>Bj<code>VPSRLVD xmm1, xmm2, xmm3/m128</code>Bj<code>VPSRLVD ymm1, ymm2, ymm3/m256</code>Bj<code>VPSRLVQ xmm1, xmm2, xmm3/m128</code>Bj<code>VPSRLVQ ymm1, ymm2, ymm3/m256</code>Bj<code>VPSUBSB xmm1, xmm2, xmm3/m128</code>Bj<code>VPSUBSB ymm1, ymm2, ymm3/m256</code>Bj<code>VPSUBSW xmm1, xmm2, xmm3/m128</code>Bj<code>VPSUBSW ymm1, ymm2, ymm3/m256</code>Bj<code>VRSQRTSS xmm1, xmm2, xmm3/m32</code>Bi<code>VPROTB xmm1, xmm2/m128, imm8</code>Bi<code>VPROTD xmm1, xmm2/m128, imm8</code>Bi<code>VPROTQ xmm1, xmm2/m128, imm8</code>Bi<code>VPROTW xmm1, xmm2/m128, imm8</code>DiAllocates <code>size</code> bytes on the user\xe2\x80\x99s stack, ensuring the \xe2\x80\xa6AnBit-Slice Pointer ConstructionCjIf true, the C2 power state is configured to work on a \xe2\x80\xa6CmThe high field of the clock sequence multiplexed with the \xe2\x80\xa60CmNumber of configurable Address Ranges for filtering (Bits \xe2\x80\xa60CbFinds a subscriber and applies an action if found.DkConverts a Vec&lt;u8&gt; to a <code>CString</code> without checking the \xe2\x80\xa6ChInformations about processor topology (LEAF=0x8000_001E)0AkGuest Physical Address Bits0BjHandles the page fault occurs in the VMAR.BjNB performance counter extensions support.0BlHas Read-only effective frequency interface?0CcMakes a structure usable as untyped frame metadata.CjAlso flush nestred translations that could be used for \xe2\x80\xa6CcInjects a handler to be executed before scheduling.CdLast-level cache reference event not available if 1.0BjReference cycles event not available if 1.0EeLookups the target <code>Path</code> according to the <code>fs_path</code> and leavesBhMemory Bandwidth Allocation Information.0CnIf true, the motherboard exposes an IO port 60/64 keyboard \xe2\x80\xa6CjChecks for the previous readahead. Returns true if the \xe2\x80\xa6EgResume the <code>Evaluation</code> with the provided indexed <code>address</code>.  \xe2\x80\xa6CnSize of a digit group, see also <code>digit_separator()</code>EhSets a new <code>dd</code> value, see also <code>declare_data_len()</code>. Can only \xe2\x80\xa6EhSets a new <code>dq</code> value, see also <code>declare_data_len()</code>. Can only \xe2\x80\xa6AgShow zero displacementsAnSets relative axis capability.ClSets the suppress all exceptions flag (EVEX/MVEX encoded \xe2\x80\xa6B`Displacements are signed numbersDfIf set, the platform supports the <code>PCIEXP_WAKE_STS</code> and \xe2\x80\xa6DjThe VMM Communication Exception (<code>#VC</code>) is always generated \xe2\x80\xa6EfWrites data from the <code>VmReader</code> to the <code>RingBuffer</code> with the \xe2\x80\xa6BbSupport for AVX512 OPMASK in XCR0.0B`Cardbus socket/ExCA base addressBj<code>VAESDEC xmm1, xmm2, xmm3/m128</code>Bj<code>VAESDEC ymm1, ymm2, ymm3/m256</code>Bj<code>VAESDEC zmm1, zmm2, zmm3/m512</code>Bj<code>VAESENC xmm1, xmm2, xmm3/m128</code>Bj<code>VAESENC ymm1, ymm2, ymm3/m256</code>Bj<code>VAESENC zmm1, zmm2, zmm3/m512</code>Bh<code>VCVTSD2SI r32, xmm1/m64{er}</code>Bh<code>VCVTSD2SI r64, xmm1/m64{er}</code>Bh<code>VCVTSH2SI r32, xmm1/m16{er}</code>Bh<code>VCVTSH2SI r64, xmm1/m16{er}</code>Bh<code>VCVTSS2SI r32, xmm1/m32{er}</code>Bh<code>VCVTSS2SI r64, xmm1/m32{er}</code>Bh<code>VGATHERDPD xmm1 {k1}, vm32x</code>Bh<code>VGATHERDPD ymm1 {k1}, vm32x</code>Bh<code>VGATHERDPD zmm1 {k1}, vm32y</code>Bh<code>VGATHERDPS xmm1 {k1}, vm32x</code>Bh<code>VGATHERDPS ymm1 {k1}, vm32y</code>Bh<code>VGATHERDPS zmm1 {k1}, vm32z</code>Bh<code>VGATHERQPD xmm1 {k1}, vm64x</code>Bh<code>VGATHERQPD ymm1 {k1}, vm64y</code>Bh<code>VGATHERQPD zmm1 {k1}, vm64z</code>Bh<code>VGATHERQPS xmm1 {k1}, vm64x</code>Bh<code>VGATHERQPS xmm1 {k1}, vm64y</code>Bh<code>VGATHERQPS ymm1 {k1}, vm64z</code>Bl<code>VMOVAPD xmm1 {k1}{z}, xmm2/m128</code>Bl<code>VMOVAPD xmm2/m128 {k1}{z}, xmm1</code>Bl<code>VMOVAPD ymm1 {k1}{z}, ymm2/m256</code>Bl<code>VMOVAPD ymm2/m256 {k1}{z}, ymm1</code>Bl<code>VMOVAPD zmm1 {k1}{z}, zmm2/m512</code>Bl<code>VMOVAPD zmm2/m512 {k1}{z}, zmm1</code>Bl<code>VMOVAPS xmm1 {k1}{z}, xmm2/m128</code>Bl<code>VMOVAPS xmm2/m128 {k1}{z}, xmm1</code>Bl<code>VMOVAPS ymm1 {k1}{z}, ymm2/m256</code>Bl<code>VMOVAPS ymm2/m256 {k1}{z}, ymm1</code>Bl<code>VMOVAPS zmm1 {k1}{z}, zmm2/m512</code>Bl<code>VMOVAPS zmm2/m512 {k1}{z}, zmm1</code>Bl<code>VMOVDDUP xmm1 {k1}{z}, xmm2/m64</code>Bl<code>VMOVUPD xmm1 {k1}{z}, xmm2/m128</code>Bl<code>VMOVUPD xmm2/m128 {k1}{z}, xmm1</code>Bl<code>VMOVUPD ymm1 {k1}{z}, ymm2/m256</code>Bl<code>VMOVUPD ymm2/m256 {k1}{z}, ymm1</code>Bl<code>VMOVUPD zmm1 {k1}{z}, zmm2/m512</code>Bl<code>VMOVUPD zmm2/m512 {k1}{z}, zmm1</code>Bl<code>VMOVUPS xmm1 {k1}{z}, xmm2/m128</code>Bl<code>VMOVUPS xmm2/m128 {k1}{z}, xmm1</code>Bl<code>VMOVUPS ymm1 {k1}{z}, ymm2/m256</code>Bl<code>VMOVUPS ymm2/m256 {k1}{z}, ymm1</code>Bl<code>VMOVUPS zmm1 {k1}{z}, zmm2/m512</code>Bl<code>VMOVUPS zmm2/m512 {k1}{z}, zmm1</code>Bh<code>VPEXTRW r32/m16, xmm2, imm8</code>Bh<code>VPEXTRW r64/m16, xmm2, imm8</code>Bh<code>VPGATHERDD xmm1 {k1}, vm32x</code>Bh<code>VPGATHERDD ymm1 {k1}, vm32y</code>Bh<code>VPGATHERDD zmm1 {k1}, vm32z</code>Bh<code>VPGATHERDQ xmm1 {k1}, vm32x</code>Bh<code>VPGATHERDQ ymm1 {k1}, vm32x</code>Bh<code>VPGATHERDQ zmm1 {k1}, vm32y</code>Bh<code>VPGATHERQD xmm1 {k1}, vm64x</code>Bh<code>VPGATHERQD xmm1 {k1}, vm64y</code>Bh<code>VPGATHERQD ymm1 {k1}, vm64z</code>Bh<code>VPGATHERQQ xmm1 {k1}, vm64x</code>Bh<code>VPGATHERQQ ymm1 {k1}, vm64y</code>Bh<code>VPGATHERQQ zmm1 {k1}, vm64z</code>Bl<code>VPMOVDB xmm1/m128 {k1}{z}, zmm2</code>Bl<code>VPMOVDW xmm1/m128 {k1}{z}, ymm2</code>Bl<code>VPMOVDW ymm1/m256 {k1}{z}, zmm2</code>Bl<code>VPMOVQD xmm1/m128 {k1}{z}, ymm2</code>Bl<code>VPMOVQD ymm1/m256 {k1}{z}, zmm2</code>Bl<code>VPMOVQW xmm1/m128 {k1}{z}, zmm2</code>Bl<code>VPMOVSDB xmm1/m32 {k1}{z}, xmm2</code>Bl<code>VPMOVSDB xmm1/m64 {k1}{z}, ymm2</code>Bl<code>VPMOVSDW xmm1/m64 {k1}{z}, xmm2</code>Bl<code>VPMOVSQB xmm1/m16 {k1}{z}, xmm2</code>Bl<code>VPMOVSQB xmm1/m32 {k1}{z}, ymm2</code>Bl<code>VPMOVSQB xmm1/m64 {k1}{z}, zmm2</code>Bl<code>VPMOVSQD xmm1/m64 {k1}{z}, xmm2</code>Bl<code>VPMOVSQW xmm1/m32 {k1}{z}, xmm2</code>Bl<code>VPMOVSQW xmm1/m64 {k1}{z}, ymm2</code>Bl<code>VPMOVSWB xmm1/m64 {k1}{z}, xmm2</code>Bl<code>VPMOVWB xmm1/m128 {k1}{z}, ymm2</code>Bl<code>VPMOVWB ymm1/m256 {k1}{z}, zmm2</code>Bj<code>VPSADBW xmm1, xmm2, xmm3/m128</code>Bj<code>VPSADBW ymm1, ymm2, ymm3/m256</code>Bj<code>VPSADBW zmm1, zmm2, zmm3/m512</code>Bf<code>VSCATTERPF0DPD vm32y {k1}</code>Bf<code>VSCATTERPF0DPS vm32z {k1}</code>Bf<code>VSCATTERPF0QPD vm64z {k1}</code>Bf<code>VSCATTERPF0QPS vm64z {k1}</code>Bf<code>VSCATTERPF1DPD vm32y {k1}</code>Bf<code>VSCATTERPF1DPS vm32z {k1}</code>Bf<code>VSCATTERPF1QPD vm64z {k1}</code>Bf<code>VSCATTERPF1QPS vm64z {k1}</code>Bi<code>VUCOMISD xmm1, xmm2/m64{sae}</code>Bi<code>VUCOMISH xmm1, xmm2/m16{sae}</code>Bi<code>VUCOMISS xmm1, xmm2/m32{sae}</code>C`Expected an attribute value to be a string form.BiAllow the hardware to handle flow controlBk28 \xe2\x80\x93 #HV  Hypervisor injection exception.AhIf CPUID.06H: EAX[6] = 1CmCapability Reporting Register of Primary Processor-based  \xe2\x80\xa6CjInvalidate TLB entries associated with the L2 VM being \xe2\x80\xa6CfSee Section 18.7.2.3, Uncore Address/Opcode Match MSR.Cb<code>VADDPD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Cb<code>VADDPS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>C`<code>VCVTUDQ2PD zmm1 {k1}, Si32(zmm2/mt)</code>Bn<code>VLOADUNPACKHD zmm1 {k1}, Ui32(mt)</code>Bn<code>VLOADUNPACKHQ zmm1 {k1}, Ui64(mt)</code>Bn<code>VLOADUNPACKLD zmm1 {k1}, Ui32(mt)</code>Bn<code>VLOADUNPACKLQ zmm1 {k1}, Ui64(mt)</code>Cb<code>VMULPD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Cb<code>VMULPS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Bn<code>VPACKSTOREHPD mt {k1}, Df64(zmm1)</code>Bn<code>VPACKSTOREHPS mt {k1}, Df32(zmm1)</code>Bn<code>VPACKSTORELPD mt {k1}, Df64(zmm1)</code>Bn<code>VPACKSTORELPS mt {k1}, Df32(zmm1)</code>Cb<code>VPADDD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cb<code>VPANDD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cb<code>VPANDQ zmm1 {k1}, zmm2, Si64(zmm3/mt)</code>Bl<code>VPERMD zmm1 {k1}, zmm2, zmm3/mt</code>Ca<code>VPSBBRD zmm1 {k1}, k2, Si32(zmm3/mt)</code>Cb<code>VPSUBD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cb<code>VPXORD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cb<code>VPXORQ zmm1 {k1}, zmm2, Si64(zmm3/mt)</code>Bj<code>VRSQRT23PS zmm1 {k1}, zmm2/mt</code>Cb<code>VSUBPD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Cb<code>VSUBPS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>C`The minimum instruction length must not be zero.CfA partially parsed <code>FrameDescriptionEntry</code>.Bn<code>PCMPESTRI64 xmm1, xmm2/m128, imm8</code>Bn<code>PCMPESTRM64 xmm1, xmm2/m128, imm8</code>Bc<code>KEXTRACT k1, r64, imm8</code>Bj<code>TCMMIMFP16PS tmm1, tmm2, tmm3</code>Bj<code>TCMMRLFP16PS tmm1, tmm2, tmm3</code>Bk<code>VCVTSD2SS xmm1, xmm2, xmm3/m64</code>Bk<code>VCVTSS2SD xmm1, xmm2, xmm3/m32</code>Bi<code>VEXTRACTPS r/m32, xmm1, imm8</code>Bi<code>VGATHERDPD xmm1, vm32x, xmm2</code>Bi<code>VGATHERDPD ymm1, vm32x, ymm2</code>Bi<code>VGATHERDPS xmm1, vm32x, xmm2</code>Bi<code>VGATHERDPS ymm1, vm32y, ymm2</code>Bi<code>VGATHERQPD xmm1, vm64x, xmm2</code>Bi<code>VGATHERQPD ymm1, vm64y, ymm2</code>Bi<code>VGATHERQPS xmm1, vm64x, xmm2</code>Bi<code>VGATHERQPS xmm1, vm64y, xmm2</code>Bk<code>VPADDUSB xmm1, xmm2, xmm3/m128</code>Bk<code>VPADDUSB ymm1, ymm2, ymm3/m256</code>Bk<code>VPADDUSW xmm1, xmm2, xmm3/m128</code>Bk<code>VPADDUSW ymm1, ymm2, ymm3/m256</code>Bk<code>VPCMPEQB xmm1, xmm2, xmm3/m128</code>Bk<code>VPCMPEQB ymm1, ymm2, ymm3/m256</code>Bk<code>VPCMPEQD xmm1, xmm2, xmm3/m128</code>Bk<code>VPCMPEQD ymm1, ymm2, ymm3/m256</code>Bk<code>VPCMPEQQ xmm1, xmm2, xmm3/m128</code>Bk<code>VPCMPEQQ ymm1, ymm2, ymm3/m256</code>Bk<code>VPCMPEQW xmm1, xmm2, xmm3/m128</code>Bk<code>VPCMPEQW ymm1, ymm2, ymm3/m256</code>Bk<code>VPCMPGTB xmm1, xmm2, xmm3/m128</code>Bk<code>VPCMPGTB ymm1, ymm2, ymm3/m256</code>Bk<code>VPCMPGTD xmm1, xmm2, xmm3/m128</code>Bk<code>VPCMPGTD ymm1, ymm2, ymm3/m256</code>Bk<code>VPCMPGTQ xmm1, xmm2, xmm3/m128</code>Bk<code>VPCMPGTQ ymm1, ymm2, ymm3/m256</code>Bk<code>VPCMPGTW xmm1, xmm2, xmm3/m128</code>Bk<code>VPCMPGTW ymm1, ymm2, ymm3/m256</code>Bk<code>VPDPBSSD xmm1, xmm2, xmm3/m128</code>Bk<code>VPDPBSSD ymm1, ymm2, ymm3/m256</code>Bk<code>VPDPBSUD xmm1, xmm2, xmm3/m128</code>Bk<code>VPDPBSUD ymm1, ymm2, ymm3/m256</code>Bk<code>VPDPBUSD xmm1, xmm2, xmm3/m128</code>Bk<code>VPDPBUSD ymm1, ymm2, ymm3/m256</code>Bk<code>VPDPBUUD xmm1, xmm2, xmm3/m128</code>Bk<code>VPDPBUUD ymm1, ymm2, ymm3/m256</code>Bk<code>VPDPWSSD xmm1, xmm2, xmm3/m128</code>Bk<code>VPDPWSSD ymm1, ymm2, ymm3/m256</code>Bk<code>VPDPWSUD xmm1, xmm2, xmm3/m128</code>Bk<code>VPDPWSUD ymm1, ymm2, ymm3/m256</code>Bk<code>VPDPWUSD xmm1, xmm2, xmm3/m128</code>Bk<code>VPDPWUSD ymm1, ymm2, ymm3/m256</code>Bk<code>VPDPWUUD xmm1, xmm2, xmm3/m128</code>Bk<code>VPDPWUUD ymm1, ymm2, ymm3/m256</code>Bj<code>VPERMPD ymm1, ymm2/m256, imm8</code>Bi<code>VPGATHERDD xmm1, vm32x, xmm2</code>Bi<code>VPGATHERDD ymm1, vm32y, ymm2</code>Bi<code>VPGATHERDQ xmm1, vm32x, xmm2</code>Bi<code>VPGATHERDQ ymm1, vm32x, ymm2</code>Bi<code>VPGATHERQD xmm1, vm64x, xmm2</code>Bi<code>VPGATHERQD xmm1, vm64y, xmm2</code>Bi<code>VPGATHERQQ xmm1, vm64x, xmm2</code>Bi<code>VPGATHERQQ ymm1, vm64y, ymm2</code>Bk<code>VPHADDSW xmm1, xmm2, xmm3/m128</code>Bk<code>VPHADDSW ymm1, ymm2, ymm3/m256</code>Bk<code>VPHSUBSW xmm1, xmm2, xmm3/m128</code>Bk<code>VPHSUBSW ymm1, ymm2, ymm3/m256</code>Bk<code>VPMADDWD xmm1, xmm2, xmm3/m128</code>Bk<code>VPMADDWD ymm1, ymm2, ymm3/m256</code>Bk<code>VPMULHUW xmm1, xmm2, xmm3/m128</code>Bk<code>VPMULHUW ymm1, ymm2, ymm3/m256</code>Bk<code>VPMULUDQ xmm1, xmm2, xmm3/m128</code>Bk<code>VPMULUDQ ymm1, ymm2, ymm3/m256</code>Bj<code>VPSHUFD xmm1, xmm2/m128, imm8</code>Bj<code>VPSHUFD ymm1, ymm2/m256, imm8</code>Bk<code>VPSUBUSB xmm1, xmm2, xmm3/m128</code>Bk<code>VPSUBUSB ymm1, ymm2, ymm3/m256</code>Bk<code>VPSUBUSW xmm1, xmm2, xmm3/m128</code>Bk<code>VPSUBUSW ymm1, ymm2, ymm3/m256</code>Bj<code>VSHA512RNDS2 ymm1, ymm2, xmm3</code>Bk<code>VSM3MSG1 xmm1, xmm2, xmm3/m128</code>Bk<code>VSM3MSG2 xmm1, xmm2, xmm3/m128</code>Bk<code>VSM4KEY4 xmm1, xmm2, xmm3/m128</code>Bk<code>VSM4KEY4 ymm1, ymm2, ymm3/m256</code>CiDevice has support for emergency write. Configuration \xe2\x80\xa6CkEnables hardware-supported performance enhancements for \xe2\x80\xa6B`VM-exit interruption error code.CmAlways show the effective segment register. If the option \xe2\x80\xa6DhReturns <code>Ok</code> if the calling process may expand its mapped \xe2\x80\xa6DhChecks whether <code>addr..addr + size</code> is covered by a single \xe2\x80\xa6CnCounts the number of context switches ever happened across \xe2\x80\xa6DgCreates a <code>CursorMut</code> from a pointer to an element and a \xe2\x80\xa60CnReturns the 1GiB memory page with the specified page table \xe2\x80\xa6CnReturns the 2MiB memory page with the specified page table \xe2\x80\xa6AjRaw Bit-Slice ConstructionCjReturns the page that starts at the given virtual address.CkReturns the frame that starts at the given virtual address.CiAdvanced Power Management Information (LEAF=0x8000_0007).0BeDirect cache access info (LEAF=0x09).0CcL2/L3 Cache and TLB Information (LEAF=0x8000_0006).0BlProcessor Frequency Information (LEAF=0x16).0CnThe global system interrupt number where this I/O APIC\xe2\x80\x99s \xe2\x80\xa6CeIs Code and Data Prioritization Technology supported?0BmSupport for L3 performance counter extension.0CbInjects a handler to be executed after scheduling.EgConsumes the <code>Box</code>, returning a wrapped <code>NonNull</code> pointer and \xe2\x80\xa6AiPage-level cache disable.0CnPage-level cache disable; indirectly determines the memory \xe2\x80\xa60111BmCreates resource limits for the init process.CdResets the current timer slack to the default value.CnSize of a digit group, see also <code>digit_separator()</code>ChCharacter index (0-based) where the first operand is \xe2\x80\xa6ClThe guest TD may request that the host VMM specify which \xe2\x80\xa6CnNumber of bits to shift right on x2APIC ID to get a unique \xe2\x80\xa60C`Small hex numbers (-9 .. 9) are shown in decimal0CnUpdates instants with respect to high-resolution clocks in \xe2\x80\xa6CnCreates an empty queue with the upper bound for the number \xe2\x80\xa6BcAbsolute pointer device attributes.BcVariable payload begins with an \xe2\x80\xa6Bm<code>VCVTPH2PS xmm1 {k1}{z}, xmm2/m64</code>Bi<code>VCVTSD2USI r32, xmm1/m64{er}</code>Bi<code>VCVTSD2USI r64, xmm1/m64{er}</code>Bi<code>VCVTSH2USI r32, xmm1/m16{er}</code>Bi<code>VCVTSH2USI r64, xmm1/m16{er}</code>Bi<code>VCVTSS2USI r32, xmm1/m32{er}</code>Bi<code>VCVTSS2USI r64, xmm1/m32{er}</code>Bi<code>VEXTRACTPS r/m32, xmm1, imm8</code>Bm<code>VMOVDDUP ymm1 {k1}{z}, ymm2/m256</code>Bm<code>VMOVDDUP zmm1 {k1}{z}, zmm2/m512</code>Bm<code>VMOVDQU8 xmm1 {k1}{z}, xmm2/m128</code>Bm<code>VMOVDQU8 xmm2/m128 {k1}{z}, xmm1</code>Bm<code>VMOVDQU8 ymm1 {k1}{z}, ymm2/m256</code>Bm<code>VMOVDQU8 ymm2/m256 {k1}{z}, ymm1</code>Bm<code>VMOVDQU8 zmm1 {k1}{z}, zmm2/m512</code>Bm<code>VMOVDQU8 zmm2/m512 {k1}{z}, zmm1</code>Bk<code>VPBROADCASTB xmm1 {k1}{z}, r32</code>Bk<code>VPBROADCASTB ymm1 {k1}{z}, r32</code>Bk<code>VPBROADCASTB zmm1 {k1}{z}, r32</code>Bk<code>VPBROADCASTD xmm1 {k1}{z}, r32</code>Bk<code>VPBROADCASTD ymm1 {k1}{z}, r32</code>Bk<code>VPBROADCASTD zmm1 {k1}{z}, r32</code>Bk<code>VPBROADCASTQ xmm1 {k1}{z}, r64</code>Bk<code>VPBROADCASTQ ymm1 {k1}{z}, r64</code>Bk<code>VPBROADCASTQ zmm1 {k1}{z}, r64</code>Bk<code>VPBROADCASTW xmm1 {k1}{z}, r32</code>Bk<code>VPBROADCASTW ymm1 {k1}{z}, r32</code>Bk<code>VPBROADCASTW zmm1 {k1}{z}, r32</code>Bm<code>VPMOVSDB xmm1/m128 {k1}{z}, zmm2</code>Bm<code>VPMOVSDW xmm1/m128 {k1}{z}, ymm2</code>Bm<code>VPMOVSDW ymm1/m256 {k1}{z}, zmm2</code>Bm<code>VPMOVSQD xmm1/m128 {k1}{z}, ymm2</code>Bm<code>VPMOVSQD ymm1/m256 {k1}{z}, zmm2</code>Bm<code>VPMOVSQW xmm1/m128 {k1}{z}, zmm2</code>Bm<code>VPMOVSWB xmm1/m128 {k1}{z}, ymm2</code>Bm<code>VPMOVSWB ymm1/m256 {k1}{z}, zmm2</code>Bm<code>VPMOVSXBD xmm1 {k1}{z}, xmm2/m32</code>Bm<code>VPMOVSXBD ymm1 {k1}{z}, xmm2/m64</code>Bm<code>VPMOVSXBQ xmm1 {k1}{z}, xmm2/m16</code>Bm<code>VPMOVSXBQ ymm1 {k1}{z}, xmm2/m32</code>Bm<code>VPMOVSXBQ zmm1 {k1}{z}, xmm2/m64</code>Bm<code>VPMOVSXBW xmm1 {k1}{z}, xmm2/m64</code>Bm<code>VPMOVSXDQ xmm1 {k1}{z}, xmm2/m64</code>Bm<code>VPMOVSXWD xmm1 {k1}{z}, xmm2/m64</code>Bm<code>VPMOVSXWQ xmm1 {k1}{z}, xmm2/m32</code>Bm<code>VPMOVSXWQ ymm1 {k1}{z}, xmm2/m64</code>Bm<code>VPMOVUSDB xmm1/m32 {k1}{z}, xmm2</code>Bm<code>VPMOVUSDB xmm1/m64 {k1}{z}, ymm2</code>Bm<code>VPMOVUSDW xmm1/m64 {k1}{z}, xmm2</code>Bm<code>VPMOVUSQB xmm1/m16 {k1}{z}, xmm2</code>Bm<code>VPMOVUSQB xmm1/m32 {k1}{z}, ymm2</code>Bm<code>VPMOVUSQB xmm1/m64 {k1}{z}, zmm2</code>Bm<code>VPMOVUSQD xmm1/m64 {k1}{z}, xmm2</code>Bm<code>VPMOVUSQW xmm1/m32 {k1}{z}, xmm2</code>Bm<code>VPMOVUSQW xmm1/m64 {k1}{z}, ymm2</code>Bm<code>VPMOVUSWB xmm1/m64 {k1}{z}, xmm2</code>Bm<code>VPMOVZXBD xmm1 {k1}{z}, xmm2/m32</code>Bm<code>VPMOVZXBD ymm1 {k1}{z}, xmm2/m64</code>Bm<code>VPMOVZXBQ xmm1 {k1}{z}, xmm2/m16</code>Bm<code>VPMOVZXBQ ymm1 {k1}{z}, xmm2/m32</code>Bm<code>VPMOVZXBQ zmm1 {k1}{z}, xmm2/m64</code>Bm<code>VPMOVZXBW xmm1 {k1}{z}, xmm2/m64</code>Bm<code>VPMOVZXDQ xmm1 {k1}{z}, xmm2/m64</code>Bm<code>VPMOVZXWD xmm1 {k1}{z}, xmm2/m64</code>Bm<code>VPMOVZXWQ xmm1 {k1}{z}, xmm2/m32</code>Bm<code>VPMOVZXWQ ymm1 {k1}{z}, xmm2/m64</code>Bm<code>VPOPCNTB xmm1 {k1}{z}, xmm2/m128</code>Bm<code>VPOPCNTB ymm1 {k1}{z}, ymm2/m256</code>Bm<code>VPOPCNTB zmm1 {k1}{z}, zmm2/m512</code>Bm<code>VPOPCNTW xmm1 {k1}{z}, xmm2/m128</code>Bm<code>VPOPCNTW ymm1 {k1}{z}, ymm2/m256</code>Bm<code>VPOPCNTW zmm1 {k1}{z}, zmm2/m512</code>Bi<code>VPSCATTERDD vm32x {k1}, xmm1</code>Bi<code>VPSCATTERDD vm32y {k1}, ymm1</code>Bi<code>VPSCATTERDD vm32z {k1}, zmm1</code>Bi<code>VPSCATTERDQ vm32x {k1}, xmm1</code>Bi<code>VPSCATTERDQ vm32x {k1}, ymm1</code>Bi<code>VPSCATTERDQ vm32y {k1}, zmm1</code>Bi<code>VPSCATTERQD vm64x {k1}, xmm1</code>Bi<code>VPSCATTERQD vm64y {k1}, xmm1</code>Bi<code>VPSCATTERQD vm64z {k1}, ymm1</code>Bi<code>VPSCATTERQQ vm64x {k1}, xmm1</code>Bi<code>VPSCATTERQQ vm64y {k1}, ymm1</code>Bi<code>VPSCATTERQQ vm64z {k1}, zmm1</code>Bj<code>VPSLLDQ xmm1, xmm2/m128, imm8</code>Bj<code>VPSLLDQ ymm1, ymm2/m256, imm8</code>Bj<code>VPSLLDQ zmm1, zmm2/m512, imm8</code>Bj<code>VPSRLDQ xmm1, xmm2/m128, imm8</code>Bj<code>VPSRLDQ ymm1, ymm2/m256, imm8</code>Bj<code>VPSRLDQ zmm1, zmm2/m512, imm8</code>Bi<code>VSCATTERDPD vm32x {k1}, xmm1</code>Bi<code>VSCATTERDPD vm32x {k1}, ymm1</code>Bi<code>VSCATTERDPD vm32y {k1}, zmm1</code>Bi<code>VSCATTERDPS vm32x {k1}, xmm1</code>Bi<code>VSCATTERDPS vm32y {k1}, ymm1</code>Bi<code>VSCATTERDPS vm32z {k1}, zmm1</code>Bi<code>VSCATTERQPD vm64x {k1}, xmm1</code>Bi<code>VSCATTERQPD vm64y {k1}, ymm1</code>Bi<code>VSCATTERQPD vm64z {k1}, zmm1</code>Bi<code>VSCATTERQPS vm64x {k1}, xmm1</code>Bi<code>VSCATTERQPS vm64y {k1}, xmm1</code>Bi<code>VSCATTERQPS vm64z {k1}, ymm1</code>BgCode Execute/Read, conforming, accessedBlWhere the extended register state is stored.0CdSee Section 8.10.5, Monitor/Mwait Address  Range \xe2\x80\xa6CdPeer has insufficient buffer space, try again later.ChEnable detection of exact instruction causing a data \xe2\x80\xa6AhSee http://biosbits.org.ChSee Section 18.7.2.1, Uncore Performance Monitoring  \xe2\x80\xa6Cc<code>VADDNPD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Cc<code>VADDNPS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Bm<code>VGATHERPF0HINTDPD Uf64(mvt) {k1}</code>Bm<code>VGATHERPF0HINTDPS Uf32(mvt) {k1}</code>Cc<code>VGMAXPD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Cc<code>VGMAXPS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Cc<code>VGMINPD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Cc<code>VGMINPS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Bo<code>VLOADUNPACKHPD zmm1 {k1}, Uf64(mt)</code>Bo<code>VLOADUNPACKHPS zmm1 {k1}, Uf32(mt)</code>Bo<code>VLOADUNPACKLPD zmm1 {k1}, Uf64(mt)</code>Bo<code>VLOADUNPACKLPS zmm1 {k1}, Uf32(mt)</code>Cc<code>VPANDND zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cc<code>VPANDNQ zmm1 {k1}, zmm2, Si64(zmm3/mt)</code>Cb<code>VPCMPEQD k2 {k1}, zmm1, Si32(zmm2/mt)</code>Cb<code>VPCMPGTD k2 {k1}, zmm1, Si32(zmm2/mt)</code>Cb<code>VPCMPLTD k2 {k1}, zmm1, Si32(zmm2/mt)</code>Cc<code>VPMAXSD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cc<code>VPMAXUD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cc<code>VPMINSD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cc<code>VPMINUD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cc<code>VPMULHD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cc<code>VPMULLD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cb<code>VPSLLD zmm1 {k1}, Si32(zmm2/mt), imm8</code>Cc<code>VPSLLVD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cb<code>VPSRAD zmm1 {k1}, Si32(zmm2/mt), imm8</code>Cc<code>VPSRAVD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cb<code>VPSRLD zmm1 {k1}, Si32(zmm2/mt), imm8</code>Cc<code>VPSRLVD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cc<code>VPSUBRD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cb<code>VPTESTMD k2 {k1}, zmm1, Si32(zmm2/mt)</code>Cc<code>VSUBRPD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Cc<code>VSUBRPS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>BfPrefetchable memory base upper 32 bitsAgEnables SVM extensions.CkThe event will be notified when SetVirtualAddressMap is \xe2\x80\xa6BfThe provided field value is not valid.Bl<code>VADDSUBPD xmm1, xmm2, xmm3/m128</code>Bl<code>VADDSUBPD ymm1, ymm2, ymm3/m256</code>Bl<code>VADDSUBPS xmm1, xmm2, xmm3/m128</code>Bl<code>VADDSUBPS ymm1, ymm2, ymm3/m256</code>Bj<code>VCVTNEPS2BF16 xmm1, xmm2/m128</code>Bj<code>VCVTNEPS2BF16 xmm1, ymm2/m256</code>Bk<code>VCVTPS2PH xmm1/m64, xmm2, imm8</code>Bl<code>VPACKSSDW xmm1, xmm2, xmm3/m128</code>Bl<code>VPACKSSDW ymm1, ymm2, ymm3/m256</code>Bl<code>VPACKSSWB xmm1, xmm2, xmm3/m128</code>Bl<code>VPACKSSWB ymm1, ymm2, ymm3/m256</code>Bl<code>VPACKUSDW xmm1, xmm2, xmm3/m128</code>Bl<code>VPACKUSDW ymm1, ymm2, ymm3/m256</code>Bl<code>VPACKUSWB xmm1, xmm2, xmm3/m128</code>Bl<code>VPACKUSWB ymm1, ymm2, ymm3/m256</code>Bl<code>VPDPBSSDS xmm1, xmm2, xmm3/m128</code>Bl<code>VPDPBSSDS ymm1, ymm2, ymm3/m256</code>Bl<code>VPDPBSUDS xmm1, xmm2, xmm3/m128</code>Bl<code>VPDPBSUDS ymm1, ymm2, ymm3/m256</code>Bl<code>VPDPBUSDS xmm1, xmm2, xmm3/m128</code>Bl<code>VPDPBUSDS ymm1, ymm2, ymm3/m256</code>Bl<code>VPDPBUUDS xmm1, xmm2, xmm3/m128</code>Bl<code>VPDPBUUDS ymm1, ymm2, ymm3/m256</code>Bl<code>VPDPWSSDS xmm1, xmm2, xmm3/m128</code>Bl<code>VPDPWSSDS ymm1, ymm2, ymm3/m256</code>Bl<code>VPDPWSUDS xmm1, xmm2, xmm3/m128</code>Bl<code>VPDPWSUDS ymm1, ymm2, ymm3/m256</code>Bl<code>VPDPWUSDS xmm1, xmm2, xmm3/m128</code>Bl<code>VPDPWUSDS ymm1, ymm2, ymm3/m256</code>Bl<code>VPDPWUUDS xmm1, xmm2, xmm3/m128</code>Bl<code>VPDPWUUDS ymm1, ymm2, ymm3/m256</code>Bl<code>VPERMILPD xmm1, xmm2, xmm3/m128</code>Bl<code>VPERMILPD ymm1, ymm2, ymm3/m256</code>Bl<code>VPERMILPS xmm1, xmm2, xmm3/m128</code>Bl<code>VPERMILPS ymm1, ymm2, ymm3/m256</code>Bl<code>VPINSRD xmm1, xmm2, r/m32, imm8</code>Bl<code>VPINSRQ xmm1, xmm2, r/m64, imm8</code>Bl<code>VPMULHRSW xmm1, xmm2, xmm3/m128</code>Bl<code>VPMULHRSW ymm1, ymm2, ymm3/m256</code>Bk<code>VPSHUFHW xmm1, xmm2/m128, imm8</code>Bk<code>VPSHUFHW ymm1, ymm2/m256, imm8</code>Bk<code>VPSHUFLW xmm1, xmm2/m128, imm8</code>Bk<code>VPSHUFLW ymm1, ymm2/m256, imm8</code>Bk<code>VROUNDPD xmm1, xmm2/m128, imm8</code>Bk<code>VROUNDPD ymm1, ymm2/m256, imm8</code>Bk<code>VROUNDPS xmm1, xmm2/m128, imm8</code>Bk<code>VROUNDPS ymm1, ymm2/m256, imm8</code>Bl<code>VSM4RNDS4 xmm1, xmm2, xmm3/m128</code>Bl<code>VSM4RNDS4 ymm1, ymm2, ymm3/m256</code>Bl<code>VUNPCKHPD xmm1, xmm2, xmm3/m128</code>Bl<code>VUNPCKHPD ymm1, ymm2, ymm3/m256</code>Bl<code>VUNPCKHPS xmm1, xmm2, xmm3/m128</code>Bl<code>VUNPCKHPS ymm1, ymm2, ymm3/m256</code>Bl<code>VUNPCKLPD xmm1, xmm2, xmm3/m128</code>Bl<code>VUNPCKLPD ymm1, ymm2, ymm3/m256</code>Bl<code>VUNPCKLPS xmm1, xmm2, xmm3/m128</code>Bl<code>VUNPCKLPS ymm1, ymm2, ymm3/m256</code>CdVirtualization-exception information address (full).CdVirtualization-exception information address (high).CiReturns the payload length (including padding) in the \xe2\x80\xa6BdRemoves support for a relative code.DfReturns a <code>DebugLocListsBase</code> with the default value of \xe2\x80\xa6DfReturns a <code>DebugRngListsBase</code> with the default value of \xe2\x80\xa6DhReturns a <code>DebugStrOffsetsBase</code> with the default value of \xe2\x80\xa6ClReturns the alignment for the address space described by \xe2\x80\xa6CfUnsafely creates a C string wrapper from a byte slice.Cl(gas only): Shows the mnemonic size suffix even when not \xe2\x80\xa6C`Extended information about topology (LEAF=0x1F).0CjHWP Package Level Request. IA32_HWP_REQUEST_PKG MSR is \xe2\x80\xa60CkIf true, Indicates support of output to Trace Transport \xe2\x80\xa60DdImpl <code>RawSocketOption</code> for a struct which is for only \xe2\x80\xa60ClIf true, legacy user-accessible devices are available on \xe2\x80\xa6Be(masm only): Show symbols in bracketsCiSets all descendants of the current process as having \xe2\x80\xa6EhResume the <code>Evaluation</code> with the provided relocated <code>address</code>. \xe2\x80\xa6BiShow immediate operands as signed numbersBgAdd a space after the operand separatorCkIf true, an equivalent to the x86 WBINVD instruction is \xe2\x80\xa6CnReturns the alignment for the address space described by a \xe2\x80\xa6ChAttempts to acquire a shared lock until a timeout is \xe2\x80\xa6ElAttempts to interpret the given <code>source</code> as a <code>&amp;mut Self</code> with \xe2\x80\xa6EjAttempts to interpret the given <code>source</code> as a <code>&amp;Self</code> with a \xe2\x80\xa6EhSets a new <code>db</code> value, see also <code>declare_data_len()</code>. Can only \xe2\x80\xa6BdSupport for AVX512 ZMM Hi16 in XCR0.0DbCannot parse a pointer with a <code>DW_EH_PE_omit</code> encoding.CnEncountered a call frame instruction in a context in which \xe2\x80\xa6DgGUID of the original <code>EFI_COMPONENT_NAME_PROTOCOL</code>. This \xe2\x80\xa6Bn<code>VCVTPH2PS ymm1 {k1}{z}, xmm2/m128</code>Bl<code>VCVTSI2SD xmm1, xmm2, r/m32{er}</code>Bl<code>VCVTSI2SD xmm1, xmm2, r/m64{er}</code>Bl<code>VCVTSI2SH xmm1, xmm2, r/m32{er}</code>Bl<code>VCVTSI2SH xmm1, xmm2, r/m64{er}</code>Bl<code>VCVTSI2SS xmm1, xmm2, r/m32{er}</code>Bl<code>VCVTSI2SS xmm1, xmm2, r/m64{er}</code>Bj<code>VCVTTSD2SI r32, xmm1/m64{sae}</code>Bj<code>VCVTTSD2SI r64, xmm1/m64{sae}</code>Bj<code>VCVTTSH2SI r32, xmm1/m16{sae}</code>Bj<code>VCVTTSH2SI r64, xmm1/m16{sae}</code>Bj<code>VCVTTSS2SI r32, xmm1/m32{sae}</code>Bj<code>VCVTTSS2SI r64, xmm1/m32{sae}</code>Bn<code>VEXPANDPD xmm1 {k1}{z}, xmm2/m128</code>Bn<code>VEXPANDPD ymm1 {k1}{z}, ymm2/m256</code>Bn<code>VEXPANDPD zmm1 {k1}{z}, zmm2/m512</code>Bn<code>VEXPANDPS xmm1 {k1}{z}, xmm2/m128</code>Bn<code>VEXPANDPS ymm1 {k1}{z}, ymm2/m256</code>Bn<code>VEXPANDPS zmm1 {k1}{z}, zmm2/m512</code>Bn<code>VMOVDQA32 xmm1 {k1}{z}, xmm2/m128</code>Bn<code>VMOVDQA32 xmm2/m128 {k1}{z}, xmm1</code>Bn<code>VMOVDQA32 ymm1 {k1}{z}, ymm2/m256</code>Bn<code>VMOVDQA32 ymm2/m256 {k1}{z}, ymm1</code>Bn<code>VMOVDQA32 zmm1 {k1}{z}, zmm2/m512</code>Bn<code>VMOVDQA32 zmm2/m512 {k1}{z}, zmm1</code>Bn<code>VMOVDQA64 xmm1 {k1}{z}, xmm2/m128</code>Bn<code>VMOVDQA64 xmm2/m128 {k1}{z}, xmm1</code>Bn<code>VMOVDQA64 ymm1 {k1}{z}, ymm2/m256</code>Bn<code>VMOVDQA64 ymm2/m256 {k1}{z}, ymm1</code>Bn<code>VMOVDQA64 zmm1 {k1}{z}, zmm2/m512</code>Bn<code>VMOVDQA64 zmm2/m512 {k1}{z}, zmm1</code>Bn<code>VMOVDQU16 xmm1 {k1}{z}, xmm2/m128</code>Bn<code>VMOVDQU16 xmm2/m128 {k1}{z}, xmm1</code>Bn<code>VMOVDQU16 ymm1 {k1}{z}, ymm2/m256</code>Bn<code>VMOVDQU16 ymm2/m256 {k1}{z}, ymm1</code>Bn<code>VMOVDQU16 zmm1 {k1}{z}, zmm2/m512</code>Bn<code>VMOVDQU16 zmm2/m512 {k1}{z}, zmm1</code>Bn<code>VMOVDQU32 xmm1 {k1}{z}, xmm2/m128</code>Bn<code>VMOVDQU32 xmm2/m128 {k1}{z}, xmm1</code>Bn<code>VMOVDQU32 ymm1 {k1}{z}, ymm2/m256</code>Bn<code>VMOVDQU32 ymm2/m256 {k1}{z}, ymm1</code>Bn<code>VMOVDQU32 zmm1 {k1}{z}, zmm2/m512</code>Bn<code>VMOVDQU32 zmm2/m512 {k1}{z}, zmm1</code>Bn<code>VMOVDQU64 xmm1 {k1}{z}, xmm2/m128</code>Bn<code>VMOVDQU64 xmm2/m128 {k1}{z}, xmm1</code>Bn<code>VMOVDQU64 ymm1 {k1}{z}, ymm2/m256</code>Bn<code>VMOVDQU64 ymm2/m256 {k1}{z}, ymm1</code>Bn<code>VMOVDQU64 zmm1 {k1}{z}, zmm2/m512</code>Bn<code>VMOVDQU64 zmm2/m512 {k1}{z}, zmm1</code>Bn<code>VMOVSHDUP xmm1 {k1}{z}, xmm2/m128</code>Bn<code>VMOVSHDUP ymm1 {k1}{z}, ymm2/m256</code>Bn<code>VMOVSHDUP zmm1 {k1}{z}, zmm2/m512</code>Bn<code>VMOVSLDUP xmm1 {k1}{z}, xmm2/m128</code>Bn<code>VMOVSLDUP ymm1 {k1}{z}, ymm2/m256</code>Bn<code>VMOVSLDUP zmm1 {k1}{z}, zmm2/m512</code>Cc<code>VPABSD xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Cc<code>VPABSD ymm1 {k1}{z}, ymm2/m256/m32bcst</code>Cc<code>VPABSD zmm1 {k1}{z}, zmm2/m512/m32bcst</code>Cc<code>VPABSQ xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cc<code>VPABSQ ymm1 {k1}{z}, ymm2/m256/m64bcst</code>Cc<code>VPABSQ zmm1 {k1}{z}, zmm2/m512/m64bcst</code>Bn<code>VPEXPANDB xmm1 {k1}{z}, xmm2/m128</code>Bn<code>VPEXPANDB ymm1 {k1}{z}, ymm2/m256</code>Bn<code>VPEXPANDB zmm1 {k1}{z}, zmm2/m512</code>Bn<code>VPEXPANDD xmm1 {k1}{z}, xmm2/m128</code>Bn<code>VPEXPANDD ymm1 {k1}{z}, ymm2/m256</code>Bn<code>VPEXPANDD zmm1 {k1}{z}, zmm2/m512</code>Bn<code>VPEXPANDQ xmm1 {k1}{z}, xmm2/m128</code>Bn<code>VPEXPANDQ ymm1 {k1}{z}, ymm2/m256</code>Bn<code>VPEXPANDQ zmm1 {k1}{z}, zmm2/m512</code>Bn<code>VPEXPANDW xmm1 {k1}{z}, xmm2/m128</code>Bn<code>VPEXPANDW ymm1 {k1}{z}, ymm2/m256</code>Bn<code>VPEXPANDW zmm1 {k1}{z}, zmm2/m512</code>Bl<code>VPINSRD xmm1, xmm2, r/m32, imm8</code>Bl<code>VPINSRQ xmm1, xmm2, r/m64, imm8</code>Bn<code>VPMOVSXBD zmm1 {k1}{z}, xmm2/m128</code>Bn<code>VPMOVSXBW ymm1 {k1}{z}, xmm2/m128</code>Bn<code>VPMOVSXBW zmm1 {k1}{z}, ymm2/m256</code>Bn<code>VPMOVSXDQ ymm1 {k1}{z}, xmm2/m128</code>Bn<code>VPMOVSXDQ zmm1 {k1}{z}, ymm2/m256</code>Bn<code>VPMOVSXWD ymm1 {k1}{z}, xmm2/m128</code>Bn<code>VPMOVSXWD zmm1 {k1}{z}, ymm2/m256</code>Bn<code>VPMOVSXWQ zmm1 {k1}{z}, xmm2/m128</code>Bn<code>VPMOVUSDB xmm1/m128 {k1}{z}, zmm2</code>Bn<code>VPMOVUSDW xmm1/m128 {k1}{z}, ymm2</code>Bn<code>VPMOVUSDW ymm1/m256 {k1}{z}, zmm2</code>Bn<code>VPMOVUSQD xmm1/m128 {k1}{z}, ymm2</code>Bn<code>VPMOVUSQD ymm1/m256 {k1}{z}, zmm2</code>Bn<code>VPMOVUSQW xmm1/m128 {k1}{z}, zmm2</code>Bn<code>VPMOVUSWB xmm1/m128 {k1}{z}, ymm2</code>Bn<code>VPMOVUSWB ymm1/m256 {k1}{z}, zmm2</code>Bn<code>VPMOVZXBD zmm1 {k1}{z}, xmm2/m128</code>Bn<code>VPMOVZXBW ymm1 {k1}{z}, xmm2/m128</code>Bn<code>VPMOVZXBW zmm1 {k1}{z}, ymm2/m256</code>Bn<code>VPMOVZXDQ ymm1 {k1}{z}, xmm2/m128</code>Bn<code>VPMOVZXDQ zmm1 {k1}{z}, ymm2/m256</code>Bn<code>VPMOVZXWD ymm1 {k1}{z}, xmm2/m128</code>Bn<code>VPMOVZXWD zmm1 {k1}{z}, ymm2/m256</code>Bn<code>VPMOVZXWQ zmm1 {k1}{z}, xmm2/m128</code>Cc<code>VRCPPH xmm1 {k1}{z}, xmm2/m128/m16bcst</code>Cc<code>VRCPPH ymm1 {k1}{z}, ymm2/m256/m16bcst</code>Cc<code>VRCPPH zmm1 {k1}{z}, zmm2/m512/m16bcst</code>C`<code>VRCPSH xmm1 {k1}{z}, xmm2, xmm3/m16</code>ChEnable detection of exact instruction causing a data \xe2\x80\xa6C`<code>GF2P8AFFINEQB xmm1, xmm2/m128, imm8</code>BkEnable certain limit checks in 64-bit mode.BiTrace Output Mask Pointers Register (R/W)C`<code>VBROADCASTF32X4 zmm1 {k1}, Uf32(mt)</code>C`<code>VBROADCASTF64X4 zmm1 {k1}, Uf64(mt)</code>C`<code>VBROADCASTI32X4 zmm1 {k1}, Ui32(mt)</code>C`<code>VBROADCASTI64X4 zmm1 {k1}, Ui64(mt)</code>Cd<code>VPMULHUD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Bm<code>VPSHUFD zmm1 {k1}, zmm2/mt, imm8</code>Cd<code>VSCALEPS zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Bn<code>VSCATTERPF0HINTDPD Uf64(mvt) {k1}</code>Bn<code>VSCATTERPF0HINTDPS Uf32(mvt) {k1}</code>BgPrefetchable memory limit upper 32 bitsEcThe optional <code>opcode_operands_table</code> in <code>.debug_macro</code> is \xe2\x80\xa6Bn<code>VCMPSD xmm1, xmm2, xmm3/m64, imm8</code>Bn<code>VCMPSS xmm1, xmm2, xmm3/m32, imm8</code>Bl<code>VCVTPS2PH xmm1/m128, ymm2, imm8</code>Bn<code>VDPPD xmm1, xmm2, xmm3/m128, imm8</code>Bn<code>VDPPS xmm1, xmm2, xmm3/m128, imm8</code>Bn<code>VDPPS ymm1, ymm2, ymm3/m256, imm8</code>Bk<code>VEXTRACTPS r64/m32, xmm1, imm8</code>Bm<code>VFMADD132SD xmm1, xmm2, xmm3/m64</code>Bm<code>VFMADD132SS xmm1, xmm2, xmm3/m32</code>Bm<code>VFMADD213SD xmm1, xmm2, xmm3/m64</code>Bm<code>VFMADD213SS xmm1, xmm2, xmm3/m32</code>Bm<code>VFMADD231SD xmm1, xmm2, xmm3/m64</code>Bm<code>VFMADD231SS xmm1, xmm2, xmm3/m32</code>Bm<code>VFMSUB132SD xmm1, xmm2, xmm3/m64</code>Bm<code>VFMSUB132SS xmm1, xmm2, xmm3/m32</code>Bm<code>VFMSUB213SD xmm1, xmm2, xmm3/m64</code>Bm<code>VFMSUB213SS xmm1, xmm2, xmm3/m32</code>Bm<code>VFMSUB231SD xmm1, xmm2, xmm3/m64</code>Bm<code>VFMSUB231SS xmm1, xmm2, xmm3/m32</code>Bm<code>VGF2P8MULB xmm1, xmm2, xmm3/m128</code>Bm<code>VGF2P8MULB ymm1, ymm2, ymm3/m256</code>Bl<code>VPERMILPD xmm1, xmm2/m128, imm8</code>Bl<code>VPERMILPD ymm1, ymm2/m256, imm8</code>Bl<code>VPERMILPS xmm1, xmm2/m128, imm8</code>Bl<code>VPERMILPS ymm1, ymm2/m256, imm8</code>Bm<code>VPINSRB xmm1, xmm2, r32/m8, imm8</code>Bm<code>VPINSRB xmm1, xmm2, r64/m8, imm8</code>Bm<code>VPMADDUBSW xmm1, xmm2, xmm3/m128</code>Bm<code>VPMADDUBSW ymm1, ymm2, ymm3/m256</code>Bm<code>VPUNPCKHBW xmm1, xmm2, xmm3/m128</code>Bm<code>VPUNPCKHBW ymm1, ymm2, ymm3/m256</code>Bm<code>VPUNPCKHDQ xmm1, xmm2, xmm3/m128</code>Bm<code>VPUNPCKHDQ ymm1, ymm2, ymm3/m256</code>Bm<code>VPUNPCKHWD xmm1, xmm2, xmm3/m128</code>Bm<code>VPUNPCKHWD ymm1, ymm2, ymm3/m256</code>Bm<code>VPUNPCKLBW xmm1, xmm2, xmm3/m128</code>Bm<code>VPUNPCKLBW ymm1, ymm2, ymm3/m256</code>Bm<code>VPUNPCKLDQ xmm1, xmm2, xmm3/m128</code>Bm<code>VPUNPCKLDQ ymm1, ymm2, ymm3/m256</code>Bm<code>VPUNPCKLWD xmm1, xmm2, xmm3/m128</code>Bm<code>VPUNPCKLWD ymm1, ymm2, ymm3/m256</code>Bo<code>VPCMOV xmm1, xmm2, xmm3, xmm4/m128</code>Bo<code>VPCMOV xmm1, xmm2, xmm3/m128, xmm4</code>Bo<code>VPCMOV ymm1, ymm2, ymm3, ymm4/m256</code>Bo<code>VPCMOV ymm1, ymm2, ymm3/m256, ymm4</code>Bo<code>VPPERM xmm1, xmm2, xmm3, xmm4/m128</code>Bo<code>VPPERM xmm1, xmm2, xmm3/m128, xmm4</code>CjCounts the number of processes ever created across all \xe2\x80\xa6CcReturn the next contiguous unused clusters, set \xe2\x80\xa6CmA macro attribute to map allocation layouts to slot sizes \xe2\x80\xa6BaData access breakpoint extension.0BdSupports local bandwidth monitoring.0CiIf true, Indicates support of Single-Range Output scheme.0BdSupports total bandwidth monitoring.0DaThis macro is used to implement <code>ReadFromUser</code> and \xe2\x80\xa6CnInjects a custom handler for page faults that occur in the \xe2\x80\xa6ClIf true, the power button is handled as a control method \xe2\x80\xa6BbAdd leading zeros to displacementsCjAdd a space between the memory expression and the bracketsClIf true, the sleep button is handled as a control method \xe2\x80\xa6CeBitmap of supported MTC period encodings (Bit 31:16).0CdReturns the supported relative axes bitmap as bytes.CeIf true, the system supports system reset via the \xe2\x80\xa6DjAttempts to interpret the prefix of the given <code>source</code> as a \xe2\x80\xa6DjAttempts to interpret the suffix of the given <code>source</code> as a \xe2\x80\xa610CmUpdates instants with respect to coarse-resolution clocks \xe2\x80\xa6BjWrites a socket address to the user space.CkReturns the logical address relative to a cluster for a \xe2\x80\xa6BbSupport for AVX512 ZMM Hi256 XCR0.0CgA handler function with an error code that must not \xe2\x80\xa6Bk<code>VCVTTSD2USI r32, xmm1/m64{sae}</code>Bk<code>VCVTTSD2USI r64, xmm1/m64{sae}</code>Bk<code>VCVTTSH2USI r32, xmm1/m16{sae}</code>Bk<code>VCVTTSH2USI r64, xmm1/m16{sae}</code>Bk<code>VCVTTSS2USI r32, xmm1/m32{sae}</code>Bk<code>VCVTTSS2USI r64, xmm1/m32{sae}</code>Bm<code>VCVTUSI2SD xmm1, xmm2, r/m32{er}</code>Bm<code>VCVTUSI2SD xmm1, xmm2, r/m64{er}</code>Bm<code>VCVTUSI2SH xmm1, xmm2, r/m32{er}</code>Bm<code>VCVTUSI2SH xmm1, xmm2, r/m64{er}</code>Bm<code>VCVTUSI2SS xmm1, xmm2, r/m32{er}</code>Bm<code>VCVTUSI2SS xmm1, xmm2, r/m64{er}</code>Bk<code>VEXTRACTPS r64/m32, xmm1, imm8</code>Ca<code>VPADDB xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPADDB ymm1 {k1}{z}, ymm2, ymm3/m256</code>Ca<code>VPADDB zmm1 {k1}{z}, zmm2, zmm3/m512</code>Ca<code>VPADDW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPADDW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Ca<code>VPADDW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Ca<code>VPAVGB xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPAVGB ymm1 {k1}{z}, ymm2, ymm3/m256</code>Ca<code>VPAVGB zmm1 {k1}{z}, zmm2, zmm3/m512</code>Ca<code>VPAVGW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPAVGW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Ca<code>VPAVGW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Bo<code>VPBROADCASTB xmm1 {k1}{z}, xmm2/m8</code>Bo<code>VPBROADCASTB ymm1 {k1}{z}, xmm2/m8</code>Bo<code>VPBROADCASTB zmm1 {k1}{z}, xmm2/m8</code>Bn<code>VPCMPEQB k1 {k2}, xmm2, xmm3/m128</code>Bn<code>VPCMPEQB k1 {k2}, ymm2, ymm3/m256</code>Bn<code>VPCMPEQB k1 {k2}, zmm2, zmm3/m512</code>Bn<code>VPCMPEQW k1 {k2}, xmm2, xmm3/m128</code>Bn<code>VPCMPEQW k1 {k2}, ymm2, ymm3/m256</code>Bn<code>VPCMPEQW k1 {k2}, zmm2, zmm3/m512</code>Bn<code>VPCMPGTB k1 {k2}, xmm2, xmm3/m128</code>Bn<code>VPCMPGTB k1 {k2}, ymm2, ymm3/m256</code>Bn<code>VPCMPGTB k1 {k2}, zmm2, zmm3/m512</code>Bn<code>VPCMPGTW k1 {k2}, xmm2, xmm3/m128</code>Bn<code>VPCMPGTW k1 {k2}, ymm2, ymm3/m256</code>Bn<code>VPCMPGTW k1 {k2}, zmm2, zmm3/m512</code>Ca<code>VPERMB xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPERMB ymm1 {k1}{z}, ymm2, ymm3/m256</code>Ca<code>VPERMB zmm1 {k1}{z}, zmm2, zmm3/m512</code>Ca<code>VPERMW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPERMW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Ca<code>VPERMW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Bm<code>VPINSRB xmm1, xmm2, r32/m8, imm8</code>Bm<code>VPINSRB xmm1, xmm2, r64/m8, imm8</code>Ca<code>VPSLLD xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPSLLD ymm1 {k1}{z}, ymm2, xmm3/m128</code>Ca<code>VPSLLD zmm1 {k1}{z}, zmm2, xmm3/m128</code>Ca<code>VPSLLQ xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPSLLQ ymm1 {k1}{z}, ymm2, xmm3/m128</code>Ca<code>VPSLLQ zmm1 {k1}{z}, zmm2, xmm3/m128</code>Ca<code>VPSLLW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPSLLW ymm1 {k1}{z}, ymm2, xmm3/m128</code>Ca<code>VPSLLW zmm1 {k1}{z}, zmm2, xmm3/m128</code>Ca<code>VPSRAD xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPSRAD ymm1 {k1}{z}, ymm2, xmm3/m128</code>Ca<code>VPSRAD zmm1 {k1}{z}, zmm2, xmm3/m128</code>Ca<code>VPSRAQ xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPSRAQ ymm1 {k1}{z}, ymm2, xmm3/m128</code>Ca<code>VPSRAQ zmm1 {k1}{z}, zmm2, xmm3/m128</code>Ca<code>VPSRAW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPSRAW ymm1 {k1}{z}, ymm2, xmm3/m128</code>Ca<code>VPSRAW zmm1 {k1}{z}, zmm2, xmm3/m128</code>Ca<code>VPSRLD xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPSRLD ymm1 {k1}{z}, ymm2, xmm3/m128</code>Ca<code>VPSRLD zmm1 {k1}{z}, zmm2, xmm3/m128</code>Ca<code>VPSRLQ xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPSRLQ ymm1 {k1}{z}, ymm2, xmm3/m128</code>Ca<code>VPSRLQ zmm1 {k1}{z}, zmm2, xmm3/m128</code>Ca<code>VPSRLW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPSRLW ymm1 {k1}{z}, ymm2, xmm3/m128</code>Ca<code>VPSRLW zmm1 {k1}{z}, zmm2, xmm3/m128</code>Ca<code>VPSUBB xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPSUBB ymm1 {k1}{z}, ymm2, ymm3/m256</code>Ca<code>VPSUBB zmm1 {k1}{z}, zmm2, zmm3/m512</code>Ca<code>VPSUBW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Ca<code>VPSUBW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Ca<code>VPSUBW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Bn<code>VPTESTMB k2 {k1}, xmm2, xmm3/m128</code>Bn<code>VPTESTMB k2 {k1}, ymm2, ymm3/m256</code>Bn<code>VPTESTMB k2 {k1}, zmm2, zmm3/m512</code>Bn<code>VPTESTMW k2 {k1}, xmm2, xmm3/m128</code>Bn<code>VPTESTMW k2 {k1}, ymm2, ymm3/m256</code>Bn<code>VPTESTMW k2 {k1}, zmm2, zmm3/m512</code>Cd<code>VSQRTPD xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cd<code>VSQRTPD ymm1 {k1}{z}, ymm2/m256/m64bcst</code>Cd<code>VSQRTPH xmm1 {k1}{z}, xmm2/m128/m16bcst</code>Cd<code>VSQRTPH ymm1 {k1}{z}, ymm2/m256/m16bcst</code>Cd<code>VSQRTPS xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Cd<code>VSQRTPS ymm1 {k1}{z}, ymm2/m256/m32bcst</code>ClFound a function relative pointer in a context that does \xe2\x80\xa6ChSee Section 18.7.2.1, Uncore Performance Monitoring  \xe2\x80\xa6Ce<code>VBLENDMPD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Ce<code>VBLENDMPS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Cd<code>VPADDSETCD zmm1 {k1}, k2, Si32(zmm3/mt)</code>Ce<code>VPBLENDMD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Ce<code>VPBLENDMQ zmm1 {k1}, zmm2, Si64(zmm3/mt)</code>Cd<code>VPSUBSETBD zmm1 {k1}, k2, Si32(zmm3/mt)</code>BkPosted-interrupt descriptor address (full).BkPosted-interrupt descriptor address (high).BnPrimary processor-based VM-execution controls.CfProcessor Capacity Parameters and Extended Feature \xe2\x80\xa60ChEnables advanced debugging of RTM transactional regions.Bn<code>VAESDECLAST xmm1, xmm2, xmm3/m128</code>Bn<code>VAESDECLAST ymm1, ymm2, ymm3/m256</code>Bn<code>VAESENCLAST xmm1, xmm2, xmm3/m128</code>Bn<code>VAESENCLAST ymm1, ymm2, ymm3/m256</code>Bo<code>VCMPPD xmm1, xmm2, xmm3/m128, imm8</code>Bo<code>VCMPPD ymm1, ymm2, ymm3/m256, imm8</code>Bo<code>VCMPPS xmm1, xmm2, xmm3/m128, imm8</code>Bo<code>VCMPPS ymm1, ymm2, ymm3/m256, imm8</code>Bn<code>VFMADD132PD xmm1, xmm2, xmm3/m128</code>Bn<code>VFMADD132PD ymm1, ymm2, ymm3/m256</code>Bn<code>VFMADD132PS xmm1, xmm2, xmm3/m128</code>Bn<code>VFMADD132PS ymm1, ymm2, ymm3/m256</code>Bn<code>VFMADD213PD xmm1, xmm2, xmm3/m128</code>Bn<code>VFMADD213PD ymm1, ymm2, ymm3/m256</code>Bn<code>VFMADD213PS xmm1, xmm2, xmm3/m128</code>Bn<code>VFMADD213PS ymm1, ymm2, ymm3/m256</code>Bn<code>VFMADD231PD xmm1, xmm2, xmm3/m128</code>Bn<code>VFMADD231PD ymm1, ymm2, ymm3/m256</code>Bn<code>VFMADD231PS xmm1, xmm2, xmm3/m128</code>Bn<code>VFMADD231PS ymm1, ymm2, ymm3/m256</code>C`<code>VFMADDSD xmm1, xmm2, xmm3, xmm4/m64</code>C`<code>VFMADDSD xmm1, xmm2, xmm3/m64, xmm4</code>C`<code>VFMADDSS xmm1, xmm2, xmm3, xmm4/m32</code>C`<code>VFMADDSS xmm1, xmm2, xmm3/m32, xmm4</code>Bn<code>VFMSUB132PD xmm1, xmm2, xmm3/m128</code>Bn<code>VFMSUB132PD ymm1, ymm2, ymm3/m256</code>Bn<code>VFMSUB132PS xmm1, xmm2, xmm3/m128</code>Bn<code>VFMSUB132PS ymm1, ymm2, ymm3/m256</code>Bn<code>VFMSUB213PD xmm1, xmm2, xmm3/m128</code>Bn<code>VFMSUB213PD ymm1, ymm2, ymm3/m256</code>Bn<code>VFMSUB213PS xmm1, xmm2, xmm3/m128</code>Bn<code>VFMSUB213PS ymm1, ymm2, ymm3/m256</code>Bn<code>VFMSUB231PD xmm1, xmm2, xmm3/m128</code>Bn<code>VFMSUB231PD ymm1, ymm2, ymm3/m256</code>Bn<code>VFMSUB231PS xmm1, xmm2, xmm3/m128</code>Bn<code>VFMSUB231PS ymm1, ymm2, ymm3/m256</code>C`<code>VFMSUBSD xmm1, xmm2, xmm3, xmm4/m64</code>C`<code>VFMSUBSD xmm1, xmm2, xmm3/m64, xmm4</code>C`<code>VFMSUBSS xmm1, xmm2, xmm3, xmm4/m32</code>C`<code>VFMSUBSS xmm1, xmm2, xmm3/m32, xmm4</code>Bn<code>VFNMADD132SD xmm1, xmm2, xmm3/m64</code>Bn<code>VFNMADD132SS xmm1, xmm2, xmm3/m32</code>Bn<code>VFNMADD213SD xmm1, xmm2, xmm3/m64</code>Bn<code>VFNMADD213SS xmm1, xmm2, xmm3/m32</code>Bn<code>VFNMADD231SD xmm1, xmm2, xmm3/m64</code>Bn<code>VFNMADD231SS xmm1, xmm2, xmm3/m32</code>Bn<code>VFNMSUB132SD xmm1, xmm2, xmm3/m64</code>Bn<code>VFNMSUB132SS xmm1, xmm2, xmm3/m32</code>Bn<code>VFNMSUB213SD xmm1, xmm2, xmm3/m64</code>Bn<code>VFNMSUB213SS xmm1, xmm2, xmm3/m32</code>Bn<code>VFNMSUB231SD xmm1, xmm2, xmm3/m64</code>Bn<code>VFNMSUB231SS xmm1, xmm2, xmm3/m32</code>Bm<code>VPCMPESTRI xmm1, xmm2/m128, imm8</code>Bm<code>VPCMPESTRM xmm1, xmm2/m128, imm8</code>Bm<code>VPCMPISTRI xmm1, xmm2/m128, imm8</code>Bm<code>VPCMPISTRM xmm1, xmm2/m128, imm8</code>Bn<code>VPINSRW xmm1, xmm2, r32/m16, imm8</code>Bn<code>VPINSRW xmm1, xmm2, r64/m16, imm8</code>Bn<code>VPMADD52HUQ xmm1, xmm2, xmm3/m128</code>Bn<code>VPMADD52HUQ ymm1, ymm2, ymm3/m256</code>Bn<code>VPMADD52LUQ xmm1, xmm2, xmm3/m128</code>Bn<code>VPMADD52LUQ ymm1, ymm2, ymm3/m256</code>Bn<code>VPUNPCKHQDQ xmm1, xmm2, xmm3/m128</code>Bn<code>VPUNPCKHQDQ ymm1, ymm2, ymm3/m256</code>Bn<code>VPUNPCKLQDQ xmm1, xmm2, xmm3/m128</code>Bn<code>VPUNPCKLQDQ ymm1, ymm2, ymm3/m256</code>BhVM-entry interruption-information field.Bo<code>VPCOMB xmm1, xmm2, xmm3/m128, imm8</code>Bo<code>VPCOMD xmm1, xmm2, xmm3/m128, imm8</code>Bo<code>VPCOMQ xmm1, xmm2, xmm3/m128, imm8</code>Bo<code>VPCOMW xmm1, xmm2, xmm3/m128, imm8</code>ClAdd a leading zero to hex numbers if there\xe2\x80\x99s no prefix \xe2\x80\xa60DjCreates a <code>CursorOwning</code> from a pointer to an element and a \xe2\x80\xa60BnInfo about performance monitoring (LEAF=0x0A).0BeSupports Memory Bandwidth Allocation.0CjInit the system-wide cpu-local <code>TimerManager</code>s.CaLast-level cache misses event not available if 1.0CnIterates all IRQ lines for the number of executions across \xe2\x80\xa6DiCreates a new <code>RwLockUpgradableReadGuard</code> without checking \xe2\x80\xa6BgMoves the children to a reaper process.CfRegisters a bottom half callback to be executed at \xe2\x80\xa60B`Displacements are signed numbersChAttempts to acquire a shared lock until a timeout is \xe2\x80\xa6CnUpdates the interesting events and options atomically with \xe2\x80\xa6Cb<code>AESKEYGENASSIST xmm1, xmm2/m128, imm8</code>Bn<code>VAESDECLAST xmm1, xmm2, xmm3/m128</code>Bn<code>VAESDECLAST ymm1, ymm2, ymm3/m256</code>Bn<code>VAESDECLAST zmm1, zmm2, zmm3/m512</code>Bn<code>VAESENCLAST xmm1, xmm2, xmm3/m128</code>Bn<code>VAESENCLAST ymm1, ymm2, ymm3/m256</code>Bn<code>VAESENCLAST zmm1, zmm2, zmm3/m512</code>C`<code>VBROADCASTSD ymm1 {k1}{z}, xmm2/m64</code>C`<code>VBROADCASTSD zmm1 {k1}{z}, xmm2/m64</code>C`<code>VBROADCASTSS xmm1 {k1}{z}, xmm2/m32</code>C`<code>VBROADCASTSS ymm1 {k1}{z}, xmm2/m32</code>C`<code>VBROADCASTSS zmm1 {k1}{z}, xmm2/m32</code>C`<code>VCOMPRESSPD xmm1/m128 {k1}{z}, xmm2</code>C`<code>VCOMPRESSPD ymm1/m256 {k1}{z}, ymm2</code>C`<code>VCOMPRESSPD zmm1/m512 {k1}{z}, zmm2</code>C`<code>VCOMPRESSPS xmm1/m128 {k1}{z}, xmm2</code>C`<code>VCOMPRESSPS ymm1/m256 {k1}{z}, ymm2</code>C`<code>VCOMPRESSPS zmm1/m512 {k1}{z}, zmm2</code>Ce<code>VCVTDQ2PD xmm1 {k1}{z}, xmm2/m64/m32bcst</code>Ce<code>VCVTPH2DQ xmm1 {k1}{z}, xmm2/m64/m16bcst</code>Ce<code>VCVTPH2PD xmm1 {k1}{z}, xmm2/m32/m16bcst</code>Ce<code>VCVTPH2PD ymm1 {k1}{z}, xmm2/m64/m16bcst</code>Ce<code>VCVTPH2QQ xmm1 {k1}{z}, xmm2/m32/m16bcst</code>Ce<code>VCVTPH2QQ ymm1 {k1}{z}, xmm2/m64/m16bcst</code>Ce<code>VCVTPH2W xmm1 {k1}{z}, xmm2/m128/m16bcst</code>Ce<code>VCVTPH2W ymm1 {k1}{z}, ymm2/m256/m16bcst</code>Ce<code>VCVTPS2PD xmm1 {k1}{z}, xmm2/m64/m32bcst</code>Ce<code>VCVTPS2QQ xmm1 {k1}{z}, xmm2/m64/m32bcst</code>Ce<code>VCVTW2PH xmm1 {k1}{z}, xmm2/m128/m16bcst</code>Ce<code>VCVTW2PH ymm1 {k1}{z}, ymm2/m256/m16bcst</code>Bl<code>VMOVSD xmm1 {k1}{z}, xmm2, xmm3</code>Bl<code>VMOVSS xmm1 {k1}{z}, xmm2, xmm3</code>Cb<code>VPADDSB xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPADDSB ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPADDSB zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cb<code>VPADDSW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPADDSW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPADDSW zmm1 {k1}{z}, zmm2, zmm3/m512</code>C`<code>VPBROADCASTD xmm1 {k1}{z}, xmm2/m32</code>C`<code>VPBROADCASTD ymm1 {k1}{z}, xmm2/m32</code>C`<code>VPBROADCASTD zmm1 {k1}{z}, xmm2/m32</code>C`<code>VPBROADCASTQ xmm1 {k1}{z}, xmm2/m64</code>C`<code>VPBROADCASTQ ymm1 {k1}{z}, xmm2/m64</code>C`<code>VPBROADCASTQ zmm1 {k1}{z}, xmm2/m64</code>C`<code>VPBROADCASTW xmm1 {k1}{z}, xmm2/m16</code>C`<code>VPBROADCASTW ymm1 {k1}{z}, xmm2/m16</code>C`<code>VPBROADCASTW zmm1 {k1}{z}, xmm2/m16</code>C`<code>VPCOMPRESSB xmm1/m128 {k1}{z}, xmm2</code>C`<code>VPCOMPRESSB ymm1/m256 {k1}{z}, ymm2</code>C`<code>VPCOMPRESSB zmm1/m512 {k1}{z}, zmm2</code>C`<code>VPCOMPRESSD xmm1/m128 {k1}{z}, xmm2</code>C`<code>VPCOMPRESSD ymm1/m256 {k1}{z}, ymm2</code>C`<code>VPCOMPRESSD zmm1/m512 {k1}{z}, zmm2</code>C`<code>VPCOMPRESSQ xmm1/m128 {k1}{z}, xmm2</code>C`<code>VPCOMPRESSQ ymm1/m256 {k1}{z}, ymm2</code>C`<code>VPCOMPRESSQ zmm1/m512 {k1}{z}, zmm2</code>C`<code>VPCOMPRESSW xmm1/m128 {k1}{z}, xmm2</code>C`<code>VPCOMPRESSW ymm1/m256 {k1}{z}, ymm2</code>C`<code>VPCOMPRESSW zmm1/m512 {k1}{z}, zmm2</code>Bn<code>VPINSRW xmm1, xmm2, r32/m16, imm8</code>Bn<code>VPINSRW xmm1, xmm2, r64/m16, imm8</code>Ce<code>VPLZCNTD xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Ce<code>VPLZCNTD ymm1 {k1}{z}, ymm2/m256/m32bcst</code>Ce<code>VPLZCNTD zmm1 {k1}{z}, zmm2/m512/m32bcst</code>Ce<code>VPLZCNTQ xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Ce<code>VPLZCNTQ ymm1 {k1}{z}, ymm2/m256/m64bcst</code>Ce<code>VPLZCNTQ zmm1 {k1}{z}, zmm2/m512/m64bcst</code>Cb<code>VPMAXSB xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPMAXSB ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPMAXSB zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cb<code>VPMAXSW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPMAXSW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPMAXSW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cb<code>VPMAXUB xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPMAXUB ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPMAXUB zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cb<code>VPMAXUW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPMAXUW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPMAXUW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cb<code>VPMINSB xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPMINSB ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPMINSB zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cb<code>VPMINSW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPMINSW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPMINSW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cb<code>VPMINUB xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPMINUB ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPMINUB zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cb<code>VPMINUW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPMINUW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPMINUW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cb<code>VPMULHW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPMULHW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPMULHW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cb<code>VPMULLW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPMULLW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPMULLW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Ce<code>VPOPCNTD xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Ce<code>VPOPCNTD ymm1 {k1}{z}, ymm2/m256/m32bcst</code>Ce<code>VPOPCNTD zmm1 {k1}{z}, zmm2/m512/m32bcst</code>Ce<code>VPOPCNTQ xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Ce<code>VPOPCNTQ ymm1 {k1}{z}, ymm2/m256/m64bcst</code>Ce<code>VPOPCNTQ zmm1 {k1}{z}, zmm2/m512/m64bcst</code>Cb<code>VPSHUFB xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPSHUFB ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPSHUFB zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cb<code>VPSLLVW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPSLLVW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPSLLVW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Ca<code>VPSLLW xmm1 {k1}{z}, xmm2/m128, imm8</code>Ca<code>VPSLLW ymm1 {k1}{z}, ymm2/m256, imm8</code>Ca<code>VPSLLW zmm1 {k1}{z}, zmm2/m512, imm8</code>Cb<code>VPSRAVW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPSRAVW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPSRAVW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Ca<code>VPSRAW xmm1 {k1}{z}, xmm2/m128, imm8</code>Ca<code>VPSRAW ymm1 {k1}{z}, ymm2/m256, imm8</code>Ca<code>VPSRAW zmm1 {k1}{z}, zmm2/m512, imm8</code>Cb<code>VPSRLVW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPSRLVW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPSRLVW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Ca<code>VPSRLW xmm1 {k1}{z}, xmm2/m128, imm8</code>Ca<code>VPSRLW ymm1 {k1}{z}, ymm2/m256, imm8</code>Ca<code>VPSRLW zmm1 {k1}{z}, zmm2/m512, imm8</code>Cb<code>VPSUBSB xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPSUBSB ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPSUBSB zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cb<code>VPSUBSW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cb<code>VPSUBSW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cb<code>VPSUBSW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Bo<code>VPTESTNMB k2 {k1}, xmm2, xmm3/m128</code>Bo<code>VPTESTNMB k2 {k1}, ymm2, ymm3/m256</code>Bo<code>VPTESTNMB k2 {k1}, zmm2, zmm3/m512</code>Bo<code>VPTESTNMW k2 {k1}, xmm2, xmm3/m128</code>Bo<code>VPTESTNMW k2 {k1}, ymm2, ymm3/m256</code>Bo<code>VPTESTNMW k2 {k1}, zmm2, zmm3/m512</code>Ce<code>VRCP14PD xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Ce<code>VRCP14PD ymm1 {k1}{z}, ymm2/m256/m64bcst</code>Ce<code>VRCP14PD zmm1 {k1}{z}, zmm2/m512/m64bcst</code>Ce<code>VRCP14PS xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Ce<code>VRCP14PS ymm1 {k1}{z}, ymm2/m256/m32bcst</code>Ce<code>VRCP14PS zmm1 {k1}{z}, zmm2/m512/m32bcst</code>Cb<code>VRCP14SD xmm1 {k1}{z}, xmm2, xmm3/m64</code>Cb<code>VRCP14SS xmm1 {k1}{z}, xmm2, xmm3/m32</code>Ce<code>VRSQRTPH xmm1 {k1}{z}, xmm2/m128/m16bcst</code>Ce<code>VRSQRTPH ymm1 {k1}{z}, ymm2/m256/m16bcst</code>Ce<code>VRSQRTPH zmm1 {k1}{z}, zmm2/m512/m16bcst</code>Cb<code>VRSQRTSH xmm1 {k1}{z}, xmm2, xmm3/m16</code>Cf<code>VADDSETSPS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Cf<code>VCMPPD k2 {k1}, zmm1, Sf64(zmm2/mt), imm8</code>Cf<code>VCMPPS k2 {k1}, zmm1, Sf32(zmm2/mt), imm8</code>Cf<code>VGMAXABSPS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Cf<code>VPADDSETSD zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cf<code>VPCMPD k2 {k1}, zmm1, Si32(zmm2/mt), imm8</code>Cf<code>VPMADD231D zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cf<code>VPMADD233D zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Ce<code>VPSUBRSETBD zmm1 {k1}, k2, Si32(zmm3/mt)</code>GaPrevents the execution of the <code>SGDT</code>, <code>SIDT</code>, <code>SLDT</code>, <code>SMSW</code>, and \xe2\x80\xa6Ca<code>VFMADDPD xmm1, xmm2, xmm3, xmm4/m128</code>Ca<code>VFMADDPD xmm1, xmm2, xmm3/m128, xmm4</code>Ca<code>VFMADDPD ymm1, ymm2, ymm3, ymm4/m256</code>Ca<code>VFMADDPD ymm1, ymm2, ymm3/m256, ymm4</code>Ca<code>VFMADDPS xmm1, xmm2, xmm3, xmm4/m128</code>Ca<code>VFMADDPS xmm1, xmm2, xmm3/m128, xmm4</code>Ca<code>VFMADDPS ymm1, ymm2, ymm3, ymm4/m256</code>Ca<code>VFMADDPS ymm1, ymm2, ymm3/m256, ymm4</code>Ca<code>VFMSUBPD xmm1, xmm2, xmm3, xmm4/m128</code>Ca<code>VFMSUBPD xmm1, xmm2, xmm3/m128, xmm4</code>Ca<code>VFMSUBPD ymm1, ymm2, ymm3, ymm4/m256</code>Ca<code>VFMSUBPD ymm1, ymm2, ymm3/m256, ymm4</code>Ca<code>VFMSUBPS xmm1, xmm2, xmm3, xmm4/m128</code>Ca<code>VFMSUBPS xmm1, xmm2, xmm3/m128, xmm4</code>Ca<code>VFMSUBPS ymm1, ymm2, ymm3, ymm4/m256</code>Ca<code>VFMSUBPS ymm1, ymm2, ymm3/m256, ymm4</code>Bo<code>VFNMADD132PD xmm1, xmm2, xmm3/m128</code>Bo<code>VFNMADD132PD ymm1, ymm2, ymm3/m256</code>Bo<code>VFNMADD132PS xmm1, xmm2, xmm3/m128</code>Bo<code>VFNMADD132PS ymm1, ymm2, ymm3/m256</code>Bo<code>VFNMADD213PD xmm1, xmm2, xmm3/m128</code>Bo<code>VFNMADD213PD ymm1, ymm2, ymm3/m256</code>Bo<code>VFNMADD213PS xmm1, xmm2, xmm3/m128</code>Bo<code>VFNMADD213PS ymm1, ymm2, ymm3/m256</code>Bo<code>VFNMADD231PD xmm1, xmm2, xmm3/m128</code>Bo<code>VFNMADD231PD ymm1, ymm2, ymm3/m256</code>Bo<code>VFNMADD231PS xmm1, xmm2, xmm3/m128</code>Bo<code>VFNMADD231PS ymm1, ymm2, ymm3/m256</code>Ca<code>VFNMADDSD xmm1, xmm2, xmm3, xmm4/m64</code>Ca<code>VFNMADDSD xmm1, xmm2, xmm3/m64, xmm4</code>Ca<code>VFNMADDSS xmm1, xmm2, xmm3, xmm4/m32</code>Ca<code>VFNMADDSS xmm1, xmm2, xmm3/m32, xmm4</code>Bo<code>VFNMSUB132PD xmm1, xmm2, xmm3/m128</code>Bo<code>VFNMSUB132PD ymm1, ymm2, ymm3/m256</code>Bo<code>VFNMSUB132PS xmm1, xmm2, xmm3/m128</code>Bo<code>VFNMSUB132PS ymm1, ymm2, ymm3/m256</code>Bo<code>VFNMSUB213PD xmm1, xmm2, xmm3/m128</code>Bo<code>VFNMSUB213PD ymm1, ymm2, ymm3/m256</code>Bo<code>VFNMSUB213PS xmm1, xmm2, xmm3/m128</code>Bo<code>VFNMSUB213PS ymm1, ymm2, ymm3/m256</code>Bo<code>VFNMSUB231PD xmm1, xmm2, xmm3/m128</code>Bo<code>VFNMSUB231PD ymm1, ymm2, ymm3/m256</code>Bo<code>VFNMSUB231PS xmm1, xmm2, xmm3/m128</code>Bo<code>VFNMSUB231PS ymm1, ymm2, ymm3/m256</code>Ca<code>VFNMSUBSD xmm1, xmm2, xmm3, xmm4/m64</code>Ca<code>VFNMSUBSD xmm1, xmm2, xmm3/m64, xmm4</code>Ca<code>VFNMSUBSS xmm1, xmm2, xmm3, xmm4/m32</code>Ca<code>VFNMSUBSS xmm1, xmm2, xmm3/m32, xmm4</code>C`<code>VROUNDSD xmm1, xmm2, xmm3/m64, imm8</code>C`<code>VROUNDSS xmm1, xmm2, xmm3/m32, imm8</code>C`<code>VSHUFPD xmm1, xmm2, xmm3/m128, imm8</code>C`<code>VSHUFPD ymm1, ymm2, ymm3/m256, imm8</code>C`<code>VSHUFPS xmm1, xmm2, xmm3/m128, imm8</code>C`<code>VSHUFPS ymm1, ymm2, ymm3/m256, imm8</code>C`<code>VPCOMUB xmm1, xmm2, xmm3/m128, imm8</code>C`<code>VPCOMUD xmm1, xmm2, xmm3/m128, imm8</code>C`<code>VPCOMUQ xmm1, xmm2, xmm3/m128, imm8</code>C`<code>VPCOMUW xmm1, xmm2, xmm3/m128, imm8</code>Ca<code>VPMACSDD xmm1, xmm2, xmm3/m128, xmm4</code>Ca<code>VPMACSWD xmm1, xmm2, xmm3/m128, xmm4</code>Ca<code>VPMACSWW xmm1, xmm2, xmm3/m128, xmm4</code>CeIf true, all processors implement the C1 power state.CnAllocates a free region for mapping with a specific offset \xe2\x80\xa6CmFrees the indirect blocks required by the specified block \xe2\x80\xa6CcBranch mispredict retired event not available if 1.0ClIf IA32_EFER.NXE = 1, execute-disable. If 1, instruction \xe2\x80\xa60000ChReads the actions for sub-control from the given reader.CmAlways show the effective segment register. If the option \xe2\x80\xa6C`Small hex numbers (-9 .. 9) are shown in decimalCbMaximum size (bytes, from the beginning of the \xe2\x80\xa60Ca<code>V4FMADDPS zmm1 {k1}{z}, zmm2+3, m128</code>Ca<code>V4FMADDSS xmm1 {k1}{z}, xmm2+3, m128</code>Cd<code>VADDSD xmm1 {k1}{z}, xmm2, xmm3/m64{er}</code>Cd<code>VADDSH xmm1 {k1}{z}, xmm2, xmm3/m16{er}</code>Cd<code>VADDSS xmm1 {k1}{z}, xmm2, xmm3/m32{er}</code>Bo<code>VBROADCASTF32X4 ymm1 {k1}{z}, m128</code>Bo<code>VBROADCASTF32X4 zmm1 {k1}{z}, m128</code>Bo<code>VBROADCASTF32X8 zmm1 {k1}{z}, m256</code>Bo<code>VBROADCASTF64X2 ymm1 {k1}{z}, m128</code>Bo<code>VBROADCASTF64X2 zmm1 {k1}{z}, m128</code>Bo<code>VBROADCASTF64X4 zmm1 {k1}{z}, m256</code>Bo<code>VBROADCASTI32X4 ymm1 {k1}{z}, m128</code>Bo<code>VBROADCASTI32X4 zmm1 {k1}{z}, m128</code>Bo<code>VBROADCASTI32X8 zmm1 {k1}{z}, m256</code>Bo<code>VBROADCASTI64X2 ymm1 {k1}{z}, m128</code>Bo<code>VBROADCASTI64X2 zmm1 {k1}{z}, m128</code>Bo<code>VBROADCASTI64X4 zmm1 {k1}{z}, m256</code>Cf<code>VCVTDQ2PD ymm1 {k1}{z}, xmm2/m128/m32bcst</code>Cf<code>VCVTDQ2PH xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Cf<code>VCVTDQ2PH xmm1 {k1}{z}, ymm2/m256/m32bcst</code>Cf<code>VCVTDQ2PS xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Cf<code>VCVTDQ2PS ymm1 {k1}{z}, ymm2/m256/m32bcst</code>Cf<code>VCVTPD2DQ xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cf<code>VCVTPD2DQ xmm1 {k1}{z}, ymm2/m256/m64bcst</code>Cf<code>VCVTPD2PH xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cf<code>VCVTPD2PH xmm1 {k1}{z}, ymm2/m256/m64bcst</code>Cf<code>VCVTPD2PS xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cf<code>VCVTPD2PS xmm1 {k1}{z}, ymm2/m256/m64bcst</code>Cf<code>VCVTPD2QQ xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cf<code>VCVTPD2QQ ymm1 {k1}{z}, ymm2/m256/m64bcst</code>Cf<code>VCVTPH2DQ ymm1 {k1}{z}, xmm2/m128/m16bcst</code>Cf<code>VCVTPH2PSX xmm1 {k1}{z}, xmm2/m64/m16bcst</code>Cf<code>VCVTPH2UDQ xmm1 {k1}{z}, xmm2/m64/m16bcst</code>Cf<code>VCVTPH2UQQ xmm1 {k1}{z}, xmm2/m32/m16bcst</code>Cf<code>VCVTPH2UQQ ymm1 {k1}{z}, xmm2/m64/m16bcst</code>Cf<code>VCVTPH2UW xmm1 {k1}{z}, xmm2/m128/m16bcst</code>Cf<code>VCVTPH2UW ymm1 {k1}{z}, ymm2/m256/m16bcst</code>Cf<code>VCVTPS2DQ xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Cf<code>VCVTPS2DQ ymm1 {k1}{z}, ymm2/m256/m32bcst</code>Cf<code>VCVTPS2PD ymm1 {k1}{z}, xmm2/m128/m32bcst</code>Cf<code>VCVTPS2QQ ymm1 {k1}{z}, xmm2/m128/m32bcst</code>Cf<code>VCVTPS2UQQ xmm1 {k1}{z}, xmm2/m64/m32bcst</code>Cf<code>VCVTQQ2PD xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cf<code>VCVTQQ2PD ymm1 {k1}{z}, ymm2/m256/m64bcst</code>Cf<code>VCVTQQ2PH xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cf<code>VCVTQQ2PH xmm1 {k1}{z}, ymm2/m256/m64bcst</code>Cf<code>VCVTQQ2PS xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cf<code>VCVTQQ2PS xmm1 {k1}{z}, ymm2/m256/m64bcst</code>Cf<code>VCVTTPH2DQ xmm1 {k1}{z}, xmm2/m64/m16bcst</code>Cf<code>VCVTTPH2QQ xmm1 {k1}{z}, xmm2/m32/m16bcst</code>Cf<code>VCVTTPH2QQ ymm1 {k1}{z}, xmm2/m64/m16bcst</code>Cf<code>VCVTTPH2W xmm1 {k1}{z}, xmm2/m128/m16bcst</code>Cf<code>VCVTTPH2W ymm1 {k1}{z}, ymm2/m256/m16bcst</code>Cf<code>VCVTTPS2QQ xmm1 {k1}{z}, xmm2/m64/m32bcst</code>Cf<code>VCVTUDQ2PD xmm1 {k1}{z}, xmm2/m64/m32bcst</code>Cf<code>VCVTUW2PH xmm1 {k1}{z}, xmm2/m128/m16bcst</code>Cf<code>VCVTUW2PH ymm1 {k1}{z}, ymm2/m256/m16bcst</code>Cd<code>VDIVSD xmm1 {k1}{z}, xmm2, xmm3/m64{er}</code>Cd<code>VDIVSH xmm1 {k1}{z}, xmm2, xmm3/m16{er}</code>Cd<code>VDIVSS xmm1 {k1}{z}, xmm2, xmm3/m32{er}</code>Bo<code>VFPCLASSSD k2 {k1}, xmm2/m64, imm8</code>Bo<code>VFPCLASSSH k1 {k2}, xmm2/m16, imm8</code>Bo<code>VFPCLASSSS k2 {k1}, xmm2/m32, imm8</code>Cf<code>VGETEXPPD xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cf<code>VGETEXPPD ymm1 {k1}{z}, ymm2/m256/m64bcst</code>Cf<code>VGETEXPPH xmm1 {k1}{z}, xmm2/m128/m16bcst</code>Cf<code>VGETEXPPH ymm1 {k1}{z}, ymm2/m256/m16bcst</code>Cf<code>VGETEXPPS xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Cf<code>VGETEXPPS ymm1 {k1}{z}, ymm2/m256/m32bcst</code>Cd<code>VMULSD xmm1 {k1}{z}, xmm2, xmm3/m64{er}</code>Cd<code>VMULSH xmm1 {k1}{z}, xmm2, xmm3/m16{er}</code>Cd<code>VMULSS xmm1 {k1}{z}, xmm2, xmm3/m32{er}</code>Ch<code>VORPD xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</code>Ch<code>VORPD ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</code>Ch<code>VORPD zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst</code>Ch<code>VORPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</code>Ch<code>VORPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</code>Ch<code>VORPS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst</code>Ca<code>VP4DPWSSD zmm1 {k1}{z}, zmm2+3, m128</code>Cc<code>VPADDUSB xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cc<code>VPADDUSB ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cc<code>VPADDUSB zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cc<code>VPADDUSW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cc<code>VPADDUSW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cc<code>VPADDUSW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cc<code>VPERMI2B xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cc<code>VPERMI2B ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cc<code>VPERMI2B zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cc<code>VPERMI2W xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cc<code>VPERMI2W ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cc<code>VPERMI2W zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cc<code>VPERMT2B xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cc<code>VPERMT2B ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cc<code>VPERMT2B zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cc<code>VPERMT2W xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cc<code>VPERMT2W ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cc<code>VPERMT2W zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cc<code>VPMADDWD xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cc<code>VPMADDWD ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cc<code>VPMADDWD zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cc<code>VPMULHUW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cc<code>VPMULHUW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cc<code>VPMULHUW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Ch<code>VPORD xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</code>Ch<code>VPORD ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</code>Ch<code>VPORD zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst</code>Ch<code>VPORQ xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</code>Ch<code>VPORQ ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</code>Ch<code>VPORQ zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst</code>Cc<code>VPSHLDVW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cc<code>VPSHLDVW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cc<code>VPSHLDVW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cc<code>VPSHRDVW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cc<code>VPSHRDVW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cc<code>VPSHRDVW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cc<code>VPSUBUSB xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cc<code>VPSUBUSB ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cc<code>VPSUBUSB zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cc<code>VPSUBUSW xmm1 {k1}{z}, xmm2, xmm3/m128</code>Cc<code>VPSUBUSW ymm1 {k1}{z}, ymm2, ymm3/m256</code>Cc<code>VPSUBUSW zmm1 {k1}{z}, zmm2, zmm3/m512</code>Cd<code>VSUBSD xmm1 {k1}{z}, xmm2, xmm3/m64{er}</code>Cd<code>VSUBSH xmm1 {k1}{z}, xmm2, xmm3/m16{er}</code>Cd<code>VSUBSS xmm1 {k1}{z}, xmm2, xmm3/m32{er}</code>Cc<code>GF2P8AFFINEINVQB xmm1, xmm2/m128, imm8</code>Cg<code>VFIXUPNANPD zmm1 {k1}, zmm2, Si64(zmm3/mt)</code>Cg<code>VFIXUPNANPS zmm1 {k1}, zmm2, Si32(zmm3/mt)</code>Cg<code>VFMADD132PD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Cg<code>VFMADD132PS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Cg<code>VFMADD213PD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Cg<code>VFMADD213PS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Cg<code>VFMADD231PD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Cg<code>VFMADD231PS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Cg<code>VFMADD233PS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Cg<code>VFMSUB132PD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Cg<code>VFMSUB132PS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Cg<code>VFMSUB213PD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Cg<code>VFMSUB213PS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Cg<code>VFMSUB231PD zmm1 {k1}, zmm2, Sf64(zmm3/mt)</code>Cg<code>VFMSUB231PS zmm1 {k1}, zmm2, Sf32(zmm3/mt)</code>Cf<code>VGETMANTPD zmm1 {k1}, Sf64(zmm2/mt), imm8</code>Cf<code>VGETMANTPS zmm1 {k1}, Sf32(zmm2/mt), imm8</code>Cg<code>VPCMPUD k2 {k1}, zmm1, Si32(zmm2/mt), imm8</code>C`<code>VPERMF32X4 zmm1 {k1}, zmm2/mt, imm8</code>CfEnables support for protected-mode virtual interrupts.C`Secondary processor-based VM-execution controls.CjEnables restrictions for supervisor-mode software when \xe2\x80\xa6Ca<code>VBLENDPD xmm1, xmm2, xmm3/m128, imm8</code>Ca<code>VBLENDPD ymm1, ymm2, ymm3/m256, imm8</code>Ca<code>VBLENDPS xmm1, xmm2, xmm3/m128, imm8</code>Ca<code>VBLENDPS ymm1, ymm2, ymm3/m256, imm8</code>Cb<code>VBLENDVPD xmm1, xmm2, xmm3/m128, xmm4</code>Cb<code>VBLENDVPD ymm1, ymm2, ymm3/m256, ymm4</code>Cb<code>VBLENDVPS xmm1, xmm2, xmm3/m128, xmm4</code>Cb<code>VBLENDVPS ymm1, ymm2, ymm3/m256, ymm4</code>Bo<code>VEXTRACTF128 xmm1/m128, ymm2, imm8</code>Bo<code>VEXTRACTI128 xmm1/m128, ymm2, imm8</code>Cb<code>VFNMADDPD xmm1, xmm2, xmm3, xmm4/m128</code>Cb<code>VFNMADDPD xmm1, xmm2, xmm3/m128, xmm4</code>Cb<code>VFNMADDPD ymm1, ymm2, ymm3, ymm4/m256</code>Cb<code>VFNMADDPD ymm1, ymm2, ymm3/m256, ymm4</code>Cb<code>VFNMADDPS xmm1, xmm2, xmm3, xmm4/m128</code>Cb<code>VFNMADDPS xmm1, xmm2, xmm3/m128, xmm4</code>Cb<code>VFNMADDPS ymm1, ymm2, ymm3, ymm4/m256</code>Cb<code>VFNMADDPS ymm1, ymm2, ymm3/m256, ymm4</code>Cb<code>VFNMSUBPD xmm1, xmm2, xmm3, xmm4/m128</code>Cb<code>VFNMSUBPD xmm1, xmm2, xmm3/m128, xmm4</code>Cb<code>VFNMSUBPD ymm1, ymm2, ymm3, ymm4/m256</code>Cb<code>VFNMSUBPD ymm1, ymm2, ymm3/m256, ymm4</code>Cb<code>VFNMSUBPS xmm1, xmm2, xmm3, xmm4/m128</code>Cb<code>VFNMSUBPS xmm1, xmm2, xmm3/m128, xmm4</code>Cb<code>VFNMSUBPS ymm1, ymm2, ymm3, ymm4/m256</code>Cb<code>VFNMSUBPS ymm1, ymm2, ymm3/m256, ymm4</code>Ca<code>VINSERTPS xmm1, xmm2, xmm3/m32, imm8</code>Ca<code>VMPSADBW xmm1, xmm2, xmm3/m128, imm8</code>Ca<code>VMPSADBW ymm1, ymm2, ymm3/m256, imm8</code>Ca<code>VPALIGNR xmm1, xmm2, xmm3/m128, imm8</code>Ca<code>VPALIGNR ymm1, ymm2, ymm3/m256, imm8</code>Ca<code>VPBLENDD xmm1, xmm2, xmm3/m128, imm8</code>Ca<code>VPBLENDD ymm1, ymm2, ymm3/m256, imm8</code>Cb<code>VPBLENDVB xmm1, xmm2, xmm3/m128, xmm4</code>Cb<code>VPBLENDVB ymm1, ymm2, ymm3/m256, ymm4</code>Ca<code>VPBLENDW xmm1, xmm2, xmm3/m128, imm8</code>Ca<code>VPBLENDW ymm1, ymm2, ymm3/m256, imm8</code>Bo<code>VPCMPESTRI64 xmm1, xmm2/m128, imm8</code>Bo<code>VPCMPESTRM64 xmm1, xmm2/m128, imm8</code>Cb<code>VPMACSDQH xmm1, xmm2, xmm3/m128, xmm4</code>Cb<code>VPMACSDQL xmm1, xmm2, xmm3/m128, xmm4</code>Cb<code>VPMACSSDD xmm1, xmm2, xmm3/m128, xmm4</code>Cb<code>VPMACSSWD xmm1, xmm2, xmm3/m128, xmm4</code>Cb<code>VPMACSSWW xmm1, xmm2, xmm3/m128, xmm4</code>Cb<code>VPMADCSWD xmm1, xmm2, xmm3/m128, xmm4</code>ChBit width of fixed-function performance counters (if \xe2\x80\xa60BoInformations about performance optimization \xe2\x80\xa60CdBranch instruction retired event not available if 1.0Cl(gas only): Shows the mnemonic size suffix even when not \xe2\x80\xa6Be(masm only): Show symbols in bracketsBgAdd a space after the operand separatorClBitmap of supported Configurable PSB frequency encodings \xe2\x80\xa60ChIf true, OSPM must use a processor instruction after \xe2\x80\xa6Cb<code>V4FNMADDPS zmm1 {k1}{z}, zmm2+3, m128</code>Cb<code>V4FNMADDSS xmm1 {k1}{z}, xmm2+3, m128</code>Ci<code>VADDPD xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</code>Ci<code>VADDPD ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</code>Ci<code>VADDPH xmm1 {k1}{z}, xmm2, xmm3/m128/m16bcst</code>Ci<code>VADDPH ymm1 {k1}{z}, ymm2, ymm3/m256/m16bcst</code>Ci<code>VADDPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</code>Ci<code>VADDPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</code>Ci<code>VANDPD xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</code>Ci<code>VANDPD ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</code>Ci<code>VANDPD zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst</code>Ci<code>VANDPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</code>Ci<code>VANDPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</code>Ci<code>VANDPS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst</code>Cg<code>VCVTPD2UDQ xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cg<code>VCVTPD2UDQ xmm1 {k1}{z}, ymm2/m256/m64bcst</code>Cg<code>VCVTPD2UQQ xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cg<code>VCVTPD2UQQ ymm1 {k1}{z}, ymm2/m256/m64bcst</code>Cc<code>VCVTPH2PS zmm1 {k1}{z}, ymm2/m256{sae}</code>Cg<code>VCVTPH2PSX ymm1 {k1}{z}, xmm2/m128/m16bcst</code>Cg<code>VCVTPH2UDQ ymm1 {k1}{z}, xmm2/m128/m16bcst</code>Cc<code>VCVTPS2PH xmm1/m64 {k1}{z}, xmm2, imm8</code>Cg<code>VCVTPS2PHX xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Cg<code>VCVTPS2PHX xmm1 {k1}{z}, ymm2/m256/m32bcst</code>Cg<code>VCVTPS2UDQ xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Cg<code>VCVTPS2UDQ ymm1 {k1}{z}, ymm2/m256/m32bcst</code>Cg<code>VCVTPS2UQQ ymm1 {k1}{z}, xmm2/m128/m32bcst</code>Cg<code>VCVTTPD2DQ xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cg<code>VCVTTPD2DQ xmm1 {k1}{z}, ymm2/m256/m64bcst</code>Cg<code>VCVTTPD2QQ xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cg<code>VCVTTPD2QQ ymm1 {k1}{z}, ymm2/m256/m64bcst</code>Cg<code>VCVTTPH2DQ ymm1 {k1}{z}, xmm2/m128/m16bcst</code>Cg<code>VCVTTPH2UDQ xmm1 {k1}{z}, xmm2/m64/m16bcst</code>Cg<code>VCVTTPH2UQQ xmm1 {k1}{z}, xmm2/m32/m16bcst</code>Cg<code>VCVTTPH2UQQ ymm1 {k1}{z}, xmm2/m64/m16bcst</code>Cg<code>VCVTTPH2UW xmm1 {k1}{z}, xmm2/m128/m16bcst</code>Cg<code>VCVTTPH2UW ymm1 {k1}{z}, ymm2/m256/m16bcst</code>Cg<code>VCVTTPS2DQ xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Cg<code>VCVTTPS2DQ ymm1 {k1}{z}, ymm2/m256/m32bcst</code>Cg<code>VCVTTPS2QQ ymm1 {k1}{z}, xmm2/m128/m32bcst</code>Cg<code>VCVTTPS2UQQ xmm1 {k1}{z}, xmm2/m64/m32bcst</code>Cg<code>VCVTUDQ2PD ymm1 {k1}{z}, xmm2/m128/m32bcst</code>Cg<code>VCVTUDQ2PH xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Cg<code>VCVTUDQ2PH xmm1 {k1}{z}, ymm2/m256/m32bcst</code>Cg<code>VCVTUDQ2PS xmm1 {k1}{z}, xmm2/m128/m32bcst</code>Cg<code>VCVTUDQ2PS ymm1 {k1}{z}, ymm2/m256/m32bcst</code>Cg<code>VCVTUQQ2PD xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cg<code>VCVTUQQ2PD ymm1 {k1}{z}, ymm2/m256/m64bcst</code>Cg<code>VCVTUQQ2PH xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cg<code>VCVTUQQ2PH xmm1 {k1}{z}, ymm2/m256/m64bcst</code>Cg<code>VCVTUQQ2PS xmm1 {k1}{z}, xmm2/m128/m64bcst</code>Cg<code>VCVTUQQ2PS xmm1 {k1}{z}, ymm2/m256/m64bcst</code>Ci<code>VDIVPD xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</code>Ci<code>VDIVPD ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</code>Ci<code>VDIVPH xmm1 {k1}{z}, xmm2, xmm3/m128/m16bcst</code>Ci<code>VDIVPH ymm1 {k1}{z}, ymm2, ymm3/m256/m16bcst</code>Ci<code>VDIVPS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst</code>Ci<code>VDIVPS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst</code>")