
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.68
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `rc4.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v'
VERIFIC-WARNING [VERI-1158] /nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:39: use of undefined macro 'KEY_SIZE'

5. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
Adding Verilog module 'rc4' to elaboration queue.
Running hier_tree::Elaborate().
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:22: compiling module 'rc4'
VERIFIC-INFO [VERI-2571] /nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:39: extracting RAM for identifier 'key'
VERIFIC-WARNING [VERI-1209] /nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:76: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] /nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:88: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] /nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:107: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] /nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:117: expression size 12 truncated to fit in target size 11
VERIFIC-WARNING [VERI-1209] /nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:119: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VDB-1002] /nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:41: net 'S[256][7]' does not have a driver
Importing module rc4.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \rc4

6.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

7. Executing synth_rs pass: v0.4.68

7.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

7.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

7.3. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

7.4. Executing HIERARCHY pass (managing design hierarchy).

7.4.1. Analyzing design hierarchy..
Top module:  \rc4

7.4.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

7.5. Executing PROC pass (convert processes to netlists).

7.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

7.5.4. Executing PROC_INIT pass (extract init attributes).

7.5.5. Executing PROC_ARST pass (detect async resets in processes).

7.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

7.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~8 debug messages>

7.6. Executing DEMUXMAP pass.

7.7. Executing FLATTEN pass (flatten design).

7.8. Executing DEMUXMAP pass.

7.9. Executing TRIBUF pass.

7.10. Executing DEMINOUT pass (demote inout ports to input or output).

7.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 1 unused cells and 30 unused wires.
<suppressed ~18 debug messages>

7.13. Executing CHECK pass (checking for obvious problems).
Checking module rc4...
Warning: Wire rc4.\S[256] [7] is used but has no driver.
Warning: Wire rc4.\S[256] [6] is used but has no driver.
Warning: Wire rc4.\S[256] [5] is used but has no driver.
Warning: Wire rc4.\S[256] [4] is used but has no driver.
Warning: Wire rc4.\S[256] [3] is used but has no driver.
Warning: Wire rc4.\S[256] [2] is used but has no driver.
Warning: Wire rc4.\S[256] [1] is used but has no driver.
Warning: Wire rc4.\S[256] [0] is used but has no driver.
Found and reported 8 problems.

7.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

7.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~264 debug messages>

7.17. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
    New ctrl vector for $pmux cell $verific$select_10103$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$1375: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$2988 }
    New ctrl vector for $pmux cell $verific$select_10104$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2204: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$2990 }
    New ctrl vector for $pmux cell $verific$select_10105$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2205: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$2992 }
    New ctrl vector for $pmux cell $verific$select_10106$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2206: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$2994 }
    New ctrl vector for $pmux cell $verific$select_10107$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2207: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$2996 }
    New ctrl vector for $pmux cell $verific$select_10108$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2208: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$2998 }
    New ctrl vector for $pmux cell $verific$select_10109$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2209: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3000 }
    New ctrl vector for $pmux cell $verific$select_10110$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2210: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3002 }
    New ctrl vector for $pmux cell $verific$select_10111$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2211: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3004 }
    New ctrl vector for $pmux cell $verific$select_10112$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2212: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3006 }
    New ctrl vector for $pmux cell $verific$select_10113$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2213: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3008 }
    New ctrl vector for $pmux cell $verific$select_10114$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2214: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3010 }
    New ctrl vector for $pmux cell $verific$select_10115$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2215: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3012 }
    New ctrl vector for $pmux cell $verific$select_10116$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2216: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3014 }
    New ctrl vector for $pmux cell $verific$select_10117$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2217: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3016 }
    New ctrl vector for $pmux cell $verific$select_10118$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2218: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3018 }
    New ctrl vector for $pmux cell $verific$select_10119$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2219: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3020 }
    New ctrl vector for $pmux cell $verific$select_10120$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2220: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3022 }
    New ctrl vector for $pmux cell $verific$select_10121$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2221: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3024 }
    New ctrl vector for $pmux cell $verific$select_10122$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2222: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3026 }
    New ctrl vector for $pmux cell $verific$select_10123$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2223: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3028 }
    New ctrl vector for $pmux cell $verific$select_10124$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2224: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3030 }
    New ctrl vector for $pmux cell $verific$select_10125$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2225: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3032 }
    New ctrl vector for $pmux cell $verific$select_10126$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2226: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3034 }
    New ctrl vector for $pmux cell $verific$select_10127$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2227: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3036 }
    New ctrl vector for $pmux cell $verific$select_10128$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2228: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3038 }
    New ctrl vector for $pmux cell $verific$select_10129$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2229: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3040 }
    New ctrl vector for $pmux cell $verific$select_10130$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2230: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3042 }
    New ctrl vector for $pmux cell $verific$select_10131$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2231: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3044 }
    New ctrl vector for $pmux cell $verific$select_10132$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2232: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3046 }
    New ctrl vector for $pmux cell $verific$select_10133$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2233: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3048 }
    New ctrl vector for $pmux cell $verific$select_10134$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2234: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3050 }
    New ctrl vector for $pmux cell $verific$select_10135$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2235: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3052 }
    New ctrl vector for $pmux cell $verific$select_10136$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2236: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3054 }
    New ctrl vector for $pmux cell $verific$select_10137$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2237: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3056 }
    New ctrl vector for $pmux cell $verific$select_10138$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2238: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3058 }
    New ctrl vector for $pmux cell $verific$select_10139$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2239: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3060 }
    New ctrl vector for $pmux cell $verific$select_10140$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2240: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3062 }
    New ctrl vector for $pmux cell $verific$select_10141$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2241: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3064 }
    New ctrl vector for $pmux cell $verific$select_10142$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2242: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3066 }
    New ctrl vector for $pmux cell $verific$select_10143$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2243: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3068 }
    New ctrl vector for $pmux cell $verific$select_10144$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2244: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3070 }
    New ctrl vector for $pmux cell $verific$select_10145$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2245: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3072 }
    New ctrl vector for $pmux cell $verific$select_10146$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2246: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3074 }
    New ctrl vector for $pmux cell $verific$select_10147$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2247: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3076 }
    New ctrl vector for $pmux cell $verific$select_10148$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2248: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3078 }
    New ctrl vector for $pmux cell $verific$select_10149$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2249: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3080 }
    New ctrl vector for $pmux cell $verific$select_10150$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2250: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3082 }
    New ctrl vector for $pmux cell $verific$select_10151$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2251: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3084 }
    New ctrl vector for $pmux cell $verific$select_10152$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2252: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3086 }
    New ctrl vector for $pmux cell $verific$select_10153$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2253: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3088 }
    New ctrl vector for $pmux cell $verific$select_10154$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2254: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3090 }
    New ctrl vector for $pmux cell $verific$select_10155$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2255: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3092 }
    New ctrl vector for $pmux cell $verific$select_10156$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2256: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3094 }
    New ctrl vector for $pmux cell $verific$select_10157$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2257: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3096 }
    New ctrl vector for $pmux cell $verific$select_10158$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2258: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3098 }
    New ctrl vector for $pmux cell $verific$select_10159$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2259: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3100 }
    New ctrl vector for $pmux cell $verific$select_10160$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2260: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3102 }
    New ctrl vector for $pmux cell $verific$select_10161$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2261: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3104 }
    New ctrl vector for $pmux cell $verific$select_10162$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2262: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3106 }
    New ctrl vector for $pmux cell $verific$select_10163$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2263: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3108 }
    New ctrl vector for $pmux cell $verific$select_10164$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2264: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3110 }
    New ctrl vector for $pmux cell $verific$select_10165$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2265: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3112 }
    New ctrl vector for $pmux cell $verific$select_10166$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2266: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3114 }
    New ctrl vector for $pmux cell $verific$select_10167$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2267: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3116 }
    New ctrl vector for $pmux cell $verific$select_10168$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2268: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3118 }
    New ctrl vector for $pmux cell $verific$select_10169$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2269: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3120 }
    New ctrl vector for $pmux cell $verific$select_10170$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2270: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3122 }
    New ctrl vector for $pmux cell $verific$select_10171$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2271: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3124 }
    New ctrl vector for $pmux cell $verific$select_10172$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2272: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3126 }
    New ctrl vector for $pmux cell $verific$select_10173$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2273: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3128 }
    New ctrl vector for $pmux cell $verific$select_10174$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2274: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3130 }
    New ctrl vector for $pmux cell $verific$select_10175$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2275: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3132 }
    New ctrl vector for $pmux cell $verific$select_10176$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2276: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3134 }
    New ctrl vector for $pmux cell $verific$select_10177$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2277: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3136 }
    New ctrl vector for $pmux cell $verific$select_10178$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2278: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3138 }
    New ctrl vector for $pmux cell $verific$select_10179$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2279: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3140 }
    New ctrl vector for $pmux cell $verific$select_10180$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2280: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3142 }
    New ctrl vector for $pmux cell $verific$select_10181$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2281: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3144 }
    New ctrl vector for $pmux cell $verific$select_10182$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2282: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3146 }
    New ctrl vector for $pmux cell $verific$select_10183$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2283: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3148 }
    New ctrl vector for $pmux cell $verific$select_10184$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2284: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3150 }
    New ctrl vector for $pmux cell $verific$select_10185$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2285: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3152 }
    New ctrl vector for $pmux cell $verific$select_10186$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2286: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3154 }
    New ctrl vector for $pmux cell $verific$select_10187$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2287: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3156 }
    New ctrl vector for $pmux cell $verific$select_10188$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2288: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3158 }
    New ctrl vector for $pmux cell $verific$select_10189$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2289: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3160 }
    New ctrl vector for $pmux cell $verific$select_10190$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2290: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3162 }
    New ctrl vector for $pmux cell $verific$select_10191$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2291: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3164 }
    New ctrl vector for $pmux cell $verific$select_10192$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2292: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3166 }
    New ctrl vector for $pmux cell $verific$select_10193$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2293: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3168 }
    New ctrl vector for $pmux cell $verific$select_10194$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2294: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3170 }
    New ctrl vector for $pmux cell $verific$select_10195$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2295: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3172 }
    New ctrl vector for $pmux cell $verific$select_10196$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2296: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3174 }
    New ctrl vector for $pmux cell $verific$select_10197$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2297: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3176 }
    New ctrl vector for $pmux cell $verific$select_10198$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2298: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3178 }
    New ctrl vector for $pmux cell $verific$select_10199$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2299: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3180 }
    New ctrl vector for $pmux cell $verific$select_10200$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2300: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3182 }
    New ctrl vector for $pmux cell $verific$select_10201$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2301: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3184 }
    New ctrl vector for $pmux cell $verific$select_10202$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2302: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3186 }
    New ctrl vector for $pmux cell $verific$select_10203$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2303: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3188 }
    New ctrl vector for $pmux cell $verific$select_10204$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2304: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3190 }
    New ctrl vector for $pmux cell $verific$select_10205$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2305: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3192 }
    New ctrl vector for $pmux cell $verific$select_10206$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2306: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3194 }
    New ctrl vector for $pmux cell $verific$select_10207$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2307: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3196 }
    New ctrl vector for $pmux cell $verific$select_10208$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2308: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3198 }
    New ctrl vector for $pmux cell $verific$select_10209$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2309: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3200 }
    New ctrl vector for $pmux cell $verific$select_10210$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2310: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3202 }
    New ctrl vector for $pmux cell $verific$select_10211$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2311: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3204 }
    New ctrl vector for $pmux cell $verific$select_10212$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2312: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3206 }
    New ctrl vector for $pmux cell $verific$select_10213$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2313: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3208 }
    New ctrl vector for $pmux cell $verific$select_10214$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2314: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3210 }
    New ctrl vector for $pmux cell $verific$select_10215$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2315: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3212 }
    New ctrl vector for $pmux cell $verific$select_10216$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2316: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3214 }
    New ctrl vector for $pmux cell $verific$select_10217$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2317: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3216 }
    New ctrl vector for $pmux cell $verific$select_10218$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2318: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3218 }
    New ctrl vector for $pmux cell $verific$select_10219$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2319: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3220 }
    New ctrl vector for $pmux cell $verific$select_10220$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2320: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3222 }
    New ctrl vector for $pmux cell $verific$select_10221$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2321: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3224 }
    New ctrl vector for $pmux cell $verific$select_10222$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2322: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3226 }
    New ctrl vector for $pmux cell $verific$select_10223$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2323: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3228 }
    New ctrl vector for $pmux cell $verific$select_10224$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2324: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3230 }
    New ctrl vector for $pmux cell $verific$select_10225$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2325: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3232 }
    New ctrl vector for $pmux cell $verific$select_10226$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2326: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3234 }
    New ctrl vector for $pmux cell $verific$select_10227$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2327: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3236 }
    New ctrl vector for $pmux cell $verific$select_10228$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2328: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3238 }
    New ctrl vector for $pmux cell $verific$select_10229$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2329: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3240 }
    New ctrl vector for $pmux cell $verific$select_10230$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2330: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3242 }
    New ctrl vector for $pmux cell $verific$select_10231$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2331: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3244 }
    New ctrl vector for $pmux cell $verific$select_10232$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2332: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3246 }
    New ctrl vector for $pmux cell $verific$select_10233$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2333: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3248 }
    New ctrl vector for $pmux cell $verific$select_10234$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2334: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3250 }
    New ctrl vector for $pmux cell $verific$select_10235$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2335: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3252 }
    New ctrl vector for $pmux cell $verific$select_10236$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2336: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3254 }
    New ctrl vector for $pmux cell $verific$select_10237$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2337: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3256 }
    New ctrl vector for $pmux cell $verific$select_10238$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2338: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3258 }
    New ctrl vector for $pmux cell $verific$select_10239$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2339: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3260 }
    New ctrl vector for $pmux cell $verific$select_10240$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2340: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3262 }
    New ctrl vector for $pmux cell $verific$select_10241$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2341: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3264 }
    New ctrl vector for $pmux cell $verific$select_10242$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2342: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3266 }
    New ctrl vector for $pmux cell $verific$select_10243$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2343: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3268 }
    New ctrl vector for $pmux cell $verific$select_10244$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2344: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3270 }
    New ctrl vector for $pmux cell $verific$select_10245$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2345: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3272 }
    New ctrl vector for $pmux cell $verific$select_10246$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2346: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3274 }
    New ctrl vector for $pmux cell $verific$select_10247$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2347: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3276 }
    New ctrl vector for $pmux cell $verific$select_10248$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2348: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3278 }
    New ctrl vector for $pmux cell $verific$select_10249$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2349: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3280 }
    New ctrl vector for $pmux cell $verific$select_10250$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2350: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3282 }
    New ctrl vector for $pmux cell $verific$select_10251$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2351: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3284 }
    New ctrl vector for $pmux cell $verific$select_10252$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2352: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3286 }
    New ctrl vector for $pmux cell $verific$select_10253$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2353: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3288 }
    New ctrl vector for $pmux cell $verific$select_10254$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2354: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3290 }
    New ctrl vector for $pmux cell $verific$select_10255$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2355: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3292 }
    New ctrl vector for $pmux cell $verific$select_10256$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2356: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3294 }
    New ctrl vector for $pmux cell $verific$select_10257$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2357: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3296 }
    New ctrl vector for $pmux cell $verific$select_10258$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2358: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3298 }
    New ctrl vector for $pmux cell $verific$select_10259$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2359: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3300 }
    New ctrl vector for $pmux cell $verific$select_10260$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2360: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3302 }
    New ctrl vector for $pmux cell $verific$select_10261$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2361: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3304 }
    New ctrl vector for $pmux cell $verific$select_10262$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2362: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3306 }
    New ctrl vector for $pmux cell $verific$select_10263$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2363: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3308 }
    New ctrl vector for $pmux cell $verific$select_10264$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2364: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3310 }
    New ctrl vector for $pmux cell $verific$select_10265$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2365: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3312 }
    New ctrl vector for $pmux cell $verific$select_10266$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2366: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3314 }
    New ctrl vector for $pmux cell $verific$select_10267$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2367: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3316 }
    New ctrl vector for $pmux cell $verific$select_10268$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2368: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3318 }
    New ctrl vector for $pmux cell $verific$select_10269$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2369: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3320 }
    New ctrl vector for $pmux cell $verific$select_10270$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2370: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3322 }
    New ctrl vector for $pmux cell $verific$select_10271$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2371: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3324 }
    New ctrl vector for $pmux cell $verific$select_10272$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2372: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3326 }
    New ctrl vector for $pmux cell $verific$select_10273$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2373: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3328 }
    New ctrl vector for $pmux cell $verific$select_10274$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2374: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3330 }
    New ctrl vector for $pmux cell $verific$select_10275$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2375: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3332 }
    New ctrl vector for $pmux cell $verific$select_10276$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2376: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3334 }
    New ctrl vector for $pmux cell $verific$select_10277$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2377: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3336 }
    New ctrl vector for $pmux cell $verific$select_10278$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2378: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3338 }
    New ctrl vector for $pmux cell $verific$select_10279$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2379: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3340 }
    New ctrl vector for $pmux cell $verific$select_10280$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2380: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3342 }
    New ctrl vector for $pmux cell $verific$select_10281$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2381: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3344 }
    New ctrl vector for $pmux cell $verific$select_10282$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2382: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3346 }
    New ctrl vector for $pmux cell $verific$select_10283$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2383: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3348 }
    New ctrl vector for $pmux cell $verific$select_10284$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2384: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3350 }
    New ctrl vector for $pmux cell $verific$select_10285$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2385: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3352 }
    New ctrl vector for $pmux cell $verific$select_10286$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2386: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3354 }
    New ctrl vector for $pmux cell $verific$select_10287$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2387: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3356 }
    New ctrl vector for $pmux cell $verific$select_10288$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2388: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3358 }
    New ctrl vector for $pmux cell $verific$select_10289$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2389: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3360 }
    New ctrl vector for $pmux cell $verific$select_10290$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2390: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3362 }
    New ctrl vector for $pmux cell $verific$select_10291$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2391: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3364 }
    New ctrl vector for $pmux cell $verific$select_10292$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2392: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3366 }
    New ctrl vector for $pmux cell $verific$select_10293$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2393: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3368 }
    New ctrl vector for $pmux cell $verific$select_10294$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2394: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3370 }
    New ctrl vector for $pmux cell $verific$select_10295$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2395: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3372 }
    New ctrl vector for $pmux cell $verific$select_10296$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2396: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3374 }
    New ctrl vector for $pmux cell $verific$select_10297$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2397: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3376 }
    New ctrl vector for $pmux cell $verific$select_10298$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2398: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3378 }
    New ctrl vector for $pmux cell $verific$select_10299$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2399: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3380 }
    New ctrl vector for $pmux cell $verific$select_10300$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2400: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3382 }
    New ctrl vector for $pmux cell $verific$select_10301$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2401: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3384 }
    New ctrl vector for $pmux cell $verific$select_10302$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2402: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3386 }
    New ctrl vector for $pmux cell $verific$select_10303$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2403: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3388 }
    New ctrl vector for $pmux cell $verific$select_10304$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2404: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3390 }
    New ctrl vector for $pmux cell $verific$select_10305$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2405: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3392 }
    New ctrl vector for $pmux cell $verific$select_10306$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2406: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3394 }
    New ctrl vector for $pmux cell $verific$select_10307$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2407: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3396 }
    New ctrl vector for $pmux cell $verific$select_10308$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2408: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3398 }
    New ctrl vector for $pmux cell $verific$select_10309$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2409: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3400 }
    New ctrl vector for $pmux cell $verific$select_10310$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2410: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3402 }
    New ctrl vector for $pmux cell $verific$select_10311$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2411: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3404 }
    New ctrl vector for $pmux cell $verific$select_10312$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2412: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3406 }
    New ctrl vector for $pmux cell $verific$select_10313$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2413: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3408 }
    New ctrl vector for $pmux cell $verific$select_10314$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2414: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3410 }
    New ctrl vector for $pmux cell $verific$select_10315$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2415: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3412 }
    New ctrl vector for $pmux cell $verific$select_10316$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2416: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3414 }
    New ctrl vector for $pmux cell $verific$select_10317$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2417: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3416 }
    New ctrl vector for $pmux cell $verific$select_10318$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2418: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3418 }
    New ctrl vector for $pmux cell $verific$select_10319$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2419: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3420 }
    New ctrl vector for $pmux cell $verific$select_10320$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2420: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3422 }
    New ctrl vector for $pmux cell $verific$select_10321$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2421: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3424 }
    New ctrl vector for $pmux cell $verific$select_10322$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2422: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3426 }
    New ctrl vector for $pmux cell $verific$select_10323$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2423: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3428 }
    New ctrl vector for $pmux cell $verific$select_10324$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2424: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3430 }
    New ctrl vector for $pmux cell $verific$select_10325$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2425: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3432 }
    New ctrl vector for $pmux cell $verific$select_10326$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2426: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3434 }
    New ctrl vector for $pmux cell $verific$select_10327$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2427: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3436 }
    New ctrl vector for $pmux cell $verific$select_10328$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2428: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3438 }
    New ctrl vector for $pmux cell $verific$select_10329$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2429: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3440 }
    New ctrl vector for $pmux cell $verific$select_10330$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2430: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3442 }
    New ctrl vector for $pmux cell $verific$select_10331$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2431: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3444 }
    New ctrl vector for $pmux cell $verific$select_10332$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2432: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3446 }
    New ctrl vector for $pmux cell $verific$select_10333$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2433: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3448 }
    New ctrl vector for $pmux cell $verific$select_10334$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2434: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3450 }
    New ctrl vector for $pmux cell $verific$select_10335$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2435: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3452 }
    New ctrl vector for $pmux cell $verific$select_10336$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2436: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3454 }
    New ctrl vector for $pmux cell $verific$select_10337$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2437: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3456 }
    New ctrl vector for $pmux cell $verific$select_10338$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2438: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3458 }
    New ctrl vector for $pmux cell $verific$select_10339$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2439: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3460 }
    New ctrl vector for $pmux cell $verific$select_10340$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2440: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3462 }
    New ctrl vector for $pmux cell $verific$select_10341$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2441: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3464 }
    New ctrl vector for $pmux cell $verific$select_10342$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2442: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3466 }
    New ctrl vector for $pmux cell $verific$select_10343$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2443: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3468 }
    New ctrl vector for $pmux cell $verific$select_10344$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2444: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3470 }
    New ctrl vector for $pmux cell $verific$select_10345$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2445: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3472 }
    New ctrl vector for $pmux cell $verific$select_10346$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2446: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3474 }
    New ctrl vector for $pmux cell $verific$select_10347$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2447: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3476 }
    New ctrl vector for $pmux cell $verific$select_10348$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2448: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3478 }
    New ctrl vector for $pmux cell $verific$select_10349$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2449: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3480 }
    New ctrl vector for $pmux cell $verific$select_10350$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2450: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3482 }
    New ctrl vector for $pmux cell $verific$select_10351$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2451: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3484 }
    New ctrl vector for $pmux cell $verific$select_10352$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2452: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3486 }
    New ctrl vector for $pmux cell $verific$select_10353$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2453: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3488 }
    New ctrl vector for $pmux cell $verific$select_10354$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2454: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3490 }
    New ctrl vector for $pmux cell $verific$select_10355$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2455: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3492 }
    New ctrl vector for $pmux cell $verific$select_10356$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2456: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3494 }
    New ctrl vector for $pmux cell $verific$select_10357$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2457: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3496 }
    New ctrl vector for $pmux cell $verific$select_10358$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2458: { $verific$n13427$23 $verific$n13407$17 $auto$opt_reduce.cc:134:opt_pmux$3498 }
    New ctrl vector for $pmux cell $verific$select_1376$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2200: { $verific$n13406$16 $verific$n13407$17 $verific$n13408$18 $verific$n13409$19 $auto$opt_reduce.cc:134:opt_pmux$3500 }
    New ctrl vector for $pmux cell $verific$select_1377$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2201: { $verific$n13406$16 $verific$n13407$17 $verific$n13409$19 $verific$n13410$20 $auto$opt_reduce.cc:134:opt_pmux$3502 }
    New ctrl vector for $pmux cell $verific$select_5475$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2460: { $verific$n13408$18 $verific$n13409$19 $verific$n13410$20 $auto$opt_reduce.cc:134:opt_pmux$3504 }
    New ctrl vector for $pmux cell $verific$select_5476$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2461: { $verific$n13409$19 $verific$n13410$20 $auto$opt_reduce.cc:134:opt_pmux$3506 }
    New ctrl vector for $pmux cell $verific$select_5479$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2464: { $verific$n13410$20 $auto$opt_reduce.cc:134:opt_pmux$3508 }
  Optimizing cells in module \rc4.
Performed a total of 261 changes.

7.18. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~768 debug messages>
Removed a total of 256 cells.

7.19. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $verific$mux_1368$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:125$2190 in front of them:
        $verific$add_1362$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:124$2187
        $verific$add_1366$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:125$2189

7.20. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$output_ready_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2467 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$j_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2468 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$i_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2465 ($aldff) from module rc4.
Removing never-active async load on $verific$discardCount_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2982 ($aldff) from module rc4.
Removing never-active async load on $verific$S[9]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2735 ($aldff) from module rc4.
Removing never-active async load on $verific$S[99]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2825 ($aldff) from module rc4.
Removing never-active async load on $verific$S[98]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2824 ($aldff) from module rc4.
Removing never-active async load on $verific$S[97]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2823 ($aldff) from module rc4.
Removing never-active async load on $verific$S[96]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2822 ($aldff) from module rc4.
Removing never-active async load on $verific$S[95]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2821 ($aldff) from module rc4.
Removing never-active async load on $verific$S[94]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2820 ($aldff) from module rc4.
Removing never-active async load on $verific$S[93]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2819 ($aldff) from module rc4.
Removing never-active async load on $verific$S[92]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2818 ($aldff) from module rc4.
Removing never-active async load on $verific$S[91]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2817 ($aldff) from module rc4.
Removing never-active async load on $verific$S[90]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2816 ($aldff) from module rc4.
Removing never-active async load on $verific$S[8]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2734 ($aldff) from module rc4.
Removing never-active async load on $verific$S[89]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2815 ($aldff) from module rc4.
Removing never-active async load on $verific$S[88]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2814 ($aldff) from module rc4.
Removing never-active async load on $verific$S[87]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2813 ($aldff) from module rc4.
Removing never-active async load on $verific$S[86]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2812 ($aldff) from module rc4.
Removing never-active async load on $verific$S[85]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2811 ($aldff) from module rc4.
Removing never-active async load on $verific$S[84]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2810 ($aldff) from module rc4.
Removing never-active async load on $verific$S[83]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2809 ($aldff) from module rc4.
Removing never-active async load on $verific$S[82]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2808 ($aldff) from module rc4.
Removing never-active async load on $verific$S[81]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2807 ($aldff) from module rc4.
Removing never-active async load on $verific$S[80]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2806 ($aldff) from module rc4.
Removing never-active async load on $verific$S[7]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2733 ($aldff) from module rc4.
Removing never-active async load on $verific$S[79]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2805 ($aldff) from module rc4.
Removing never-active async load on $verific$S[78]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2804 ($aldff) from module rc4.
Removing never-active async load on $verific$S[77]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2803 ($aldff) from module rc4.
Removing never-active async load on $verific$S[76]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2802 ($aldff) from module rc4.
Removing never-active async load on $verific$S[75]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2801 ($aldff) from module rc4.
Removing never-active async load on $verific$S[74]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2800 ($aldff) from module rc4.
Removing never-active async load on $verific$S[73]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2799 ($aldff) from module rc4.
Removing never-active async load on $verific$S[72]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2798 ($aldff) from module rc4.
Removing never-active async load on $verific$S[71]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2797 ($aldff) from module rc4.
Removing never-active async load on $verific$S[70]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2796 ($aldff) from module rc4.
Removing never-active async load on $verific$S[6]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2732 ($aldff) from module rc4.
Removing never-active async load on $verific$S[69]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2795 ($aldff) from module rc4.
Removing never-active async load on $verific$S[68]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2794 ($aldff) from module rc4.
Removing never-active async load on $verific$S[67]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2793 ($aldff) from module rc4.
Removing never-active async load on $verific$S[66]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2792 ($aldff) from module rc4.
Removing never-active async load on $verific$S[65]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2791 ($aldff) from module rc4.
Removing never-active async load on $verific$S[64]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2790 ($aldff) from module rc4.
Removing never-active async load on $verific$S[63]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2789 ($aldff) from module rc4.
Removing never-active async load on $verific$S[62]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2788 ($aldff) from module rc4.
Removing never-active async load on $verific$S[61]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2787 ($aldff) from module rc4.
Removing never-active async load on $verific$S[60]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2786 ($aldff) from module rc4.
Removing never-active async load on $verific$S[5]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2731 ($aldff) from module rc4.
Removing never-active async load on $verific$S[59]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2785 ($aldff) from module rc4.
Removing never-active async load on $verific$S[58]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2784 ($aldff) from module rc4.
Removing never-active async load on $verific$S[57]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2783 ($aldff) from module rc4.
Removing never-active async load on $verific$S[56]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2782 ($aldff) from module rc4.
Removing never-active async load on $verific$S[55]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2781 ($aldff) from module rc4.
Removing never-active async load on $verific$S[54]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2780 ($aldff) from module rc4.
Removing never-active async load on $verific$S[53]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2779 ($aldff) from module rc4.
Removing never-active async load on $verific$S[52]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2778 ($aldff) from module rc4.
Removing never-active async load on $verific$S[51]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2777 ($aldff) from module rc4.
Removing never-active async load on $verific$S[50]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2776 ($aldff) from module rc4.
Removing never-active async load on $verific$S[4]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2730 ($aldff) from module rc4.
Removing never-active async load on $verific$S[49]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2775 ($aldff) from module rc4.
Removing never-active async load on $verific$S[48]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2774 ($aldff) from module rc4.
Removing never-active async load on $verific$S[47]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2773 ($aldff) from module rc4.
Removing never-active async load on $verific$S[46]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2772 ($aldff) from module rc4.
Removing never-active async load on $verific$S[45]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2771 ($aldff) from module rc4.
Removing never-active async load on $verific$S[44]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2770 ($aldff) from module rc4.
Removing never-active async load on $verific$S[43]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2769 ($aldff) from module rc4.
Removing never-active async load on $verific$S[42]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2768 ($aldff) from module rc4.
Removing never-active async load on $verific$S[41]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2767 ($aldff) from module rc4.
Removing never-active async load on $verific$S[40]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2766 ($aldff) from module rc4.
Removing never-active async load on $verific$S[3]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2729 ($aldff) from module rc4.
Removing never-active async load on $verific$S[39]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2765 ($aldff) from module rc4.
Removing never-active async load on $verific$S[38]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2764 ($aldff) from module rc4.
Removing never-active async load on $verific$S[37]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2763 ($aldff) from module rc4.
Removing never-active async load on $verific$S[36]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2762 ($aldff) from module rc4.
Removing never-active async load on $verific$S[35]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2761 ($aldff) from module rc4.
Removing never-active async load on $verific$S[34]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2760 ($aldff) from module rc4.
Removing never-active async load on $verific$S[33]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2759 ($aldff) from module rc4.
Removing never-active async load on $verific$S[32]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2758 ($aldff) from module rc4.
Removing never-active async load on $verific$S[31]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2757 ($aldff) from module rc4.
Removing never-active async load on $verific$S[30]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2756 ($aldff) from module rc4.
Removing never-active async load on $verific$S[2]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2728 ($aldff) from module rc4.
Removing never-active async load on $verific$S[29]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2755 ($aldff) from module rc4.
Removing never-active async load on $verific$S[28]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2754 ($aldff) from module rc4.
Removing never-active async load on $verific$S[27]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2753 ($aldff) from module rc4.
Removing never-active async load on $verific$S[26]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2752 ($aldff) from module rc4.
Removing never-active async load on $verific$S[25]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2751 ($aldff) from module rc4.
Removing never-active async load on $verific$S[255]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2981 ($aldff) from module rc4.
Removing never-active async load on $verific$S[254]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2980 ($aldff) from module rc4.
Removing never-active async load on $verific$S[253]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2979 ($aldff) from module rc4.
Removing never-active async load on $verific$S[252]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2978 ($aldff) from module rc4.
Removing never-active async load on $verific$S[251]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2977 ($aldff) from module rc4.
Removing never-active async load on $verific$S[250]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2976 ($aldff) from module rc4.
Removing never-active async load on $verific$S[24]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2750 ($aldff) from module rc4.
Removing never-active async load on $verific$S[249]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2975 ($aldff) from module rc4.
Removing never-active async load on $verific$S[248]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2974 ($aldff) from module rc4.
Removing never-active async load on $verific$S[247]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2973 ($aldff) from module rc4.
Removing never-active async load on $verific$S[246]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2972 ($aldff) from module rc4.
Removing never-active async load on $verific$S[245]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2971 ($aldff) from module rc4.
Removing never-active async load on $verific$S[244]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2970 ($aldff) from module rc4.
Removing never-active async load on $verific$S[243]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2969 ($aldff) from module rc4.
Removing never-active async load on $verific$S[242]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2968 ($aldff) from module rc4.
Removing never-active async load on $verific$S[241]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2967 ($aldff) from module rc4.
Removing never-active async load on $verific$S[240]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2966 ($aldff) from module rc4.
Removing never-active async load on $verific$S[23]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2749 ($aldff) from module rc4.
Removing never-active async load on $verific$S[239]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2965 ($aldff) from module rc4.
Removing never-active async load on $verific$S[238]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2964 ($aldff) from module rc4.
Removing never-active async load on $verific$S[237]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2963 ($aldff) from module rc4.
Removing never-active async load on $verific$S[236]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2962 ($aldff) from module rc4.
Removing never-active async load on $verific$S[235]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2961 ($aldff) from module rc4.
Removing never-active async load on $verific$S[234]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2960 ($aldff) from module rc4.
Removing never-active async load on $verific$S[233]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2959 ($aldff) from module rc4.
Removing never-active async load on $verific$S[232]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2958 ($aldff) from module rc4.
Removing never-active async load on $verific$S[231]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2957 ($aldff) from module rc4.
Removing never-active async load on $verific$S[230]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2956 ($aldff) from module rc4.
Removing never-active async load on $verific$S[22]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2748 ($aldff) from module rc4.
Removing never-active async load on $verific$S[229]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2955 ($aldff) from module rc4.
Removing never-active async load on $verific$S[228]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2954 ($aldff) from module rc4.
Removing never-active async load on $verific$S[227]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2953 ($aldff) from module rc4.
Removing never-active async load on $verific$S[226]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2952 ($aldff) from module rc4.
Removing never-active async load on $verific$S[225]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2951 ($aldff) from module rc4.
Removing never-active async load on $verific$S[224]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2950 ($aldff) from module rc4.
Removing never-active async load on $verific$S[223]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2949 ($aldff) from module rc4.
Removing never-active async load on $verific$S[222]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2948 ($aldff) from module rc4.
Removing never-active async load on $verific$S[221]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2947 ($aldff) from module rc4.
Removing never-active async load on $verific$S[220]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2946 ($aldff) from module rc4.
Removing never-active async load on $verific$S[21]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2747 ($aldff) from module rc4.
Removing never-active async load on $verific$S[219]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2945 ($aldff) from module rc4.
Removing never-active async load on $verific$S[218]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2944 ($aldff) from module rc4.
Removing never-active async load on $verific$S[217]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2943 ($aldff) from module rc4.
Removing never-active async load on $verific$S[216]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2942 ($aldff) from module rc4.
Removing never-active async load on $verific$S[215]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2941 ($aldff) from module rc4.
Removing never-active async load on $verific$S[214]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2940 ($aldff) from module rc4.
Removing never-active async load on $verific$S[213]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2939 ($aldff) from module rc4.
Removing never-active async load on $verific$S[212]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2938 ($aldff) from module rc4.
Removing never-active async load on $verific$S[211]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2937 ($aldff) from module rc4.
Removing never-active async load on $verific$S[210]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2936 ($aldff) from module rc4.
Removing never-active async load on $verific$S[20]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2746 ($aldff) from module rc4.
Removing never-active async load on $verific$S[209]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2935 ($aldff) from module rc4.
Removing never-active async load on $verific$S[208]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2934 ($aldff) from module rc4.
Removing never-active async load on $verific$S[207]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2933 ($aldff) from module rc4.
Removing never-active async load on $verific$S[206]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2932 ($aldff) from module rc4.
Removing never-active async load on $verific$S[205]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2931 ($aldff) from module rc4.
Removing never-active async load on $verific$S[204]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2930 ($aldff) from module rc4.
Removing never-active async load on $verific$S[203]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2929 ($aldff) from module rc4.
Removing never-active async load on $verific$S[202]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2928 ($aldff) from module rc4.
Removing never-active async load on $verific$S[201]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2927 ($aldff) from module rc4.
Removing never-active async load on $verific$S[200]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2926 ($aldff) from module rc4.
Removing never-active async load on $verific$S[1]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2727 ($aldff) from module rc4.
Removing never-active async load on $verific$S[19]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2745 ($aldff) from module rc4.
Removing never-active async load on $verific$S[199]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2925 ($aldff) from module rc4.
Removing never-active async load on $verific$S[198]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2924 ($aldff) from module rc4.
Removing never-active async load on $verific$S[197]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2923 ($aldff) from module rc4.
Removing never-active async load on $verific$S[196]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2922 ($aldff) from module rc4.
Removing never-active async load on $verific$S[195]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2921 ($aldff) from module rc4.
Removing never-active async load on $verific$S[194]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2920 ($aldff) from module rc4.
Removing never-active async load on $verific$S[193]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2919 ($aldff) from module rc4.
Removing never-active async load on $verific$S[192]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2918 ($aldff) from module rc4.
Removing never-active async load on $verific$S[191]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2917 ($aldff) from module rc4.
Removing never-active async load on $verific$S[190]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2916 ($aldff) from module rc4.
Removing never-active async load on $verific$S[18]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2744 ($aldff) from module rc4.
Removing never-active async load on $verific$S[189]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2915 ($aldff) from module rc4.
Removing never-active async load on $verific$S[188]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2914 ($aldff) from module rc4.
Removing never-active async load on $verific$S[187]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2913 ($aldff) from module rc4.
Removing never-active async load on $verific$S[186]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2912 ($aldff) from module rc4.
Removing never-active async load on $verific$S[185]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2911 ($aldff) from module rc4.
Removing never-active async load on $verific$S[184]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2910 ($aldff) from module rc4.
Removing never-active async load on $verific$S[183]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2909 ($aldff) from module rc4.
Removing never-active async load on $verific$S[182]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2908 ($aldff) from module rc4.
Removing never-active async load on $verific$S[181]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2907 ($aldff) from module rc4.
Removing never-active async load on $verific$S[180]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2906 ($aldff) from module rc4.
Removing never-active async load on $verific$S[17]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2743 ($aldff) from module rc4.
Removing never-active async load on $verific$S[179]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2905 ($aldff) from module rc4.
Removing never-active async load on $verific$S[178]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2904 ($aldff) from module rc4.
Removing never-active async load on $verific$S[177]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2903 ($aldff) from module rc4.
Removing never-active async load on $verific$S[176]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2902 ($aldff) from module rc4.
Removing never-active async load on $verific$S[175]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2901 ($aldff) from module rc4.
Removing never-active async load on $verific$S[174]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2900 ($aldff) from module rc4.
Removing never-active async load on $verific$S[173]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2899 ($aldff) from module rc4.
Removing never-active async load on $verific$S[172]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2898 ($aldff) from module rc4.
Removing never-active async load on $verific$S[171]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2897 ($aldff) from module rc4.
Removing never-active async load on $verific$S[170]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2896 ($aldff) from module rc4.
Removing never-active async load on $verific$S[16]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2742 ($aldff) from module rc4.
Removing never-active async load on $verific$S[169]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2895 ($aldff) from module rc4.
Removing never-active async load on $verific$S[168]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2894 ($aldff) from module rc4.
Removing never-active async load on $verific$S[167]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2893 ($aldff) from module rc4.
Removing never-active async load on $verific$S[166]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2892 ($aldff) from module rc4.
Removing never-active async load on $verific$S[165]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2891 ($aldff) from module rc4.
Removing never-active async load on $verific$S[164]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2890 ($aldff) from module rc4.
Removing never-active async load on $verific$S[163]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2889 ($aldff) from module rc4.
Removing never-active async load on $verific$S[162]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2888 ($aldff) from module rc4.
Removing never-active async load on $verific$S[161]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2887 ($aldff) from module rc4.
Removing never-active async load on $verific$S[160]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2886 ($aldff) from module rc4.
Removing never-active async load on $verific$S[15]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2741 ($aldff) from module rc4.
Removing never-active async load on $verific$S[159]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2885 ($aldff) from module rc4.
Removing never-active async load on $verific$S[158]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2884 ($aldff) from module rc4.
Removing never-active async load on $verific$S[157]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2883 ($aldff) from module rc4.
Removing never-active async load on $verific$S[156]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2882 ($aldff) from module rc4.
Removing never-active async load on $verific$S[155]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2881 ($aldff) from module rc4.
Removing never-active async load on $verific$S[154]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2880 ($aldff) from module rc4.
Removing never-active async load on $verific$S[153]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2879 ($aldff) from module rc4.
Removing never-active async load on $verific$S[152]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2878 ($aldff) from module rc4.
Removing never-active async load on $verific$S[151]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2877 ($aldff) from module rc4.
Removing never-active async load on $verific$S[150]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2876 ($aldff) from module rc4.
Removing never-active async load on $verific$S[14]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2740 ($aldff) from module rc4.
Removing never-active async load on $verific$S[149]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2875 ($aldff) from module rc4.
Removing never-active async load on $verific$S[148]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2874 ($aldff) from module rc4.
Removing never-active async load on $verific$S[147]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2873 ($aldff) from module rc4.
Removing never-active async load on $verific$S[146]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2872 ($aldff) from module rc4.
Removing never-active async load on $verific$S[145]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2871 ($aldff) from module rc4.
Removing never-active async load on $verific$S[144]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2870 ($aldff) from module rc4.
Removing never-active async load on $verific$S[143]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2869 ($aldff) from module rc4.
Removing never-active async load on $verific$S[142]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2868 ($aldff) from module rc4.
Removing never-active async load on $verific$S[141]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2867 ($aldff) from module rc4.
Removing never-active async load on $verific$S[140]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2866 ($aldff) from module rc4.
Removing never-active async load on $verific$S[13]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2739 ($aldff) from module rc4.
Removing never-active async load on $verific$S[139]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2865 ($aldff) from module rc4.
Removing never-active async load on $verific$S[138]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2864 ($aldff) from module rc4.
Removing never-active async load on $verific$S[137]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2863 ($aldff) from module rc4.
Removing never-active async load on $verific$S[136]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2862 ($aldff) from module rc4.
Removing never-active async load on $verific$S[135]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2861 ($aldff) from module rc4.
Removing never-active async load on $verific$S[134]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2860 ($aldff) from module rc4.
Removing never-active async load on $verific$S[133]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2859 ($aldff) from module rc4.
Removing never-active async load on $verific$S[132]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2858 ($aldff) from module rc4.
Removing never-active async load on $verific$S[131]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2857 ($aldff) from module rc4.
Removing never-active async load on $verific$S[130]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2856 ($aldff) from module rc4.
Removing never-active async load on $verific$S[12]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2738 ($aldff) from module rc4.
Removing never-active async load on $verific$S[129]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2855 ($aldff) from module rc4.
Removing never-active async load on $verific$S[128]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2854 ($aldff) from module rc4.
Removing never-active async load on $verific$S[127]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2853 ($aldff) from module rc4.
Removing never-active async load on $verific$S[126]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2852 ($aldff) from module rc4.
Removing never-active async load on $verific$S[125]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2851 ($aldff) from module rc4.
Removing never-active async load on $verific$S[124]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2850 ($aldff) from module rc4.
Removing never-active async load on $verific$S[123]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2849 ($aldff) from module rc4.
Removing never-active async load on $verific$S[122]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2848 ($aldff) from module rc4.
Removing never-active async load on $verific$S[121]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2847 ($aldff) from module rc4.
Removing never-active async load on $verific$S[120]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2846 ($aldff) from module rc4.
Removing never-active async load on $verific$S[11]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2737 ($aldff) from module rc4.
Removing never-active async load on $verific$S[119]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2845 ($aldff) from module rc4.
Removing never-active async load on $verific$S[118]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2844 ($aldff) from module rc4.
Removing never-active async load on $verific$S[117]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2843 ($aldff) from module rc4.
Removing never-active async load on $verific$S[116]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2842 ($aldff) from module rc4.
Removing never-active async load on $verific$S[115]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2841 ($aldff) from module rc4.
Removing never-active async load on $verific$S[114]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2840 ($aldff) from module rc4.
Removing never-active async load on $verific$S[113]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2839 ($aldff) from module rc4.
Removing never-active async load on $verific$S[112]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2838 ($aldff) from module rc4.
Removing never-active async load on $verific$S[111]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2837 ($aldff) from module rc4.
Removing never-active async load on $verific$S[110]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2836 ($aldff) from module rc4.
Removing never-active async load on $verific$S[10]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2736 ($aldff) from module rc4.
Removing never-active async load on $verific$S[109]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2835 ($aldff) from module rc4.
Removing never-active async load on $verific$S[108]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2834 ($aldff) from module rc4.
Removing never-active async load on $verific$S[107]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2833 ($aldff) from module rc4.
Removing never-active async load on $verific$S[106]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2832 ($aldff) from module rc4.
Removing never-active async load on $verific$S[105]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2831 ($aldff) from module rc4.
Removing never-active async load on $verific$S[104]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2830 ($aldff) from module rc4.
Removing never-active async load on $verific$S[103]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2829 ($aldff) from module rc4.
Removing never-active async load on $verific$S[102]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2828 ($aldff) from module rc4.
Removing never-active async load on $verific$S[101]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2827 ($aldff) from module rc4.
Removing never-active async load on $verific$S[100]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2826 ($aldff) from module rc4.
Removing never-active async load on $verific$S[0]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2726 ($aldff) from module rc4.
Removing never-active async load on $verific$K_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2984 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$KSState_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2466 ($aldff) from module rc4.

7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 258 unused wires.
<suppressed ~1 debug messages>

7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~1 debug messages>

7.23. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

7.24. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.26. Executing OPT_SHARE pass.

7.27. Executing OPT_DFF pass (perform DFF optimizations).

7.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 2

7.30. Executing FSM pass (extract and optimize FSM).

7.30.1. Executing FSM_DETECT pass (finding FSMs in design).

7.30.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.30.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.30.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

7.30.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.30.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.30.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.30.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

7.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

7.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.36. Executing OPT_SHARE pass.

7.37. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$output_ready_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2467 ($adff) from module rc4 (D = $verific$n17545$25, Q = \output_ready).
Adding EN signal on $verific$j_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2468 ($adff) from module rc4 (D = $verific$n17523$847, Q = \j).
Adding EN signal on $verific$i_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2465 ($adff) from module rc4 (D = $verific$n13417$846, Q = \i).
Adding EN signal on $verific$discardCount_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2982 ($dff) from module rc4 (D = $verific$n17532$848, Q = \discardCount).
Adding EN signal on $verific$S[9]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2735 ($dff) from module rc4 (D = $verific$n22245$1117, Q = \S[9]).
Adding EN signal on $verific$S[99]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2825 ($dff) from module rc4 (D = $verific$n22335$1207, Q = \S[99]).
Adding EN signal on $verific$S[98]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2824 ($dff) from module rc4 (D = $verific$n22334$1206, Q = \S[98]).
Adding EN signal on $verific$S[97]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2823 ($dff) from module rc4 (D = $verific$n22333$1205, Q = \S[97]).
Adding EN signal on $verific$S[96]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2822 ($dff) from module rc4 (D = $verific$n22332$1204, Q = \S[96]).
Adding EN signal on $verific$S[95]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2821 ($dff) from module rc4 (D = $verific$n22331$1203, Q = \S[95]).
Adding EN signal on $verific$S[94]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2820 ($dff) from module rc4 (D = $verific$n22330$1202, Q = \S[94]).
Adding EN signal on $verific$S[93]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2819 ($dff) from module rc4 (D = $verific$n22329$1201, Q = \S[93]).
Adding EN signal on $verific$S[92]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2818 ($dff) from module rc4 (D = $verific$n22328$1200, Q = \S[92]).
Adding EN signal on $verific$S[91]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2817 ($dff) from module rc4 (D = $verific$n22327$1199, Q = \S[91]).
Adding EN signal on $verific$S[90]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2816 ($dff) from module rc4 (D = $verific$n22326$1198, Q = \S[90]).
Adding EN signal on $verific$S[8]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2734 ($dff) from module rc4 (D = $verific$n22244$1116, Q = \S[8]).
Adding EN signal on $verific$S[89]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2815 ($dff) from module rc4 (D = $verific$n22325$1197, Q = \S[89]).
Adding EN signal on $verific$S[88]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2814 ($dff) from module rc4 (D = $verific$n22324$1196, Q = \S[88]).
Adding EN signal on $verific$S[87]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2813 ($dff) from module rc4 (D = $verific$n22323$1195, Q = \S[87]).
Adding EN signal on $verific$S[86]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2812 ($dff) from module rc4 (D = $verific$n22322$1194, Q = \S[86]).
Adding EN signal on $verific$S[85]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2811 ($dff) from module rc4 (D = $verific$n22321$1193, Q = \S[85]).
Adding EN signal on $verific$S[84]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2810 ($dff) from module rc4 (D = $verific$n22320$1192, Q = \S[84]).
Adding EN signal on $verific$S[83]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2809 ($dff) from module rc4 (D = $verific$n22319$1191, Q = \S[83]).
Adding EN signal on $verific$S[82]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2808 ($dff) from module rc4 (D = $verific$n22318$1190, Q = \S[82]).
Adding EN signal on $verific$S[81]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2807 ($dff) from module rc4 (D = $verific$n22317$1189, Q = \S[81]).
Adding EN signal on $verific$S[80]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2806 ($dff) from module rc4 (D = $verific$n22316$1188, Q = \S[80]).
Adding EN signal on $verific$S[7]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2733 ($dff) from module rc4 (D = $verific$n22243$1115, Q = \S[7]).
Adding EN signal on $verific$S[79]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2805 ($dff) from module rc4 (D = $verific$n22315$1187, Q = \S[79]).
Adding EN signal on $verific$S[78]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2804 ($dff) from module rc4 (D = $verific$n22314$1186, Q = \S[78]).
Adding EN signal on $verific$S[77]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2803 ($dff) from module rc4 (D = $verific$n22313$1185, Q = \S[77]).
Adding EN signal on $verific$S[76]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2802 ($dff) from module rc4 (D = $verific$n22312$1184, Q = \S[76]).
Adding EN signal on $verific$S[75]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2801 ($dff) from module rc4 (D = $verific$n22311$1183, Q = \S[75]).
Adding EN signal on $verific$S[74]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2800 ($dff) from module rc4 (D = $verific$n22310$1182, Q = \S[74]).
Adding EN signal on $verific$S[73]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2799 ($dff) from module rc4 (D = $verific$n22309$1181, Q = \S[73]).
Adding EN signal on $verific$S[72]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2798 ($dff) from module rc4 (D = $verific$n22308$1180, Q = \S[72]).
Adding EN signal on $verific$S[71]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2797 ($dff) from module rc4 (D = $verific$n22307$1179, Q = \S[71]).
Adding EN signal on $verific$S[70]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2796 ($dff) from module rc4 (D = $verific$n22306$1178, Q = \S[70]).
Adding EN signal on $verific$S[6]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2732 ($dff) from module rc4 (D = $verific$n22242$1114, Q = \S[6]).
Adding EN signal on $verific$S[69]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2795 ($dff) from module rc4 (D = $verific$n22305$1177, Q = \S[69]).
Adding EN signal on $verific$S[68]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2794 ($dff) from module rc4 (D = $verific$n22304$1176, Q = \S[68]).
Adding EN signal on $verific$S[67]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2793 ($dff) from module rc4 (D = $verific$n22303$1175, Q = \S[67]).
Adding EN signal on $verific$S[66]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2792 ($dff) from module rc4 (D = $verific$n22302$1174, Q = \S[66]).
Adding EN signal on $verific$S[65]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2791 ($dff) from module rc4 (D = $verific$n22301$1173, Q = \S[65]).
Adding EN signal on $verific$S[64]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2790 ($dff) from module rc4 (D = $verific$n22300$1172, Q = \S[64]).
Adding EN signal on $verific$S[63]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2789 ($dff) from module rc4 (D = $verific$n22299$1171, Q = \S[63]).
Adding EN signal on $verific$S[62]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2788 ($dff) from module rc4 (D = $verific$n22298$1170, Q = \S[62]).
Adding EN signal on $verific$S[61]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2787 ($dff) from module rc4 (D = $verific$n22297$1169, Q = \S[61]).
Adding EN signal on $verific$S[60]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2786 ($dff) from module rc4 (D = $verific$n22296$1168, Q = \S[60]).
Adding EN signal on $verific$S[5]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2731 ($dff) from module rc4 (D = $verific$n22241$1113, Q = \S[5]).
Adding EN signal on $verific$S[59]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2785 ($dff) from module rc4 (D = $verific$n22295$1167, Q = \S[59]).
Adding EN signal on $verific$S[58]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2784 ($dff) from module rc4 (D = $verific$n22294$1166, Q = \S[58]).
Adding EN signal on $verific$S[57]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2783 ($dff) from module rc4 (D = $verific$n22293$1165, Q = \S[57]).
Adding EN signal on $verific$S[56]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2782 ($dff) from module rc4 (D = $verific$n22292$1164, Q = \S[56]).
Adding EN signal on $verific$S[55]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2781 ($dff) from module rc4 (D = $verific$n22291$1163, Q = \S[55]).
Adding EN signal on $verific$S[54]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2780 ($dff) from module rc4 (D = $verific$n22290$1162, Q = \S[54]).
Adding EN signal on $verific$S[53]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2779 ($dff) from module rc4 (D = $verific$n22289$1161, Q = \S[53]).
Adding EN signal on $verific$S[52]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2778 ($dff) from module rc4 (D = $verific$n22288$1160, Q = \S[52]).
Adding EN signal on $verific$S[51]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2777 ($dff) from module rc4 (D = $verific$n22287$1159, Q = \S[51]).
Adding EN signal on $verific$S[50]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2776 ($dff) from module rc4 (D = $verific$n22286$1158, Q = \S[50]).
Adding EN signal on $verific$S[4]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2730 ($dff) from module rc4 (D = $verific$n22240$850, Q = \S[4]).
Adding EN signal on $verific$S[49]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2775 ($dff) from module rc4 (D = $verific$n22285$1157, Q = \S[49]).
Adding EN signal on $verific$S[48]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2774 ($dff) from module rc4 (D = $verific$n22284$1156, Q = \S[48]).
Adding EN signal on $verific$S[47]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2773 ($dff) from module rc4 (D = $verific$n22283$1155, Q = \S[47]).
Adding EN signal on $verific$S[46]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2772 ($dff) from module rc4 (D = $verific$n22282$1154, Q = \S[46]).
Adding EN signal on $verific$S[45]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2771 ($dff) from module rc4 (D = $verific$n22281$1153, Q = \S[45]).
Adding EN signal on $verific$S[44]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2770 ($dff) from module rc4 (D = $verific$n22280$1152, Q = \S[44]).
Adding EN signal on $verific$S[43]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2769 ($dff) from module rc4 (D = $verific$n22279$1151, Q = \S[43]).
Adding EN signal on $verific$S[42]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2768 ($dff) from module rc4 (D = $verific$n22278$1150, Q = \S[42]).
Adding EN signal on $verific$S[41]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2767 ($dff) from module rc4 (D = $verific$n22277$1149, Q = \S[41]).
Adding EN signal on $verific$S[40]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2766 ($dff) from module rc4 (D = $verific$n22276$1148, Q = \S[40]).
Adding EN signal on $verific$S[3]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2729 ($dff) from module rc4 (D = $verific$n22239$851, Q = \S[3]).
Adding EN signal on $verific$S[39]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2765 ($dff) from module rc4 (D = $verific$n22275$1147, Q = \S[39]).
Adding EN signal on $verific$S[38]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2764 ($dff) from module rc4 (D = $verific$n22274$1146, Q = \S[38]).
Adding EN signal on $verific$S[37]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2763 ($dff) from module rc4 (D = $verific$n22273$1145, Q = \S[37]).
Adding EN signal on $verific$S[36]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2762 ($dff) from module rc4 (D = $verific$n22272$1144, Q = \S[36]).
Adding EN signal on $verific$S[35]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2761 ($dff) from module rc4 (D = $verific$n22271$1143, Q = \S[35]).
Adding EN signal on $verific$S[34]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2760 ($dff) from module rc4 (D = $verific$n22270$1142, Q = \S[34]).
Adding EN signal on $verific$S[33]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2759 ($dff) from module rc4 (D = $verific$n22269$1141, Q = \S[33]).
Adding EN signal on $verific$S[32]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2758 ($dff) from module rc4 (D = $verific$n22268$1140, Q = \S[32]).
Adding EN signal on $verific$S[31]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2757 ($dff) from module rc4 (D = $verific$n22267$1139, Q = \S[31]).
Adding EN signal on $verific$S[30]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2756 ($dff) from module rc4 (D = $verific$n22266$1138, Q = \S[30]).
Adding EN signal on $verific$S[2]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2728 ($dff) from module rc4 (D = $verific$n22238$852, Q = \S[2]).
Adding EN signal on $verific$S[29]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2755 ($dff) from module rc4 (D = $verific$n22265$1137, Q = \S[29]).
Adding EN signal on $verific$S[28]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2754 ($dff) from module rc4 (D = $verific$n22264$1136, Q = \S[28]).
Adding EN signal on $verific$S[27]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2753 ($dff) from module rc4 (D = $verific$n22263$1135, Q = \S[27]).
Adding EN signal on $verific$S[26]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2752 ($dff) from module rc4 (D = $verific$n22262$1134, Q = \S[26]).
Adding EN signal on $verific$S[25]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2751 ($dff) from module rc4 (D = $verific$n22261$1133, Q = \S[25]).
Adding EN signal on $verific$S[255]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2981 ($dff) from module rc4 (D = $verific$n22491$1363, Q = \S[255]).
Adding EN signal on $verific$S[254]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2980 ($dff) from module rc4 (D = $verific$n22490$1362, Q = \S[254]).
Adding EN signal on $verific$S[253]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2979 ($dff) from module rc4 (D = $verific$n22489$1361, Q = \S[253]).
Adding EN signal on $verific$S[252]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2978 ($dff) from module rc4 (D = $verific$n22488$1360, Q = \S[252]).
Adding EN signal on $verific$S[251]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2977 ($dff) from module rc4 (D = $verific$n22487$1359, Q = \S[251]).
Adding EN signal on $verific$S[250]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2976 ($dff) from module rc4 (D = $verific$n22486$1358, Q = \S[250]).
Adding EN signal on $verific$S[24]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2750 ($dff) from module rc4 (D = $verific$n22260$1132, Q = \S[24]).
Adding EN signal on $verific$S[249]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2975 ($dff) from module rc4 (D = $verific$n22485$1357, Q = \S[249]).
Adding EN signal on $verific$S[248]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2974 ($dff) from module rc4 (D = $verific$n22484$1356, Q = \S[248]).
Adding EN signal on $verific$S[247]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2973 ($dff) from module rc4 (D = $verific$n22483$1355, Q = \S[247]).
Adding EN signal on $verific$S[246]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2972 ($dff) from module rc4 (D = $verific$n22482$1354, Q = \S[246]).
Adding EN signal on $verific$S[245]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2971 ($dff) from module rc4 (D = $verific$n22481$1353, Q = \S[245]).
Adding EN signal on $verific$S[244]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2970 ($dff) from module rc4 (D = $verific$n22480$1352, Q = \S[244]).
Adding EN signal on $verific$S[243]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2969 ($dff) from module rc4 (D = $verific$n22479$1351, Q = \S[243]).
Adding EN signal on $verific$S[242]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2968 ($dff) from module rc4 (D = $verific$n22478$1350, Q = \S[242]).
Adding EN signal on $verific$S[241]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2967 ($dff) from module rc4 (D = $verific$n22477$1349, Q = \S[241]).
Adding EN signal on $verific$S[240]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2966 ($dff) from module rc4 (D = $verific$n22476$1348, Q = \S[240]).
Adding EN signal on $verific$S[23]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2749 ($dff) from module rc4 (D = $verific$n22259$1131, Q = \S[23]).
Adding EN signal on $verific$S[239]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2965 ($dff) from module rc4 (D = $verific$n22475$1347, Q = \S[239]).
Adding EN signal on $verific$S[238]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2964 ($dff) from module rc4 (D = $verific$n22474$1346, Q = \S[238]).
Adding EN signal on $verific$S[237]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2963 ($dff) from module rc4 (D = $verific$n22473$1345, Q = \S[237]).
Adding EN signal on $verific$S[236]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2962 ($dff) from module rc4 (D = $verific$n22472$1344, Q = \S[236]).
Adding EN signal on $verific$S[235]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2961 ($dff) from module rc4 (D = $verific$n22471$1343, Q = \S[235]).
Adding EN signal on $verific$S[234]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2960 ($dff) from module rc4 (D = $verific$n22470$1342, Q = \S[234]).
Adding EN signal on $verific$S[233]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2959 ($dff) from module rc4 (D = $verific$n22469$1341, Q = \S[233]).
Adding EN signal on $verific$S[232]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2958 ($dff) from module rc4 (D = $verific$n22468$1340, Q = \S[232]).
Adding EN signal on $verific$S[231]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2957 ($dff) from module rc4 (D = $verific$n22467$1339, Q = \S[231]).
Adding EN signal on $verific$S[230]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2956 ($dff) from module rc4 (D = $verific$n22466$1338, Q = \S[230]).
Adding EN signal on $verific$S[22]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2748 ($dff) from module rc4 (D = $verific$n22258$1130, Q = \S[22]).
Adding EN signal on $verific$S[229]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2955 ($dff) from module rc4 (D = $verific$n22465$1337, Q = \S[229]).
Adding EN signal on $verific$S[228]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2954 ($dff) from module rc4 (D = $verific$n22464$1336, Q = \S[228]).
Adding EN signal on $verific$S[227]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2953 ($dff) from module rc4 (D = $verific$n22463$1335, Q = \S[227]).
Adding EN signal on $verific$S[226]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2952 ($dff) from module rc4 (D = $verific$n22462$1334, Q = \S[226]).
Adding EN signal on $verific$S[225]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2951 ($dff) from module rc4 (D = $verific$n22461$1333, Q = \S[225]).
Adding EN signal on $verific$S[224]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2950 ($dff) from module rc4 (D = $verific$n22460$1332, Q = \S[224]).
Adding EN signal on $verific$S[223]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2949 ($dff) from module rc4 (D = $verific$n22459$1331, Q = \S[223]).
Adding EN signal on $verific$S[222]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2948 ($dff) from module rc4 (D = $verific$n22458$1330, Q = \S[222]).
Adding EN signal on $verific$S[221]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2947 ($dff) from module rc4 (D = $verific$n22457$1329, Q = \S[221]).
Adding EN signal on $verific$S[220]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2946 ($dff) from module rc4 (D = $verific$n22456$1328, Q = \S[220]).
Adding EN signal on $verific$S[21]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2747 ($dff) from module rc4 (D = $verific$n22257$1129, Q = \S[21]).
Adding EN signal on $verific$S[219]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2945 ($dff) from module rc4 (D = $verific$n22455$1327, Q = \S[219]).
Adding EN signal on $verific$S[218]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2944 ($dff) from module rc4 (D = $verific$n22454$1326, Q = \S[218]).
Adding EN signal on $verific$S[217]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2943 ($dff) from module rc4 (D = $verific$n22453$1325, Q = \S[217]).
Adding EN signal on $verific$S[216]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2942 ($dff) from module rc4 (D = $verific$n22452$1324, Q = \S[216]).
Adding EN signal on $verific$S[215]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2941 ($dff) from module rc4 (D = $verific$n22451$1323, Q = \S[215]).
Adding EN signal on $verific$S[214]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2940 ($dff) from module rc4 (D = $verific$n22450$1322, Q = \S[214]).
Adding EN signal on $verific$S[213]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2939 ($dff) from module rc4 (D = $verific$n22449$1321, Q = \S[213]).
Adding EN signal on $verific$S[212]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2938 ($dff) from module rc4 (D = $verific$n22448$1320, Q = \S[212]).
Adding EN signal on $verific$S[211]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2937 ($dff) from module rc4 (D = $verific$n22447$1319, Q = \S[211]).
Adding EN signal on $verific$S[210]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2936 ($dff) from module rc4 (D = $verific$n22446$1318, Q = \S[210]).
Adding EN signal on $verific$S[20]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2746 ($dff) from module rc4 (D = $verific$n22256$1128, Q = \S[20]).
Adding EN signal on $verific$S[209]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2935 ($dff) from module rc4 (D = $verific$n22445$1317, Q = \S[209]).
Adding EN signal on $verific$S[208]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2934 ($dff) from module rc4 (D = $verific$n22444$1316, Q = \S[208]).
Adding EN signal on $verific$S[207]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2933 ($dff) from module rc4 (D = $verific$n22443$1315, Q = \S[207]).
Adding EN signal on $verific$S[206]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2932 ($dff) from module rc4 (D = $verific$n22442$1314, Q = \S[206]).
Adding EN signal on $verific$S[205]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2931 ($dff) from module rc4 (D = $verific$n22441$1313, Q = \S[205]).
Adding EN signal on $verific$S[204]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2930 ($dff) from module rc4 (D = $verific$n22440$1312, Q = \S[204]).
Adding EN signal on $verific$S[203]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2929 ($dff) from module rc4 (D = $verific$n22439$1311, Q = \S[203]).
Adding EN signal on $verific$S[202]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2928 ($dff) from module rc4 (D = $verific$n22438$1310, Q = \S[202]).
Adding EN signal on $verific$S[201]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2927 ($dff) from module rc4 (D = $verific$n22437$1309, Q = \S[201]).
Adding EN signal on $verific$S[200]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2926 ($dff) from module rc4 (D = $verific$n22436$1308, Q = \S[200]).
Adding EN signal on $verific$S[1]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2727 ($dff) from module rc4 (D = $verific$n22237$853, Q = \S[1]).
Adding EN signal on $verific$S[19]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2745 ($dff) from module rc4 (D = $verific$n22255$1127, Q = \S[19]).
Adding EN signal on $verific$S[199]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2925 ($dff) from module rc4 (D = $verific$n22435$1307, Q = \S[199]).
Adding EN signal on $verific$S[198]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2924 ($dff) from module rc4 (D = $verific$n22434$1306, Q = \S[198]).
Adding EN signal on $verific$S[197]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2923 ($dff) from module rc4 (D = $verific$n22433$1305, Q = \S[197]).
Adding EN signal on $verific$S[196]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2922 ($dff) from module rc4 (D = $verific$n22432$1304, Q = \S[196]).
Adding EN signal on $verific$S[195]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2921 ($dff) from module rc4 (D = $verific$n22431$1303, Q = \S[195]).
Adding EN signal on $verific$S[194]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2920 ($dff) from module rc4 (D = $verific$n22430$1302, Q = \S[194]).
Adding EN signal on $verific$S[193]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2919 ($dff) from module rc4 (D = $verific$n22429$1301, Q = \S[193]).
Adding EN signal on $verific$S[192]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2918 ($dff) from module rc4 (D = $verific$n22428$1300, Q = \S[192]).
Adding EN signal on $verific$S[191]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2917 ($dff) from module rc4 (D = $verific$n22427$1299, Q = \S[191]).
Adding EN signal on $verific$S[190]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2916 ($dff) from module rc4 (D = $verific$n22426$1298, Q = \S[190]).
Adding EN signal on $verific$S[18]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2744 ($dff) from module rc4 (D = $verific$n22254$1126, Q = \S[18]).
Adding EN signal on $verific$S[189]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2915 ($dff) from module rc4 (D = $verific$n22425$1297, Q = \S[189]).
Adding EN signal on $verific$S[188]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2914 ($dff) from module rc4 (D = $verific$n22424$1296, Q = \S[188]).
Adding EN signal on $verific$S[187]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2913 ($dff) from module rc4 (D = $verific$n22423$1295, Q = \S[187]).
Adding EN signal on $verific$S[186]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2912 ($dff) from module rc4 (D = $verific$n22422$1294, Q = \S[186]).
Adding EN signal on $verific$S[185]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2911 ($dff) from module rc4 (D = $verific$n22421$1293, Q = \S[185]).
Adding EN signal on $verific$S[184]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2910 ($dff) from module rc4 (D = $verific$n22420$1292, Q = \S[184]).
Adding EN signal on $verific$S[183]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2909 ($dff) from module rc4 (D = $verific$n22419$1291, Q = \S[183]).
Adding EN signal on $verific$S[182]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2908 ($dff) from module rc4 (D = $verific$n22418$1290, Q = \S[182]).
Adding EN signal on $verific$S[181]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2907 ($dff) from module rc4 (D = $verific$n22417$1289, Q = \S[181]).
Adding EN signal on $verific$S[180]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2906 ($dff) from module rc4 (D = $verific$n22416$1288, Q = \S[180]).
Adding EN signal on $verific$S[17]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2743 ($dff) from module rc4 (D = $verific$n22253$1125, Q = \S[17]).
Adding EN signal on $verific$S[179]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2905 ($dff) from module rc4 (D = $verific$n22415$1287, Q = \S[179]).
Adding EN signal on $verific$S[178]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2904 ($dff) from module rc4 (D = $verific$n22414$1286, Q = \S[178]).
Adding EN signal on $verific$S[177]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2903 ($dff) from module rc4 (D = $verific$n22413$1285, Q = \S[177]).
Adding EN signal on $verific$S[176]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2902 ($dff) from module rc4 (D = $verific$n22412$1284, Q = \S[176]).
Adding EN signal on $verific$S[175]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2901 ($dff) from module rc4 (D = $verific$n22411$1283, Q = \S[175]).
Adding EN signal on $verific$S[174]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2900 ($dff) from module rc4 (D = $verific$n22410$1282, Q = \S[174]).
Adding EN signal on $verific$S[173]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2899 ($dff) from module rc4 (D = $verific$n22409$1281, Q = \S[173]).
Adding EN signal on $verific$S[172]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2898 ($dff) from module rc4 (D = $verific$n22408$1280, Q = \S[172]).
Adding EN signal on $verific$S[171]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2897 ($dff) from module rc4 (D = $verific$n22407$1279, Q = \S[171]).
Adding EN signal on $verific$S[170]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2896 ($dff) from module rc4 (D = $verific$n22406$1278, Q = \S[170]).
Adding EN signal on $verific$S[16]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2742 ($dff) from module rc4 (D = $verific$n22252$1124, Q = \S[16]).
Adding EN signal on $verific$S[169]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2895 ($dff) from module rc4 (D = $verific$n22405$1277, Q = \S[169]).
Adding EN signal on $verific$S[168]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2894 ($dff) from module rc4 (D = $verific$n22404$1276, Q = \S[168]).
Adding EN signal on $verific$S[167]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2893 ($dff) from module rc4 (D = $verific$n22403$1275, Q = \S[167]).
Adding EN signal on $verific$S[166]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2892 ($dff) from module rc4 (D = $verific$n22402$1274, Q = \S[166]).
Adding EN signal on $verific$S[165]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2891 ($dff) from module rc4 (D = $verific$n22401$1273, Q = \S[165]).
Adding EN signal on $verific$S[164]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2890 ($dff) from module rc4 (D = $verific$n22400$1272, Q = \S[164]).
Adding EN signal on $verific$S[163]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2889 ($dff) from module rc4 (D = $verific$n22399$1271, Q = \S[163]).
Adding EN signal on $verific$S[162]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2888 ($dff) from module rc4 (D = $verific$n22398$1270, Q = \S[162]).
Adding EN signal on $verific$S[161]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2887 ($dff) from module rc4 (D = $verific$n22397$1269, Q = \S[161]).
Adding EN signal on $verific$S[160]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2886 ($dff) from module rc4 (D = $verific$n22396$1268, Q = \S[160]).
Adding EN signal on $verific$S[15]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2741 ($dff) from module rc4 (D = $verific$n22251$1123, Q = \S[15]).
Adding EN signal on $verific$S[159]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2885 ($dff) from module rc4 (D = $verific$n22395$1267, Q = \S[159]).
Adding EN signal on $verific$S[158]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2884 ($dff) from module rc4 (D = $verific$n22394$1266, Q = \S[158]).
Adding EN signal on $verific$S[157]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2883 ($dff) from module rc4 (D = $verific$n22393$1265, Q = \S[157]).
Adding EN signal on $verific$S[156]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2882 ($dff) from module rc4 (D = $verific$n22392$1264, Q = \S[156]).
Adding EN signal on $verific$S[155]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2881 ($dff) from module rc4 (D = $verific$n22391$1263, Q = \S[155]).
Adding EN signal on $verific$S[154]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2880 ($dff) from module rc4 (D = $verific$n22390$1262, Q = \S[154]).
Adding EN signal on $verific$S[153]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2879 ($dff) from module rc4 (D = $verific$n22389$1261, Q = \S[153]).
Adding EN signal on $verific$S[152]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2878 ($dff) from module rc4 (D = $verific$n22388$1260, Q = \S[152]).
Adding EN signal on $verific$S[151]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2877 ($dff) from module rc4 (D = $verific$n22387$1259, Q = \S[151]).
Adding EN signal on $verific$S[150]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2876 ($dff) from module rc4 (D = $verific$n22386$1258, Q = \S[150]).
Adding EN signal on $verific$S[14]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2740 ($dff) from module rc4 (D = $verific$n22250$1122, Q = \S[14]).
Adding EN signal on $verific$S[149]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2875 ($dff) from module rc4 (D = $verific$n22385$1257, Q = \S[149]).
Adding EN signal on $verific$S[148]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2874 ($dff) from module rc4 (D = $verific$n22384$1256, Q = \S[148]).
Adding EN signal on $verific$S[147]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2873 ($dff) from module rc4 (D = $verific$n22383$1255, Q = \S[147]).
Adding EN signal on $verific$S[146]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2872 ($dff) from module rc4 (D = $verific$n22382$1254, Q = \S[146]).
Adding EN signal on $verific$S[145]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2871 ($dff) from module rc4 (D = $verific$n22381$1253, Q = \S[145]).
Adding EN signal on $verific$S[144]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2870 ($dff) from module rc4 (D = $verific$n22380$1252, Q = \S[144]).
Adding EN signal on $verific$S[143]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2869 ($dff) from module rc4 (D = $verific$n22379$1251, Q = \S[143]).
Adding EN signal on $verific$S[142]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2868 ($dff) from module rc4 (D = $verific$n22378$1250, Q = \S[142]).
Adding EN signal on $verific$S[141]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2867 ($dff) from module rc4 (D = $verific$n22377$1249, Q = \S[141]).
Adding EN signal on $verific$S[140]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2866 ($dff) from module rc4 (D = $verific$n22376$1248, Q = \S[140]).
Adding EN signal on $verific$S[13]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2739 ($dff) from module rc4 (D = $verific$n22249$1121, Q = \S[13]).
Adding EN signal on $verific$S[139]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2865 ($dff) from module rc4 (D = $verific$n22375$1247, Q = \S[139]).
Adding EN signal on $verific$S[138]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2864 ($dff) from module rc4 (D = $verific$n22374$1246, Q = \S[138]).
Adding EN signal on $verific$S[137]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2863 ($dff) from module rc4 (D = $verific$n22373$1245, Q = \S[137]).
Adding EN signal on $verific$S[136]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2862 ($dff) from module rc4 (D = $verific$n22372$1244, Q = \S[136]).
Adding EN signal on $verific$S[135]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2861 ($dff) from module rc4 (D = $verific$n22371$1243, Q = \S[135]).
Adding EN signal on $verific$S[134]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2860 ($dff) from module rc4 (D = $verific$n22370$1242, Q = \S[134]).
Adding EN signal on $verific$S[133]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2859 ($dff) from module rc4 (D = $verific$n22369$1241, Q = \S[133]).
Adding EN signal on $verific$S[132]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2858 ($dff) from module rc4 (D = $verific$n22368$1240, Q = \S[132]).
Adding EN signal on $verific$S[131]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2857 ($dff) from module rc4 (D = $verific$n22367$1239, Q = \S[131]).
Adding EN signal on $verific$S[130]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2856 ($dff) from module rc4 (D = $verific$n22366$1238, Q = \S[130]).
Adding EN signal on $verific$S[12]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2738 ($dff) from module rc4 (D = $verific$n22248$1120, Q = \S[12]).
Adding EN signal on $verific$S[129]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2855 ($dff) from module rc4 (D = $verific$n22365$1237, Q = \S[129]).
Adding EN signal on $verific$S[128]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2854 ($dff) from module rc4 (D = $verific$n22364$1236, Q = \S[128]).
Adding EN signal on $verific$S[127]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2853 ($dff) from module rc4 (D = $verific$n22363$1235, Q = \S[127]).
Adding EN signal on $verific$S[126]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2852 ($dff) from module rc4 (D = $verific$n22362$1234, Q = \S[126]).
Adding EN signal on $verific$S[125]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2851 ($dff) from module rc4 (D = $verific$n22361$1233, Q = \S[125]).
Adding EN signal on $verific$S[124]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2850 ($dff) from module rc4 (D = $verific$n22360$1232, Q = \S[124]).
Adding EN signal on $verific$S[123]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2849 ($dff) from module rc4 (D = $verific$n22359$1231, Q = \S[123]).
Adding EN signal on $verific$S[122]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2848 ($dff) from module rc4 (D = $verific$n22358$1230, Q = \S[122]).
Adding EN signal on $verific$S[121]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2847 ($dff) from module rc4 (D = $verific$n22357$1229, Q = \S[121]).
Adding EN signal on $verific$S[120]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2846 ($dff) from module rc4 (D = $verific$n22356$1228, Q = \S[120]).
Adding EN signal on $verific$S[11]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2737 ($dff) from module rc4 (D = $verific$n22247$1119, Q = \S[11]).
Adding EN signal on $verific$S[119]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2845 ($dff) from module rc4 (D = $verific$n22355$1227, Q = \S[119]).
Adding EN signal on $verific$S[118]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2844 ($dff) from module rc4 (D = $verific$n22354$1226, Q = \S[118]).
Adding EN signal on $verific$S[117]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2843 ($dff) from module rc4 (D = $verific$n22353$1225, Q = \S[117]).
Adding EN signal on $verific$S[116]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2842 ($dff) from module rc4 (D = $verific$n22352$1224, Q = \S[116]).
Adding EN signal on $verific$S[115]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2841 ($dff) from module rc4 (D = $verific$n22351$1223, Q = \S[115]).
Adding EN signal on $verific$S[114]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2840 ($dff) from module rc4 (D = $verific$n22350$1222, Q = \S[114]).
Adding EN signal on $verific$S[113]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2839 ($dff) from module rc4 (D = $verific$n22349$1221, Q = \S[113]).
Adding EN signal on $verific$S[112]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2838 ($dff) from module rc4 (D = $verific$n22348$1220, Q = \S[112]).
Adding EN signal on $verific$S[111]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2837 ($dff) from module rc4 (D = $verific$n22347$1219, Q = \S[111]).
Adding EN signal on $verific$S[110]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2836 ($dff) from module rc4 (D = $verific$n22346$1218, Q = \S[110]).
Adding EN signal on $verific$S[10]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2736 ($dff) from module rc4 (D = $verific$n22246$1118, Q = \S[10]).
Adding EN signal on $verific$S[109]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2835 ($dff) from module rc4 (D = $verific$n22345$1217, Q = \S[109]).
Adding EN signal on $verific$S[108]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2834 ($dff) from module rc4 (D = $verific$n22344$1216, Q = \S[108]).
Adding EN signal on $verific$S[107]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2833 ($dff) from module rc4 (D = $verific$n22343$1215, Q = \S[107]).
Adding EN signal on $verific$S[106]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2832 ($dff) from module rc4 (D = $verific$n22342$1214, Q = \S[106]).
Adding EN signal on $verific$S[105]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2831 ($dff) from module rc4 (D = $verific$n22341$1213, Q = \S[105]).
Adding EN signal on $verific$S[104]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2830 ($dff) from module rc4 (D = $verific$n22340$1212, Q = \S[104]).
Adding EN signal on $verific$S[103]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2829 ($dff) from module rc4 (D = $verific$n22339$1211, Q = \S[103]).
Adding EN signal on $verific$S[102]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2828 ($dff) from module rc4 (D = $verific$n22338$1210, Q = \S[102]).
Adding EN signal on $verific$S[101]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2827 ($dff) from module rc4 (D = $verific$n22337$1209, Q = \S[101]).
Adding EN signal on $verific$S[100]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2826 ($dff) from module rc4 (D = $verific$n22336$1208, Q = \S[100]).
Adding EN signal on $verific$S[0]_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2726 ($dff) from module rc4 (D = $verific$n22236$855, Q = \S[0]).
Adding EN signal on $verific$K_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2984 ($dff) from module rc4 (D = $verific$n17546$849, Q = \K).
Adding EN signal on $verific$KSState_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2466 ($adff) from module rc4 (D = $verific$n13412$845, Q = \KSState).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$6365 ($adffe) from module rc4.

7.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 258 unused cells and 258 unused wires.
<suppressed ~259 debug messages>

7.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~263 debug messages>

7.40. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

7.41. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~1545 debug messages>
Removed a total of 515 cells.

7.43. Executing OPT_SHARE pass.

7.44. Executing OPT_DFF pass (perform DFF optimizations).

7.45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 1 unused cells and 516 unused wires.
<suppressed ~2 debug messages>

7.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

7.47. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

7.48. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.50. Executing OPT_SHARE pass.

7.51. Executing OPT_DFF pass (perform DFF optimizations).

7.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

7.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 3

7.54. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3808 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3786 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3797 ($ne).
Removed top 5 bits (of 8) from port B of cell rc4.$verific$equal_9$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:70$1372 ($eq).
Removed top 7 bits (of 8) from port B of cell rc4.$verific$add_12$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:76$1374 ($add).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3775 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3819 ($ne).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_20$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:82$1381 ($shl).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_554$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:97$1911 ($shl).
Removed top 10 bits (of 11) from port B of cell rc4.$verific$add_1349$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:117$2179 ($add).
Removed top 1 bits (of 9) from port A of cell rc4.$verific$equal_1357$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:121$2185 ($eq).
Removed top 2 bits (of 3) from port B of cell rc4.$verific$equal_1371$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:81$2193 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1372$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:91$2194 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1373$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:95$2195 ($eq).
Removed top 1 bits (of 4) from mux cell rc4.$verific$select_1376$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:130$2200 ($pmux).
Removed top 1 bits (of 8) from mux cell rc4.$verific$mux_10359$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:88$2459 ($mux).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3830 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3764 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3841 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3753 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3852 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3742 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3863 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3731 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3874 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3720 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3885 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3709 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3896 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3698 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3907 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3687 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3918 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3676 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3929 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3665 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3940 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3654 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3951 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3643 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3962 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3632 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3973 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3621 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3984 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3610 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3995 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3599 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4006 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3588 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4017 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3577 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4028 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3566 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4039 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3555 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4050 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3544 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4061 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4072 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4083 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4094 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4105 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4116 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4127 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4138 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4149 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4160 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4171 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4182 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4193 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4204 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4215 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4226 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4237 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4248 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4259 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4270 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4281 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4292 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4303 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4314 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4325 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4336 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4347 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4358 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4369 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4380 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4391 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4402 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4413 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4424 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4435 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4446 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4457 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4468 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4479 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4490 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4501 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4512 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4523 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4534 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4545 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4556 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4567 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4578 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4589 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4600 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4611 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4622 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4633 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4644 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4655 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4666 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4677 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4688 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4699 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4710 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4721 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4732 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4743 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4754 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4765 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4776 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4787 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4798 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4809 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4820 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4831 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4842 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4853 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4864 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4875 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4886 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4897 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4908 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4919 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4930 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4941 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4952 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4963 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4974 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4985 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4996 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5007 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5018 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5029 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5040 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5051 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5062 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5073 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5084 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5095 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5106 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5117 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5128 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5139 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5150 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5161 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5172 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5183 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5194 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5205 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5216 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5227 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5238 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5249 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5260 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5271 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5282 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5293 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5304 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5315 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5326 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5337 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5348 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5359 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5370 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5381 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5392 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5403 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5414 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5425 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5436 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5447 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5458 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5469 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5480 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5491 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5502 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5513 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5524 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5535 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5546 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5557 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5568 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5579 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5590 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5601 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5612 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5623 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5634 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5645 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5656 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5667 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5678 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5689 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5700 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5711 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5722 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5733 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5744 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5755 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5766 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5777 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5788 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5799 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5810 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5821 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5832 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5843 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5854 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5865 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5876 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5887 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5898 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5909 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5920 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5931 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5942 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5953 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5964 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5975 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5986 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5997 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6008 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6019 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6030 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6041 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6052 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6063 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6074 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6085 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6096 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6107 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6118 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6129 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6140 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6151 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6162 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6173 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6184 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6195 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6206 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6217 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6228 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6239 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6250 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6261 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6272 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6283 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6294 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6305 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6316 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6327 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6338 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$6349 ($ne).
Removed top 1 bits (of 4) from mux cell rc4.$verific$mux_16$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:78$1378 ($mux).
Removed top 1 bits (of 4) from wire rc4.$verific$n13412$845.
Removed top 1 bits (of 4) from wire rc4.$verific$n2693$294.
Removed top 1 bits (of 4) from wire rc4.$verific$n74$33.
Removed top 1 bits (of 4) from wire rc4.KSState.

7.55. Executing PEEPOPT pass (run peephole optimizers).

7.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

7.57. Executing DEMUXMAP pass.

7.58. Printing statistics.

=== rc4 ===

   Number of wires:               2132
   Number of wire bits:          11843
   Number of public wires:         267
   Number of public wire bits:    2106
   Number of memories:               1
   Number of memory bits:           16
   Number of processes:              0
   Number of cells:               2125
     $add                            6
     $adffe                          4
     $bmux                           4
     $dffe                         258
     $eq                             7
     $logic_not                      1
     $lt                             1
     $memrd_v2                       1
     $memwr_v2                       1
     $mod                            1
     $mux                          782
     $ne                           517
     $not                            8
     $pmux                         262
     $reduce_and                   261
     $reduce_or                      9
     $shl                            2

7.59. Executing WREDUCE pass (reducing word size of cells).

7.60. Executing RS_DSP_MACC pass.

7.61. Executing TECHMAP pass (map to technology primitives).

7.61.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.61.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.62. Executing TECHMAP pass (map to technology primitives).

7.62.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.62.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.63. Executing TECHMAP pass (map to technology primitives).

7.63.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

7.63.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.64. Executing RS_DSP_SIMD pass.

7.65. Executing TECHMAP pass (map to technology primitives).

7.65.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

7.65.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

7.66. Executing RS_DSP_IO_REGS pass.

7.67. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rc4:
  creating $macc model for $verific$add_12$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:76$1374 ($add).
  creating $macc model for $verific$add_1345$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:115$2175 ($add).
  creating $macc model for $verific$add_1349$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:117$2179 ($add).
  creating $macc model for $verific$add_1362$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:124$2187 ($add).
  creating $macc model for $verific$add_285$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:92$1642 ($add).
  creating $macc model for $verific$add_290$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:92$1649 ($add).
  creating $alu model for $macc $verific$add_290$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:92$1649.
  creating $alu model for $macc $verific$add_285$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:92$1642.
  creating $alu model for $macc $verific$add_1362$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:124$2187.
  creating $alu model for $macc $verific$add_1349$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:117$2179.
  creating $alu model for $macc $verific$add_1345$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:115$2175.
  creating $alu model for $macc $verific$add_12$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:76$1374.
  creating $alu model for $verific$LessThan_1348$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:116$2178 ($lt): new $alu
  creating $alu cell for $verific$LessThan_1348$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:116$2178: $auto$alumacc.cc:485:replace_alu$6380
  creating $alu cell for $verific$add_12$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:76$1374: $auto$alumacc.cc:485:replace_alu$6385
  creating $alu cell for $verific$add_1345$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:115$2175: $auto$alumacc.cc:485:replace_alu$6388
  creating $alu cell for $verific$add_1349$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:117$2179: $auto$alumacc.cc:485:replace_alu$6391
  creating $alu cell for $verific$add_1362$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:124$2187: $auto$alumacc.cc:485:replace_alu$6394
  creating $alu cell for $verific$add_285$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:92$1642: $auto$alumacc.cc:485:replace_alu$6397
  creating $alu cell for $verific$add_290$/nfs_scratch/scratch/AE/Roman/open_source_design/rc4-prbs/./rc4.v:92$1649: $auto$alumacc.cc:485:replace_alu$6400
  created 7 $alu and 0 $macc cells.

7.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~2 debug messages>

7.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

7.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.73. Executing OPT_SHARE pass.

7.74. Executing OPT_DFF pass (perform DFF optimizations).

7.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

7.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 1

7.77. Printing statistics.

=== rc4 ===

   Number of wires:               2147
   Number of wire bits:          11980
   Number of public wires:         267
   Number of public wire bits:    2106
   Number of memories:               1
   Number of memory bits:           16
   Number of processes:              0
   Number of cells:               2126
     $adffe                          4
     $alu                            7
     $bmux                           4
     $dffe                         258
     $eq                             7
     $logic_not                      1
     $memrd_v2                       1
     $memwr_v2                       1
     $mod                            1
     $mux                          782
     $ne                           517
     $not                            9
     $pmux                         262
     $reduce_and                   261
     $reduce_or                      9
     $shl                            2

7.78. Executing MEMORY pass.

7.78.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.78.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.78.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing rc4.key write port 0.

7.78.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.78.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\key'[0] in module `\rc4': no output FF found.
Checking read port address `\key'[0] in module `\rc4': no address FF found.

7.78.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

7.78.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.78.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.78.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

7.78.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.79. Printing statistics.

=== rc4 ===

   Number of wires:               2147
   Number of wire bits:          11980
   Number of public wires:         267
   Number of public wire bits:    2106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2125
     $adffe                          4
     $alu                            7
     $bmux                           4
     $dffe                         258
     $eq                             7
     $logic_not                      1
     $mem_v2                         1
     $mod                            1
     $mux                          782
     $ne                           517
     $not                            9
     $pmux                         262
     $reduce_and                   261
     $reduce_or                      9
     $shl                            2

7.80. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~273 debug messages>

7.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

7.82. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing rc4.key:
  Properties: ports=2 bits=16 rports=1 wports=1 dbits=8 abits=1 words=2
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=1022 dwaste=28 bwaste=36848 waste=36848 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=2046 dwaste=10 bwaste=36848 waste=36848 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=4094 dwaste=1 bwaste=36848 waste=36848 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=8190 dwaste=0 bwaste=32760 waste=32760 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=16382 dwaste=0 bwaste=32764 waste=32764 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=32766 dwaste=0 bwaste=32766 waste=32766 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=1022 dwaste=28 bwaste=36848 waste=36848 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=2046 dwaste=10 bwaste=36848 waste=36848 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=4094 dwaste=1 bwaste=36848 waste=36848 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=8190 dwaste=0 bwaste=32760 waste=32760 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=16382 dwaste=0 bwaste=32764 waste=32764 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=32766 dwaste=0 bwaste=32766 waste=32766 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6) rejected: requirement 'min bits 128' not met.
  No acceptable bram resources found.

7.83. Executing TECHMAP pass (map to technology primitives).

7.83.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:236: Warning: Range [2:0] select out of bounds on signal `\DOP': Setting 1 MSB bits to undef.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

7.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

7.84. Executing PMUXTREE pass.

7.85. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~803 debug messages>

7.86. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \key in module \rc4:
  created 2 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.

7.87. Printing statistics.

=== rc4 ===

   Number of wires:               3734
   Number of wire bits:          19116
   Number of public wires:         269
   Number of public wire bits:    2122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3446
     $adffe                          4
     $alu                            7
     $and                            2
     $bmux                           4
     $dff                            2
     $dffe                         258
     $eq                             9
     $logic_not                      1
     $mod                            1
     $mux                         1575
     $ne                           517
     $not                          271
     $or                           259
     $reduce_and                   261
     $reduce_or                    273
     $shl                            2

7.88. Executing TECHMAP pass (map to technology primitives).

7.88.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.88.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

7.88.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$constmap:135935dfae9f11465e573bdec8f1bbae74879dd5$paramod$1454c092ca45c604bd96f84667bfd88e7a804a87\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\_90_mod for cells of type $mod.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\$__div_mod_trunc for cells of type $__div_mod_trunc.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000001000 for cells of type $__div_mod_u.
Using template $paramod$fd7bfb1a4f3a7c2ac1a35670d0fa64ccc7b91841\_90_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$78464f9f65d57061f7490f3fe5dd257e4a61e2b7\_90_alu for cells of type $alu.
Using template $paramod$78648aff6d035ceca1e51be5292d8e9748cdc2be\_90_alu for cells of type $alu.
Using template $paramod$5ece6c5f43fb71f6d288804e401c83703363913e\_90_alu for cells of type $alu.
Using template $paramod$faa58573f9d1592ccf4bfc12206a71a8d2733e33\_90_alu for cells of type $alu.
Using template $paramod$7fb440a4f56077cf55596eac05c516869c752d23\_90_alu for cells of type $alu.
Using template $paramod$33acca59acb78d0be1d2963f30b104550f2b2c75\_90_alu for cells of type $alu.
Using template $paramod$f7417944f96f261f97a49c7e5ba603b32499b5a9\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
No more expansions possible.
<suppressed ~10523 debug messages>

7.89. Printing statistics.

=== rc4 ===

   Number of wires:               7828
   Number of wire bits:          78168
   Number of public wires:         269
   Number of public wire bits:    2122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              32590
     $_AND_                       1709
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                   12
     $_DFFE_PP_                   2067
     $_DFF_P_                       16
     $_MUX_                      24170
     $_NOT_                        578
     $_OR_                        2115
     $_XOR_                       1915

7.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~6654 debug messages>

7.91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~12120 debug messages>
Removed a total of 4040 cells.

7.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.93. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.94. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.95. Executing OPT_SHARE pass.

7.96. Executing OPT_DFF pass (perform DFF optimizations).

7.97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 205 unused cells and 5403 unused wires.
<suppressed ~206 debug messages>

7.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

7.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.102. Executing OPT_SHARE pass.

7.103. Executing OPT_DFF pass (perform DFF optimizations).

7.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

7.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 2

7.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~4776 debug messages>

7.107. Executing TECHMAP pass (map to technology primitives).

7.107.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

7.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

7.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

7.110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.111. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.113. Executing OPT_DFF pass (perform DFF optimizations).

7.114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 5 unused cells and 532 unused wires.
<suppressed ~6 debug messages>

7.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

7.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.117. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.119. Executing OPT_DFF pass (perform DFF optimizations).

7.120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

7.121. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 2

7.122. Executing ABC pass (technology mapping using ABC).

7.122.1. Summary of detected clock domains:
  7 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3519, arst=\rst, srst={ }
  57 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3551, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4475, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4486, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4497, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4508, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4519, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4530, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4552, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4563, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4574, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4585, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4596, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4607, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4618, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4629, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4640, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4651, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4673, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4684, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4695, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4706, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4717, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4728, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4739, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4750, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4761, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4772, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4794, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4805, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4816, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4827, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4838, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4849, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4860, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4871, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4882, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4893, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4915, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4926, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4937, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4948, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4959, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4970, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4981, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4992, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5003, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5014, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5036, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5047, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5058, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5069, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5080, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5091, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5102, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5113, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5124, arst={ }, srst={ }
  109 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5135, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5168, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5179, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5190, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5201, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5212, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5223, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5234, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5245, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5256, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5267, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5289, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5300, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5311, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5322, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5333, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5344, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5355, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5366, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5377, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5388, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5410, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5421, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5432, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5443, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5454, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5465, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5476, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5487, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5498, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5509, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5531, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5542, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5553, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5564, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5575, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5586, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5597, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5608, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5619, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5630, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5652, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5663, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5674, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5685, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5696, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5707, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5718, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5729, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5740, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5751, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5773, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5784, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5795, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5806, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5817, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5828, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5839, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5850, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5861, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5872, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5894, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5905, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5916, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5927, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5938, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5949, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5960, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5971, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5982, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5993, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6015, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6026, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6037, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6048, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6059, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6070, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6081, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6092, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6103, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6114, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6136, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6147, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6158, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6169, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6180, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6191, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6202, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6213, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6224, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6235, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6257, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6268, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6279, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6290, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6301, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6312, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6323, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6334, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6345, arst={ }, srst={ }
  1052 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6356, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3573, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3584, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3595, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3606, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3617, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3628, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3639, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3650, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3661, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3672, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3694, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3705, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3716, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3727, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3738, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3749, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3760, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3771, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3782, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3793, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3815, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3826, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3837, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3848, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3859, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3870, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3881, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3892, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3903, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3914, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3936, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3947, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3958, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3969, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3980, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3991, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4002, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4013, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4024, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4035, arst={ }, srst={ }
  54 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4057, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4068, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4079, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4090, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4101, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4112, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4123, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4134, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4145, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4156, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4178, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4189, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4200, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4211, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4222, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4233, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4244, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4255, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4266, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4277, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4299, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4310, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4321, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4332, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4343, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4354, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4365, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4376, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4387, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4398, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4420, arst={ }, srst={ }
  54 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4431, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4442, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4453, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4464, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4541, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4662, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4783, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4904, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5025, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5157, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5278, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5399, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5520, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5641, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5762, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5883, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6004, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6125, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6246, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3562, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3683, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3804, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3925, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4046, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4167, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4288, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4409, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5146, arst={ }, srst={ }
  1076 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6363, arst={ }, srst={ }
  5900 cells in clk=\clock0, en=!$auto$opt_reduce.cc:134:opt_pmux$3502, arst=\rst, srst={ }
  1653 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3526, arst=\rst, srst={ }
  31 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6372, arst=\rst, srst={ }
  81 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3540, arst={ }, srst={ }
  41 cells in clk=\clock0, en={ }, arst={ }, srst={ }

7.122.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3519, asynchronously reset by \rst
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

7.122.2.1. Executing ABC.

7.122.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3551
Extracted 57 gates and 86 wires to a netlist network with 28 inputs and 34 outputs.

7.122.3.1. Executing ABC.

7.122.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4475
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.4.1. Executing ABC.

7.122.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4486
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.5.1. Executing ABC.

7.122.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4497
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.6.1. Executing ABC.

7.122.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4508
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.7.1. Executing ABC.

7.122.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4519
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.8.1. Executing ABC.

7.122.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4530
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.9.1. Executing ABC.

7.122.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4552
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.10.1. Executing ABC.

7.122.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4563
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.11.1. Executing ABC.

7.122.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4574
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.12.1. Executing ABC.

7.122.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4585
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.13.1. Executing ABC.

7.122.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4596
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.14.1. Executing ABC.

7.122.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4607
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.15.1. Executing ABC.

7.122.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4618
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.16.1. Executing ABC.

7.122.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4629
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.17.1. Executing ABC.

7.122.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4640
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.18.1. Executing ABC.

7.122.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4651
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.19.1. Executing ABC.

7.122.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4673
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.20.1. Executing ABC.

7.122.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4684
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.21.1. Executing ABC.

7.122.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4695
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.22.1. Executing ABC.

7.122.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4706
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.23.1. Executing ABC.

7.122.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4717
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.24.1. Executing ABC.

7.122.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4728
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.25.1. Executing ABC.

7.122.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4739
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.26.1. Executing ABC.

7.122.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4750
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.27.1. Executing ABC.

7.122.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4761
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.28.1. Executing ABC.

7.122.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4772
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.29.1. Executing ABC.

7.122.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4794
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.30.1. Executing ABC.

7.122.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4805
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.31.1. Executing ABC.

7.122.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4816
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.32.1. Executing ABC.

7.122.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4827
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.33.1. Executing ABC.

7.122.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4838
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.34.1. Executing ABC.

7.122.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4849
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.35.1. Executing ABC.

7.122.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4860
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.36.1. Executing ABC.

7.122.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4871
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.37.1. Executing ABC.

7.122.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4882
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.38.1. Executing ABC.

7.122.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4893
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.39.1. Executing ABC.

7.122.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4915
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.40.1. Executing ABC.

7.122.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4926
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.41.1. Executing ABC.

7.122.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4937
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.42.1. Executing ABC.

7.122.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4948
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.43.1. Executing ABC.

7.122.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4959
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.44.1. Executing ABC.

7.122.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4970
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.45.1. Executing ABC.

7.122.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4981
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.46.1. Executing ABC.

7.122.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4992
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.47.1. Executing ABC.

7.122.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5003
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.48.1. Executing ABC.

7.122.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5014
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.49.1. Executing ABC.

7.122.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5036
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.50.1. Executing ABC.

7.122.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5047
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.51.1. Executing ABC.

7.122.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5058
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.52.1. Executing ABC.

7.122.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5069
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.53.1. Executing ABC.

7.122.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5080
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.54.1. Executing ABC.

7.122.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5091
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.55.1. Executing ABC.

7.122.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5102
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.56.1. Executing ABC.

7.122.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5113
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.57.1. Executing ABC.

7.122.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5124
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.58.1. Executing ABC.

7.122.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5135
Extracted 109 gates and 153 wires to a netlist network with 43 inputs and 41 outputs.

7.122.59.1. Executing ABC.

7.122.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5168
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.60.1. Executing ABC.

7.122.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5179
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.61.1. Executing ABC.

7.122.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5190
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.62.1. Executing ABC.

7.122.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5201
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.63.1. Executing ABC.

7.122.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5212
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.64.1. Executing ABC.

7.122.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5223
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.65.1. Executing ABC.

7.122.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5234
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.66.1. Executing ABC.

7.122.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5245
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.67.1. Executing ABC.

7.122.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5256
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.68.1. Executing ABC.

7.122.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5267
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.69.1. Executing ABC.

7.122.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5289
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.70.1. Executing ABC.

7.122.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5300
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.71.1. Executing ABC.

7.122.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5311
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.72.1. Executing ABC.

7.122.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5322
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.73.1. Executing ABC.

7.122.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5333
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.74.1. Executing ABC.

7.122.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5344
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.75.1. Executing ABC.

7.122.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5355
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.76.1. Executing ABC.

7.122.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5366
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.77.1. Executing ABC.

7.122.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5377
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.78.1. Executing ABC.

7.122.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5388
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.79.1. Executing ABC.

7.122.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5410
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.80.1. Executing ABC.

7.122.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5421
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.81.1. Executing ABC.

7.122.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5432
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.82.1. Executing ABC.

7.122.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5443
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.83.1. Executing ABC.

7.122.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5454
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.84.1. Executing ABC.

7.122.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5465
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.85.1. Executing ABC.

7.122.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5476
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.86.1. Executing ABC.

7.122.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5487
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.87.1. Executing ABC.

7.122.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5498
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.88.1. Executing ABC.

7.122.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5509
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.89.1. Executing ABC.

7.122.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5531
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.90.1. Executing ABC.

7.122.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5542
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.91.1. Executing ABC.

7.122.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5553
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.92.1. Executing ABC.

7.122.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5564
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.93.1. Executing ABC.

7.122.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5575
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.94.1. Executing ABC.

7.122.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5586
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.95.1. Executing ABC.

7.122.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5597
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.96.1. Executing ABC.

7.122.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5608
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.97.1. Executing ABC.

7.122.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5619
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.98.1. Executing ABC.

7.122.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5630
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.99.1. Executing ABC.

7.122.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5652
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.100.1. Executing ABC.

7.122.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5663
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.101.1. Executing ABC.

7.122.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5674
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.102.1. Executing ABC.

7.122.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5685
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.103.1. Executing ABC.

7.122.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5696
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.104.1. Executing ABC.

7.122.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5707
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.105.1. Executing ABC.

7.122.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5718
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.106.1. Executing ABC.

7.122.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5729
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.107.1. Executing ABC.

7.122.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5740
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.108.1. Executing ABC.

7.122.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5751
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.109.1. Executing ABC.

7.122.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5773
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.110.1. Executing ABC.

7.122.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5784
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.111.1. Executing ABC.

7.122.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5795
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.112.1. Executing ABC.

7.122.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5806
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.113.1. Executing ABC.

7.122.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5817
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.114.1. Executing ABC.

7.122.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5828
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.115.1. Executing ABC.

7.122.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5839
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.116.1. Executing ABC.

7.122.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5850
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.117.1. Executing ABC.

7.122.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5861
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.118.1. Executing ABC.

7.122.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5872
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.119.1. Executing ABC.

7.122.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5894
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.120.1. Executing ABC.

7.122.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5905
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.121.1. Executing ABC.

7.122.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5916
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.122.1. Executing ABC.

7.122.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5927
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.123.1. Executing ABC.

7.122.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5938
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.124.1. Executing ABC.

7.122.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5949
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.125.1. Executing ABC.

7.122.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5960
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.126.1. Executing ABC.

7.122.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5971
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.127.1. Executing ABC.

7.122.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5982
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.128.1. Executing ABC.

7.122.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5993
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.129.1. Executing ABC.

7.122.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6015
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.130.1. Executing ABC.

7.122.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6026
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.131.1. Executing ABC.

7.122.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6037
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.132.1. Executing ABC.

7.122.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6048
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.133.1. Executing ABC.

7.122.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6059
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.134.1. Executing ABC.

7.122.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6070
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.135.1. Executing ABC.

7.122.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6081
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.136.1. Executing ABC.

7.122.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6092
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.137.1. Executing ABC.

7.122.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6103
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.138.1. Executing ABC.

7.122.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6114
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.139.1. Executing ABC.

7.122.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6136
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.140.1. Executing ABC.

7.122.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6147
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.141.1. Executing ABC.

7.122.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6158
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.142.1. Executing ABC.

7.122.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6169
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.143.1. Executing ABC.

7.122.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6180
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.144.1. Executing ABC.

7.122.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6191
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.145.1. Executing ABC.

7.122.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6202
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.146.1. Executing ABC.

7.122.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6213
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.147.1. Executing ABC.

7.122.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6224
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.148.1. Executing ABC.

7.122.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6235
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.149.1. Executing ABC.

7.122.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6257
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.150.1. Executing ABC.

7.122.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6268
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.151.1. Executing ABC.

7.122.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6279
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.152.1. Executing ABC.

7.122.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6290
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.153.1. Executing ABC.

7.122.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6301
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.154.1. Executing ABC.

7.122.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6312
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.155.1. Executing ABC.

7.122.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6323
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.156.1. Executing ABC.

7.122.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6334
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.157.1. Executing ABC.

7.122.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6345
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.158.1. Executing ABC.

7.122.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6356
Extracted 1052 gates and 2106 wires to a netlist network with 1053 inputs and 19 outputs.

7.122.159.1. Executing ABC.

7.122.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3573
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.160.1. Executing ABC.

7.122.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3584
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.161.1. Executing ABC.

7.122.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3595
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.162.1. Executing ABC.

7.122.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3606
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.163.1. Executing ABC.

7.122.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3617
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.164.1. Executing ABC.

7.122.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3628
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.165.1. Executing ABC.

7.122.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3639
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.166.1. Executing ABC.

7.122.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3650
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.167.1. Executing ABC.

7.122.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3661
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.168.1. Executing ABC.

7.122.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3672
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.169.1. Executing ABC.

7.122.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3694
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.170.1. Executing ABC.

7.122.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3705
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.171.1. Executing ABC.

7.122.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3716
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.172.1. Executing ABC.

7.122.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3727
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.173.1. Executing ABC.

7.122.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3738
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.174.1. Executing ABC.

7.122.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3749
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.175.1. Executing ABC.

7.122.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3760
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.176.1. Executing ABC.

7.122.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3771
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.177.1. Executing ABC.

7.122.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3782
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.178.1. Executing ABC.

7.122.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3793
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.179.1. Executing ABC.

7.122.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3815
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.180.1. Executing ABC.

7.122.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3826
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.181.1. Executing ABC.

7.122.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3837
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.182.1. Executing ABC.

7.122.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3848
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.183.1. Executing ABC.

7.122.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3859
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.184.1. Executing ABC.

7.122.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3870
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.185.1. Executing ABC.

7.122.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3881
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.186.1. Executing ABC.

7.122.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3892
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.187.1. Executing ABC.

7.122.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3903
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.188.1. Executing ABC.

7.122.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3914
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.189.1. Executing ABC.

7.122.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3936
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.190.1. Executing ABC.

7.122.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3947
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.191.1. Executing ABC.

7.122.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3958
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.192.1. Executing ABC.

7.122.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3969
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.193.1. Executing ABC.

7.122.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3980
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.194.1. Executing ABC.

7.122.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3991
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.195.1. Executing ABC.

7.122.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4002
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.196.1. Executing ABC.

7.122.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4013
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.197.1. Executing ABC.

7.122.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4024
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.122.198.1. Executing ABC.

7.122.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4035
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.199.1. Executing ABC.

7.122.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4057
Extracted 54 gates and 81 wires to a netlist network with 26 inputs and 33 outputs.

7.122.200.1. Executing ABC.

7.122.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4068
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.122.201.1. Executing ABC.

7.123. Executing ABC pass (technology mapping using ABC).

7.123.1. Summary of detected clock domains:
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6004, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5762, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5641, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6125, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4541, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4662, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4783, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4904, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4453, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4442, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4431, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4420, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4398, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4387, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4376, arst={ }, srst={ }
  49 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4189, arst={ }, srst={ }
  49 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4211, arst={ }, srst={ }
  49 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4233, arst={ }, srst={ }
  49 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4255, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4277, arst={ }, srst={ }
  49 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4310, arst={ }, srst={ }
  49 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4332, arst={ }, srst={ }
  49 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4354, arst={ }, srst={ }
  25 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4200, arst={ }, srst={ }
  25 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4222, arst={ }, srst={ }
  25 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4244, arst={ }, srst={ }
  25 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4266, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4299, arst={ }, srst={ }
  25 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4321, arst={ }, srst={ }
  25 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4343, arst={ }, srst={ }
  25 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4365, arst={ }, srst={ }
  49 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4156, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4112, arst={ }, srst={ }
  55 cells in clk=\clock0, en=$abc$61801$auto$opt_dff.cc:219:make_patterns_logic$4057, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$61637$auto$opt_dff.cc:219:make_patterns_logic$4002, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$61473$auto$opt_dff.cc:219:make_patterns_logic$3958, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$61309$auto$opt_dff.cc:219:make_patterns_logic$3903, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$61145$auto$opt_dff.cc:219:make_patterns_logic$3859, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$60957$auto$opt_dff.cc:219:make_patterns_logic$3815, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4178, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4123, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4079, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$61666$auto$opt_dff.cc:219:make_patterns_logic$4013, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$61502$auto$opt_dff.cc:219:make_patterns_logic$3969, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$61338$auto$opt_dff.cc:219:make_patterns_logic$3914, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$61174$auto$opt_dff.cc:219:make_patterns_logic$3870, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$61010$auto$opt_dff.cc:219:make_patterns_logic$3826, arst={ }, srst={ }
  49 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4134, arst={ }, srst={ }
  49 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4090, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$61719$auto$opt_dff.cc:219:make_patterns_logic$4024, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$61555$auto$opt_dff.cc:219:make_patterns_logic$3980, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$61367$auto$opt_dff.cc:219:make_patterns_logic$3936, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$61227$auto$opt_dff.cc:219:make_patterns_logic$3881, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$61063$auto$opt_dff.cc:219:make_patterns_logic$3837, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$60875$auto$opt_dff.cc:219:make_patterns_logic$3782, arst={ }, srst={ }
  25 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4145, arst={ }, srst={ }
  25 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4101, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$61748$auto$opt_dff.cc:219:make_patterns_logic$4035, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$61584$auto$opt_dff.cc:219:make_patterns_logic$3991, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$61420$auto$opt_dff.cc:219:make_patterns_logic$3947, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$61256$auto$opt_dff.cc:219:make_patterns_logic$3892, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$61092$auto$opt_dff.cc:219:make_patterns_logic$3848, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$60904$auto$opt_dff.cc:219:make_patterns_logic$3793, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$56177$auto$opt_dff.cc:219:make_patterns_logic$5839, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$56529$auto$opt_dff.cc:219:make_patterns_logic$5938, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$56857$auto$opt_dff.cc:219:make_patterns_logic$6037, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$57185$auto$opt_dff.cc:219:make_patterns_logic$6136, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$57537$auto$opt_dff.cc:219:make_patterns_logic$6224, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$57865$auto$opt_dff.cc:219:make_patterns_logic$6323, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$60301$auto$opt_dff.cc:219:make_patterns_logic$3617, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$60629$auto$opt_dff.cc:219:make_patterns_logic$3716, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$56095$auto$opt_dff.cc:219:make_patterns_logic$5817, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$56447$auto$opt_dff.cc:219:make_patterns_logic$5916, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$56751$auto$opt_dff.cc:219:make_patterns_logic$6015, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$57103$auto$opt_dff.cc:219:make_patterns_logic$6103, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$57455$auto$opt_dff.cc:219:make_patterns_logic$6202, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$57783$auto$opt_dff.cc:219:make_patterns_logic$6301, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$60219$auto$opt_dff.cc:219:make_patterns_logic$3595, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$60523$auto$opt_dff.cc:219:make_patterns_logic$3694, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$56124$auto$opt_dff.cc:219:make_patterns_logic$5828, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$56476$auto$opt_dff.cc:219:make_patterns_logic$5927, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$56804$auto$opt_dff.cc:219:make_patterns_logic$6026, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$57132$auto$opt_dff.cc:219:make_patterns_logic$6114, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$57484$auto$opt_dff.cc:219:make_patterns_logic$6213, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$57812$auto$opt_dff.cc:219:make_patterns_logic$6312, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$60248$auto$opt_dff.cc:219:make_patterns_logic$3606, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$60576$auto$opt_dff.cc:219:make_patterns_logic$3705, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$56341$auto$opt_dff.cc:219:make_patterns_logic$5894, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$56693$auto$opt_dff.cc:219:make_patterns_logic$5982, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$57021$auto$opt_dff.cc:219:make_patterns_logic$6081, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$57373$auto$opt_dff.cc:219:make_patterns_logic$6180, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$57701$auto$opt_dff.cc:219:make_patterns_logic$6279, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$60113$auto$opt_dff.cc:219:make_patterns_logic$3573, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$60465$auto$opt_dff.cc:219:make_patterns_logic$3661, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$60793$auto$opt_dff.cc:219:make_patterns_logic$3760, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$56394$auto$opt_dff.cc:219:make_patterns_logic$5905, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$56722$auto$opt_dff.cc:219:make_patterns_logic$5993, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$57050$auto$opt_dff.cc:219:make_patterns_logic$6092, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$57402$auto$opt_dff.cc:219:make_patterns_logic$6191, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$57730$auto$opt_dff.cc:219:make_patterns_logic$6290, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$60166$auto$opt_dff.cc:219:make_patterns_logic$3584, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$60494$auto$opt_dff.cc:219:make_patterns_logic$3672, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$60822$auto$opt_dff.cc:219:make_patterns_logic$3771, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$56206$auto$opt_dff.cc:219:make_patterns_logic$5850, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$56558$auto$opt_dff.cc:219:make_patterns_logic$5949, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$56886$auto$opt_dff.cc:219:make_patterns_logic$6048, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$57238$auto$opt_dff.cc:219:make_patterns_logic$6147, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$57566$auto$opt_dff.cc:219:make_patterns_logic$6235, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$57894$auto$opt_dff.cc:219:make_patterns_logic$6334, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$60330$auto$opt_dff.cc:219:make_patterns_logic$3628, arst={ }, srst={ }
  52 cells in clk=\clock0, en=$abc$60658$auto$opt_dff.cc:219:make_patterns_logic$3727, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$56259$auto$opt_dff.cc:219:make_patterns_logic$5861, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$56611$auto$opt_dff.cc:219:make_patterns_logic$5960, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$56939$auto$opt_dff.cc:219:make_patterns_logic$6059, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$57291$auto$opt_dff.cc:219:make_patterns_logic$6158, arst={ }, srst={ }
  48 cells in clk=\clock0, en=$abc$57595$auto$opt_dff.cc:219:make_patterns_logic$6257, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$57947$auto$opt_dff.cc:219:make_patterns_logic$6345, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$60383$auto$opt_dff.cc:219:make_patterns_logic$3639, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$60711$auto$opt_dff.cc:219:make_patterns_logic$3738, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$56288$auto$opt_dff.cc:219:make_patterns_logic$5872, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$56640$auto$opt_dff.cc:219:make_patterns_logic$5971, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$56968$auto$opt_dff.cc:219:make_patterns_logic$6070, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$57320$auto$opt_dff.cc:219:make_patterns_logic$6169, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$57648$auto$opt_dff.cc:219:make_patterns_logic$6268, arst={ }, srst={ }
  2160 cells in clk=\clock0, en=$abc$57976$auto$opt_dff.cc:219:make_patterns_logic$6356, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$60412$auto$opt_dff.cc:219:make_patterns_logic$3650, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$60740$auto$opt_dff.cc:219:make_patterns_logic$3749, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3562, arst={ }, srst={ }
  31 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6372, arst=\rst, srst={ }
  2133 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3526, arst=\rst, srst={ }
  6741 cells in clk=\clock0, en=!$auto$opt_reduce.cc:134:opt_pmux$3502, arst=\rst, srst={ }
  1076 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6363, arst={ }, srst={ }
  50 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4464, arst={ }, srst={ }
  29 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5157, arst={ }, srst={ }
  29 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5278, arst={ }, srst={ }
  29 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5399, arst={ }, srst={ }
  29 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5520, arst={ }, srst={ }
  49 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5883, arst={ }, srst={ }
  25 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$6246, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3683, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3804, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3925, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4046, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4167, arst={ }, srst={ }
  21 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4288, arst={ }, srst={ }
  82 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$3540, arst={ }, srst={ }
  33 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5146, arst={ }, srst={ }
  22 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$4409, arst={ }, srst={ }
  35 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$5025, arst={ }, srst={ }
  41 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  8 cells in clk=\clock0, en=$abc$51262$auto$opt_dff.cc:219:make_patterns_logic$3519, arst=\rst, srst={ }
  21 cells in clk=\clock0, en=$abc$51271$auto$opt_dff.cc:219:make_patterns_logic$3551, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$51327$auto$opt_dff.cc:219:make_patterns_logic$4475, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$51380$auto$opt_dff.cc:219:make_patterns_logic$4486, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$51433$auto$opt_dff.cc:219:make_patterns_logic$4497, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$51462$auto$opt_dff.cc:219:make_patterns_logic$4508, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$51515$auto$opt_dff.cc:219:make_patterns_logic$4519, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$51544$auto$opt_dff.cc:219:make_patterns_logic$4530, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$51597$auto$opt_dff.cc:219:make_patterns_logic$4552, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$51650$auto$opt_dff.cc:219:make_patterns_logic$4563, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$51703$auto$opt_dff.cc:219:make_patterns_logic$4574, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$51732$auto$opt_dff.cc:219:make_patterns_logic$4585, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$51785$auto$opt_dff.cc:219:make_patterns_logic$4596, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$51814$auto$opt_dff.cc:219:make_patterns_logic$4607, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$51867$auto$opt_dff.cc:219:make_patterns_logic$4618, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$51896$auto$opt_dff.cc:219:make_patterns_logic$4629, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$51949$auto$opt_dff.cc:219:make_patterns_logic$4640, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$51978$auto$opt_dff.cc:219:make_patterns_logic$4651, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$52031$auto$opt_dff.cc:219:make_patterns_logic$4673, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$52084$auto$opt_dff.cc:219:make_patterns_logic$4684, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$52137$auto$opt_dff.cc:219:make_patterns_logic$4695, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$52166$auto$opt_dff.cc:219:make_patterns_logic$4706, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$52219$auto$opt_dff.cc:219:make_patterns_logic$4717, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$52248$auto$opt_dff.cc:219:make_patterns_logic$4728, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$52301$auto$opt_dff.cc:219:make_patterns_logic$4739, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$52330$auto$opt_dff.cc:219:make_patterns_logic$4750, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$52383$auto$opt_dff.cc:219:make_patterns_logic$4761, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$52412$auto$opt_dff.cc:219:make_patterns_logic$4772, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$52441$auto$opt_dff.cc:219:make_patterns_logic$4794, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$52494$auto$opt_dff.cc:219:make_patterns_logic$4805, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$52547$auto$opt_dff.cc:219:make_patterns_logic$4816, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$52576$auto$opt_dff.cc:219:make_patterns_logic$4827, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$52629$auto$opt_dff.cc:219:make_patterns_logic$4838, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$52658$auto$opt_dff.cc:219:make_patterns_logic$4849, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$52711$auto$opt_dff.cc:219:make_patterns_logic$4860, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$52740$auto$opt_dff.cc:219:make_patterns_logic$4871, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$52793$auto$opt_dff.cc:219:make_patterns_logic$4882, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$52822$auto$opt_dff.cc:219:make_patterns_logic$4893, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$52875$auto$opt_dff.cc:219:make_patterns_logic$4915, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$52928$auto$opt_dff.cc:219:make_patterns_logic$4926, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$52981$auto$opt_dff.cc:219:make_patterns_logic$4937, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$53010$auto$opt_dff.cc:219:make_patterns_logic$4948, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$53063$auto$opt_dff.cc:219:make_patterns_logic$4959, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$53092$auto$opt_dff.cc:219:make_patterns_logic$4970, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$53145$auto$opt_dff.cc:219:make_patterns_logic$4981, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$53174$auto$opt_dff.cc:219:make_patterns_logic$4992, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$53227$auto$opt_dff.cc:219:make_patterns_logic$5003, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$53256$auto$opt_dff.cc:219:make_patterns_logic$5014, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$53285$auto$opt_dff.cc:219:make_patterns_logic$5036, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$53338$auto$opt_dff.cc:219:make_patterns_logic$5047, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$53391$auto$opt_dff.cc:219:make_patterns_logic$5058, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$53420$auto$opt_dff.cc:219:make_patterns_logic$5069, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$53473$auto$opt_dff.cc:219:make_patterns_logic$5080, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$53502$auto$opt_dff.cc:219:make_patterns_logic$5091, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$53555$auto$opt_dff.cc:219:make_patterns_logic$5102, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$53584$auto$opt_dff.cc:219:make_patterns_logic$5113, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$53637$auto$opt_dff.cc:219:make_patterns_logic$5124, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$53666$auto$opt_dff.cc:219:make_patterns_logic$5135, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$53785$auto$opt_dff.cc:219:make_patterns_logic$5168, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$53838$auto$opt_dff.cc:219:make_patterns_logic$5179, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$53891$auto$opt_dff.cc:219:make_patterns_logic$5190, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$53920$auto$opt_dff.cc:219:make_patterns_logic$5201, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$53973$auto$opt_dff.cc:219:make_patterns_logic$5212, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$54002$auto$opt_dff.cc:219:make_patterns_logic$5223, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$54055$auto$opt_dff.cc:219:make_patterns_logic$5234, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$54084$auto$opt_dff.cc:219:make_patterns_logic$5245, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$54137$auto$opt_dff.cc:219:make_patterns_logic$5256, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$54166$auto$opt_dff.cc:219:make_patterns_logic$5267, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$54219$auto$opt_dff.cc:219:make_patterns_logic$5289, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$54272$auto$opt_dff.cc:219:make_patterns_logic$5300, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$54325$auto$opt_dff.cc:219:make_patterns_logic$5311, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$54354$auto$opt_dff.cc:219:make_patterns_logic$5322, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$54407$auto$opt_dff.cc:219:make_patterns_logic$5333, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$54436$auto$opt_dff.cc:219:make_patterns_logic$5344, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$54489$auto$opt_dff.cc:219:make_patterns_logic$5355, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$54518$auto$opt_dff.cc:219:make_patterns_logic$5366, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$54571$auto$opt_dff.cc:219:make_patterns_logic$5377, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$54600$auto$opt_dff.cc:219:make_patterns_logic$5388, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$54653$auto$opt_dff.cc:219:make_patterns_logic$5410, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$54706$auto$opt_dff.cc:219:make_patterns_logic$5421, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$54759$auto$opt_dff.cc:219:make_patterns_logic$5432, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$54788$auto$opt_dff.cc:219:make_patterns_logic$5443, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$54841$auto$opt_dff.cc:219:make_patterns_logic$5454, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$54870$auto$opt_dff.cc:219:make_patterns_logic$5465, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$54923$auto$opt_dff.cc:219:make_patterns_logic$5476, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$54952$auto$opt_dff.cc:219:make_patterns_logic$5487, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55005$auto$opt_dff.cc:219:make_patterns_logic$5498, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55034$auto$opt_dff.cc:219:make_patterns_logic$5509, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55063$auto$opt_dff.cc:219:make_patterns_logic$5531, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$55116$auto$opt_dff.cc:219:make_patterns_logic$5542, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55169$auto$opt_dff.cc:219:make_patterns_logic$5553, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$55198$auto$opt_dff.cc:219:make_patterns_logic$5564, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55251$auto$opt_dff.cc:219:make_patterns_logic$5575, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$55280$auto$opt_dff.cc:219:make_patterns_logic$5586, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55333$auto$opt_dff.cc:219:make_patterns_logic$5597, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$55362$auto$opt_dff.cc:219:make_patterns_logic$5608, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55415$auto$opt_dff.cc:219:make_patterns_logic$5619, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$55444$auto$opt_dff.cc:219:make_patterns_logic$5630, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55497$auto$opt_dff.cc:219:make_patterns_logic$5652, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$55550$auto$opt_dff.cc:219:make_patterns_logic$5663, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55603$auto$opt_dff.cc:219:make_patterns_logic$5674, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$55632$auto$opt_dff.cc:219:make_patterns_logic$5685, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55685$auto$opt_dff.cc:219:make_patterns_logic$5696, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$55714$auto$opt_dff.cc:219:make_patterns_logic$5707, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55767$auto$opt_dff.cc:219:make_patterns_logic$5718, arst={ }, srst={ }
  28 cells in clk=\clock0, en=$abc$55796$auto$opt_dff.cc:219:make_patterns_logic$5729, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55849$auto$opt_dff.cc:219:make_patterns_logic$5740, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55878$auto$opt_dff.cc:219:make_patterns_logic$5751, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$55907$auto$opt_dff.cc:219:make_patterns_logic$5773, arst={ }, srst={ }
  29 cells in clk=\clock0, en=$abc$55960$auto$opt_dff.cc:219:make_patterns_logic$5784, arst={ }, srst={ }
  20 cells in clk=\clock0, en=$abc$56013$auto$opt_dff.cc:219:make_patterns_logic$5795, arst={ }, srst={ }
  24 cells in clk=\clock0, en=$abc$56042$auto$opt_dff.cc:219:make_patterns_logic$5806, arst={ }, srst={ }
  22 cells in clk=\clock0, en=$abc$61855$auto$opt_dff.cc:219:make_patterns_logic$4068, arst={ }, srst={ }

7.123.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6004
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.2.1. Executing ABC.

7.123.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5762
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.3.1. Executing ABC.

7.123.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5641
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.4.1. Executing ABC.

7.123.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6125
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.5.1. Executing ABC.

7.123.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4541
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.6.1. Executing ABC.

7.123.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4662
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.7.1. Executing ABC.

7.123.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4783
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.8.1. Executing ABC.

7.123.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4904
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.9.1. Executing ABC.

7.123.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4453
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.10.1. Executing ABC.

7.123.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4442
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.11.1. Executing ABC.

7.123.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4431
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.123.12.1. Executing ABC.

7.123.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4420
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.13.1. Executing ABC.

7.123.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4398
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.14.1. Executing ABC.

7.123.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4387
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.15.1. Executing ABC.

7.123.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4376
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.123.16.1. Executing ABC.

7.123.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4189
Extracted 49 gates and 74 wires to a netlist network with 24 inputs and 30 outputs.

7.123.17.1. Executing ABC.

7.123.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4211
Extracted 49 gates and 74 wires to a netlist network with 24 inputs and 30 outputs.

7.123.18.1. Executing ABC.

7.123.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4233
Extracted 49 gates and 74 wires to a netlist network with 24 inputs and 30 outputs.

7.123.19.1. Executing ABC.

7.123.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4255
Extracted 49 gates and 74 wires to a netlist network with 24 inputs and 30 outputs.

7.123.20.1. Executing ABC.

7.123.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4277
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.123.21.1. Executing ABC.

7.123.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4310
Extracted 49 gates and 74 wires to a netlist network with 24 inputs and 30 outputs.

7.123.22.1. Executing ABC.

7.123.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4332
Extracted 49 gates and 74 wires to a netlist network with 24 inputs and 30 outputs.

7.123.23.1. Executing ABC.

7.123.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4354
Extracted 49 gates and 74 wires to a netlist network with 24 inputs and 30 outputs.

7.123.24.1. Executing ABC.

7.123.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4200
Extracted 25 gates and 44 wires to a netlist network with 18 inputs and 12 outputs.

7.123.25.1. Executing ABC.

7.123.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4222
Extracted 25 gates and 44 wires to a netlist network with 18 inputs and 12 outputs.

7.123.26.1. Executing ABC.

7.123.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4244
Extracted 25 gates and 44 wires to a netlist network with 18 inputs and 12 outputs.

7.123.27.1. Executing ABC.

7.123.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4266
Extracted 25 gates and 44 wires to a netlist network with 18 inputs and 12 outputs.

7.123.28.1. Executing ABC.

7.123.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4299
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.29.1. Executing ABC.

7.123.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4321
Extracted 25 gates and 44 wires to a netlist network with 18 inputs and 12 outputs.

7.123.30.1. Executing ABC.

7.123.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4343
Extracted 25 gates and 44 wires to a netlist network with 18 inputs and 12 outputs.

7.123.31.1. Executing ABC.

7.123.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4365
Extracted 25 gates and 44 wires to a netlist network with 18 inputs and 12 outputs.

7.123.32.1. Executing ABC.

7.123.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4156
Extracted 49 gates and 74 wires to a netlist network with 24 inputs and 30 outputs.

7.123.33.1. Executing ABC.

7.123.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4112
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.34.1. Executing ABC.

7.123.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61801$auto$opt_dff.cc:219:make_patterns_logic$4057
Extracted 55 gates and 83 wires to a netlist network with 28 inputs and 34 outputs.

7.123.35.1. Executing ABC.

7.123.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61637$auto$opt_dff.cc:219:make_patterns_logic$4002
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.36.1. Executing ABC.

7.123.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61473$auto$opt_dff.cc:219:make_patterns_logic$3958
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.37.1. Executing ABC.

7.123.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61309$auto$opt_dff.cc:219:make_patterns_logic$3903
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.38.1. Executing ABC.

7.123.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61145$auto$opt_dff.cc:219:make_patterns_logic$3859
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.39.1. Executing ABC.

7.123.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60957$auto$opt_dff.cc:219:make_patterns_logic$3815
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.40.1. Executing ABC.

7.123.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4178
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.41.1. Executing ABC.

7.123.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4123
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.123.42.1. Executing ABC.

7.123.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4079
Extracted 53 gates and 79 wires to a netlist network with 25 inputs and 33 outputs.

7.123.43.1. Executing ABC.

7.123.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61666$auto$opt_dff.cc:219:make_patterns_logic$4013
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.44.1. Executing ABC.

7.123.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61502$auto$opt_dff.cc:219:make_patterns_logic$3969
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.45.1. Executing ABC.

7.123.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61338$auto$opt_dff.cc:219:make_patterns_logic$3914
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.46.1. Executing ABC.

7.123.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61174$auto$opt_dff.cc:219:make_patterns_logic$3870
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.47.1. Executing ABC.

7.123.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61010$auto$opt_dff.cc:219:make_patterns_logic$3826
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.48.1. Executing ABC.

7.123.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4134
Extracted 49 gates and 74 wires to a netlist network with 24 inputs and 30 outputs.

7.123.49.1. Executing ABC.

7.123.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4090
Extracted 49 gates and 74 wires to a netlist network with 24 inputs and 30 outputs.

7.123.50.1. Executing ABC.

7.123.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61719$auto$opt_dff.cc:219:make_patterns_logic$4024
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.51.1. Executing ABC.

7.123.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61555$auto$opt_dff.cc:219:make_patterns_logic$3980
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.52.1. Executing ABC.

7.123.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61367$auto$opt_dff.cc:219:make_patterns_logic$3936
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.53.1. Executing ABC.

7.123.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61227$auto$opt_dff.cc:219:make_patterns_logic$3881
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.54.1. Executing ABC.

7.123.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61063$auto$opt_dff.cc:219:make_patterns_logic$3837
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.55.1. Executing ABC.

7.123.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60875$auto$opt_dff.cc:219:make_patterns_logic$3782
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.56.1. Executing ABC.

7.123.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4145
Extracted 25 gates and 44 wires to a netlist network with 18 inputs and 12 outputs.

7.123.57.1. Executing ABC.

7.123.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4101
Extracted 25 gates and 44 wires to a netlist network with 18 inputs and 12 outputs.

7.123.58.1. Executing ABC.

7.123.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61748$auto$opt_dff.cc:219:make_patterns_logic$4035
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.59.1. Executing ABC.

7.123.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61584$auto$opt_dff.cc:219:make_patterns_logic$3991
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.60.1. Executing ABC.

7.123.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61420$auto$opt_dff.cc:219:make_patterns_logic$3947
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.61.1. Executing ABC.

7.123.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61256$auto$opt_dff.cc:219:make_patterns_logic$3892
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.62.1. Executing ABC.

7.123.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61092$auto$opt_dff.cc:219:make_patterns_logic$3848
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.63.1. Executing ABC.

7.123.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60904$auto$opt_dff.cc:219:make_patterns_logic$3793
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.64.1. Executing ABC.

7.123.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56177$auto$opt_dff.cc:219:make_patterns_logic$5839
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.65.1. Executing ABC.

7.123.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56529$auto$opt_dff.cc:219:make_patterns_logic$5938
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.66.1. Executing ABC.

7.123.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56857$auto$opt_dff.cc:219:make_patterns_logic$6037
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.67.1. Executing ABC.

7.123.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57185$auto$opt_dff.cc:219:make_patterns_logic$6136
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.68.1. Executing ABC.

7.123.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57537$auto$opt_dff.cc:219:make_patterns_logic$6224
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.69.1. Executing ABC.

7.123.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57865$auto$opt_dff.cc:219:make_patterns_logic$6323
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.70.1. Executing ABC.

7.123.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60301$auto$opt_dff.cc:219:make_patterns_logic$3617
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.71.1. Executing ABC.

7.123.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60629$auto$opt_dff.cc:219:make_patterns_logic$3716
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.72.1. Executing ABC.

7.123.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56095$auto$opt_dff.cc:219:make_patterns_logic$5817
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.73.1. Executing ABC.

7.123.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56447$auto$opt_dff.cc:219:make_patterns_logic$5916
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.74.1. Executing ABC.

7.123.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56751$auto$opt_dff.cc:219:make_patterns_logic$6015
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.75.1. Executing ABC.

7.123.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57103$auto$opt_dff.cc:219:make_patterns_logic$6103
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.76.1. Executing ABC.

7.123.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57455$auto$opt_dff.cc:219:make_patterns_logic$6202
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.77.1. Executing ABC.

7.123.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57783$auto$opt_dff.cc:219:make_patterns_logic$6301
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.78.1. Executing ABC.

7.123.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60219$auto$opt_dff.cc:219:make_patterns_logic$3595
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.79.1. Executing ABC.

7.123.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60523$auto$opt_dff.cc:219:make_patterns_logic$3694
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.80.1. Executing ABC.

7.123.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56124$auto$opt_dff.cc:219:make_patterns_logic$5828
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.81.1. Executing ABC.

7.123.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56476$auto$opt_dff.cc:219:make_patterns_logic$5927
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.82.1. Executing ABC.

7.123.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56804$auto$opt_dff.cc:219:make_patterns_logic$6026
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.83.1. Executing ABC.

7.123.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57132$auto$opt_dff.cc:219:make_patterns_logic$6114
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.84.1. Executing ABC.

7.123.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57484$auto$opt_dff.cc:219:make_patterns_logic$6213
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.85.1. Executing ABC.

7.123.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57812$auto$opt_dff.cc:219:make_patterns_logic$6312
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.86.1. Executing ABC.

7.123.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60248$auto$opt_dff.cc:219:make_patterns_logic$3606
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.87.1. Executing ABC.

7.123.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60576$auto$opt_dff.cc:219:make_patterns_logic$3705
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.88.1. Executing ABC.

7.123.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56341$auto$opt_dff.cc:219:make_patterns_logic$5894
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.89.1. Executing ABC.

7.123.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56693$auto$opt_dff.cc:219:make_patterns_logic$5982
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.90.1. Executing ABC.

7.123.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57021$auto$opt_dff.cc:219:make_patterns_logic$6081
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.91.1. Executing ABC.

7.123.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57373$auto$opt_dff.cc:219:make_patterns_logic$6180
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.92.1. Executing ABC.

7.123.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57701$auto$opt_dff.cc:219:make_patterns_logic$6279
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.93.1. Executing ABC.

7.123.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60113$auto$opt_dff.cc:219:make_patterns_logic$3573
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.94.1. Executing ABC.

7.123.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60465$auto$opt_dff.cc:219:make_patterns_logic$3661
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.95.1. Executing ABC.

7.123.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60793$auto$opt_dff.cc:219:make_patterns_logic$3760
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.96.1. Executing ABC.

7.123.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56394$auto$opt_dff.cc:219:make_patterns_logic$5905
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.97.1. Executing ABC.

7.123.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56722$auto$opt_dff.cc:219:make_patterns_logic$5993
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.98.1. Executing ABC.

7.123.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57050$auto$opt_dff.cc:219:make_patterns_logic$6092
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.99.1. Executing ABC.

7.123.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57402$auto$opt_dff.cc:219:make_patterns_logic$6191
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.100.1. Executing ABC.

7.123.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57730$auto$opt_dff.cc:219:make_patterns_logic$6290
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.101.1. Executing ABC.

7.123.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60166$auto$opt_dff.cc:219:make_patterns_logic$3584
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.102.1. Executing ABC.

7.123.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60494$auto$opt_dff.cc:219:make_patterns_logic$3672
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.103.1. Executing ABC.

7.123.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60822$auto$opt_dff.cc:219:make_patterns_logic$3771
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.104.1. Executing ABC.

7.123.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56206$auto$opt_dff.cc:219:make_patterns_logic$5850
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.105.1. Executing ABC.

7.123.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56558$auto$opt_dff.cc:219:make_patterns_logic$5949
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.106.1. Executing ABC.

7.123.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56886$auto$opt_dff.cc:219:make_patterns_logic$6048
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.107.1. Executing ABC.

7.123.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57238$auto$opt_dff.cc:219:make_patterns_logic$6147
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.108.1. Executing ABC.

7.123.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57566$auto$opt_dff.cc:219:make_patterns_logic$6235
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.109.1. Executing ABC.

7.123.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57894$auto$opt_dff.cc:219:make_patterns_logic$6334
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.110.1. Executing ABC.

7.123.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60330$auto$opt_dff.cc:219:make_patterns_logic$3628
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.111.1. Executing ABC.

7.123.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60658$auto$opt_dff.cc:219:make_patterns_logic$3727
Extracted 52 gates and 77 wires to a netlist network with 25 inputs and 33 outputs.

7.123.112.1. Executing ABC.

7.123.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56259$auto$opt_dff.cc:219:make_patterns_logic$5861
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.113.1. Executing ABC.

7.123.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56611$auto$opt_dff.cc:219:make_patterns_logic$5960
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.114.1. Executing ABC.

7.123.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56939$auto$opt_dff.cc:219:make_patterns_logic$6059
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.115.1. Executing ABC.

7.123.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57291$auto$opt_dff.cc:219:make_patterns_logic$6158
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.116.1. Executing ABC.

7.123.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57595$auto$opt_dff.cc:219:make_patterns_logic$6257
Extracted 48 gates and 72 wires to a netlist network with 24 inputs and 30 outputs.

7.123.117.1. Executing ABC.

7.123.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57947$auto$opt_dff.cc:219:make_patterns_logic$6345
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.118.1. Executing ABC.

7.123.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60383$auto$opt_dff.cc:219:make_patterns_logic$3639
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.119.1. Executing ABC.

7.123.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60711$auto$opt_dff.cc:219:make_patterns_logic$3738
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.120.1. Executing ABC.

7.123.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56288$auto$opt_dff.cc:219:make_patterns_logic$5872
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.121.1. Executing ABC.

7.123.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56640$auto$opt_dff.cc:219:make_patterns_logic$5971
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.122.1. Executing ABC.

7.123.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$56968$auto$opt_dff.cc:219:make_patterns_logic$6070
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.123.1. Executing ABC.

7.123.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57320$auto$opt_dff.cc:219:make_patterns_logic$6169
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.124.1. Executing ABC.

7.123.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57648$auto$opt_dff.cc:219:make_patterns_logic$6268
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.125.1. Executing ABC.

7.123.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$57976$auto$opt_dff.cc:219:make_patterns_logic$6356
Extracted 2160 gates and 3216 wires to a netlist network with 1056 inputs and 35 outputs.

7.123.126.1. Executing ABC.

7.123.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60412$auto$opt_dff.cc:219:make_patterns_logic$3650
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.127.1. Executing ABC.

7.123.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$60740$auto$opt_dff.cc:219:make_patterns_logic$3749
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 12 outputs.

7.123.128.1. Executing ABC.

7.123.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3562
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.123.129.1. Executing ABC.

7.123.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6372, asynchronously reset by \rst
Extracted 31 gates and 39 wires to a netlist network with 7 inputs and 10 outputs.

7.123.130.1. Executing ABC.

7.123.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3526, asynchronously reset by \rst
Extracted 2133 gates and 3628 wires to a netlist network with 1494 inputs and 270 outputs.

7.123.131.1. Executing ABC.

7.123.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by !$auto$opt_reduce.cc:134:opt_pmux$3502, asynchronously reset by \rst
Extracted 6741 gates and 8464 wires to a netlist network with 1721 inputs and 2760 outputs.

7.123.132.1. Executing ABC.

7.123.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6363
Extracted 1076 gates and 2122 wires to a netlist network with 1045 inputs and 11 outputs.

7.123.133.1. Executing ABC.

7.123.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4464
Extracted 50 gates and 76 wires to a netlist network with 25 inputs and 31 outputs.

7.123.134.1. Executing ABC.

7.123.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5157
Extracted 29 gates and 53 wires to a netlist network with 23 inputs and 17 outputs.

7.123.135.1. Executing ABC.

7.123.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5278
Extracted 29 gates and 53 wires to a netlist network with 23 inputs and 17 outputs.

7.123.136.1. Executing ABC.

7.123.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5399
Extracted 29 gates and 53 wires to a netlist network with 23 inputs and 17 outputs.

7.123.137.1. Executing ABC.

7.123.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5520
Extracted 29 gates and 53 wires to a netlist network with 23 inputs and 17 outputs.

7.123.138.1. Executing ABC.

7.123.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5883
Extracted 49 gates and 74 wires to a netlist network with 24 inputs and 30 outputs.

7.123.139.1. Executing ABC.

7.123.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$6246
Extracted 25 gates and 44 wires to a netlist network with 18 inputs and 12 outputs.

7.123.140.1. Executing ABC.

7.123.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3683
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.123.141.1. Executing ABC.

7.123.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3804
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.123.142.1. Executing ABC.

7.123.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3925
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.123.143.1. Executing ABC.

7.123.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4046
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.123.144.1. Executing ABC.

7.123.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4167
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.123.145.1. Executing ABC.

7.123.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4288
Extracted 21 gates and 36 wires to a netlist network with 14 inputs and 9 outputs.

7.123.146.1. Executing ABC.

7.123.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3540
Extracted 82 gates and 90 wires to a netlist network with 7 inputs and 4 outputs.

7.123.147.1. Executing ABC.

7.123.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5146
Extracted 33 gates and 59 wires to a netlist network with 25 inputs and 20 outputs.

7.123.148.1. Executing ABC.

7.123.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4409
Extracted 22 gates and 37 wires to a netlist network with 14 inputs and 10 outputs.

7.123.149.1. Executing ABC.

7.123.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5025
Extracted 35 gates and 61 wires to a netlist network with 25 inputs and 21 outputs.

7.123.150.1. Executing ABC.

7.123.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 41 gates and 53 wires to a netlist network with 12 inputs and 8 outputs.

7.123.151.1. Executing ABC.

7.123.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51262$auto$opt_dff.cc:219:make_patterns_logic$3519, asynchronously reset by \rst
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 5 outputs.

7.123.152.1. Executing ABC.

7.123.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51271$auto$opt_dff.cc:219:make_patterns_logic$3551
Extracted 21 gates and 36 wires to a netlist network with 15 inputs and 9 outputs.

7.123.153.1. Executing ABC.

7.123.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51327$auto$opt_dff.cc:219:make_patterns_logic$4475
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.154.1. Executing ABC.

7.123.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51380$auto$opt_dff.cc:219:make_patterns_logic$4486
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.155.1. Executing ABC.

7.123.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51433$auto$opt_dff.cc:219:make_patterns_logic$4497
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.156.1. Executing ABC.

7.123.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51462$auto$opt_dff.cc:219:make_patterns_logic$4508
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.157.1. Executing ABC.

7.123.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51515$auto$opt_dff.cc:219:make_patterns_logic$4519
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.158.1. Executing ABC.

7.123.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51544$auto$opt_dff.cc:219:make_patterns_logic$4530
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.159.1. Executing ABC.

7.123.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51597$auto$opt_dff.cc:219:make_patterns_logic$4552
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.160.1. Executing ABC.

7.123.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51650$auto$opt_dff.cc:219:make_patterns_logic$4563
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.161.1. Executing ABC.

7.123.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51703$auto$opt_dff.cc:219:make_patterns_logic$4574
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.162.1. Executing ABC.

7.123.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51732$auto$opt_dff.cc:219:make_patterns_logic$4585
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.163.1. Executing ABC.

7.123.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51785$auto$opt_dff.cc:219:make_patterns_logic$4596
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.164.1. Executing ABC.

7.123.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51814$auto$opt_dff.cc:219:make_patterns_logic$4607
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.165.1. Executing ABC.

7.123.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51867$auto$opt_dff.cc:219:make_patterns_logic$4618
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.166.1. Executing ABC.

7.123.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51896$auto$opt_dff.cc:219:make_patterns_logic$4629
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.167.1. Executing ABC.

7.123.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51949$auto$opt_dff.cc:219:make_patterns_logic$4640
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.168.1. Executing ABC.

7.123.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$51978$auto$opt_dff.cc:219:make_patterns_logic$4651
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.169.1. Executing ABC.

7.123.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52031$auto$opt_dff.cc:219:make_patterns_logic$4673
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.170.1. Executing ABC.

7.123.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52084$auto$opt_dff.cc:219:make_patterns_logic$4684
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.171.1. Executing ABC.

7.123.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52137$auto$opt_dff.cc:219:make_patterns_logic$4695
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.172.1. Executing ABC.

7.123.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52166$auto$opt_dff.cc:219:make_patterns_logic$4706
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.173.1. Executing ABC.

7.123.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52219$auto$opt_dff.cc:219:make_patterns_logic$4717
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.174.1. Executing ABC.

7.123.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52248$auto$opt_dff.cc:219:make_patterns_logic$4728
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.175.1. Executing ABC.

7.123.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52301$auto$opt_dff.cc:219:make_patterns_logic$4739
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.176.1. Executing ABC.

7.123.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52330$auto$opt_dff.cc:219:make_patterns_logic$4750
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.177.1. Executing ABC.

7.123.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52383$auto$opt_dff.cc:219:make_patterns_logic$4761
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.178.1. Executing ABC.

7.123.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52412$auto$opt_dff.cc:219:make_patterns_logic$4772
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.179.1. Executing ABC.

7.123.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52441$auto$opt_dff.cc:219:make_patterns_logic$4794
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.180.1. Executing ABC.

7.123.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52494$auto$opt_dff.cc:219:make_patterns_logic$4805
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.181.1. Executing ABC.

7.123.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52547$auto$opt_dff.cc:219:make_patterns_logic$4816
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.182.1. Executing ABC.

7.123.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52576$auto$opt_dff.cc:219:make_patterns_logic$4827
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.183.1. Executing ABC.

7.123.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52629$auto$opt_dff.cc:219:make_patterns_logic$4838
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.184.1. Executing ABC.

7.123.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52658$auto$opt_dff.cc:219:make_patterns_logic$4849
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.185.1. Executing ABC.

7.123.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52711$auto$opt_dff.cc:219:make_patterns_logic$4860
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.186.1. Executing ABC.

7.123.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52740$auto$opt_dff.cc:219:make_patterns_logic$4871
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.187.1. Executing ABC.

7.123.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52793$auto$opt_dff.cc:219:make_patterns_logic$4882
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.188.1. Executing ABC.

7.123.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52822$auto$opt_dff.cc:219:make_patterns_logic$4893
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.189.1. Executing ABC.

7.123.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52875$auto$opt_dff.cc:219:make_patterns_logic$4915
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.190.1. Executing ABC.

7.123.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52928$auto$opt_dff.cc:219:make_patterns_logic$4926
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.191.1. Executing ABC.

7.123.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$52981$auto$opt_dff.cc:219:make_patterns_logic$4937
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.192.1. Executing ABC.

7.123.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53010$auto$opt_dff.cc:219:make_patterns_logic$4948
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.193.1. Executing ABC.

7.123.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53063$auto$opt_dff.cc:219:make_patterns_logic$4959
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.194.1. Executing ABC.

7.123.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53092$auto$opt_dff.cc:219:make_patterns_logic$4970
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.195.1. Executing ABC.

7.123.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53145$auto$opt_dff.cc:219:make_patterns_logic$4981
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.196.1. Executing ABC.

7.123.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53174$auto$opt_dff.cc:219:make_patterns_logic$4992
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.197.1. Executing ABC.

7.123.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53227$auto$opt_dff.cc:219:make_patterns_logic$5003
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.198.1. Executing ABC.

7.123.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53256$auto$opt_dff.cc:219:make_patterns_logic$5014
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.199.1. Executing ABC.

7.123.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53285$auto$opt_dff.cc:219:make_patterns_logic$5036
Extracted 20 gates and 34 wires to a netlist network with 14 inputs and 9 outputs.

7.123.200.1. Executing ABC.

7.123.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53338$auto$opt_dff.cc:219:make_patterns_logic$5047
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 17 outputs.

7.123.201.1. Executing ABC.

7.124. Executing ABC pass (technology mapping using ABC).

7.124.1. Summary of detected clock domains:
  93 cells in clk=\clock0, en=$abc$55415$auto$opt_dff.cc:219:make_patterns_logic$5619, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$55362$auto$opt_dff.cc:219:make_patterns_logic$5608, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$55333$auto$opt_dff.cc:219:make_patterns_logic$5597, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$55280$auto$opt_dff.cc:219:make_patterns_logic$5586, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$55251$auto$opt_dff.cc:219:make_patterns_logic$5575, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$55198$auto$opt_dff.cc:219:make_patterns_logic$5564, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$55169$auto$opt_dff.cc:219:make_patterns_logic$5553, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$55116$auto$opt_dff.cc:219:make_patterns_logic$5542, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$55063$auto$opt_dff.cc:219:make_patterns_logic$5531, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$55034$auto$opt_dff.cc:219:make_patterns_logic$5509, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$55005$auto$opt_dff.cc:219:make_patterns_logic$5498, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$54952$auto$opt_dff.cc:219:make_patterns_logic$5487, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$54923$auto$opt_dff.cc:219:make_patterns_logic$5476, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$54870$auto$opt_dff.cc:219:make_patterns_logic$5465, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$54841$auto$opt_dff.cc:219:make_patterns_logic$5454, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$54788$auto$opt_dff.cc:219:make_patterns_logic$5443, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$54759$auto$opt_dff.cc:219:make_patterns_logic$5432, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$54706$auto$opt_dff.cc:219:make_patterns_logic$5421, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$54653$auto$opt_dff.cc:219:make_patterns_logic$5410, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$54600$auto$opt_dff.cc:219:make_patterns_logic$5388, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$89432$abc$52301$auto$opt_dff.cc:219:make_patterns_logic$4739, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$89395$abc$52248$auto$opt_dff.cc:219:make_patterns_logic$4728, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$89366$abc$52219$auto$opt_dff.cc:219:make_patterns_logic$4717, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$61855$auto$opt_dff.cc:219:make_patterns_logic$4068, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$61908$auto$opt_dff.cc:219:make_patterns_logic$6004, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$61961$auto$opt_dff.cc:219:make_patterns_logic$5762, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$62014$auto$opt_dff.cc:219:make_patterns_logic$5641, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$62067$auto$opt_dff.cc:219:make_patterns_logic$6125, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$62120$auto$opt_dff.cc:219:make_patterns_logic$4541, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$62173$auto$opt_dff.cc:219:make_patterns_logic$4662, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$62226$auto$opt_dff.cc:219:make_patterns_logic$4783, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$62279$auto$opt_dff.cc:219:make_patterns_logic$4904, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$62332$auto$opt_dff.cc:219:make_patterns_logic$4453, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$62385$auto$opt_dff.cc:219:make_patterns_logic$4442, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$62438$auto$opt_dff.cc:219:make_patterns_logic$4431, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$62467$auto$opt_dff.cc:219:make_patterns_logic$4420, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$62520$auto$opt_dff.cc:219:make_patterns_logic$4398, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$62573$auto$opt_dff.cc:219:make_patterns_logic$4387, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$62626$auto$opt_dff.cc:219:make_patterns_logic$4376, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$62655$auto$opt_dff.cc:219:make_patterns_logic$4189, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$62705$auto$opt_dff.cc:219:make_patterns_logic$4211, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$62755$auto$opt_dff.cc:219:make_patterns_logic$4233, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$62805$auto$opt_dff.cc:219:make_patterns_logic$4255, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$62855$auto$opt_dff.cc:219:make_patterns_logic$4277, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$62884$auto$opt_dff.cc:219:make_patterns_logic$4310, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$62934$auto$opt_dff.cc:219:make_patterns_logic$4332, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$62984$auto$opt_dff.cc:219:make_patterns_logic$4354, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$63034$auto$opt_dff.cc:219:make_patterns_logic$4200, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$63066$auto$opt_dff.cc:219:make_patterns_logic$4222, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$63098$auto$opt_dff.cc:219:make_patterns_logic$4244, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$63130$auto$opt_dff.cc:219:make_patterns_logic$4266, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$63162$auto$opt_dff.cc:219:make_patterns_logic$4299, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$63215$auto$opt_dff.cc:219:make_patterns_logic$4321, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$63247$auto$opt_dff.cc:219:make_patterns_logic$4343, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$63279$auto$opt_dff.cc:219:make_patterns_logic$4365, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$63311$auto$opt_dff.cc:219:make_patterns_logic$4156, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$63361$auto$opt_dff.cc:219:make_patterns_logic$4112, arst={ }, srst={ }
  97 cells in clk=\clock0, en=$abc$63414$abc$61801$auto$opt_dff.cc:219:make_patterns_logic$4057, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$63470$abc$61637$auto$opt_dff.cc:219:make_patterns_logic$4002, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$63520$abc$61473$auto$opt_dff.cc:219:make_patterns_logic$3958, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$63570$abc$61309$auto$opt_dff.cc:219:make_patterns_logic$3903, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$63620$abc$61145$auto$opt_dff.cc:219:make_patterns_logic$3859, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$63670$abc$60957$auto$opt_dff.cc:219:make_patterns_logic$3815, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$63723$auto$opt_dff.cc:219:make_patterns_logic$4178, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$63776$auto$opt_dff.cc:219:make_patterns_logic$4123, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$63805$auto$opt_dff.cc:219:make_patterns_logic$4079, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$63858$abc$61666$auto$opt_dff.cc:219:make_patterns_logic$4013, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$63911$abc$61502$auto$opt_dff.cc:219:make_patterns_logic$3969, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$63964$abc$61338$auto$opt_dff.cc:219:make_patterns_logic$3914, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$64014$abc$61174$auto$opt_dff.cc:219:make_patterns_logic$3870, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$64067$abc$61010$auto$opt_dff.cc:219:make_patterns_logic$3826, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$64120$auto$opt_dff.cc:219:make_patterns_logic$4134, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$64170$auto$opt_dff.cc:219:make_patterns_logic$4090, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$64220$abc$61719$auto$opt_dff.cc:219:make_patterns_logic$4024, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$64249$abc$61555$auto$opt_dff.cc:219:make_patterns_logic$3980, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$64278$abc$61367$auto$opt_dff.cc:219:make_patterns_logic$3936, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$64331$abc$61227$auto$opt_dff.cc:219:make_patterns_logic$3881, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$64360$abc$61063$auto$opt_dff.cc:219:make_patterns_logic$3837, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$64389$abc$60875$auto$opt_dff.cc:219:make_patterns_logic$3782, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$64439$auto$opt_dff.cc:219:make_patterns_logic$4145, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$64471$auto$opt_dff.cc:219:make_patterns_logic$4101, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$64503$abc$61748$auto$opt_dff.cc:219:make_patterns_logic$4035, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$64535$abc$61584$auto$opt_dff.cc:219:make_patterns_logic$3991, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$64567$abc$61420$auto$opt_dff.cc:219:make_patterns_logic$3947, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$64599$abc$61256$auto$opt_dff.cc:219:make_patterns_logic$3892, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$64631$abc$61092$auto$opt_dff.cc:219:make_patterns_logic$3848, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$64663$abc$60904$auto$opt_dff.cc:219:make_patterns_logic$3793, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$64695$abc$56177$auto$opt_dff.cc:219:make_patterns_logic$5839, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$64745$abc$56529$auto$opt_dff.cc:219:make_patterns_logic$5938, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$64795$abc$56857$auto$opt_dff.cc:219:make_patterns_logic$6037, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$64845$abc$57185$auto$opt_dff.cc:219:make_patterns_logic$6136, arst={ }, srst={ }
  90 cells in clk=\clock0, en=$abc$64874$abc$57537$auto$opt_dff.cc:219:make_patterns_logic$6224, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$64924$abc$57865$auto$opt_dff.cc:219:make_patterns_logic$6323, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$64974$abc$60301$auto$opt_dff.cc:219:make_patterns_logic$3617, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$65024$abc$60629$auto$opt_dff.cc:219:make_patterns_logic$3716, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$65074$abc$56095$auto$opt_dff.cc:219:make_patterns_logic$5817, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$65124$abc$56447$auto$opt_dff.cc:219:make_patterns_logic$5916, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$65174$abc$56751$auto$opt_dff.cc:219:make_patterns_logic$6015, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$65203$abc$57103$auto$opt_dff.cc:219:make_patterns_logic$6103, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$65253$abc$57455$auto$opt_dff.cc:219:make_patterns_logic$6202, arst={ }, srst={ }
  90 cells in clk=\clock0, en=$abc$65303$abc$57783$auto$opt_dff.cc:219:make_patterns_logic$6301, arst={ }, srst={ }
  90 cells in clk=\clock0, en=$abc$65353$abc$60219$auto$opt_dff.cc:219:make_patterns_logic$3595, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$65403$abc$60523$auto$opt_dff.cc:219:make_patterns_logic$3694, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$65456$abc$56124$auto$opt_dff.cc:219:make_patterns_logic$5828, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$65488$abc$56476$auto$opt_dff.cc:219:make_patterns_logic$5927, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$65520$abc$56804$auto$opt_dff.cc:219:make_patterns_logic$6026, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$65552$abc$57132$auto$opt_dff.cc:219:make_patterns_logic$6114, arst={ }, srst={ }
  66 cells in clk=\clock0, en=$abc$65584$abc$57484$auto$opt_dff.cc:219:make_patterns_logic$6213, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$65616$abc$57812$auto$opt_dff.cc:219:make_patterns_logic$6312, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$65648$abc$60248$auto$opt_dff.cc:219:make_patterns_logic$3606, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$65680$abc$60576$auto$opt_dff.cc:219:make_patterns_logic$3705, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$65712$abc$56341$auto$opt_dff.cc:219:make_patterns_logic$5894, arst={ }, srst={ }
  91 cells in clk=\clock0, en=$abc$65744$abc$56693$auto$opt_dff.cc:219:make_patterns_logic$5982, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$65794$abc$57021$auto$opt_dff.cc:219:make_patterns_logic$6081, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$65844$abc$57373$auto$opt_dff.cc:219:make_patterns_logic$6180, arst={ }, srst={ }
  90 cells in clk=\clock0, en=$abc$65894$abc$57701$auto$opt_dff.cc:219:make_patterns_logic$6279, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$65944$abc$60113$auto$opt_dff.cc:219:make_patterns_logic$3573, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$65997$abc$60465$auto$opt_dff.cc:219:make_patterns_logic$3661, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$66047$abc$60793$auto$opt_dff.cc:219:make_patterns_logic$3760, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$66097$abc$56394$auto$opt_dff.cc:219:make_patterns_logic$5905, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$66129$abc$56722$auto$opt_dff.cc:219:make_patterns_logic$5993, arst={ }, srst={ }
  66 cells in clk=\clock0, en=$abc$66182$abc$57050$auto$opt_dff.cc:219:make_patterns_logic$6092, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$66214$abc$57402$auto$opt_dff.cc:219:make_patterns_logic$6191, arst={ }, srst={ }
  66 cells in clk=\clock0, en=$abc$66246$abc$57730$auto$opt_dff.cc:219:make_patterns_logic$6290, arst={ }, srst={ }
  66 cells in clk=\clock0, en=$abc$66278$abc$60166$auto$opt_dff.cc:219:make_patterns_logic$3584, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$66310$abc$60494$auto$opt_dff.cc:219:make_patterns_logic$3672, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$66363$abc$60822$auto$opt_dff.cc:219:make_patterns_logic$3771, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$66395$abc$56206$auto$opt_dff.cc:219:make_patterns_logic$5850, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$66448$abc$56558$auto$opt_dff.cc:219:make_patterns_logic$5949, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$66501$abc$56886$auto$opt_dff.cc:219:make_patterns_logic$6048, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$66554$abc$57238$auto$opt_dff.cc:219:make_patterns_logic$6147, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$66607$abc$57566$auto$opt_dff.cc:219:make_patterns_logic$6235, arst={ }, srst={ }
  95 cells in clk=\clock0, en=$abc$66657$abc$57894$auto$opt_dff.cc:219:make_patterns_logic$6334, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$66710$abc$60330$auto$opt_dff.cc:219:make_patterns_logic$3628, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$66763$abc$60658$auto$opt_dff.cc:219:make_patterns_logic$3727, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$66816$abc$56259$auto$opt_dff.cc:219:make_patterns_logic$5861, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$66845$abc$56611$auto$opt_dff.cc:219:make_patterns_logic$5960, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$66874$abc$56939$auto$opt_dff.cc:219:make_patterns_logic$6059, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$66903$abc$57291$auto$opt_dff.cc:219:make_patterns_logic$6158, arst={ }, srst={ }
  94 cells in clk=\clock0, en=$abc$66932$abc$57595$auto$opt_dff.cc:219:make_patterns_logic$6257, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$66982$abc$57947$auto$opt_dff.cc:219:make_patterns_logic$6345, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$67011$abc$60383$auto$opt_dff.cc:219:make_patterns_logic$3639, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$67040$abc$60711$auto$opt_dff.cc:219:make_patterns_logic$3738, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$67069$abc$56288$auto$opt_dff.cc:219:make_patterns_logic$5872, arst={ }, srst={ }
  66 cells in clk=\clock0, en=$abc$67098$abc$56640$auto$opt_dff.cc:219:make_patterns_logic$5971, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$67130$abc$56968$auto$opt_dff.cc:219:make_patterns_logic$6070, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$67162$abc$57320$auto$opt_dff.cc:219:make_patterns_logic$6169, arst={ }, srst={ }
  66 cells in clk=\clock0, en=$abc$67194$abc$57648$auto$opt_dff.cc:219:make_patterns_logic$6268, arst={ }, srst={ }
  1662 cells in clk=\clock0, en=$abc$67226$abc$57976$auto$opt_dff.cc:219:make_patterns_logic$6356, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$69055$abc$60412$auto$opt_dff.cc:219:make_patterns_logic$3650, arst={ }, srst={ }
  90 cells in clk=\clock0, en=$abc$54571$auto$opt_dff.cc:219:make_patterns_logic$5377, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$89329$abc$52166$auto$opt_dff.cc:219:make_patterns_logic$4706, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$89300$abc$52137$auto$opt_dff.cc:219:make_patterns_logic$4695, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89263$abc$52084$auto$opt_dff.cc:219:make_patterns_logic$4684, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$89234$abc$52031$auto$opt_dff.cc:219:make_patterns_logic$4673, arst={ }, srst={ }
  84 cells in clk=\clock0, en=$abc$89197$abc$51978$auto$opt_dff.cc:219:make_patterns_logic$4651, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$89168$abc$51949$auto$opt_dff.cc:219:make_patterns_logic$4640, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89131$abc$51896$auto$opt_dff.cc:219:make_patterns_logic$4629, arst={ }, srst={ }
  87 cells in clk=\clock0, en=$abc$89102$abc$51867$auto$opt_dff.cc:219:make_patterns_logic$4618, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$53973$auto$opt_dff.cc:219:make_patterns_logic$5212, arst={ }, srst={ }
  88 cells in clk=\clock0, en=$abc$54055$auto$opt_dff.cc:219:make_patterns_logic$5234, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$89065$abc$51814$auto$opt_dff.cc:219:make_patterns_logic$4607, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$53785$auto$opt_dff.cc:219:make_patterns_logic$5168, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$69087$abc$60740$auto$opt_dff.cc:219:make_patterns_logic$3749, arst={ }, srst={ }
  93 cells in clk=\clock0, en=$abc$89461$abc$52330$auto$opt_dff.cc:219:make_patterns_logic$4750, arst={ }, srst={ }
  87 cells in clk=\clock0, en=$abc$89036$abc$51785$auto$opt_dff.cc:219:make_patterns_logic$4596, arst={ }, srst={ }
  70 cells in clk=\clock0, en=$abc$53666$auto$opt_dff.cc:219:make_patterns_logic$5135, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$88999$abc$51732$auto$opt_dff.cc:219:make_patterns_logic$4585, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$53637$auto$opt_dff.cc:219:make_patterns_logic$5124, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$88970$abc$51703$auto$opt_dff.cc:219:make_patterns_logic$4574, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$53584$auto$opt_dff.cc:219:make_patterns_logic$5113, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$88933$abc$51650$auto$opt_dff.cc:219:make_patterns_logic$4563, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$53555$auto$opt_dff.cc:219:make_patterns_logic$5102, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$88904$abc$51597$auto$opt_dff.cc:219:make_patterns_logic$4552, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$53502$auto$opt_dff.cc:219:make_patterns_logic$5091, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$88875$abc$51544$auto$opt_dff.cc:219:make_patterns_logic$4530, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$53473$auto$opt_dff.cc:219:make_patterns_logic$5080, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$88846$abc$51515$auto$opt_dff.cc:219:make_patterns_logic$4519, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$53420$auto$opt_dff.cc:219:make_patterns_logic$5069, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$88809$abc$51462$auto$opt_dff.cc:219:make_patterns_logic$4508, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$53891$auto$opt_dff.cc:219:make_patterns_logic$5190, arst={ }, srst={ }
  84 cells in clk=\clock0, en=$abc$53920$auto$opt_dff.cc:219:make_patterns_logic$5201, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$53391$auto$opt_dff.cc:219:make_patterns_logic$5058, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$88780$abc$51433$auto$opt_dff.cc:219:make_patterns_logic$4497, arst={ }, srst={ }
  82 cells in clk=\clock0, en=$abc$90208$abc$53285$auto$opt_dff.cc:219:make_patterns_logic$5036, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$88743$abc$51380$auto$opt_dff.cc:219:make_patterns_logic$4486, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$90179$abc$53256$auto$opt_dff.cc:219:make_patterns_logic$5014, arst={ }, srst={ }
  70 cells in clk=\clock0, en=$abc$88714$abc$51327$auto$opt_dff.cc:219:make_patterns_logic$4475, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$90150$abc$53227$auto$opt_dff.cc:219:make_patterns_logic$5003, arst={ }, srst={ }
  63 cells in clk=\clock0, en=$abc$88684$abc$51271$auto$opt_dff.cc:219:make_patterns_logic$3551, arst={ }, srst={ }
  6 cells in clk=\clock0, en=$abc$88674$abc$51262$auto$opt_dff.cc:219:make_patterns_logic$3519, arst=\rst, srst={ }
  77 cells in clk=\clock0, en=$abc$90113$abc$53174$auto$opt_dff.cc:219:make_patterns_logic$4992, arst={ }, srst={ }
  87 cells in clk=\clock0, en=$abc$54272$auto$opt_dff.cc:219:make_patterns_logic$5300, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$90084$abc$53145$auto$opt_dff.cc:219:make_patterns_logic$4981, arst={ }, srst={ }
  74 cells in clk=\clock0, en=$abc$88591$auto$opt_dff.cc:219:make_patterns_logic$5025, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$90047$abc$53092$auto$opt_dff.cc:219:make_patterns_logic$4970, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$90018$abc$53063$auto$opt_dff.cc:219:make_patterns_logic$4959, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89981$abc$53010$auto$opt_dff.cc:219:make_patterns_logic$4948, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$89952$abc$52981$auto$opt_dff.cc:219:make_patterns_logic$4937, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89915$abc$52928$auto$opt_dff.cc:219:make_patterns_logic$4926, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$89886$abc$52875$auto$opt_dff.cc:219:make_patterns_logic$4915, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89849$abc$52822$auto$opt_dff.cc:219:make_patterns_logic$4893, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$88561$auto$opt_dff.cc:219:make_patterns_logic$4409, arst={ }, srst={ }
  33 cells in clk=\clock0, en=$abc$69148$auto$opt_dff.cc:219:make_patterns_logic$6372, arst=\rst, srst={ }
  3953 cells in clk=\clock0, en=$abc$69176$auto$opt_dff.cc:219:make_patterns_logic$3526, arst=\rst, srst={ }
  1570 cells in clk=\clock0, en=!$abc$73045$auto$opt_reduce.cc:134:opt_pmux$3502, arst=\rst, srst={ }
  86 cells in clk=\clock0, en=$abc$89820$abc$52793$auto$opt_dff.cc:219:make_patterns_logic$4882, arst={ }, srst={ }
  82 cells in clk=\clock0, en=$abc$53838$auto$opt_dff.cc:219:make_patterns_logic$5179, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$54084$auto$opt_dff.cc:219:make_patterns_logic$5245, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89783$abc$52740$auto$opt_dff.cc:219:make_patterns_logic$4871, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$89754$abc$52711$auto$opt_dff.cc:219:make_patterns_logic$4860, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89717$abc$52658$auto$opt_dff.cc:219:make_patterns_logic$4849, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$89688$abc$52629$auto$opt_dff.cc:219:make_patterns_logic$4838, arst={ }, srst={ }
  1085 cells in clk=\clock0, en=$abc$86912$auto$opt_dff.cc:219:make_patterns_logic$6363, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89651$abc$52576$auto$opt_dff.cc:219:make_patterns_logic$4827, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$89622$abc$52547$auto$opt_dff.cc:219:make_patterns_logic$4816, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89585$abc$52494$auto$opt_dff.cc:219:make_patterns_logic$4805, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$54518$auto$opt_dff.cc:219:make_patterns_logic$5366, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$69119$auto$opt_dff.cc:219:make_patterns_logic$3562, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$54325$auto$opt_dff.cc:219:make_patterns_logic$5311, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$88255$auto$opt_dff.cc:219:make_patterns_logic$6246, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$54489$auto$opt_dff.cc:219:make_patterns_logic$5355, arst={ }, srst={ }
  41 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$55685$auto$opt_dff.cc:219:make_patterns_logic$5696, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$88287$auto$opt_dff.cc:219:make_patterns_logic$3683, arst={ }, srst={ }
  79 cells in clk=\clock0, en=$abc$88094$auto$opt_dff.cc:219:make_patterns_logic$5278, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$54137$auto$opt_dff.cc:219:make_patterns_logic$5256, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$54407$auto$opt_dff.cc:219:make_patterns_logic$5333, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$55550$auto$opt_dff.cc:219:make_patterns_logic$5663, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$56042$auto$opt_dff.cc:219:make_patterns_logic$5806, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$55907$auto$opt_dff.cc:219:make_patterns_logic$5773, arst={ }, srst={ }
  79 cells in clk=\clock0, en=$abc$89498$abc$52383$auto$opt_dff.cc:219:make_patterns_logic$4761, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$88345$auto$opt_dff.cc:219:make_patterns_logic$3925, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$88131$auto$opt_dff.cc:219:make_patterns_logic$5399, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$55497$auto$opt_dff.cc:219:make_patterns_logic$5652, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$54436$auto$opt_dff.cc:219:make_patterns_logic$5344, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$88316$auto$opt_dff.cc:219:make_patterns_logic$3804, arst={ }, srst={ }
  80 cells in clk=\clock0, en=$abc$55632$auto$opt_dff.cc:219:make_patterns_logic$5685, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$88057$auto$opt_dff.cc:219:make_patterns_logic$5157, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$55796$auto$opt_dff.cc:219:make_patterns_logic$5729, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$88168$auto$opt_dff.cc:219:make_patterns_logic$5520, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$54166$auto$opt_dff.cc:219:make_patterns_logic$5267, arst={ }, srst={ }
  84 cells in clk=\clock0, en=$abc$56013$auto$opt_dff.cc:219:make_patterns_logic$5795, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$88205$auto$opt_dff.cc:219:make_patterns_logic$5883, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$54002$auto$opt_dff.cc:219:make_patterns_logic$5223, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$55767$auto$opt_dff.cc:219:make_patterns_logic$5718, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$88432$auto$opt_dff.cc:219:make_patterns_logic$4288, arst={ }, srst={ }
  80 cells in clk=\clock0, en=$abc$55849$auto$opt_dff.cc:219:make_patterns_logic$5740, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$88521$auto$opt_dff.cc:219:make_patterns_logic$5146, arst={ }, srst={ }
  79 cells in clk=\clock0, en=$abc$89527$abc$52412$auto$opt_dff.cc:219:make_patterns_logic$4772, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$89556$abc$52441$auto$opt_dff.cc:219:make_patterns_logic$4794, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$88403$auto$opt_dff.cc:219:make_patterns_logic$4167, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$55714$auto$opt_dff.cc:219:make_patterns_logic$5707, arst={ }, srst={ }
  87 cells in clk=\clock0, en=$abc$54219$auto$opt_dff.cc:219:make_patterns_logic$5289, arst={ }, srst={ }
  59 cells in clk=\clock0, en=$abc$88461$auto$opt_dff.cc:219:make_patterns_logic$3540, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$54354$auto$opt_dff.cc:219:make_patterns_logic$5322, arst={ }, srst={ }
  79 cells in clk=\clock0, en=$abc$55603$auto$opt_dff.cc:219:make_patterns_logic$5674, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$55960$auto$opt_dff.cc:219:make_patterns_logic$5784, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$55878$auto$opt_dff.cc:219:make_patterns_logic$5751, arst={ }, srst={ }
  88 cells in clk=\clock0, en=$abc$55444$auto$opt_dff.cc:219:make_patterns_logic$5630, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$88374$auto$opt_dff.cc:219:make_patterns_logic$4046, arst={ }, srst={ }
  68 cells in clk=\clock0, en=$abc$88006$auto$opt_dff.cc:219:make_patterns_logic$4464, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$90237$abc$53338$auto$opt_dff.cc:219:make_patterns_logic$5047, arst={ }, srst={ }

7.124.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$55415$auto$opt_dff.cc:219:make_patterns_logic$5619
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.124.2.1. Executing ABC.

7.124.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$55362$auto$opt_dff.cc:219:make_patterns_logic$5608
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.3.1. Executing ABC.

7.124.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$55333$auto$opt_dff.cc:219:make_patterns_logic$5597
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.124.4.1. Executing ABC.

7.124.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$55280$auto$opt_dff.cc:219:make_patterns_logic$5586
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.5.1. Executing ABC.

7.124.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$55251$auto$opt_dff.cc:219:make_patterns_logic$5575
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.124.6.1. Executing ABC.

7.124.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$55198$auto$opt_dff.cc:219:make_patterns_logic$5564
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.7.1. Executing ABC.

7.124.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$55169$auto$opt_dff.cc:219:make_patterns_logic$5553
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.124.8.1. Executing ABC.

7.124.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$55116$auto$opt_dff.cc:219:make_patterns_logic$5542
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.9.1. Executing ABC.

7.124.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$55063$auto$opt_dff.cc:219:make_patterns_logic$5531
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.124.10.1. Executing ABC.

7.124.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$55034$auto$opt_dff.cc:219:make_patterns_logic$5509
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.124.11.1. Executing ABC.

7.124.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$55005$auto$opt_dff.cc:219:make_patterns_logic$5498
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.124.12.1. Executing ABC.

7.124.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$54952$auto$opt_dff.cc:219:make_patterns_logic$5487
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.13.1. Executing ABC.

7.124.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$54923$auto$opt_dff.cc:219:make_patterns_logic$5476
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.124.14.1. Executing ABC.

7.124.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$54870$auto$opt_dff.cc:219:make_patterns_logic$5465
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.15.1. Executing ABC.

7.124.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$54841$auto$opt_dff.cc:219:make_patterns_logic$5454
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.124.16.1. Executing ABC.

7.124.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$54788$auto$opt_dff.cc:219:make_patterns_logic$5443
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.17.1. Executing ABC.

7.124.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$54759$auto$opt_dff.cc:219:make_patterns_logic$5432
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.124.18.1. Executing ABC.

7.124.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$54706$auto$opt_dff.cc:219:make_patterns_logic$5421
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.19.1. Executing ABC.

7.124.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$54653$auto$opt_dff.cc:219:make_patterns_logic$5410
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.124.20.1. Executing ABC.

7.124.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$54600$auto$opt_dff.cc:219:make_patterns_logic$5388
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.21.1. Executing ABC.

7.124.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89432$abc$52301$auto$opt_dff.cc:219:make_patterns_logic$4739
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.124.22.1. Executing ABC.

7.124.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89395$abc$52248$auto$opt_dff.cc:219:make_patterns_logic$4728
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.23.1. Executing ABC.

7.124.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89366$abc$52219$auto$opt_dff.cc:219:make_patterns_logic$4717
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.124.24.1. Executing ABC.

7.124.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61855$auto$opt_dff.cc:219:make_patterns_logic$4068
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.25.1. Executing ABC.

7.124.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61908$auto$opt_dff.cc:219:make_patterns_logic$6004
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.26.1. Executing ABC.

7.124.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$61961$auto$opt_dff.cc:219:make_patterns_logic$5762
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.27.1. Executing ABC.

7.124.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62014$auto$opt_dff.cc:219:make_patterns_logic$5641
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.28.1. Executing ABC.

7.124.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62067$auto$opt_dff.cc:219:make_patterns_logic$6125
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.29.1. Executing ABC.

7.124.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62120$auto$opt_dff.cc:219:make_patterns_logic$4541
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.30.1. Executing ABC.

7.124.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62173$auto$opt_dff.cc:219:make_patterns_logic$4662
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.31.1. Executing ABC.

7.124.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62226$auto$opt_dff.cc:219:make_patterns_logic$4783
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.32.1. Executing ABC.

7.124.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62279$auto$opt_dff.cc:219:make_patterns_logic$4904
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.33.1. Executing ABC.

7.124.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62332$auto$opt_dff.cc:219:make_patterns_logic$4453
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.34.1. Executing ABC.

7.124.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62385$auto$opt_dff.cc:219:make_patterns_logic$4442
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.35.1. Executing ABC.

7.124.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62438$auto$opt_dff.cc:219:make_patterns_logic$4431
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.36.1. Executing ABC.

7.124.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62467$auto$opt_dff.cc:219:make_patterns_logic$4420
Extracted 85 gates and 126 wires to a netlist network with 41 inputs and 27 outputs.

7.124.37.1. Executing ABC.

7.124.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62520$auto$opt_dff.cc:219:make_patterns_logic$4398
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.38.1. Executing ABC.

7.124.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62573$auto$opt_dff.cc:219:make_patterns_logic$4387
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.39.1. Executing ABC.

7.124.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62626$auto$opt_dff.cc:219:make_patterns_logic$4376
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.40.1. Executing ABC.

7.124.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62655$auto$opt_dff.cc:219:make_patterns_logic$4189
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.41.1. Executing ABC.

7.124.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62705$auto$opt_dff.cc:219:make_patterns_logic$4211
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.42.1. Executing ABC.

7.124.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62755$auto$opt_dff.cc:219:make_patterns_logic$4233
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.43.1. Executing ABC.

7.124.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62805$auto$opt_dff.cc:219:make_patterns_logic$4255
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.44.1. Executing ABC.

7.124.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62855$auto$opt_dff.cc:219:make_patterns_logic$4277
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.45.1. Executing ABC.

7.124.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62884$auto$opt_dff.cc:219:make_patterns_logic$4310
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.46.1. Executing ABC.

7.124.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62934$auto$opt_dff.cc:219:make_patterns_logic$4332
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.47.1. Executing ABC.

7.124.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$62984$auto$opt_dff.cc:219:make_patterns_logic$4354
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.48.1. Executing ABC.

7.124.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63034$auto$opt_dff.cc:219:make_patterns_logic$4200
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.49.1. Executing ABC.

7.124.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63066$auto$opt_dff.cc:219:make_patterns_logic$4222
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.50.1. Executing ABC.

7.124.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63098$auto$opt_dff.cc:219:make_patterns_logic$4244
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.51.1. Executing ABC.

7.124.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63130$auto$opt_dff.cc:219:make_patterns_logic$4266
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.52.1. Executing ABC.

7.124.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63162$auto$opt_dff.cc:219:make_patterns_logic$4299
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.53.1. Executing ABC.

7.124.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63215$auto$opt_dff.cc:219:make_patterns_logic$4321
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.54.1. Executing ABC.

7.124.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63247$auto$opt_dff.cc:219:make_patterns_logic$4343
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.55.1. Executing ABC.

7.124.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63279$auto$opt_dff.cc:219:make_patterns_logic$4365
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.56.1. Executing ABC.

7.124.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63311$auto$opt_dff.cc:219:make_patterns_logic$4156
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.57.1. Executing ABC.

7.124.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63361$auto$opt_dff.cc:219:make_patterns_logic$4112
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.58.1. Executing ABC.

7.124.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63414$abc$61801$auto$opt_dff.cc:219:make_patterns_logic$4057
Extracted 97 gates and 143 wires to a netlist network with 46 inputs and 35 outputs.

7.124.59.1. Executing ABC.

7.124.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63470$abc$61637$auto$opt_dff.cc:219:make_patterns_logic$4002
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.60.1. Executing ABC.

7.124.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63520$abc$61473$auto$opt_dff.cc:219:make_patterns_logic$3958
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.61.1. Executing ABC.

7.124.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63570$abc$61309$auto$opt_dff.cc:219:make_patterns_logic$3903
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.62.1. Executing ABC.

7.124.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63620$abc$61145$auto$opt_dff.cc:219:make_patterns_logic$3859
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.63.1. Executing ABC.

7.124.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63670$abc$60957$auto$opt_dff.cc:219:make_patterns_logic$3815
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.64.1. Executing ABC.

7.124.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63723$auto$opt_dff.cc:219:make_patterns_logic$4178
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.65.1. Executing ABC.

7.124.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63776$auto$opt_dff.cc:219:make_patterns_logic$4123
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.66.1. Executing ABC.

7.124.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63805$auto$opt_dff.cc:219:make_patterns_logic$4079
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.67.1. Executing ABC.

7.124.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63858$abc$61666$auto$opt_dff.cc:219:make_patterns_logic$4013
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.68.1. Executing ABC.

7.124.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63911$abc$61502$auto$opt_dff.cc:219:make_patterns_logic$3969
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.69.1. Executing ABC.

7.124.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$63964$abc$61338$auto$opt_dff.cc:219:make_patterns_logic$3914
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.70.1. Executing ABC.

7.124.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64014$abc$61174$auto$opt_dff.cc:219:make_patterns_logic$3870
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.71.1. Executing ABC.

7.124.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64067$abc$61010$auto$opt_dff.cc:219:make_patterns_logic$3826
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.72.1. Executing ABC.

7.124.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64120$auto$opt_dff.cc:219:make_patterns_logic$4134
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.73.1. Executing ABC.

7.124.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64170$auto$opt_dff.cc:219:make_patterns_logic$4090
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.74.1. Executing ABC.

7.124.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64220$abc$61719$auto$opt_dff.cc:219:make_patterns_logic$4024
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.75.1. Executing ABC.

7.124.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64249$abc$61555$auto$opt_dff.cc:219:make_patterns_logic$3980
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.76.1. Executing ABC.

7.124.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64278$abc$61367$auto$opt_dff.cc:219:make_patterns_logic$3936
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.77.1. Executing ABC.

7.124.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64331$abc$61227$auto$opt_dff.cc:219:make_patterns_logic$3881
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.78.1. Executing ABC.

7.124.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64360$abc$61063$auto$opt_dff.cc:219:make_patterns_logic$3837
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.79.1. Executing ABC.

7.124.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64389$abc$60875$auto$opt_dff.cc:219:make_patterns_logic$3782
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.80.1. Executing ABC.

7.124.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64439$auto$opt_dff.cc:219:make_patterns_logic$4145
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.81.1. Executing ABC.

7.124.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64471$auto$opt_dff.cc:219:make_patterns_logic$4101
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.82.1. Executing ABC.

7.124.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64503$abc$61748$auto$opt_dff.cc:219:make_patterns_logic$4035
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.83.1. Executing ABC.

7.124.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64535$abc$61584$auto$opt_dff.cc:219:make_patterns_logic$3991
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.84.1. Executing ABC.

7.124.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64567$abc$61420$auto$opt_dff.cc:219:make_patterns_logic$3947
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.85.1. Executing ABC.

7.124.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64599$abc$61256$auto$opt_dff.cc:219:make_patterns_logic$3892
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.86.1. Executing ABC.

7.124.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64631$abc$61092$auto$opt_dff.cc:219:make_patterns_logic$3848
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.87.1. Executing ABC.

7.124.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64663$abc$60904$auto$opt_dff.cc:219:make_patterns_logic$3793
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.88.1. Executing ABC.

7.124.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64695$abc$56177$auto$opt_dff.cc:219:make_patterns_logic$5839
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.89.1. Executing ABC.

7.124.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64745$abc$56529$auto$opt_dff.cc:219:make_patterns_logic$5938
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.90.1. Executing ABC.

7.124.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64795$abc$56857$auto$opt_dff.cc:219:make_patterns_logic$6037
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.91.1. Executing ABC.

7.124.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64845$abc$57185$auto$opt_dff.cc:219:make_patterns_logic$6136
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.92.1. Executing ABC.

7.124.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64874$abc$57537$auto$opt_dff.cc:219:make_patterns_logic$6224
Extracted 90 gates and 133 wires to a netlist network with 43 inputs and 31 outputs.

7.124.93.1. Executing ABC.

7.124.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64924$abc$57865$auto$opt_dff.cc:219:make_patterns_logic$6323
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.94.1. Executing ABC.

7.124.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$64974$abc$60301$auto$opt_dff.cc:219:make_patterns_logic$3617
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.95.1. Executing ABC.

7.124.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65024$abc$60629$auto$opt_dff.cc:219:make_patterns_logic$3716
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.96.1. Executing ABC.

7.124.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65074$abc$56095$auto$opt_dff.cc:219:make_patterns_logic$5817
Extracted 85 gates and 126 wires to a netlist network with 41 inputs and 27 outputs.

7.124.97.1. Executing ABC.

7.124.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65124$abc$56447$auto$opt_dff.cc:219:make_patterns_logic$5916
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.98.1. Executing ABC.

7.124.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65174$abc$56751$auto$opt_dff.cc:219:make_patterns_logic$6015
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.99.1. Executing ABC.

7.124.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65203$abc$57103$auto$opt_dff.cc:219:make_patterns_logic$6103
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.100.1. Executing ABC.

7.124.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65253$abc$57455$auto$opt_dff.cc:219:make_patterns_logic$6202
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.101.1. Executing ABC.

7.124.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65303$abc$57783$auto$opt_dff.cc:219:make_patterns_logic$6301
Extracted 90 gates and 133 wires to a netlist network with 43 inputs and 31 outputs.

7.124.102.1. Executing ABC.

7.124.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65353$abc$60219$auto$opt_dff.cc:219:make_patterns_logic$3595
Extracted 90 gates and 133 wires to a netlist network with 43 inputs and 31 outputs.

7.124.103.1. Executing ABC.

7.124.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65403$abc$60523$auto$opt_dff.cc:219:make_patterns_logic$3694
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.104.1. Executing ABC.

7.124.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65456$abc$56124$auto$opt_dff.cc:219:make_patterns_logic$5828
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.105.1. Executing ABC.

7.124.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65488$abc$56476$auto$opt_dff.cc:219:make_patterns_logic$5927
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.106.1. Executing ABC.

7.124.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65520$abc$56804$auto$opt_dff.cc:219:make_patterns_logic$6026
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.107.1. Executing ABC.

7.124.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65552$abc$57132$auto$opt_dff.cc:219:make_patterns_logic$6114
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.108.1. Executing ABC.

7.124.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65584$abc$57484$auto$opt_dff.cc:219:make_patterns_logic$6213
Extracted 66 gates and 103 wires to a netlist network with 37 inputs and 13 outputs.

7.124.109.1. Executing ABC.

7.124.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65616$abc$57812$auto$opt_dff.cc:219:make_patterns_logic$6312
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.110.1. Executing ABC.

7.124.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65648$abc$60248$auto$opt_dff.cc:219:make_patterns_logic$3606
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.111.1. Executing ABC.

7.124.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65680$abc$60576$auto$opt_dff.cc:219:make_patterns_logic$3705
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.112.1. Executing ABC.

7.124.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65712$abc$56341$auto$opt_dff.cc:219:make_patterns_logic$5894
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.113.1. Executing ABC.

7.124.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65744$abc$56693$auto$opt_dff.cc:219:make_patterns_logic$5982
Extracted 91 gates and 135 wires to a netlist network with 44 inputs and 32 outputs.

7.124.114.1. Executing ABC.

7.124.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65794$abc$57021$auto$opt_dff.cc:219:make_patterns_logic$6081
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.115.1. Executing ABC.

7.124.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65844$abc$57373$auto$opt_dff.cc:219:make_patterns_logic$6180
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.116.1. Executing ABC.

7.124.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65894$abc$57701$auto$opt_dff.cc:219:make_patterns_logic$6279
Extracted 90 gates and 133 wires to a netlist network with 43 inputs and 31 outputs.

7.124.117.1. Executing ABC.

7.124.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65944$abc$60113$auto$opt_dff.cc:219:make_patterns_logic$3573
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.118.1. Executing ABC.

7.124.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$65997$abc$60465$auto$opt_dff.cc:219:make_patterns_logic$3661
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.119.1. Executing ABC.

7.124.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66047$abc$60793$auto$opt_dff.cc:219:make_patterns_logic$3760
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.120.1. Executing ABC.

7.124.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66097$abc$56394$auto$opt_dff.cc:219:make_patterns_logic$5905
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.121.1. Executing ABC.

7.124.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66129$abc$56722$auto$opt_dff.cc:219:make_patterns_logic$5993
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.122.1. Executing ABC.

7.124.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66182$abc$57050$auto$opt_dff.cc:219:make_patterns_logic$6092
Extracted 66 gates and 103 wires to a netlist network with 37 inputs and 13 outputs.

7.124.123.1. Executing ABC.

7.124.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66214$abc$57402$auto$opt_dff.cc:219:make_patterns_logic$6191
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.124.1. Executing ABC.

7.124.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66246$abc$57730$auto$opt_dff.cc:219:make_patterns_logic$6290
Extracted 66 gates and 103 wires to a netlist network with 37 inputs and 13 outputs.

7.124.125.1. Executing ABC.

7.124.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66278$abc$60166$auto$opt_dff.cc:219:make_patterns_logic$3584
Extracted 66 gates and 103 wires to a netlist network with 37 inputs and 13 outputs.

7.124.126.1. Executing ABC.

7.124.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66310$abc$60494$auto$opt_dff.cc:219:make_patterns_logic$3672
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.127.1. Executing ABC.

7.124.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66363$abc$60822$auto$opt_dff.cc:219:make_patterns_logic$3771
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.128.1. Executing ABC.

7.124.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66395$abc$56206$auto$opt_dff.cc:219:make_patterns_logic$5850
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.129.1. Executing ABC.

7.124.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66448$abc$56558$auto$opt_dff.cc:219:make_patterns_logic$5949
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.130.1. Executing ABC.

7.124.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66501$abc$56886$auto$opt_dff.cc:219:make_patterns_logic$6048
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.131.1. Executing ABC.

7.124.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66554$abc$57238$auto$opt_dff.cc:219:make_patterns_logic$6147
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.132.1. Executing ABC.

7.124.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66607$abc$57566$auto$opt_dff.cc:219:make_patterns_logic$6235
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.133.1. Executing ABC.

7.124.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66657$abc$57894$auto$opt_dff.cc:219:make_patterns_logic$6334
Extracted 95 gates and 140 wires to a netlist network with 45 inputs and 35 outputs.

7.124.134.1. Executing ABC.

7.124.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66710$abc$60330$auto$opt_dff.cc:219:make_patterns_logic$3628
Extracted 93 gates and 136 wires to a netlist network with 43 inputs and 33 outputs.

7.124.135.1. Executing ABC.

7.124.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66763$abc$60658$auto$opt_dff.cc:219:make_patterns_logic$3727
Extracted 89 gates and 131 wires to a netlist network with 42 inputs and 30 outputs.

7.124.136.1. Executing ABC.

7.124.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66816$abc$56259$auto$opt_dff.cc:219:make_patterns_logic$5861
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.137.1. Executing ABC.

7.124.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66845$abc$56611$auto$opt_dff.cc:219:make_patterns_logic$5960
Extracted 62 gates and 95 wires to a netlist network with 33 inputs and 10 outputs.

7.124.138.1. Executing ABC.

7.124.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66874$abc$56939$auto$opt_dff.cc:219:make_patterns_logic$6059
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.139.1. Executing ABC.

7.124.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66903$abc$57291$auto$opt_dff.cc:219:make_patterns_logic$6158
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.140.1. Executing ABC.

7.124.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66932$abc$57595$auto$opt_dff.cc:219:make_patterns_logic$6257
Extracted 94 gates and 138 wires to a netlist network with 44 inputs and 34 outputs.

7.124.141.1. Executing ABC.

7.124.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$66982$abc$57947$auto$opt_dff.cc:219:make_patterns_logic$6345
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.142.1. Executing ABC.

7.124.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$67011$abc$60383$auto$opt_dff.cc:219:make_patterns_logic$3639
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.143.1. Executing ABC.

7.124.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$67040$abc$60711$auto$opt_dff.cc:219:make_patterns_logic$3738
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.144.1. Executing ABC.

7.124.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$67069$abc$56288$auto$opt_dff.cc:219:make_patterns_logic$5872
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.145.1. Executing ABC.

7.124.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$67098$abc$56640$auto$opt_dff.cc:219:make_patterns_logic$5971
Extracted 66 gates and 103 wires to a netlist network with 37 inputs and 13 outputs.

7.124.146.1. Executing ABC.

7.124.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$67130$abc$56968$auto$opt_dff.cc:219:make_patterns_logic$6070
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.147.1. Executing ABC.

7.124.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$67162$abc$57320$auto$opt_dff.cc:219:make_patterns_logic$6169
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.148.1. Executing ABC.

7.124.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$67194$abc$57648$auto$opt_dff.cc:219:make_patterns_logic$6268
Extracted 66 gates and 103 wires to a netlist network with 37 inputs and 13 outputs.

7.124.149.1. Executing ABC.

7.124.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$67226$abc$57976$auto$opt_dff.cc:219:make_patterns_logic$6356
Extracted 1662 gates and 2603 wires to a netlist network with 941 inputs and 36 outputs.

7.124.150.1. Executing ABC.

7.124.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$69055$abc$60412$auto$opt_dff.cc:219:make_patterns_logic$3650
Extracted 65 gates and 101 wires to a netlist network with 36 inputs and 12 outputs.

7.124.151.1. Executing ABC.

7.124.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$54571$auto$opt_dff.cc:219:make_patterns_logic$5377
Extracted 90 gates and 134 wires to a netlist network with 44 inputs and 33 outputs.

7.124.152.1. Executing ABC.

7.124.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89329$abc$52166$auto$opt_dff.cc:219:make_patterns_logic$4706
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.153.1. Executing ABC.

7.124.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89300$abc$52137$auto$opt_dff.cc:219:make_patterns_logic$4695
Extracted 85 gates and 130 wires to a netlist network with 45 inputs and 33 outputs.

7.124.154.1. Executing ABC.

7.124.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89263$abc$52084$auto$opt_dff.cc:219:make_patterns_logic$4684
Extracted 78 gates and 115 wires to a netlist network with 37 inputs and 26 outputs.

7.124.155.1. Executing ABC.

7.124.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89234$abc$52031$auto$opt_dff.cc:219:make_patterns_logic$4673
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.156.1. Executing ABC.

7.124.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89197$abc$51978$auto$opt_dff.cc:219:make_patterns_logic$4651
Extracted 84 gates and 126 wires to a netlist network with 42 inputs and 32 outputs.

7.124.157.1. Executing ABC.

7.124.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89168$abc$51949$auto$opt_dff.cc:219:make_patterns_logic$4640
Extracted 86 gates and 130 wires to a netlist network with 44 inputs and 34 outputs.

7.124.158.1. Executing ABC.

7.124.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89131$abc$51896$auto$opt_dff.cc:219:make_patterns_logic$4629
Extracted 78 gates and 113 wires to a netlist network with 35 inputs and 26 outputs.

7.124.159.1. Executing ABC.

7.124.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89102$abc$51867$auto$opt_dff.cc:219:make_patterns_logic$4618
Extracted 87 gates and 132 wires to a netlist network with 45 inputs and 35 outputs.

7.124.160.1. Executing ABC.

7.124.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53973$auto$opt_dff.cc:219:make_patterns_logic$5212
Extracted 85 gates and 125 wires to a netlist network with 40 inputs and 29 outputs.

7.124.161.1. Executing ABC.

7.124.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$54055$auto$opt_dff.cc:219:make_patterns_logic$5234
Extracted 88 gates and 130 wires to a netlist network with 42 inputs and 31 outputs.

7.124.162.1. Executing ABC.

7.124.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89065$abc$51814$auto$opt_dff.cc:219:make_patterns_logic$4607
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.163.1. Executing ABC.

7.124.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53785$auto$opt_dff.cc:219:make_patterns_logic$5168
Extracted 86 gates and 130 wires to a netlist network with 44 inputs and 34 outputs.

7.124.164.1. Executing ABC.

7.124.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$69087$abc$60740$auto$opt_dff.cc:219:make_patterns_logic$3749
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.165.1. Executing ABC.

7.124.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89461$abc$52330$auto$opt_dff.cc:219:make_patterns_logic$4750
Extracted 93 gates and 138 wires to a netlist network with 45 inputs and 34 outputs.

7.124.166.1. Executing ABC.

7.124.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89036$abc$51785$auto$opt_dff.cc:219:make_patterns_logic$4596
Extracted 87 gates and 132 wires to a netlist network with 45 inputs and 35 outputs.

7.124.167.1. Executing ABC.

7.124.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53666$auto$opt_dff.cc:219:make_patterns_logic$5135
Extracted 70 gates and 104 wires to a netlist network with 34 inputs and 18 outputs.

7.124.168.1. Executing ABC.

7.124.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$88999$abc$51732$auto$opt_dff.cc:219:make_patterns_logic$4585
Extracted 78 gates and 113 wires to a netlist network with 35 inputs and 26 outputs.

7.124.169.1. Executing ABC.

7.124.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53637$auto$opt_dff.cc:219:make_patterns_logic$5124
Extracted 86 gates and 130 wires to a netlist network with 44 inputs and 34 outputs.

7.124.170.1. Executing ABC.

7.124.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$88970$abc$51703$auto$opt_dff.cc:219:make_patterns_logic$4574
Extracted 86 gates and 130 wires to a netlist network with 44 inputs and 34 outputs.

7.124.171.1. Executing ABC.

7.124.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53584$auto$opt_dff.cc:219:make_patterns_logic$5113
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.172.1. Executing ABC.

7.124.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$88933$abc$51650$auto$opt_dff.cc:219:make_patterns_logic$4563
Extracted 78 gates and 113 wires to a netlist network with 35 inputs and 26 outputs.

7.124.173.1. Executing ABC.

7.124.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53555$auto$opt_dff.cc:219:make_patterns_logic$5102
Extracted 86 gates and 130 wires to a netlist network with 44 inputs and 34 outputs.

7.124.174.1. Executing ABC.

7.124.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$88904$abc$51597$auto$opt_dff.cc:219:make_patterns_logic$4552
Extracted 62 gates and 95 wires to a netlist network with 33 inputs and 10 outputs.

7.124.175.1. Executing ABC.

7.124.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53502$auto$opt_dff.cc:219:make_patterns_logic$5091
Extracted 78 gates and 113 wires to a netlist network with 35 inputs and 26 outputs.

7.124.176.1. Executing ABC.

7.124.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$88875$abc$51544$auto$opt_dff.cc:219:make_patterns_logic$4530
Extracted 61 gates and 93 wires to a netlist network with 32 inputs and 9 outputs.

7.124.177.1. Executing ABC.

7.124.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53473$auto$opt_dff.cc:219:make_patterns_logic$5080
Extracted 86 gates and 130 wires to a netlist network with 44 inputs and 34 outputs.

7.124.178.1. Executing ABC.

7.124.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$88846$abc$51515$auto$opt_dff.cc:219:make_patterns_logic$4519
Extracted 86 gates and 130 wires to a netlist network with 44 inputs and 34 outputs.

7.124.179.1. Executing ABC.

7.124.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53420$auto$opt_dff.cc:219:make_patterns_logic$5069
Extracted 78 gates and 113 wires to a netlist network with 35 inputs and 26 outputs.

7.124.180.1. Executing ABC.

7.124.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$88809$abc$51462$auto$opt_dff.cc:219:make_patterns_logic$4508
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.181.1. Executing ABC.

7.124.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53891$auto$opt_dff.cc:219:make_patterns_logic$5190
Extracted 85 gates and 126 wires to a netlist network with 41 inputs and 30 outputs.

7.124.182.1. Executing ABC.

7.124.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53920$auto$opt_dff.cc:219:make_patterns_logic$5201
Extracted 84 gates and 124 wires to a netlist network with 40 inputs and 29 outputs.

7.124.183.1. Executing ABC.

7.124.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$53391$auto$opt_dff.cc:219:make_patterns_logic$5058
Extracted 86 gates and 130 wires to a netlist network with 44 inputs and 34 outputs.

7.124.184.1. Executing ABC.

7.124.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$88780$abc$51433$auto$opt_dff.cc:219:make_patterns_logic$4497
Extracted 86 gates and 131 wires to a netlist network with 45 inputs and 34 outputs.

7.124.185.1. Executing ABC.

7.124.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90208$abc$53285$auto$opt_dff.cc:219:make_patterns_logic$5036
Extracted 82 gates and 126 wires to a netlist network with 44 inputs and 30 outputs.

7.124.186.1. Executing ABC.

7.124.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$88743$abc$51380$auto$opt_dff.cc:219:make_patterns_logic$4486
Extracted 77 gates and 112 wires to a netlist network with 35 inputs and 25 outputs.

7.124.187.1. Executing ABC.

7.124.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90179$abc$53256$auto$opt_dff.cc:219:make_patterns_logic$5014
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.124.188.1. Executing ABC.

7.124.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$88714$abc$51327$auto$opt_dff.cc:219:make_patterns_logic$4475
Extracted 70 gates and 112 wires to a netlist network with 42 inputs and 18 outputs.

7.124.189.1. Executing ABC.

7.124.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90150$abc$53227$auto$opt_dff.cc:219:make_patterns_logic$5003
Extracted 86 gates and 130 wires to a netlist network with 44 inputs and 34 outputs.

7.124.190.1. Executing ABC.

7.124.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$88684$abc$51271$auto$opt_dff.cc:219:make_patterns_logic$3551
Extracted 63 gates and 97 wires to a netlist network with 34 inputs and 10 outputs.

7.124.191.1. Executing ABC.

7.124.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$88674$abc$51262$auto$opt_dff.cc:219:make_patterns_logic$3519, asynchronously reset by \rst
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

7.124.192.1. Executing ABC.

7.124.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90113$abc$53174$auto$opt_dff.cc:219:make_patterns_logic$4992
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.193.1. Executing ABC.

7.124.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$54272$auto$opt_dff.cc:219:make_patterns_logic$5300
Extracted 87 gates and 128 wires to a netlist network with 41 inputs and 30 outputs.

7.124.194.1. Executing ABC.

7.124.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90084$abc$53145$auto$opt_dff.cc:219:make_patterns_logic$4981
Extracted 86 gates and 130 wires to a netlist network with 44 inputs and 34 outputs.

7.124.195.1. Executing ABC.

7.124.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$88591$auto$opt_dff.cc:219:make_patterns_logic$5025
Extracted 74 gates and 109 wires to a netlist network with 35 inputs and 22 outputs.

7.124.196.1. Executing ABC.

7.124.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90047$abc$53092$auto$opt_dff.cc:219:make_patterns_logic$4970
Extracted 77 gates and 111 wires to a netlist network with 34 inputs and 25 outputs.

7.124.197.1. Executing ABC.

7.124.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90018$abc$53063$auto$opt_dff.cc:219:make_patterns_logic$4959
Extracted 86 gates and 130 wires to a netlist network with 44 inputs and 34 outputs.

7.124.198.1. Executing ABC.

7.124.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89981$abc$53010$auto$opt_dff.cc:219:make_patterns_logic$4948
Extracted 78 gates and 113 wires to a netlist network with 35 inputs and 26 outputs.

7.124.199.1. Executing ABC.

7.124.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89952$abc$52981$auto$opt_dff.cc:219:make_patterns_logic$4937
Extracted 86 gates and 130 wires to a netlist network with 44 inputs and 34 outputs.

7.124.200.1. Executing ABC.

7.124.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$89915$abc$52928$auto$opt_dff.cc:219:make_patterns_logic$4926
Extracted 78 gates and 113 wires to a netlist network with 35 inputs and 26 outputs.

7.124.201.1. Executing ABC.

7.125. Executing ABC pass (technology mapping using ABC).

7.125.1. Summary of detected clock domains:
  93 cells in clk=\clock0, en=$abc$90237$abc$53338$auto$opt_dff.cc:219:make_patterns_logic$5047, arst={ }, srst={ }
  87 cells in clk=\clock0, en=$abc$90274$abc$55415$auto$opt_dff.cc:219:make_patterns_logic$5619, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$90360$abc$55362$auto$opt_dff.cc:219:make_patterns_logic$5608, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$90438$abc$55333$auto$opt_dff.cc:219:make_patterns_logic$5597, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$90524$abc$55280$auto$opt_dff.cc:219:make_patterns_logic$5586, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$90602$abc$55251$auto$opt_dff.cc:219:make_patterns_logic$5575, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$90688$abc$55198$auto$opt_dff.cc:219:make_patterns_logic$5564, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$90766$abc$55169$auto$opt_dff.cc:219:make_patterns_logic$5553, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$90852$abc$55116$auto$opt_dff.cc:219:make_patterns_logic$5542, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$90930$abc$55063$auto$opt_dff.cc:219:make_patterns_logic$5531, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$91016$abc$55034$auto$opt_dff.cc:219:make_patterns_logic$5509, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$91102$abc$55005$auto$opt_dff.cc:219:make_patterns_logic$5498, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$91188$abc$54952$auto$opt_dff.cc:219:make_patterns_logic$5487, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$91266$abc$54923$auto$opt_dff.cc:219:make_patterns_logic$5476, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$91352$abc$54870$auto$opt_dff.cc:219:make_patterns_logic$5465, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$91430$abc$54841$auto$opt_dff.cc:219:make_patterns_logic$5454, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$91516$abc$54788$auto$opt_dff.cc:219:make_patterns_logic$5443, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$91594$abc$54759$auto$opt_dff.cc:219:make_patterns_logic$5432, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$91680$abc$54706$auto$opt_dff.cc:219:make_patterns_logic$5421, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$91758$abc$54653$auto$opt_dff.cc:219:make_patterns_logic$5410, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$91844$abc$54600$auto$opt_dff.cc:219:make_patterns_logic$5388, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$91922$abc$89432$abc$52301$auto$opt_dff.cc:219:make_patterns_logic$4739, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$92008$abc$89395$abc$52248$auto$opt_dff.cc:219:make_patterns_logic$4728, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$92086$abc$89366$abc$52219$auto$opt_dff.cc:219:make_patterns_logic$4717, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$92172$abc$61855$auto$opt_dff.cc:219:make_patterns_logic$4068, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$92258$abc$61908$auto$opt_dff.cc:219:make_patterns_logic$6004, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$92344$abc$61961$auto$opt_dff.cc:219:make_patterns_logic$5762, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$92430$abc$62014$auto$opt_dff.cc:219:make_patterns_logic$5641, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$92516$abc$62067$auto$opt_dff.cc:219:make_patterns_logic$6125, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$92602$abc$62120$auto$opt_dff.cc:219:make_patterns_logic$4541, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$92688$abc$62173$auto$opt_dff.cc:219:make_patterns_logic$4662, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$92774$abc$62226$auto$opt_dff.cc:219:make_patterns_logic$4783, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$92860$abc$62279$auto$opt_dff.cc:219:make_patterns_logic$4904, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$92946$abc$62332$auto$opt_dff.cc:219:make_patterns_logic$4453, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$93032$abc$62385$auto$opt_dff.cc:219:make_patterns_logic$4442, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$93118$abc$62438$auto$opt_dff.cc:219:make_patterns_logic$4431, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$93180$abc$62467$auto$opt_dff.cc:219:make_patterns_logic$4420, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$93260$abc$62520$auto$opt_dff.cc:219:make_patterns_logic$4398, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$93346$abc$62573$auto$opt_dff.cc:219:make_patterns_logic$4387, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$93432$abc$62626$auto$opt_dff.cc:219:make_patterns_logic$4376, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$93494$abc$62655$auto$opt_dff.cc:219:make_patterns_logic$4189, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$93577$abc$62705$auto$opt_dff.cc:219:make_patterns_logic$4211, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$93660$abc$62755$auto$opt_dff.cc:219:make_patterns_logic$4233, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$93743$abc$62805$auto$opt_dff.cc:219:make_patterns_logic$4255, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$93826$abc$62855$auto$opt_dff.cc:219:make_patterns_logic$4277, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$93888$abc$62884$auto$opt_dff.cc:219:make_patterns_logic$4310, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$93971$abc$62934$auto$opt_dff.cc:219:make_patterns_logic$4332, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$94054$abc$62984$auto$opt_dff.cc:219:make_patterns_logic$4354, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$94140$abc$63034$auto$opt_dff.cc:219:make_patterns_logic$4200, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$94205$abc$63066$auto$opt_dff.cc:219:make_patterns_logic$4222, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$94270$abc$63098$auto$opt_dff.cc:219:make_patterns_logic$4244, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$94335$abc$63130$auto$opt_dff.cc:219:make_patterns_logic$4266, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$94400$abc$63162$auto$opt_dff.cc:219:make_patterns_logic$4299, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$94486$abc$63215$auto$opt_dff.cc:219:make_patterns_logic$4321, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$94551$abc$63247$auto$opt_dff.cc:219:make_patterns_logic$4343, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$94616$abc$63279$auto$opt_dff.cc:219:make_patterns_logic$4365, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$94678$abc$63311$auto$opt_dff.cc:219:make_patterns_logic$4156, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$94761$abc$63361$auto$opt_dff.cc:219:make_patterns_logic$4112, arst={ }, srst={ }
  89 cells in clk=\clock0, en=$abc$94847$abc$63414$abc$61801$auto$opt_dff.cc:219:make_patterns_logic$4057, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$94937$abc$63470$abc$61637$auto$opt_dff.cc:219:make_patterns_logic$4002, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$95020$abc$63520$abc$61473$auto$opt_dff.cc:219:make_patterns_logic$3958, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$95103$abc$63570$abc$61309$auto$opt_dff.cc:219:make_patterns_logic$3903, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$95186$abc$63620$abc$61145$auto$opt_dff.cc:219:make_patterns_logic$3859, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$95269$abc$63670$abc$60957$auto$opt_dff.cc:219:make_patterns_logic$3815, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$95355$abc$63723$auto$opt_dff.cc:219:make_patterns_logic$4178, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$95438$abc$63776$auto$opt_dff.cc:219:make_patterns_logic$4123, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$95500$abc$63805$auto$opt_dff.cc:219:make_patterns_logic$4079, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$95562$abc$63858$abc$61666$auto$opt_dff.cc:219:make_patterns_logic$4013, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$95648$abc$63911$abc$61502$auto$opt_dff.cc:219:make_patterns_logic$3969, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$95734$abc$63964$abc$61338$auto$opt_dff.cc:219:make_patterns_logic$3914, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$95820$abc$64014$abc$61174$auto$opt_dff.cc:219:make_patterns_logic$3870, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$95906$abc$64067$abc$61010$auto$opt_dff.cc:219:make_patterns_logic$3826, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$95992$abc$64120$auto$opt_dff.cc:219:make_patterns_logic$4134, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$96075$abc$64170$auto$opt_dff.cc:219:make_patterns_logic$4090, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$96158$abc$64220$abc$61719$auto$opt_dff.cc:219:make_patterns_logic$4024, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$96220$abc$64249$abc$61555$auto$opt_dff.cc:219:make_patterns_logic$3980, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$96282$abc$64278$abc$61367$auto$opt_dff.cc:219:make_patterns_logic$3936, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$96368$abc$64331$abc$61227$auto$opt_dff.cc:219:make_patterns_logic$3881, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$96430$abc$64360$abc$61063$auto$opt_dff.cc:219:make_patterns_logic$3837, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$96492$abc$64389$abc$60875$auto$opt_dff.cc:219:make_patterns_logic$3782, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$96578$abc$64439$auto$opt_dff.cc:219:make_patterns_logic$4145, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$96643$abc$64471$auto$opt_dff.cc:219:make_patterns_logic$4101, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$96708$abc$64503$abc$61748$auto$opt_dff.cc:219:make_patterns_logic$4035, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$96773$abc$64535$abc$61584$auto$opt_dff.cc:219:make_patterns_logic$3991, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$96838$abc$64567$abc$61420$auto$opt_dff.cc:219:make_patterns_logic$3947, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$96903$abc$64599$abc$61256$auto$opt_dff.cc:219:make_patterns_logic$3892, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$96968$abc$64631$abc$61092$auto$opt_dff.cc:219:make_patterns_logic$3848, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$97033$abc$64663$abc$60904$auto$opt_dff.cc:219:make_patterns_logic$3793, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$97095$abc$64695$abc$56177$auto$opt_dff.cc:219:make_patterns_logic$5839, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$97178$abc$64745$abc$56529$auto$opt_dff.cc:219:make_patterns_logic$5938, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$97261$abc$64795$abc$56857$auto$opt_dff.cc:219:make_patterns_logic$6037, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$97344$abc$64845$abc$57185$auto$opt_dff.cc:219:make_patterns_logic$6136, arst={ }, srst={ }
  82 cells in clk=\clock0, en=$abc$97406$abc$64874$abc$57537$auto$opt_dff.cc:219:make_patterns_logic$6224, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$97490$abc$64924$abc$57865$auto$opt_dff.cc:219:make_patterns_logic$6323, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$97573$abc$64974$abc$60301$auto$opt_dff.cc:219:make_patterns_logic$3617, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$97656$abc$65024$abc$60629$auto$opt_dff.cc:219:make_patterns_logic$3716, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$97742$abc$65074$abc$56095$auto$opt_dff.cc:219:make_patterns_logic$5817, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$97822$abc$65124$abc$56447$auto$opt_dff.cc:219:make_patterns_logic$5916, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$97905$abc$65174$abc$56751$auto$opt_dff.cc:219:make_patterns_logic$6015, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$97967$abc$65203$abc$57103$auto$opt_dff.cc:219:make_patterns_logic$6103, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$98050$abc$65253$abc$57455$auto$opt_dff.cc:219:make_patterns_logic$6202, arst={ }, srst={ }
  82 cells in clk=\clock0, en=$abc$98133$abc$65303$abc$57783$auto$opt_dff.cc:219:make_patterns_logic$6301, arst={ }, srst={ }
  82 cells in clk=\clock0, en=$abc$98217$abc$65353$abc$60219$auto$opt_dff.cc:219:make_patterns_logic$3595, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$98301$abc$65403$abc$60523$auto$opt_dff.cc:219:make_patterns_logic$3694, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$98387$abc$65456$abc$56124$auto$opt_dff.cc:219:make_patterns_logic$5828, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$98452$abc$65488$abc$56476$auto$opt_dff.cc:219:make_patterns_logic$5927, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$98517$abc$65520$abc$56804$auto$opt_dff.cc:219:make_patterns_logic$6026, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$98582$abc$65552$abc$57132$auto$opt_dff.cc:219:make_patterns_logic$6114, arst={ }, srst={ }
  58 cells in clk=\clock0, en=$abc$98647$abc$65584$abc$57484$auto$opt_dff.cc:219:make_patterns_logic$6213, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$98713$abc$65616$abc$57812$auto$opt_dff.cc:219:make_patterns_logic$6312, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$98778$abc$65648$abc$60248$auto$opt_dff.cc:219:make_patterns_logic$3606, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$98843$abc$65680$abc$60576$auto$opt_dff.cc:219:make_patterns_logic$3705, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$98905$abc$65712$abc$56341$auto$opt_dff.cc:219:make_patterns_logic$5894, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$98988$abc$65744$abc$56693$auto$opt_dff.cc:219:make_patterns_logic$5982, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$99073$abc$65794$abc$57021$auto$opt_dff.cc:219:make_patterns_logic$6081, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$99156$abc$65844$abc$57373$auto$opt_dff.cc:219:make_patterns_logic$6180, arst={ }, srst={ }
  82 cells in clk=\clock0, en=$abc$99239$abc$65894$abc$57701$auto$opt_dff.cc:219:make_patterns_logic$6279, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$99323$abc$65944$abc$60113$auto$opt_dff.cc:219:make_patterns_logic$3573, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$99409$abc$65997$abc$60465$auto$opt_dff.cc:219:make_patterns_logic$3661, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$99492$abc$66047$abc$60793$auto$opt_dff.cc:219:make_patterns_logic$3760, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$99578$abc$66097$abc$56394$auto$opt_dff.cc:219:make_patterns_logic$5905, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$99643$abc$66129$abc$56722$auto$opt_dff.cc:219:make_patterns_logic$5993, arst={ }, srst={ }
  58 cells in clk=\clock0, en=$abc$99729$abc$66182$abc$57050$auto$opt_dff.cc:219:make_patterns_logic$6092, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$99795$abc$66214$abc$57402$auto$opt_dff.cc:219:make_patterns_logic$6191, arst={ }, srst={ }
  58 cells in clk=\clock0, en=$abc$99860$abc$66246$abc$57730$auto$opt_dff.cc:219:make_patterns_logic$6290, arst={ }, srst={ }
  58 cells in clk=\clock0, en=$abc$99926$abc$66278$abc$60166$auto$opt_dff.cc:219:make_patterns_logic$3584, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$99992$abc$66310$abc$60494$auto$opt_dff.cc:219:make_patterns_logic$3672, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$100078$abc$66363$abc$60822$auto$opt_dff.cc:219:make_patterns_logic$3771, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$100140$abc$66395$abc$56206$auto$opt_dff.cc:219:make_patterns_logic$5850, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$100226$abc$66448$abc$56558$auto$opt_dff.cc:219:make_patterns_logic$5949, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$100312$abc$66501$abc$56886$auto$opt_dff.cc:219:make_patterns_logic$6048, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$100398$abc$66554$abc$57238$auto$opt_dff.cc:219:make_patterns_logic$6147, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$100484$abc$66607$abc$57566$auto$opt_dff.cc:219:make_patterns_logic$6235, arst={ }, srst={ }
  87 cells in clk=\clock0, en=$abc$100567$abc$66657$abc$57894$auto$opt_dff.cc:219:make_patterns_logic$6334, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$100655$abc$66710$abc$60330$auto$opt_dff.cc:219:make_patterns_logic$3628, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$100741$abc$66763$abc$60658$auto$opt_dff.cc:219:make_patterns_logic$3727, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$100824$abc$66816$abc$56259$auto$opt_dff.cc:219:make_patterns_logic$5861, arst={ }, srst={ }
  54 cells in clk=\clock0, en=$abc$100886$abc$66845$abc$56611$auto$opt_dff.cc:219:make_patterns_logic$5960, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$100949$abc$66874$abc$56939$auto$opt_dff.cc:219:make_patterns_logic$6059, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$101011$abc$66903$abc$57291$auto$opt_dff.cc:219:make_patterns_logic$6158, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$101073$abc$66932$abc$57595$auto$opt_dff.cc:219:make_patterns_logic$6257, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$101160$abc$66982$abc$57947$auto$opt_dff.cc:219:make_patterns_logic$6345, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$101222$abc$67011$abc$60383$auto$opt_dff.cc:219:make_patterns_logic$3639, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$101284$abc$67040$abc$60711$auto$opt_dff.cc:219:make_patterns_logic$3738, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$101349$abc$67069$abc$56288$auto$opt_dff.cc:219:make_patterns_logic$5872, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$101411$abc$67098$abc$56640$auto$opt_dff.cc:219:make_patterns_logic$5971, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$101477$abc$67130$abc$56968$auto$opt_dff.cc:219:make_patterns_logic$6070, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$101542$abc$67162$abc$57320$auto$opt_dff.cc:219:make_patterns_logic$6169, arst={ }, srst={ }
  57 cells in clk=\clock0, en=$abc$101607$abc$67194$abc$57648$auto$opt_dff.cc:219:make_patterns_logic$6268, arst={ }, srst={ }
  1368 cells in clk=\clock0, en=$abc$101673$abc$67226$abc$57976$auto$opt_dff.cc:219:make_patterns_logic$6356, arst={ }, srst={ }
  73 cells in clk=\clock0, en=$abc$103272$abc$69055$abc$60412$auto$opt_dff.cc:219:make_patterns_logic$3650, arst={ }, srst={ }
  80 cells in clk=\clock0, en=$abc$103337$abc$54571$auto$opt_dff.cc:219:make_patterns_logic$5377, arst={ }, srst={ }
  70 cells in clk=\clock0, en=$abc$103423$abc$89329$abc$52166$auto$opt_dff.cc:219:make_patterns_logic$4706, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$103501$abc$89300$abc$52137$auto$opt_dff.cc:219:make_patterns_logic$4695, arst={ }, srst={ }
  70 cells in clk=\clock0, en=$abc$103587$abc$89263$abc$52084$auto$opt_dff.cc:219:make_patterns_logic$4684, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$103666$abc$89234$abc$52031$auto$opt_dff.cc:219:make_patterns_logic$4673, arst={ }, srst={ }
  76 cells in clk=\clock0, en=$abc$103728$abc$89197$abc$51978$auto$opt_dff.cc:219:make_patterns_logic$4651, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$103813$abc$89168$abc$51949$auto$opt_dff.cc:219:make_patterns_logic$4640, arst={ }, srst={ }
  70 cells in clk=\clock0, en=$abc$103900$abc$89131$abc$51896$auto$opt_dff.cc:219:make_patterns_logic$4629, arst={ }, srst={ }
  82 cells in clk=\clock0, en=$abc$103979$abc$89102$abc$51867$auto$opt_dff.cc:219:make_patterns_logic$4618, arst={ }, srst={ }
  82 cells in clk=\clock0, en=$abc$104067$abc$53973$auto$opt_dff.cc:219:make_patterns_logic$5212, arst={ }, srst={ }
  73 cells in clk=\clock0, en=$abc$104149$abc$54055$auto$opt_dff.cc:219:make_patterns_logic$5234, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$104233$abc$89065$abc$51814$auto$opt_dff.cc:219:make_patterns_logic$4607, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$104311$abc$53785$auto$opt_dff.cc:219:make_patterns_logic$5168, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$104398$abc$69087$abc$60740$auto$opt_dff.cc:219:make_patterns_logic$3749, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$104460$abc$89461$abc$52330$auto$opt_dff.cc:219:make_patterns_logic$4750, arst={ }, srst={ }
  79 cells in clk=\clock0, en=$abc$104547$abc$89036$abc$51785$auto$opt_dff.cc:219:make_patterns_logic$4596, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$104635$abc$53666$auto$opt_dff.cc:219:make_patterns_logic$5135, arst={ }, srst={ }
  70 cells in clk=\clock0, en=$abc$104706$abc$88999$abc$51732$auto$opt_dff.cc:219:make_patterns_logic$4585, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$104785$abc$53637$auto$opt_dff.cc:219:make_patterns_logic$5124, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$104872$abc$88970$abc$51703$auto$opt_dff.cc:219:make_patterns_logic$4574, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$104959$abc$53584$auto$opt_dff.cc:219:make_patterns_logic$5113, arst={ }, srst={ }
  70 cells in clk=\clock0, en=$abc$105037$abc$88933$abc$51650$auto$opt_dff.cc:219:make_patterns_logic$4563, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$105116$abc$53555$auto$opt_dff.cc:219:make_patterns_logic$5102, arst={ }, srst={ }
  54 cells in clk=\clock0, en=$abc$105203$abc$88904$abc$51597$auto$opt_dff.cc:219:make_patterns_logic$4552, arst={ }, srst={ }
  70 cells in clk=\clock0, en=$abc$105266$abc$53502$auto$opt_dff.cc:219:make_patterns_logic$5091, arst={ }, srst={ }
  53 cells in clk=\clock0, en=$abc$105345$abc$88875$abc$51544$auto$opt_dff.cc:219:make_patterns_logic$4530, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$105407$abc$53473$auto$opt_dff.cc:219:make_patterns_logic$5080, arst={ }, srst={ }
  71 cells in clk=\clock0, en=$abc$105494$abc$88846$abc$51515$auto$opt_dff.cc:219:make_patterns_logic$4519, arst={ }, srst={ }
  70 cells in clk=\clock0, en=$abc$105581$abc$53420$auto$opt_dff.cc:219:make_patterns_logic$5069, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$105660$abc$88809$abc$51462$auto$opt_dff.cc:219:make_patterns_logic$4508, arst={ }, srst={ }
  75 cells in clk=\clock0, en=$abc$105738$abc$53891$auto$opt_dff.cc:219:make_patterns_logic$5190, arst={ }, srst={ }
  70 cells in clk=\clock0, en=$abc$105821$abc$53920$auto$opt_dff.cc:219:make_patterns_logic$5201, arst={ }, srst={ }
  70 cells in clk=\clock0, en=$abc$105903$abc$53391$auto$opt_dff.cc:219:make_patterns_logic$5058, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$105990$abc$88780$abc$51433$auto$opt_dff.cc:219:make_patterns_logic$4497, arst={ }, srst={ }
  74 cells in clk=\clock0, en=$abc$106077$abc$90208$abc$53285$auto$opt_dff.cc:219:make_patterns_logic$5036, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$106160$abc$88743$abc$51380$auto$opt_dff.cc:219:make_patterns_logic$4486, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$106238$abc$90179$abc$53256$auto$opt_dff.cc:219:make_patterns_logic$5014, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$106324$abc$88714$abc$51327$auto$opt_dff.cc:219:make_patterns_logic$4475, arst={ }, srst={ }
  71 cells in clk=\clock0, en=$abc$106395$abc$90150$abc$53227$auto$opt_dff.cc:219:make_patterns_logic$5003, arst={ }, srst={ }
  6 cells in clk=\clock0, en=$abc$106546$abc$88674$abc$51262$auto$opt_dff.cc:219:make_patterns_logic$3519, arst=\rst, srst={ }
  55 cells in clk=\clock0, en=$abc$106482$abc$88684$abc$51271$auto$opt_dff.cc:219:make_patterns_logic$3551, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$106554$abc$90113$abc$53174$auto$opt_dff.cc:219:make_patterns_logic$4992, arst={ }, srst={ }
  71 cells in clk=\clock0, en=$abc$106632$abc$54272$auto$opt_dff.cc:219:make_patterns_logic$5300, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$106715$abc$90084$abc$53145$auto$opt_dff.cc:219:make_patterns_logic$4981, arst={ }, srst={ }
  66 cells in clk=\clock0, en=$abc$106802$abc$88591$auto$opt_dff.cc:219:make_patterns_logic$5025, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$106877$abc$90047$abc$53092$auto$opt_dff.cc:219:make_patterns_logic$4970, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$106955$abc$90018$abc$53063$auto$opt_dff.cc:219:make_patterns_logic$4959, arst={ }, srst={ }
  70 cells in clk=\clock0, en=$abc$107042$abc$89981$abc$53010$auto$opt_dff.cc:219:make_patterns_logic$4948, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$107121$abc$89952$abc$52981$auto$opt_dff.cc:219:make_patterns_logic$4937, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$89886$abc$52875$auto$opt_dff.cc:219:make_patterns_logic$4915, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89849$abc$52822$auto$opt_dff.cc:219:make_patterns_logic$4893, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$88561$auto$opt_dff.cc:219:make_patterns_logic$4409, arst={ }, srst={ }
  33 cells in clk=\clock0, en=$abc$69148$auto$opt_dff.cc:219:make_patterns_logic$6372, arst=\rst, srst={ }
  4182 cells in clk=\clock0, en=$abc$69176$auto$opt_dff.cc:219:make_patterns_logic$3526, arst=\rst, srst={ }
  1565 cells in clk=\clock0, en=!$abc$73045$auto$opt_reduce.cc:134:opt_pmux$3502, arst=\rst, srst={ }
  86 cells in clk=\clock0, en=$abc$89820$abc$52793$auto$opt_dff.cc:219:make_patterns_logic$4882, arst={ }, srst={ }
  82 cells in clk=\clock0, en=$abc$53838$auto$opt_dff.cc:219:make_patterns_logic$5179, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$54084$auto$opt_dff.cc:219:make_patterns_logic$5245, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89783$abc$52740$auto$opt_dff.cc:219:make_patterns_logic$4871, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$89754$abc$52711$auto$opt_dff.cc:219:make_patterns_logic$4860, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89717$abc$52658$auto$opt_dff.cc:219:make_patterns_logic$4849, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$89688$abc$52629$auto$opt_dff.cc:219:make_patterns_logic$4838, arst={ }, srst={ }
  1085 cells in clk=\clock0, en=$abc$86912$auto$opt_dff.cc:219:make_patterns_logic$6363, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89651$abc$52576$auto$opt_dff.cc:219:make_patterns_logic$4827, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$89622$abc$52547$auto$opt_dff.cc:219:make_patterns_logic$4816, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$89585$abc$52494$auto$opt_dff.cc:219:make_patterns_logic$4805, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$54518$auto$opt_dff.cc:219:make_patterns_logic$5366, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$69119$auto$opt_dff.cc:219:make_patterns_logic$3562, arst={ }, srst={ }
  88 cells in clk=\clock0, en=$abc$54325$auto$opt_dff.cc:219:make_patterns_logic$5311, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$88255$auto$opt_dff.cc:219:make_patterns_logic$6246, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$54489$auto$opt_dff.cc:219:make_patterns_logic$5355, arst={ }, srst={ }
  41 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$55685$auto$opt_dff.cc:219:make_patterns_logic$5696, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$88287$auto$opt_dff.cc:219:make_patterns_logic$3683, arst={ }, srst={ }
  79 cells in clk=\clock0, en=$abc$88094$auto$opt_dff.cc:219:make_patterns_logic$5278, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$54137$auto$opt_dff.cc:219:make_patterns_logic$5256, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$54407$auto$opt_dff.cc:219:make_patterns_logic$5333, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$55550$auto$opt_dff.cc:219:make_patterns_logic$5663, arst={ }, srst={ }
  69 cells in clk=\clock0, en=$abc$56042$auto$opt_dff.cc:219:make_patterns_logic$5806, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$55907$auto$opt_dff.cc:219:make_patterns_logic$5773, arst={ }, srst={ }
  79 cells in clk=\clock0, en=$abc$89498$abc$52383$auto$opt_dff.cc:219:make_patterns_logic$4761, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$88345$auto$opt_dff.cc:219:make_patterns_logic$3925, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$88131$auto$opt_dff.cc:219:make_patterns_logic$5399, arst={ }, srst={ }
  61 cells in clk=\clock0, en=$abc$55497$auto$opt_dff.cc:219:make_patterns_logic$5652, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$54436$auto$opt_dff.cc:219:make_patterns_logic$5344, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$88316$auto$opt_dff.cc:219:make_patterns_logic$3804, arst={ }, srst={ }
  80 cells in clk=\clock0, en=$abc$55632$auto$opt_dff.cc:219:make_patterns_logic$5685, arst={ }, srst={ }
  78 cells in clk=\clock0, en=$abc$88057$auto$opt_dff.cc:219:make_patterns_logic$5157, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$55796$auto$opt_dff.cc:219:make_patterns_logic$5729, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$88168$auto$opt_dff.cc:219:make_patterns_logic$5520, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$54166$auto$opt_dff.cc:219:make_patterns_logic$5267, arst={ }, srst={ }
  84 cells in clk=\clock0, en=$abc$56013$auto$opt_dff.cc:219:make_patterns_logic$5795, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$88205$auto$opt_dff.cc:219:make_patterns_logic$5883, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$54002$auto$opt_dff.cc:219:make_patterns_logic$5223, arst={ }, srst={ }
  83 cells in clk=\clock0, en=$abc$55767$auto$opt_dff.cc:219:make_patterns_logic$5718, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$88432$auto$opt_dff.cc:219:make_patterns_logic$4288, arst={ }, srst={ }
  80 cells in clk=\clock0, en=$abc$55849$auto$opt_dff.cc:219:make_patterns_logic$5740, arst={ }, srst={ }
  77 cells in clk=\clock0, en=$abc$88521$auto$opt_dff.cc:219:make_patterns_logic$5146, arst={ }, srst={ }
  79 cells in clk=\clock0, en=$abc$89527$abc$52412$auto$opt_dff.cc:219:make_patterns_logic$4772, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$89556$abc$52441$auto$opt_dff.cc:219:make_patterns_logic$4794, arst={ }, srst={ }
  65 cells in clk=\clock0, en=$abc$88403$auto$opt_dff.cc:219:make_patterns_logic$4167, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$55714$auto$opt_dff.cc:219:make_patterns_logic$5707, arst={ }, srst={ }
  87 cells in clk=\clock0, en=$abc$54219$auto$opt_dff.cc:219:make_patterns_logic$5289, arst={ }, srst={ }
  59 cells in clk=\clock0, en=$abc$88461$auto$opt_dff.cc:219:make_patterns_logic$3540, arst={ }, srst={ }
  86 cells in clk=\clock0, en=$abc$54354$auto$opt_dff.cc:219:make_patterns_logic$5322, arst={ }, srst={ }
  79 cells in clk=\clock0, en=$abc$55603$auto$opt_dff.cc:219:make_patterns_logic$5674, arst={ }, srst={ }
  85 cells in clk=\clock0, en=$abc$55960$auto$opt_dff.cc:219:make_patterns_logic$5784, arst={ }, srst={ }
  81 cells in clk=\clock0, en=$abc$55878$auto$opt_dff.cc:219:make_patterns_logic$5751, arst={ }, srst={ }
  88 cells in clk=\clock0, en=$abc$55444$auto$opt_dff.cc:219:make_patterns_logic$5630, arst={ }, srst={ }
  62 cells in clk=\clock0, en=$abc$88374$auto$opt_dff.cc:219:make_patterns_logic$4046, arst={ }, srst={ }
  68 cells in clk=\clock0, en=$abc$88006$auto$opt_dff.cc:219:make_patterns_logic$4464, arst={ }, srst={ }
  74 cells in clk=\clock0, en=$abc$107208$abc$89915$abc$52928$auto$opt_dff.cc:219:make_patterns_logic$4926, arst={ }, srst={ }

7.125.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90237$abc$53338$auto$opt_dff.cc:219:make_patterns_logic$5047
Extracted 93 gates and 137 wires to a netlist network with 44 inputs and 33 outputs.

7.125.2.1. Executing ABC.

7.125.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90274$abc$55415$auto$opt_dff.cc:219:make_patterns_logic$5619
Extracted 87 gates and 133 wires to a netlist network with 46 inputs and 34 outputs.

7.125.3.1. Executing ABC.

7.125.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90360$abc$55362$auto$opt_dff.cc:219:make_patterns_logic$5608
Extracted 69 gates and 103 wires to a netlist network with 34 inputs and 25 outputs.

7.125.4.1. Executing ABC.

7.125.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90438$abc$55333$auto$opt_dff.cc:219:make_patterns_logic$5597
Extracted 85 gates and 129 wires to a netlist network with 44 inputs and 33 outputs.

7.125.5.1. Executing ABC.

7.125.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90524$abc$55280$auto$opt_dff.cc:219:make_patterns_logic$5586
Extracted 69 gates and 103 wires to a netlist network with 34 inputs and 25 outputs.

7.125.6.1. Executing ABC.

7.125.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90602$abc$55251$auto$opt_dff.cc:219:make_patterns_logic$5575
Extracted 85 gates and 129 wires to a netlist network with 44 inputs and 33 outputs.

7.125.7.1. Executing ABC.

7.125.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90688$abc$55198$auto$opt_dff.cc:219:make_patterns_logic$5564
Extracted 69 gates and 103 wires to a netlist network with 34 inputs and 25 outputs.

7.125.8.1. Executing ABC.

7.125.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90766$abc$55169$auto$opt_dff.cc:219:make_patterns_logic$5553
Extracted 85 gates and 129 wires to a netlist network with 44 inputs and 33 outputs.

7.125.9.1. Executing ABC.

7.125.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90852$abc$55116$auto$opt_dff.cc:219:make_patterns_logic$5542
Extracted 69 gates and 103 wires to a netlist network with 34 inputs and 25 outputs.

7.125.10.1. Executing ABC.

7.125.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$90930$abc$55063$auto$opt_dff.cc:219:make_patterns_logic$5531
Extracted 85 gates and 129 wires to a netlist network with 44 inputs and 33 outputs.

7.125.11.1. Executing ABC.

7.125.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$91016$abc$55034$auto$opt_dff.cc:219:make_patterns_logic$5509
Extracted 85 gates and 129 wires to a netlist network with 44 inputs and 33 outputs.

7.125.12.1. Executing ABC.

7.125.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$91102$abc$55005$auto$opt_dff.cc:219:make_patterns_logic$5498
Extracted 85 gates and 129 wires to a netlist network with 44 inputs and 33 outputs.

7.125.13.1. Executing ABC.

7.125.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$91188$abc$54952$auto$opt_dff.cc:219:make_patterns_logic$5487
Extracted 69 gates and 103 wires to a netlist network with 34 inputs and 25 outputs.

7.125.14.1. Executing ABC.

7.125.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$91266$abc$54923$auto$opt_dff.cc:219:make_patterns_logic$5476
Extracted 85 gates and 129 wires to a netlist network with 44 inputs and 33 outputs.

7.125.15.1. Executing ABC.

7.125.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$91352$abc$54870$auto$opt_dff.cc:219:make_patterns_logic$5465
Extracted 69 gates and 103 wires to a netlist network with 34 inputs and 25 outputs.

7.125.16.1. Executing ABC.

7.125.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$91430$abc$54841$auto$opt_dff.cc:219:make_patterns_logic$5454
Extracted 85 gates and 129 wires to a netlist network with 44 inputs and 33 outputs.

7.125.17.1. Executing ABC.

7.125.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$91516$abc$54788$auto$opt_dff.cc:219:make_patterns_logic$5443
Extracted 69 gates and 103 wires to a netlist network with 34 inputs and 25 outputs.

7.125.18.1. Executing ABC.

7.125.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$91594$abc$54759$auto$opt_dff.cc:219:make_patterns_logic$5432
Extracted 85 gates and 129 wires to a netlist network with 44 inputs and 33 outputs.

7.125.19.1. Executing ABC.

7.125.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$91680$abc$54706$auto$opt_dff.cc:219:make_patterns_logic$5421
Extracted 69 gates and 103 wires to a netlist network with 34 inputs and 25 outputs.

7.125.20.1. Executing ABC.

7.125.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$91758$abc$54653$auto$opt_dff.cc:219:make_patterns_logic$5410
Extracted 85 gates and 129 wires to a netlist network with 44 inputs and 33 outputs.

7.125.21.1. Executing ABC.

7.125.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$91844$abc$54600$auto$opt_dff.cc:219:make_patterns_logic$5388
Extracted 69 gates and 103 wires to a netlist network with 34 inputs and 25 outputs.

7.125.22.1. Executing ABC.

7.125.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$91922$abc$89432$abc$52301$auto$opt_dff.cc:219:make_patterns_logic$4739
Extracted 85 gates and 129 wires to a netlist network with 44 inputs and 33 outputs.

7.125.23.1. Executing ABC.

7.125.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$92008$abc$89395$abc$52248$auto$opt_dff.cc:219:make_patterns_logic$4728
Extracted 69 gates and 103 wires to a netlist network with 34 inputs and 25 outputs.

7.125.24.1. Executing ABC.

7.125.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$92086$abc$89366$abc$52219$auto$opt_dff.cc:219:make_patterns_logic$4717
Extracted 85 gates and 129 wires to a netlist network with 44 inputs and 33 outputs.

7.125.25.1. Executing ABC.

7.125.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$92172$abc$61855$auto$opt_dff.cc:219:make_patterns_logic$4068
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.26.1. Executing ABC.

7.125.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$92258$abc$61908$auto$opt_dff.cc:219:make_patterns_logic$6004
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.27.1. Executing ABC.

7.125.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$92344$abc$61961$auto$opt_dff.cc:219:make_patterns_logic$5762
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.28.1. Executing ABC.

7.125.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$92430$abc$62014$auto$opt_dff.cc:219:make_patterns_logic$5641
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.29.1. Executing ABC.

7.125.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$92516$abc$62067$auto$opt_dff.cc:219:make_patterns_logic$6125
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.30.1. Executing ABC.

7.125.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$92602$abc$62120$auto$opt_dff.cc:219:make_patterns_logic$4541
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.31.1. Executing ABC.

7.125.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$92688$abc$62173$auto$opt_dff.cc:219:make_patterns_logic$4662
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.32.1. Executing ABC.

7.125.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$92774$abc$62226$auto$opt_dff.cc:219:make_patterns_logic$4783
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.33.1. Executing ABC.

7.125.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$92860$abc$62279$auto$opt_dff.cc:219:make_patterns_logic$4904
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.34.1. Executing ABC.

7.125.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$92946$abc$62332$auto$opt_dff.cc:219:make_patterns_logic$4453
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.35.1. Executing ABC.

7.125.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$93032$abc$62385$auto$opt_dff.cc:219:make_patterns_logic$4442
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.36.1. Executing ABC.

7.125.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$93118$abc$62438$auto$opt_dff.cc:219:make_patterns_logic$4431
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.37.1. Executing ABC.

7.125.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$93180$abc$62467$auto$opt_dff.cc:219:make_patterns_logic$4420
Extracted 77 gates and 118 wires to a netlist network with 41 inputs and 27 outputs.

7.125.38.1. Executing ABC.

7.125.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$93260$abc$62520$auto$opt_dff.cc:219:make_patterns_logic$4398
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.39.1. Executing ABC.

7.125.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$93346$abc$62573$auto$opt_dff.cc:219:make_patterns_logic$4387
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.40.1. Executing ABC.

7.125.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$93432$abc$62626$auto$opt_dff.cc:219:make_patterns_logic$4376
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.41.1. Executing ABC.

7.125.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$93494$abc$62655$auto$opt_dff.cc:219:make_patterns_logic$4189
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.42.1. Executing ABC.

7.125.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$93577$abc$62705$auto$opt_dff.cc:219:make_patterns_logic$4211
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.43.1. Executing ABC.

7.125.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$93660$abc$62755$auto$opt_dff.cc:219:make_patterns_logic$4233
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.44.1. Executing ABC.

7.125.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$93743$abc$62805$auto$opt_dff.cc:219:make_patterns_logic$4255
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.45.1. Executing ABC.

7.125.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$93826$abc$62855$auto$opt_dff.cc:219:make_patterns_logic$4277
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.46.1. Executing ABC.

7.125.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$93888$abc$62884$auto$opt_dff.cc:219:make_patterns_logic$4310
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.47.1. Executing ABC.

7.125.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$93971$abc$62934$auto$opt_dff.cc:219:make_patterns_logic$4332
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.48.1. Executing ABC.

7.125.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$94054$abc$62984$auto$opt_dff.cc:219:make_patterns_logic$4354
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.49.1. Executing ABC.

7.125.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$94140$abc$63034$auto$opt_dff.cc:219:make_patterns_logic$4200
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.50.1. Executing ABC.

7.125.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$94205$abc$63066$auto$opt_dff.cc:219:make_patterns_logic$4222
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.51.1. Executing ABC.

7.125.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$94270$abc$63098$auto$opt_dff.cc:219:make_patterns_logic$4244
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.52.1. Executing ABC.

7.125.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$94335$abc$63130$auto$opt_dff.cc:219:make_patterns_logic$4266
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.53.1. Executing ABC.

7.125.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$94400$abc$63162$auto$opt_dff.cc:219:make_patterns_logic$4299
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.54.1. Executing ABC.

7.125.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$94486$abc$63215$auto$opt_dff.cc:219:make_patterns_logic$4321
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.55.1. Executing ABC.

7.125.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$94551$abc$63247$auto$opt_dff.cc:219:make_patterns_logic$4343
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.56.1. Executing ABC.

7.125.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$94616$abc$63279$auto$opt_dff.cc:219:make_patterns_logic$4365
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.57.1. Executing ABC.

7.125.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$94678$abc$63311$auto$opt_dff.cc:219:make_patterns_logic$4156
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.58.1. Executing ABC.

7.125.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$94761$abc$63361$auto$opt_dff.cc:219:make_patterns_logic$4112
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.59.1. Executing ABC.

7.125.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$94847$abc$63414$abc$61801$auto$opt_dff.cc:219:make_patterns_logic$4057
Extracted 89 gates and 135 wires to a netlist network with 46 inputs and 35 outputs.

7.125.60.1. Executing ABC.

7.125.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$94937$abc$63470$abc$61637$auto$opt_dff.cc:219:make_patterns_logic$4002
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.61.1. Executing ABC.

7.125.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$95020$abc$63520$abc$61473$auto$opt_dff.cc:219:make_patterns_logic$3958
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.62.1. Executing ABC.

7.125.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$95103$abc$63570$abc$61309$auto$opt_dff.cc:219:make_patterns_logic$3903
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.63.1. Executing ABC.

7.125.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$95186$abc$63620$abc$61145$auto$opt_dff.cc:219:make_patterns_logic$3859
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.64.1. Executing ABC.

7.125.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$95269$abc$63670$abc$60957$auto$opt_dff.cc:219:make_patterns_logic$3815
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.65.1. Executing ABC.

7.125.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$95355$abc$63723$auto$opt_dff.cc:219:make_patterns_logic$4178
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.66.1. Executing ABC.

7.125.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$95438$abc$63776$auto$opt_dff.cc:219:make_patterns_logic$4123
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.67.1. Executing ABC.

7.125.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$95500$abc$63805$auto$opt_dff.cc:219:make_patterns_logic$4079
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.68.1. Executing ABC.

7.125.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$95562$abc$63858$abc$61666$auto$opt_dff.cc:219:make_patterns_logic$4013
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.69.1. Executing ABC.

7.125.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$95648$abc$63911$abc$61502$auto$opt_dff.cc:219:make_patterns_logic$3969
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.70.1. Executing ABC.

7.125.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$95734$abc$63964$abc$61338$auto$opt_dff.cc:219:make_patterns_logic$3914
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.71.1. Executing ABC.

7.125.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$95820$abc$64014$abc$61174$auto$opt_dff.cc:219:make_patterns_logic$3870
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.72.1. Executing ABC.

7.125.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$95906$abc$64067$abc$61010$auto$opt_dff.cc:219:make_patterns_logic$3826
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.73.1. Executing ABC.

7.125.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$95992$abc$64120$auto$opt_dff.cc:219:make_patterns_logic$4134
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.74.1. Executing ABC.

7.125.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96075$abc$64170$auto$opt_dff.cc:219:make_patterns_logic$4090
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.75.1. Executing ABC.

7.125.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96158$abc$64220$abc$61719$auto$opt_dff.cc:219:make_patterns_logic$4024
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.76.1. Executing ABC.

7.125.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96220$abc$64249$abc$61555$auto$opt_dff.cc:219:make_patterns_logic$3980
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.77.1. Executing ABC.

7.125.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96282$abc$64278$abc$61367$auto$opt_dff.cc:219:make_patterns_logic$3936
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.78.1. Executing ABC.

7.125.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96368$abc$64331$abc$61227$auto$opt_dff.cc:219:make_patterns_logic$3881
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.79.1. Executing ABC.

7.125.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96430$abc$64360$abc$61063$auto$opt_dff.cc:219:make_patterns_logic$3837
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.80.1. Executing ABC.

7.125.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96492$abc$64389$abc$60875$auto$opt_dff.cc:219:make_patterns_logic$3782
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.81.1. Executing ABC.

7.125.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96578$abc$64439$auto$opt_dff.cc:219:make_patterns_logic$4145
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.82.1. Executing ABC.

7.125.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96643$abc$64471$auto$opt_dff.cc:219:make_patterns_logic$4101
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.83.1. Executing ABC.

7.125.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96708$abc$64503$abc$61748$auto$opt_dff.cc:219:make_patterns_logic$4035
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.84.1. Executing ABC.

7.125.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96773$abc$64535$abc$61584$auto$opt_dff.cc:219:make_patterns_logic$3991
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.85.1. Executing ABC.

7.125.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96838$abc$64567$abc$61420$auto$opt_dff.cc:219:make_patterns_logic$3947
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.86.1. Executing ABC.

7.125.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96903$abc$64599$abc$61256$auto$opt_dff.cc:219:make_patterns_logic$3892
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.87.1. Executing ABC.

7.125.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$96968$abc$64631$abc$61092$auto$opt_dff.cc:219:make_patterns_logic$3848
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.88.1. Executing ABC.

7.125.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$97033$abc$64663$abc$60904$auto$opt_dff.cc:219:make_patterns_logic$3793
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.89.1. Executing ABC.

7.125.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$97095$abc$64695$abc$56177$auto$opt_dff.cc:219:make_patterns_logic$5839
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.90.1. Executing ABC.

7.125.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$97178$abc$64745$abc$56529$auto$opt_dff.cc:219:make_patterns_logic$5938
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.91.1. Executing ABC.

7.125.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$97261$abc$64795$abc$56857$auto$opt_dff.cc:219:make_patterns_logic$6037
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.92.1. Executing ABC.

7.125.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$97344$abc$64845$abc$57185$auto$opt_dff.cc:219:make_patterns_logic$6136
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.93.1. Executing ABC.

7.125.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$97406$abc$64874$abc$57537$auto$opt_dff.cc:219:make_patterns_logic$6224
Extracted 82 gates and 125 wires to a netlist network with 43 inputs and 31 outputs.

7.125.94.1. Executing ABC.

7.125.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$97490$abc$64924$abc$57865$auto$opt_dff.cc:219:make_patterns_logic$6323
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.95.1. Executing ABC.

7.125.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$97573$abc$64974$abc$60301$auto$opt_dff.cc:219:make_patterns_logic$3617
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.96.1. Executing ABC.

7.125.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$97656$abc$65024$abc$60629$auto$opt_dff.cc:219:make_patterns_logic$3716
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.97.1. Executing ABC.

7.125.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$97742$abc$65074$abc$56095$auto$opt_dff.cc:219:make_patterns_logic$5817
Extracted 77 gates and 118 wires to a netlist network with 41 inputs and 27 outputs.

7.125.98.1. Executing ABC.

7.125.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$97822$abc$65124$abc$56447$auto$opt_dff.cc:219:make_patterns_logic$5916
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.99.1. Executing ABC.

7.125.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$97905$abc$65174$abc$56751$auto$opt_dff.cc:219:make_patterns_logic$6015
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.100.1. Executing ABC.

7.125.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$97967$abc$65203$abc$57103$auto$opt_dff.cc:219:make_patterns_logic$6103
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.101.1. Executing ABC.

7.125.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98050$abc$65253$abc$57455$auto$opt_dff.cc:219:make_patterns_logic$6202
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.102.1. Executing ABC.

7.125.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98133$abc$65303$abc$57783$auto$opt_dff.cc:219:make_patterns_logic$6301
Extracted 82 gates and 125 wires to a netlist network with 43 inputs and 31 outputs.

7.125.103.1. Executing ABC.

7.125.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98217$abc$65353$abc$60219$auto$opt_dff.cc:219:make_patterns_logic$3595
Extracted 82 gates and 125 wires to a netlist network with 43 inputs and 31 outputs.

7.125.104.1. Executing ABC.

7.125.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98301$abc$65403$abc$60523$auto$opt_dff.cc:219:make_patterns_logic$3694
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.105.1. Executing ABC.

7.125.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98387$abc$65456$abc$56124$auto$opt_dff.cc:219:make_patterns_logic$5828
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.106.1. Executing ABC.

7.125.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98452$abc$65488$abc$56476$auto$opt_dff.cc:219:make_patterns_logic$5927
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.107.1. Executing ABC.

7.125.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98517$abc$65520$abc$56804$auto$opt_dff.cc:219:make_patterns_logic$6026
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.108.1. Executing ABC.

7.125.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98582$abc$65552$abc$57132$auto$opt_dff.cc:219:make_patterns_logic$6114
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.109.1. Executing ABC.

7.125.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98647$abc$65584$abc$57484$auto$opt_dff.cc:219:make_patterns_logic$6213
Extracted 58 gates and 95 wires to a netlist network with 37 inputs and 13 outputs.

7.125.110.1. Executing ABC.

7.125.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98713$abc$65616$abc$57812$auto$opt_dff.cc:219:make_patterns_logic$6312
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.111.1. Executing ABC.

7.125.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98778$abc$65648$abc$60248$auto$opt_dff.cc:219:make_patterns_logic$3606
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.112.1. Executing ABC.

7.125.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98843$abc$65680$abc$60576$auto$opt_dff.cc:219:make_patterns_logic$3705
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.113.1. Executing ABC.

7.125.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98905$abc$65712$abc$56341$auto$opt_dff.cc:219:make_patterns_logic$5894
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.114.1. Executing ABC.

7.125.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$98988$abc$65744$abc$56693$auto$opt_dff.cc:219:make_patterns_logic$5982
Extracted 83 gates and 127 wires to a netlist network with 44 inputs and 32 outputs.

7.125.115.1. Executing ABC.

7.125.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$99073$abc$65794$abc$57021$auto$opt_dff.cc:219:make_patterns_logic$6081
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.116.1. Executing ABC.

7.125.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$99156$abc$65844$abc$57373$auto$opt_dff.cc:219:make_patterns_logic$6180
Extracted 83 gates and 127 wires to a netlist network with 44 inputs and 32 outputs.

7.125.117.1. Executing ABC.

7.125.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$99239$abc$65894$abc$57701$auto$opt_dff.cc:219:make_patterns_logic$6279
Extracted 82 gates and 125 wires to a netlist network with 43 inputs and 31 outputs.

7.125.118.1. Executing ABC.

7.125.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$99323$abc$65944$abc$60113$auto$opt_dff.cc:219:make_patterns_logic$3573
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.119.1. Executing ABC.

7.125.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$99409$abc$65997$abc$60465$auto$opt_dff.cc:219:make_patterns_logic$3661
Extracted 65 gates and 103 wires to a netlist network with 38 inputs and 18 outputs.

7.125.120.1. Executing ABC.

7.125.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$99492$abc$66047$abc$60793$auto$opt_dff.cc:219:make_patterns_logic$3760
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.121.1. Executing ABC.

7.125.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$99578$abc$66097$abc$56394$auto$opt_dff.cc:219:make_patterns_logic$5905
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.122.1. Executing ABC.

7.125.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$99643$abc$66129$abc$56722$auto$opt_dff.cc:219:make_patterns_logic$5993
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.123.1. Executing ABC.

7.125.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$99729$abc$66182$abc$57050$auto$opt_dff.cc:219:make_patterns_logic$6092
Extracted 58 gates and 95 wires to a netlist network with 37 inputs and 13 outputs.

7.125.124.1. Executing ABC.

7.125.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$99795$abc$66214$abc$57402$auto$opt_dff.cc:219:make_patterns_logic$6191
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.125.1. Executing ABC.

7.125.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$99860$abc$66246$abc$57730$auto$opt_dff.cc:219:make_patterns_logic$6290
Extracted 58 gates and 95 wires to a netlist network with 37 inputs and 13 outputs.

7.125.126.1. Executing ABC.

7.125.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$99926$abc$66278$abc$60166$auto$opt_dff.cc:219:make_patterns_logic$3584
Extracted 58 gates and 95 wires to a netlist network with 37 inputs and 13 outputs.

7.125.127.1. Executing ABC.

7.125.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$99992$abc$66310$abc$60494$auto$opt_dff.cc:219:make_patterns_logic$3672
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.128.1. Executing ABC.

7.125.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$100078$abc$66363$abc$60822$auto$opt_dff.cc:219:make_patterns_logic$3771
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.129.1. Executing ABC.

7.125.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$100140$abc$66395$abc$56206$auto$opt_dff.cc:219:make_patterns_logic$5850
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.130.1. Executing ABC.

7.125.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$100226$abc$66448$abc$56558$auto$opt_dff.cc:219:make_patterns_logic$5949
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.131.1. Executing ABC.

7.125.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$100312$abc$66501$abc$56886$auto$opt_dff.cc:219:make_patterns_logic$6048
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.132.1. Executing ABC.

7.125.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$100398$abc$66554$abc$57238$auto$opt_dff.cc:219:make_patterns_logic$6147
Extracted 85 gates and 128 wires to a netlist network with 43 inputs and 33 outputs.

7.125.133.1. Executing ABC.

7.125.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$100484$abc$66607$abc$57566$auto$opt_dff.cc:219:make_patterns_logic$6235
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.134.1. Executing ABC.

7.125.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$100567$abc$66657$abc$57894$auto$opt_dff.cc:219:make_patterns_logic$6334
Extracted 87 gates and 132 wires to a netlist network with 45 inputs and 35 outputs.

7.125.135.1. Executing ABC.

7.125.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$100655$abc$66710$abc$60330$auto$opt_dff.cc:219:make_patterns_logic$3628
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.136.1. Executing ABC.

7.125.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$100741$abc$66763$abc$60658$auto$opt_dff.cc:219:make_patterns_logic$3727
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.137.1. Executing ABC.

7.125.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$100824$abc$66816$abc$56259$auto$opt_dff.cc:219:make_patterns_logic$5861
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.138.1. Executing ABC.

7.125.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$100886$abc$66845$abc$56611$auto$opt_dff.cc:219:make_patterns_logic$5960
Extracted 54 gates and 87 wires to a netlist network with 33 inputs and 10 outputs.

7.125.139.1. Executing ABC.

7.125.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$100949$abc$66874$abc$56939$auto$opt_dff.cc:219:make_patterns_logic$6059
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.140.1. Executing ABC.

7.125.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$101011$abc$66903$abc$57291$auto$opt_dff.cc:219:make_patterns_logic$6158
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.141.1. Executing ABC.

7.125.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$101073$abc$66932$abc$57595$auto$opt_dff.cc:219:make_patterns_logic$6257
Extracted 86 gates and 130 wires to a netlist network with 44 inputs and 34 outputs.

7.125.142.1. Executing ABC.

7.125.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$101160$abc$66982$abc$57947$auto$opt_dff.cc:219:make_patterns_logic$6345
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.143.1. Executing ABC.

7.125.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$101222$abc$67011$abc$60383$auto$opt_dff.cc:219:make_patterns_logic$3639
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.144.1. Executing ABC.

7.125.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$101284$abc$67040$abc$60711$auto$opt_dff.cc:219:make_patterns_logic$3738
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.145.1. Executing ABC.

7.125.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$101349$abc$67069$abc$56288$auto$opt_dff.cc:219:make_patterns_logic$5872
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.146.1. Executing ABC.

7.125.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$101411$abc$67098$abc$56640$auto$opt_dff.cc:219:make_patterns_logic$5971
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.147.1. Executing ABC.

7.125.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$101477$abc$67130$abc$56968$auto$opt_dff.cc:219:make_patterns_logic$6070
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.148.1. Executing ABC.

7.125.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$101542$abc$67162$abc$57320$auto$opt_dff.cc:219:make_patterns_logic$6169
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.149.1. Executing ABC.

7.125.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$101607$abc$67194$abc$57648$auto$opt_dff.cc:219:make_patterns_logic$6268
Extracted 57 gates and 93 wires to a netlist network with 36 inputs and 12 outputs.

7.125.150.1. Executing ABC.

7.125.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$101673$abc$67226$abc$57976$auto$opt_dff.cc:219:make_patterns_logic$6356
Extracted 1368 gates and 2181 wires to a netlist network with 813 inputs and 36 outputs.

7.125.151.1. Executing ABC.

7.125.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$103272$abc$69055$abc$60412$auto$opt_dff.cc:219:make_patterns_logic$3650
Extracted 73 gates and 113 wires to a netlist network with 40 inputs and 24 outputs.

7.125.152.1. Executing ABC.

7.125.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$103337$abc$54571$auto$opt_dff.cc:219:make_patterns_logic$5377
Extracted 80 gates and 123 wires to a netlist network with 43 inputs and 32 outputs.

7.125.153.1. Executing ABC.

7.125.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$103423$abc$89329$abc$52166$auto$opt_dff.cc:219:make_patterns_logic$4706
Extracted 70 gates and 105 wires to a netlist network with 35 inputs and 26 outputs.

7.125.154.1. Executing ABC.

7.125.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$103501$abc$89300$abc$52137$auto$opt_dff.cc:219:make_patterns_logic$4695
Extracted 77 gates and 122 wires to a netlist network with 45 inputs and 33 outputs.

7.125.155.1. Executing ABC.

7.125.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$103587$abc$89263$abc$52084$auto$opt_dff.cc:219:make_patterns_logic$4684
Extracted 70 gates and 107 wires to a netlist network with 37 inputs and 26 outputs.

7.125.156.1. Executing ABC.

7.125.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$103666$abc$89234$abc$52031$auto$opt_dff.cc:219:make_patterns_logic$4673
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.157.1. Executing ABC.

7.125.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$103728$abc$89197$abc$51978$auto$opt_dff.cc:219:make_patterns_logic$4651
Extracted 76 gates and 118 wires to a netlist network with 42 inputs and 32 outputs.

7.125.158.1. Executing ABC.

7.125.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$103813$abc$89168$abc$51949$auto$opt_dff.cc:219:make_patterns_logic$4640
Extracted 78 gates and 122 wires to a netlist network with 44 inputs and 34 outputs.

7.125.159.1. Executing ABC.

7.125.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$103900$abc$89131$abc$51896$auto$opt_dff.cc:219:make_patterns_logic$4629
Extracted 70 gates and 105 wires to a netlist network with 35 inputs and 26 outputs.

7.125.160.1. Executing ABC.

7.125.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$103979$abc$89102$abc$51867$auto$opt_dff.cc:219:make_patterns_logic$4618
Extracted 82 gates and 126 wires to a netlist network with 44 inputs and 33 outputs.

7.125.161.1. Executing ABC.

7.125.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$104067$abc$53973$auto$opt_dff.cc:219:make_patterns_logic$5212
Extracted 82 gates and 126 wires to a netlist network with 44 inputs and 33 outputs.

7.125.162.1. Executing ABC.

7.125.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$104149$abc$54055$auto$opt_dff.cc:219:make_patterns_logic$5234
Extracted 73 gates and 112 wires to a netlist network with 39 inputs and 29 outputs.

7.125.163.1. Executing ABC.

7.125.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$104233$abc$89065$abc$51814$auto$opt_dff.cc:219:make_patterns_logic$4607
Extracted 69 gates and 103 wires to a netlist network with 34 inputs and 25 outputs.

7.125.164.1. Executing ABC.

7.125.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$104311$abc$53785$auto$opt_dff.cc:219:make_patterns_logic$5168
Extracted 78 gates and 122 wires to a netlist network with 44 inputs and 34 outputs.

7.125.165.1. Executing ABC.

7.125.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$104398$abc$69087$abc$60740$auto$opt_dff.cc:219:make_patterns_logic$3749
Extracted 81 gates and 123 wires to a netlist network with 42 inputs and 30 outputs.

7.125.166.1. Executing ABC.

7.125.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$104460$abc$89461$abc$52330$auto$opt_dff.cc:219:make_patterns_logic$4750
Extracted 78 gates and 122 wires to a netlist network with 44 inputs and 34 outputs.

7.125.167.1. Executing ABC.

7.125.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$104547$abc$89036$abc$51785$auto$opt_dff.cc:219:make_patterns_logic$4596
Extracted 79 gates and 124 wires to a netlist network with 45 inputs and 35 outputs.

7.125.168.1. Executing ABC.

7.125.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$104635$abc$53666$auto$opt_dff.cc:219:make_patterns_logic$5135
Extracted 62 gates and 96 wires to a netlist network with 34 inputs and 18 outputs.

7.125.169.1. Executing ABC.

7.125.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$104706$abc$88999$abc$51732$auto$opt_dff.cc:219:make_patterns_logic$4585
Extracted 70 gates and 105 wires to a netlist network with 35 inputs and 26 outputs.

7.125.170.1. Executing ABC.

7.125.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$104785$abc$53637$auto$opt_dff.cc:219:make_patterns_logic$5124
Extracted 78 gates and 122 wires to a netlist network with 44 inputs and 34 outputs.

7.125.171.1. Executing ABC.

7.125.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$104872$abc$88970$abc$51703$auto$opt_dff.cc:219:make_patterns_logic$4574
Extracted 78 gates and 122 wires to a netlist network with 44 inputs and 34 outputs.

7.125.172.1. Executing ABC.

7.125.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$104959$abc$53584$auto$opt_dff.cc:219:make_patterns_logic$5113
Extracted 69 gates and 103 wires to a netlist network with 34 inputs and 25 outputs.

7.125.173.1. Executing ABC.

7.125.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$105037$abc$88933$abc$51650$auto$opt_dff.cc:219:make_patterns_logic$4563
Extracted 70 gates and 105 wires to a netlist network with 35 inputs and 26 outputs.

7.125.174.1. Executing ABC.

7.125.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$105116$abc$53555$auto$opt_dff.cc:219:make_patterns_logic$5102
Extracted 78 gates and 122 wires to a netlist network with 44 inputs and 34 outputs.

7.125.175.1. Executing ABC.

7.125.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$105203$abc$88904$abc$51597$auto$opt_dff.cc:219:make_patterns_logic$4552
Extracted 54 gates and 87 wires to a netlist network with 33 inputs and 10 outputs.

7.125.176.1. Executing ABC.

7.125.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$105266$abc$53502$auto$opt_dff.cc:219:make_patterns_logic$5091
Extracted 70 gates and 105 wires to a netlist network with 35 inputs and 26 outputs.

7.125.177.1. Executing ABC.

7.125.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$105345$abc$88875$abc$51544$auto$opt_dff.cc:219:make_patterns_logic$4530
Extracted 53 gates and 85 wires to a netlist network with 32 inputs and 9 outputs.

7.125.178.1. Executing ABC.

7.125.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$105407$abc$53473$auto$opt_dff.cc:219:make_patterns_logic$5080
Extracted 78 gates and 122 wires to a netlist network with 44 inputs and 34 outputs.

7.125.179.1. Executing ABC.

7.125.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$105494$abc$88846$abc$51515$auto$opt_dff.cc:219:make_patterns_logic$4519
Extracted 71 gates and 108 wires to a netlist network with 37 inputs and 27 outputs.

7.125.180.1. Executing ABC.

7.125.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$105581$abc$53420$auto$opt_dff.cc:219:make_patterns_logic$5069
Extracted 70 gates and 105 wires to a netlist network with 35 inputs and 26 outputs.

7.125.181.1. Executing ABC.

7.125.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$105660$abc$88809$abc$51462$auto$opt_dff.cc:219:make_patterns_logic$4508
Extracted 81 gates and 124 wires to a netlist network with 43 inputs and 32 outputs.

7.125.182.1. Executing ABC.

7.125.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$105738$abc$53891$auto$opt_dff.cc:219:make_patterns_logic$5190
Extracted 75 gates and 116 wires to a netlist network with 41 inputs and 30 outputs.

7.125.183.1. Executing ABC.

7.125.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$105821$abc$53920$auto$opt_dff.cc:219:make_patterns_logic$5201
Extracted 70 gates and 105 wires to a netlist network with 35 inputs and 26 outputs.

7.125.184.1. Executing ABC.

7.125.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$105903$abc$53391$auto$opt_dff.cc:219:make_patterns_logic$5058
Extracted 70 gates and 105 wires to a netlist network with 35 inputs and 26 outputs.

7.125.185.1. Executing ABC.

7.125.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$105990$abc$88780$abc$51433$auto$opt_dff.cc:219:make_patterns_logic$4497
Extracted 78 gates and 123 wires to a netlist network with 45 inputs and 34 outputs.

7.125.186.1. Executing ABC.

7.125.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$106077$abc$90208$abc$53285$auto$opt_dff.cc:219:make_patterns_logic$5036
Extracted 74 gates and 118 wires to a netlist network with 44 inputs and 30 outputs.

7.125.187.1. Executing ABC.

7.125.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$106160$abc$88743$abc$51380$auto$opt_dff.cc:219:make_patterns_logic$4486
Extracted 69 gates and 104 wires to a netlist network with 35 inputs and 25 outputs.

7.125.188.1. Executing ABC.

7.125.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$106238$abc$90179$abc$53256$auto$opt_dff.cc:219:make_patterns_logic$5014
Extracted 77 gates and 120 wires to a netlist network with 43 inputs and 33 outputs.

7.125.189.1. Executing ABC.

7.125.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$106324$abc$88714$abc$51327$auto$opt_dff.cc:219:make_patterns_logic$4475
Extracted 62 gates and 104 wires to a netlist network with 42 inputs and 18 outputs.

7.125.190.1. Executing ABC.

7.125.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$106395$abc$90150$abc$53227$auto$opt_dff.cc:219:make_patterns_logic$5003
Extracted 71 gates and 108 wires to a netlist network with 37 inputs and 27 outputs.

7.125.191.1. Executing ABC.

7.125.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$106546$abc$88674$abc$51262$auto$opt_dff.cc:219:make_patterns_logic$3519, asynchronously reset by \rst
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

7.125.192.1. Executing ABC.

7.125.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$106482$abc$88684$abc$51271$auto$opt_dff.cc:219:make_patterns_logic$3551
Extracted 55 gates and 89 wires to a netlist network with 34 inputs and 10 outputs.

7.125.193.1. Executing ABC.

7.125.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$106554$abc$90113$abc$53174$auto$opt_dff.cc:219:make_patterns_logic$4992
Extracted 81 gates and 124 wires to a netlist network with 43 inputs and 32 outputs.

7.125.194.1. Executing ABC.

7.125.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$106632$abc$54272$auto$opt_dff.cc:219:make_patterns_logic$5300
Extracted 71 gates and 108 wires to a netlist network with 37 inputs and 27 outputs.

7.125.195.1. Executing ABC.

7.125.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$106715$abc$90084$abc$53145$auto$opt_dff.cc:219:make_patterns_logic$4981
Extracted 78 gates and 122 wires to a netlist network with 44 inputs and 34 outputs.

7.125.196.1. Executing ABC.

7.125.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$106802$abc$88591$auto$opt_dff.cc:219:make_patterns_logic$5025
Extracted 66 gates and 101 wires to a netlist network with 35 inputs and 22 outputs.

7.125.197.1. Executing ABC.

7.125.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$106877$abc$90047$abc$53092$auto$opt_dff.cc:219:make_patterns_logic$4970
Extracted 69 gates and 103 wires to a netlist network with 34 inputs and 25 outputs.

7.125.198.1. Executing ABC.

7.125.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$106955$abc$90018$abc$53063$auto$opt_dff.cc:219:make_patterns_logic$4959
Extracted 78 gates and 122 wires to a netlist network with 44 inputs and 34 outputs.

7.125.199.1. Executing ABC.

7.125.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$107042$abc$89981$abc$53010$auto$opt_dff.cc:219:make_patterns_logic$4948
Extracted 70 gates and 105 wires to a netlist network with 35 inputs and 26 outputs.

7.125.200.1. Executing ABC.

7.125.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$107121$abc$89952$abc$52981$auto$opt_dff.cc:219:make_patterns_logic$4937
Extracted 78 gates and 122 wires to a netlist network with 44 inputs and 34 outputs.

7.125.201.1. Executing ABC.

7.126. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

7.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~314 debug messages>

7.128. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~4806 debug messages>
Removed a total of 1602 cells.

7.129. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.130. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.131. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.132. Executing OPT_SHARE pass.

7.133. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88648 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[6], Q = $abc$88632$lo15).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88641 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[7], Q = $abc$88632$lo08).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88633 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[7], Q = $abc$88632$lo00).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88638 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[4], Q = $abc$88632$lo05).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88639 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[5], Q = $abc$88632$lo06).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88634 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[0], Q = $abc$88632$lo01).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88635 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[1], Q = $abc$88632$lo02).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88637 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[3], Q = $abc$88632$lo04).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88645 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[4], Q = $abc$88632$lo12).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88647 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[2], Q = $abc$88632$lo14).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88642 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[0], Q = $abc$88632$lo09).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88640 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[6], Q = $abc$88632$lo07).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88644 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[1], Q = $abc$88632$lo11).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88636 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[2], Q = $abc$88632$lo03).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88643 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[5], Q = $abc$88632$lo10).
Adding EN signal on $abc$88632$auto$blifparse.cc:362:parse_blif$88646 ($_DFF_P_) from module rc4 (D = $abc$88632$password_input[3], Q = $abc$88632$lo13).

7.134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 16 unused cells and 81675 unused wires.
<suppressed ~172 debug messages>

7.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

7.136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.137. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.139. Executing OPT_SHARE pass.

7.140. Executing OPT_DFF pass (perform DFF optimizations).

7.141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

7.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 2

7.143. Executing BMUXMAP pass.

7.144. Executing DEMUXMAP pass.

7.145. Executing ABC pass (technology mapping using ABC).

7.145.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 23356 gates and 25451 wires to a netlist network with 2095 inputs and 2351 outputs.

7.145.1.1. Executing ABC.
DE:   #PIs = 2095  #Luts =  6417  Max Lvl =  10  Avg Lvl =   6.30  [   0.48 sec. at Pass 0]
DE:   #PIs = 2095  #Luts =  6417  Max Lvl =  10  Avg Lvl =   6.30  [  34.49 sec. at Pass 1]
DE:   #PIs = 2095  #Luts =  6260  Max Lvl =  10  Avg Lvl =   5.87  [  20.04 sec. at Pass 2]
DE:   #PIs = 2095  #Luts =  6011  Max Lvl =  10  Avg Lvl =   5.75  [  18.57 sec. at Pass 3]
DE:   #PIs = 2095  #Luts =  6011  Max Lvl =  10  Avg Lvl =   5.75  [  19.15 sec. at Pass 4]
DE:   #PIs = 2095  #Luts =  6011  Max Lvl =  10  Avg Lvl =   5.75  [   0.00 sec. at Pass 5]
DE:   #PIs = 2095  #Luts =  6011  Max Lvl =  10  Avg Lvl =   5.75  [   0.00 sec. at Pass 6]
DE:   #PIs = 2095  #Luts =  6011  Max Lvl =  10  Avg Lvl =   5.75  [   0.00 sec. at Pass 7]

7.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

7.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.149. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.151. Executing OPT_SHARE pass.

7.152. Executing OPT_DFF pass (perform DFF optimizations).

7.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 25101 unused wires.
<suppressed ~1 debug messages>

7.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 1

7.155. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

7.156. Printing statistics.

=== rc4 ===

   Number of wires:               7626
   Number of wire bits:           8396
   Number of public wires:         114
   Number of public wire bits:     884
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8114
     $_DFFE_PN_                      8
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                   12
     $_DFFE_PP_                   2075
     $lut                         6011

7.157. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

7.158. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

7.159. Printing statistics.

=== rc4 ===

   Number of wires:               7626
   Number of wire bits:           8396
   Number of public wires:         114
   Number of public wire bits:     884
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8114
     $_DFFE_PP0N_                   16
     $_DFFE_PP0P_                 2087
     $lut                         6011

7.160. Executing TECHMAP pass (map to technology primitives).

7.160.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.160.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

7.160.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~10369 debug messages>

7.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~271292 debug messages>

7.162. Executing SIMPLEMAP pass (map simple cells to gate primitives).

7.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

7.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~51822 debug messages>
Removed a total of 17274 cells.

7.165. Executing OPT_DFF pass (perform DFF optimizations).

7.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 37781 unused wires.
<suppressed ~1 debug messages>

7.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~1360 debug messages>

7.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

7.169. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.170. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.172. Executing OPT_SHARE pass.

7.173. Executing OPT_DFF pass (perform DFF optimizations).

7.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 152 unused wires.
<suppressed ~1 debug messages>

7.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 1

7.176. Executing ABC pass (technology mapping using ABC).

7.176.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 19334 gates and 21431 wires to a netlist network with 2095 inputs and 2352 outputs.

7.176.1.1. Executing ABC.
DE:   #PIs = 2095  #Luts =  6038  Max Lvl =  10  Avg Lvl =   5.64  [   0.44 sec. at Pass 0]
DE:   #PIs = 2095  #Luts =  6008  Max Lvl =  10  Avg Lvl =   6.51  [  32.34 sec. at Pass 1]
DE:   #PIs = 2095  #Luts =  6008  Max Lvl =  10  Avg Lvl =   6.51  [  20.02 sec. at Pass 2]
DE:   #PIs = 2095  #Luts =  5946  Max Lvl =  10  Avg Lvl =   5.82  [  16.96 sec. at Pass 3]
DE:   #PIs = 2095  #Luts =  5946  Max Lvl =  10  Avg Lvl =   5.82  [  19.54 sec. at Pass 4]
DE:   #PIs = 2095  #Luts =  5791  Max Lvl =  10  Avg Lvl =   5.63  [  16.35 sec. at Pass 5]
DE:   #PIs = 2095  #Luts =  5791  Max Lvl =  10  Avg Lvl =   5.63  [  20.22 sec. at Pass 6]
DE:   #PIs = 2095  #Luts =  5791  Max Lvl =  10  Avg Lvl =   5.63  [  15.40 sec. at Pass 7]
DE:   #PIs = 2095  #Luts =  5791  Max Lvl =  10  Avg Lvl =   5.63  [  18.26 sec. at Pass 8]
DE:   #PIs = 2095  #Luts =  5791  Max Lvl =  10  Avg Lvl =   5.63  [   2.17 sec. at Pass 9]

7.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

7.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.180. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

7.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

7.182. Executing OPT_SHARE pass.

7.183. Executing OPT_DFF pass (perform DFF optimizations).

7.184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 16392 unused wires.
<suppressed ~1 debug messages>

7.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 1

7.186. Executing HIERARCHY pass (managing design hierarchy).

7.186.1. Analyzing design hierarchy..
Top module:  \rc4

7.186.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

7.187. Printing statistics.

=== rc4 ===

   Number of wires:               7406
   Number of wire bits:           8176
   Number of public wires:         114
   Number of public wire bits:     884
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7894
     $lut                         5791
     dffsre                       2103

7.188. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

8. Executing BLIF backend.

9. Executing Verilog backend.
Dumping module `\rc4'.

Warnings: 16 unique messages, 16 total
End of script. Logfile hash: ab601be152, CPU: user 126.65s system 6.38s, MEM: 625.00 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 93% 6x abc (957 sec), 2% 47x opt_expr (25 sec), ...
