Loading plugins phase: Elapsed time ==> 0s.739ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\NGGMLGM\Documents\UWE\GDIP\GDIP\FreeRTOS\Demo\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -d CY8C5888LTI-LP097 -s C:\Users\NGGMLGM\Documents\UWE\GDIP\GDIP\FreeRTOS\Demo\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.116ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.079ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\NGGMLGM\Documents\UWE\GDIP\GDIP\FreeRTOS\Demo\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 FreeRTOS_Demo.v -verilog
======================================================================

======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\NGGMLGM\Documents\UWE\GDIP\GDIP\FreeRTOS\Demo\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 FreeRTOS_Demo.v -verilog
======================================================================

======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\NGGMLGM\Documents\UWE\GDIP\GDIP\FreeRTOS\Demo\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 -verilog FreeRTOS_Demo.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Jan 29 14:43:46 2017


======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   vpp
Options  :    -yv2 -q10 FreeRTOS_Demo.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Jan 29 14:43:46 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FreeRTOS_Demo.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\NGGMLGM\Documents\UWE\GDIP\GDIP\FreeRTOS\Demo\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 -verilog FreeRTOS_Demo.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Jan 29 14:43:46 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\NGGMLGM\Documents\UWE\GDIP\GDIP\FreeRTOS\Demo\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\codegentemp\FreeRTOS_Demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\NGGMLGM\Documents\UWE\GDIP\GDIP\FreeRTOS\Demo\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\codegentemp\FreeRTOS_Demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  FreeRTOS_Demo.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\NGGMLGM\Documents\UWE\GDIP\GDIP\FreeRTOS\Demo\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 -verilog FreeRTOS_Demo.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Jan 29 14:43:48 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\NGGMLGM\Documents\UWE\GDIP\GDIP\FreeRTOS\Demo\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\codegentemp\FreeRTOS_Demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\NGGMLGM\Documents\UWE\GDIP\GDIP\FreeRTOS\Demo\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\codegentemp\FreeRTOS_Demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\baseElevationPWM:PWMUDB:km_run\
	\baseElevationPWM:PWMUDB:ctrl_cmpmode2_2\
	\baseElevationPWM:PWMUDB:ctrl_cmpmode2_1\
	\baseElevationPWM:PWMUDB:ctrl_cmpmode2_0\
	\baseElevationPWM:PWMUDB:ctrl_cmpmode1_2\
	\baseElevationPWM:PWMUDB:ctrl_cmpmode1_1\
	\baseElevationPWM:PWMUDB:ctrl_cmpmode1_0\
	\baseElevationPWM:PWMUDB:capt_rising\
	\baseElevationPWM:PWMUDB:capt_falling\
	\baseElevationPWM:PWMUDB:trig_rise\
	\baseElevationPWM:PWMUDB:trig_fall\
	\baseElevationPWM:PWMUDB:sc_kill\
	\baseElevationPWM:PWMUDB:min_kill\
	\baseElevationPWM:PWMUDB:km_tc\
	\baseElevationPWM:PWMUDB:db_tc\
	\baseElevationPWM:PWMUDB:dith_sel\
	\baseElevationPWM:PWMUDB:compare2\
	\baseElevationPWM:Net_101\
	Net_7990
	Net_7991
	\baseElevationPWM:PWMUDB:cmp2\
	\baseElevationPWM:PWMUDB:MODULE_1:b_31\
	\baseElevationPWM:PWMUDB:MODULE_1:b_30\
	\baseElevationPWM:PWMUDB:MODULE_1:b_29\
	\baseElevationPWM:PWMUDB:MODULE_1:b_28\
	\baseElevationPWM:PWMUDB:MODULE_1:b_27\
	\baseElevationPWM:PWMUDB:MODULE_1:b_26\
	\baseElevationPWM:PWMUDB:MODULE_1:b_25\
	\baseElevationPWM:PWMUDB:MODULE_1:b_24\
	\baseElevationPWM:PWMUDB:MODULE_1:b_23\
	\baseElevationPWM:PWMUDB:MODULE_1:b_22\
	\baseElevationPWM:PWMUDB:MODULE_1:b_21\
	\baseElevationPWM:PWMUDB:MODULE_1:b_20\
	\baseElevationPWM:PWMUDB:MODULE_1:b_19\
	\baseElevationPWM:PWMUDB:MODULE_1:b_18\
	\baseElevationPWM:PWMUDB:MODULE_1:b_17\
	\baseElevationPWM:PWMUDB:MODULE_1:b_16\
	\baseElevationPWM:PWMUDB:MODULE_1:b_15\
	\baseElevationPWM:PWMUDB:MODULE_1:b_14\
	\baseElevationPWM:PWMUDB:MODULE_1:b_13\
	\baseElevationPWM:PWMUDB:MODULE_1:b_12\
	\baseElevationPWM:PWMUDB:MODULE_1:b_11\
	\baseElevationPWM:PWMUDB:MODULE_1:b_10\
	\baseElevationPWM:PWMUDB:MODULE_1:b_9\
	\baseElevationPWM:PWMUDB:MODULE_1:b_8\
	\baseElevationPWM:PWMUDB:MODULE_1:b_7\
	\baseElevationPWM:PWMUDB:MODULE_1:b_6\
	\baseElevationPWM:PWMUDB:MODULE_1:b_5\
	\baseElevationPWM:PWMUDB:MODULE_1:b_4\
	\baseElevationPWM:PWMUDB:MODULE_1:b_3\
	\baseElevationPWM:PWMUDB:MODULE_1:b_2\
	\baseElevationPWM:PWMUDB:MODULE_1:b_1\
	\baseElevationPWM:PWMUDB:MODULE_1:b_0\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_7992
	Net_7989
	\baseElevationPWM:Net_113\
	\baseElevationPWM:Net_107\
	\baseElevationPWM:Net_114\
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_335
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\wristPitchPWM:PWMUDB:km_run\
	\wristPitchPWM:PWMUDB:ctrl_cmpmode2_2\
	\wristPitchPWM:PWMUDB:ctrl_cmpmode2_1\
	\wristPitchPWM:PWMUDB:ctrl_cmpmode2_0\
	\wristPitchPWM:PWMUDB:ctrl_cmpmode1_2\
	\wristPitchPWM:PWMUDB:ctrl_cmpmode1_1\
	\wristPitchPWM:PWMUDB:ctrl_cmpmode1_0\
	\wristPitchPWM:PWMUDB:capt_rising\
	\wristPitchPWM:PWMUDB:capt_falling\
	\wristPitchPWM:PWMUDB:trig_rise\
	\wristPitchPWM:PWMUDB:trig_fall\
	\wristPitchPWM:PWMUDB:sc_kill\
	\wristPitchPWM:PWMUDB:min_kill\
	\wristPitchPWM:PWMUDB:km_tc\
	\wristPitchPWM:PWMUDB:db_tc\
	\wristPitchPWM:PWMUDB:dith_sel\
	\wristPitchPWM:PWMUDB:compare2\
	\wristPitchPWM:Net_101\
	Net_8001
	Net_8002
	\wristPitchPWM:PWMUDB:cmp2\
	\wristPitchPWM:PWMUDB:MODULE_7:b_31\
	\wristPitchPWM:PWMUDB:MODULE_7:b_30\
	\wristPitchPWM:PWMUDB:MODULE_7:b_29\
	\wristPitchPWM:PWMUDB:MODULE_7:b_28\
	\wristPitchPWM:PWMUDB:MODULE_7:b_27\
	\wristPitchPWM:PWMUDB:MODULE_7:b_26\
	\wristPitchPWM:PWMUDB:MODULE_7:b_25\
	\wristPitchPWM:PWMUDB:MODULE_7:b_24\
	\wristPitchPWM:PWMUDB:MODULE_7:b_23\
	\wristPitchPWM:PWMUDB:MODULE_7:b_22\
	\wristPitchPWM:PWMUDB:MODULE_7:b_21\
	\wristPitchPWM:PWMUDB:MODULE_7:b_20\
	\wristPitchPWM:PWMUDB:MODULE_7:b_19\
	\wristPitchPWM:PWMUDB:MODULE_7:b_18\
	\wristPitchPWM:PWMUDB:MODULE_7:b_17\
	\wristPitchPWM:PWMUDB:MODULE_7:b_16\
	\wristPitchPWM:PWMUDB:MODULE_7:b_15\
	\wristPitchPWM:PWMUDB:MODULE_7:b_14\
	\wristPitchPWM:PWMUDB:MODULE_7:b_13\
	\wristPitchPWM:PWMUDB:MODULE_7:b_12\
	\wristPitchPWM:PWMUDB:MODULE_7:b_11\
	\wristPitchPWM:PWMUDB:MODULE_7:b_10\
	\wristPitchPWM:PWMUDB:MODULE_7:b_9\
	\wristPitchPWM:PWMUDB:MODULE_7:b_8\
	\wristPitchPWM:PWMUDB:MODULE_7:b_7\
	\wristPitchPWM:PWMUDB:MODULE_7:b_6\
	\wristPitchPWM:PWMUDB:MODULE_7:b_5\
	\wristPitchPWM:PWMUDB:MODULE_7:b_4\
	\wristPitchPWM:PWMUDB:MODULE_7:b_3\
	\wristPitchPWM:PWMUDB:MODULE_7:b_2\
	\wristPitchPWM:PWMUDB:MODULE_7:b_1\
	\wristPitchPWM:PWMUDB:MODULE_7:b_0\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_31\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_30\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_29\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_28\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_27\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_26\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_25\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_24\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_31\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_30\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_29\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_28\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_27\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_26\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_25\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_24\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_23\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_22\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_21\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_20\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_19\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_18\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_17\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_16\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_15\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_14\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_13\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_12\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_11\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_10\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_9\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_8\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_7\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_6\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_5\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_4\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_3\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_2\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_1\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:b_0\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_31\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_30\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_29\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_28\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_27\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_26\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_25\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_24\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_23\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_22\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_21\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_20\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_19\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_18\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_17\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_16\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_15\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_14\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_13\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_12\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_11\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_10\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_9\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_8\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_7\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_6\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_5\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_4\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_3\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_2\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8003
	Net_8000
	\wristPitchPWM:Net_113\
	\wristPitchPWM:Net_107\
	\wristPitchPWM:Net_114\
	\wristRollPWM:PWMUDB:km_run\
	\wristRollPWM:PWMUDB:ctrl_cmpmode2_2\
	\wristRollPWM:PWMUDB:ctrl_cmpmode2_1\
	\wristRollPWM:PWMUDB:ctrl_cmpmode2_0\
	\wristRollPWM:PWMUDB:ctrl_cmpmode1_2\
	\wristRollPWM:PWMUDB:ctrl_cmpmode1_1\
	\wristRollPWM:PWMUDB:ctrl_cmpmode1_0\
	\wristRollPWM:PWMUDB:capt_rising\
	\wristRollPWM:PWMUDB:capt_falling\
	\wristRollPWM:PWMUDB:trig_rise\
	\wristRollPWM:PWMUDB:trig_fall\
	\wristRollPWM:PWMUDB:sc_kill\
	\wristRollPWM:PWMUDB:min_kill\
	\wristRollPWM:PWMUDB:km_tc\
	\wristRollPWM:PWMUDB:db_tc\
	\wristRollPWM:PWMUDB:dith_sel\
	\wristRollPWM:PWMUDB:compare2\
	\wristRollPWM:Net_101\
	Net_8012
	Net_8013
	\wristRollPWM:PWMUDB:cmp2\
	\wristRollPWM:PWMUDB:MODULE_8:b_31\
	\wristRollPWM:PWMUDB:MODULE_8:b_30\
	\wristRollPWM:PWMUDB:MODULE_8:b_29\
	\wristRollPWM:PWMUDB:MODULE_8:b_28\
	\wristRollPWM:PWMUDB:MODULE_8:b_27\
	\wristRollPWM:PWMUDB:MODULE_8:b_26\
	\wristRollPWM:PWMUDB:MODULE_8:b_25\
	\wristRollPWM:PWMUDB:MODULE_8:b_24\
	\wristRollPWM:PWMUDB:MODULE_8:b_23\
	\wristRollPWM:PWMUDB:MODULE_8:b_22\
	\wristRollPWM:PWMUDB:MODULE_8:b_21\
	\wristRollPWM:PWMUDB:MODULE_8:b_20\
	\wristRollPWM:PWMUDB:MODULE_8:b_19\
	\wristRollPWM:PWMUDB:MODULE_8:b_18\
	\wristRollPWM:PWMUDB:MODULE_8:b_17\
	\wristRollPWM:PWMUDB:MODULE_8:b_16\
	\wristRollPWM:PWMUDB:MODULE_8:b_15\
	\wristRollPWM:PWMUDB:MODULE_8:b_14\
	\wristRollPWM:PWMUDB:MODULE_8:b_13\
	\wristRollPWM:PWMUDB:MODULE_8:b_12\
	\wristRollPWM:PWMUDB:MODULE_8:b_11\
	\wristRollPWM:PWMUDB:MODULE_8:b_10\
	\wristRollPWM:PWMUDB:MODULE_8:b_9\
	\wristRollPWM:PWMUDB:MODULE_8:b_8\
	\wristRollPWM:PWMUDB:MODULE_8:b_7\
	\wristRollPWM:PWMUDB:MODULE_8:b_6\
	\wristRollPWM:PWMUDB:MODULE_8:b_5\
	\wristRollPWM:PWMUDB:MODULE_8:b_4\
	\wristRollPWM:PWMUDB:MODULE_8:b_3\
	\wristRollPWM:PWMUDB:MODULE_8:b_2\
	\wristRollPWM:PWMUDB:MODULE_8:b_1\
	\wristRollPWM:PWMUDB:MODULE_8:b_0\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_31\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_30\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_29\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_28\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_27\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_26\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_25\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_24\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_31\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_30\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_29\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_28\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_27\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_26\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_25\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_24\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_23\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_22\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_21\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_20\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_19\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_18\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_17\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_16\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_15\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_14\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_13\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_12\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_11\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_10\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_9\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_8\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_7\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_6\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_5\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_4\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_3\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_2\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_1\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:b_0\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_31\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_30\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_29\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_28\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_27\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_26\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_25\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_24\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_23\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_22\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_21\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_20\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_19\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_18\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_17\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_16\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_15\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_14\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_13\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_12\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_11\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_10\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_9\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_8\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_7\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_6\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_5\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_4\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_3\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_2\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8014
	Net_8011
	\wristRollPWM:Net_113\
	\wristRollPWM:Net_107\
	\wristRollPWM:Net_114\
	\elbowPWM:PWMUDB:km_run\
	\elbowPWM:PWMUDB:ctrl_cmpmode2_2\
	\elbowPWM:PWMUDB:ctrl_cmpmode2_1\
	\elbowPWM:PWMUDB:ctrl_cmpmode2_0\
	\elbowPWM:PWMUDB:ctrl_cmpmode1_2\
	\elbowPWM:PWMUDB:ctrl_cmpmode1_1\
	\elbowPWM:PWMUDB:ctrl_cmpmode1_0\
	\elbowPWM:PWMUDB:capt_rising\
	\elbowPWM:PWMUDB:capt_falling\
	\elbowPWM:PWMUDB:trig_rise\
	\elbowPWM:PWMUDB:trig_fall\
	\elbowPWM:PWMUDB:sc_kill\
	\elbowPWM:PWMUDB:min_kill\
	\elbowPWM:PWMUDB:km_tc\
	\elbowPWM:PWMUDB:db_tc\
	\elbowPWM:PWMUDB:dith_sel\
	\elbowPWM:PWMUDB:compare2\
	\elbowPWM:Net_101\
	Net_8023
	Net_8024
	\elbowPWM:PWMUDB:cmp2\
	\elbowPWM:PWMUDB:MODULE_9:b_31\
	\elbowPWM:PWMUDB:MODULE_9:b_30\
	\elbowPWM:PWMUDB:MODULE_9:b_29\
	\elbowPWM:PWMUDB:MODULE_9:b_28\
	\elbowPWM:PWMUDB:MODULE_9:b_27\
	\elbowPWM:PWMUDB:MODULE_9:b_26\
	\elbowPWM:PWMUDB:MODULE_9:b_25\
	\elbowPWM:PWMUDB:MODULE_9:b_24\
	\elbowPWM:PWMUDB:MODULE_9:b_23\
	\elbowPWM:PWMUDB:MODULE_9:b_22\
	\elbowPWM:PWMUDB:MODULE_9:b_21\
	\elbowPWM:PWMUDB:MODULE_9:b_20\
	\elbowPWM:PWMUDB:MODULE_9:b_19\
	\elbowPWM:PWMUDB:MODULE_9:b_18\
	\elbowPWM:PWMUDB:MODULE_9:b_17\
	\elbowPWM:PWMUDB:MODULE_9:b_16\
	\elbowPWM:PWMUDB:MODULE_9:b_15\
	\elbowPWM:PWMUDB:MODULE_9:b_14\
	\elbowPWM:PWMUDB:MODULE_9:b_13\
	\elbowPWM:PWMUDB:MODULE_9:b_12\
	\elbowPWM:PWMUDB:MODULE_9:b_11\
	\elbowPWM:PWMUDB:MODULE_9:b_10\
	\elbowPWM:PWMUDB:MODULE_9:b_9\
	\elbowPWM:PWMUDB:MODULE_9:b_8\
	\elbowPWM:PWMUDB:MODULE_9:b_7\
	\elbowPWM:PWMUDB:MODULE_9:b_6\
	\elbowPWM:PWMUDB:MODULE_9:b_5\
	\elbowPWM:PWMUDB:MODULE_9:b_4\
	\elbowPWM:PWMUDB:MODULE_9:b_3\
	\elbowPWM:PWMUDB:MODULE_9:b_2\
	\elbowPWM:PWMUDB:MODULE_9:b_1\
	\elbowPWM:PWMUDB:MODULE_9:b_0\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:a_31\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:a_30\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:a_29\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:a_28\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:a_27\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:a_26\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:a_25\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:a_24\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_31\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_30\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_29\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_28\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_27\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_26\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_25\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_24\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_23\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_22\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_21\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_20\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_19\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_18\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_17\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_16\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_15\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_14\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_13\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_12\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_11\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_10\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_9\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_8\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_7\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_6\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_5\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_4\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_3\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_2\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_1\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:b_0\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_31\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_30\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_29\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_28\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_27\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_26\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_25\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_24\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_23\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_22\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_21\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_20\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_19\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_18\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_17\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_16\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_15\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_14\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_13\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_12\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_11\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_10\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_9\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_8\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_7\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_6\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_5\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_4\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_3\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_2\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8025
	Net_8022
	\elbowPWM:Net_113\
	\elbowPWM:Net_107\
	\elbowPWM:Net_114\
	\baseRotationPWM:PWMUDB:km_run\
	\baseRotationPWM:PWMUDB:ctrl_cmpmode2_2\
	\baseRotationPWM:PWMUDB:ctrl_cmpmode2_1\
	\baseRotationPWM:PWMUDB:ctrl_cmpmode2_0\
	\baseRotationPWM:PWMUDB:ctrl_cmpmode1_2\
	\baseRotationPWM:PWMUDB:ctrl_cmpmode1_1\
	\baseRotationPWM:PWMUDB:ctrl_cmpmode1_0\
	\baseRotationPWM:PWMUDB:capt_rising\
	\baseRotationPWM:PWMUDB:capt_falling\
	\baseRotationPWM:PWMUDB:trig_rise\
	\baseRotationPWM:PWMUDB:trig_fall\
	\baseRotationPWM:PWMUDB:sc_kill\
	\baseRotationPWM:PWMUDB:min_kill\
	\baseRotationPWM:PWMUDB:km_tc\
	\baseRotationPWM:PWMUDB:db_tc\
	\baseRotationPWM:PWMUDB:dith_sel\
	\baseRotationPWM:PWMUDB:compare2\
	\baseRotationPWM:Net_101\
	Net_8034
	Net_8035
	\baseRotationPWM:PWMUDB:cmp2\
	\baseRotationPWM:PWMUDB:MODULE_10:b_31\
	\baseRotationPWM:PWMUDB:MODULE_10:b_30\
	\baseRotationPWM:PWMUDB:MODULE_10:b_29\
	\baseRotationPWM:PWMUDB:MODULE_10:b_28\
	\baseRotationPWM:PWMUDB:MODULE_10:b_27\
	\baseRotationPWM:PWMUDB:MODULE_10:b_26\
	\baseRotationPWM:PWMUDB:MODULE_10:b_25\
	\baseRotationPWM:PWMUDB:MODULE_10:b_24\
	\baseRotationPWM:PWMUDB:MODULE_10:b_23\
	\baseRotationPWM:PWMUDB:MODULE_10:b_22\
	\baseRotationPWM:PWMUDB:MODULE_10:b_21\
	\baseRotationPWM:PWMUDB:MODULE_10:b_20\
	\baseRotationPWM:PWMUDB:MODULE_10:b_19\
	\baseRotationPWM:PWMUDB:MODULE_10:b_18\
	\baseRotationPWM:PWMUDB:MODULE_10:b_17\
	\baseRotationPWM:PWMUDB:MODULE_10:b_16\
	\baseRotationPWM:PWMUDB:MODULE_10:b_15\
	\baseRotationPWM:PWMUDB:MODULE_10:b_14\
	\baseRotationPWM:PWMUDB:MODULE_10:b_13\
	\baseRotationPWM:PWMUDB:MODULE_10:b_12\
	\baseRotationPWM:PWMUDB:MODULE_10:b_11\
	\baseRotationPWM:PWMUDB:MODULE_10:b_10\
	\baseRotationPWM:PWMUDB:MODULE_10:b_9\
	\baseRotationPWM:PWMUDB:MODULE_10:b_8\
	\baseRotationPWM:PWMUDB:MODULE_10:b_7\
	\baseRotationPWM:PWMUDB:MODULE_10:b_6\
	\baseRotationPWM:PWMUDB:MODULE_10:b_5\
	\baseRotationPWM:PWMUDB:MODULE_10:b_4\
	\baseRotationPWM:PWMUDB:MODULE_10:b_3\
	\baseRotationPWM:PWMUDB:MODULE_10:b_2\
	\baseRotationPWM:PWMUDB:MODULE_10:b_1\
	\baseRotationPWM:PWMUDB:MODULE_10:b_0\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_31\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_30\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_29\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_28\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_27\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_26\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_25\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_24\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_31\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_30\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_29\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_28\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_27\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_26\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_25\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_24\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_23\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_22\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_21\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_20\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_19\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_18\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_17\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_16\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_15\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_14\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_13\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_12\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_11\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_10\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_9\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_8\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_7\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_6\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_5\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_4\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_3\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_2\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_1\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:b_0\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_31\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_30\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_29\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_28\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_27\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_26\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_25\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_24\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_23\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_22\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_21\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_20\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_19\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_18\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_17\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_16\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_15\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_14\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_13\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_12\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_11\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_10\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_9\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_8\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_7\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_6\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_5\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_4\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_3\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_2\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8036
	Net_8033
	\baseRotationPWM:Net_113\
	\baseRotationPWM:Net_107\
	\baseRotationPWM:Net_114\
	\grabberPWM:PWMUDB:km_run\
	\grabberPWM:PWMUDB:ctrl_cmpmode2_2\
	\grabberPWM:PWMUDB:ctrl_cmpmode2_1\
	\grabberPWM:PWMUDB:ctrl_cmpmode2_0\
	\grabberPWM:PWMUDB:ctrl_cmpmode1_2\
	\grabberPWM:PWMUDB:ctrl_cmpmode1_1\
	\grabberPWM:PWMUDB:ctrl_cmpmode1_0\
	\grabberPWM:PWMUDB:capt_rising\
	\grabberPWM:PWMUDB:capt_falling\
	\grabberPWM:PWMUDB:trig_rise\
	\grabberPWM:PWMUDB:trig_fall\
	\grabberPWM:PWMUDB:sc_kill\
	\grabberPWM:PWMUDB:min_kill\
	\grabberPWM:PWMUDB:km_tc\
	\grabberPWM:PWMUDB:db_tc\
	\grabberPWM:PWMUDB:dith_sel\
	\grabberPWM:PWMUDB:compare2\
	\grabberPWM:Net_101\
	Net_1063
	Net_1064
	\grabberPWM:PWMUDB:cmp2\
	\grabberPWM:PWMUDB:MODULE_11:b_31\
	\grabberPWM:PWMUDB:MODULE_11:b_30\
	\grabberPWM:PWMUDB:MODULE_11:b_29\
	\grabberPWM:PWMUDB:MODULE_11:b_28\
	\grabberPWM:PWMUDB:MODULE_11:b_27\
	\grabberPWM:PWMUDB:MODULE_11:b_26\
	\grabberPWM:PWMUDB:MODULE_11:b_25\
	\grabberPWM:PWMUDB:MODULE_11:b_24\
	\grabberPWM:PWMUDB:MODULE_11:b_23\
	\grabberPWM:PWMUDB:MODULE_11:b_22\
	\grabberPWM:PWMUDB:MODULE_11:b_21\
	\grabberPWM:PWMUDB:MODULE_11:b_20\
	\grabberPWM:PWMUDB:MODULE_11:b_19\
	\grabberPWM:PWMUDB:MODULE_11:b_18\
	\grabberPWM:PWMUDB:MODULE_11:b_17\
	\grabberPWM:PWMUDB:MODULE_11:b_16\
	\grabberPWM:PWMUDB:MODULE_11:b_15\
	\grabberPWM:PWMUDB:MODULE_11:b_14\
	\grabberPWM:PWMUDB:MODULE_11:b_13\
	\grabberPWM:PWMUDB:MODULE_11:b_12\
	\grabberPWM:PWMUDB:MODULE_11:b_11\
	\grabberPWM:PWMUDB:MODULE_11:b_10\
	\grabberPWM:PWMUDB:MODULE_11:b_9\
	\grabberPWM:PWMUDB:MODULE_11:b_8\
	\grabberPWM:PWMUDB:MODULE_11:b_7\
	\grabberPWM:PWMUDB:MODULE_11:b_6\
	\grabberPWM:PWMUDB:MODULE_11:b_5\
	\grabberPWM:PWMUDB:MODULE_11:b_4\
	\grabberPWM:PWMUDB:MODULE_11:b_3\
	\grabberPWM:PWMUDB:MODULE_11:b_2\
	\grabberPWM:PWMUDB:MODULE_11:b_1\
	\grabberPWM:PWMUDB:MODULE_11:b_0\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:a_31\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:a_30\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:a_29\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:a_28\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:a_27\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:a_26\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:a_25\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:a_24\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_31\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_30\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_29\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_28\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_27\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_26\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_25\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_24\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_23\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_22\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_21\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_20\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_19\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_18\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_17\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_16\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_15\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_14\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_13\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_12\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_11\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_10\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_9\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_8\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_7\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_6\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_5\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_4\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_3\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_2\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_1\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:b_0\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_31\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_30\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_29\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_28\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_27\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_26\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_25\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_24\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_23\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_22\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_21\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_20\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_19\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_18\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_17\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_16\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_15\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_14\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_13\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_12\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_11\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_10\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_9\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_8\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_7\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_6\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_5\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_4\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_3\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_2\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1065
	Net_1062
	\grabberPWM:Net_113\
	\grabberPWM:Net_107\
	\grabberPWM:Net_114\

    Synthesized names
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_31\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_30\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_29\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_28\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_27\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_26\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_25\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_24\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_23\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_22\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_21\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_20\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_19\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_18\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_17\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_16\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_15\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_14\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_13\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_12\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_11\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_10\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_9\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_8\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_7\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_6\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_5\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_4\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_3\
	\wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_2\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_31\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_30\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_29\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_28\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_27\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_26\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_25\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_24\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_23\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_22\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_21\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_20\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_19\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_18\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_17\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_16\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_15\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_14\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_13\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_12\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_11\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_10\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_9\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_8\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_7\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_6\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_5\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_4\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_3\
	\wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_2\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_31\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_30\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_29\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_28\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_27\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_26\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_25\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_24\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_23\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_22\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_21\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_20\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_19\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_18\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_17\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_16\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_15\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_14\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_13\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_12\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_11\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_10\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_9\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_8\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_7\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_6\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_5\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_4\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_3\
	\elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_2\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_31\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_30\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_29\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_28\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_27\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_26\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_25\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_24\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_23\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_22\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_21\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_20\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_19\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_18\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_17\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_16\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_15\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_14\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_13\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_12\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_11\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_10\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_9\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_8\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_7\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_6\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_5\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_4\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_3\
	\baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_2\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_31\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_30\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_29\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_28\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_27\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_26\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_25\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_24\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_23\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_22\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_21\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_20\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_19\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_18\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_17\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_16\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_15\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_14\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_13\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_12\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_11\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_10\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_9\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_8\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_7\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_6\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_5\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_4\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_3\
	\grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_2\

Deleted 835 User equations/components.
Deleted 180 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \baseElevationPWM:PWMUDB:hwCapture\ to zero
Aliasing \baseElevationPWM:PWMUDB:trig_out\ to one
Aliasing Net_773 to zero
Aliasing \baseElevationPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \baseElevationPWM:PWMUDB:ltch_kill_reg\\R\ to \baseElevationPWM:PWMUDB:runmode_enable\\R\
Aliasing \baseElevationPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \baseElevationPWM:PWMUDB:min_kill_reg\\R\ to \baseElevationPWM:PWMUDB:runmode_enable\\R\
Aliasing \baseElevationPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \baseElevationPWM:PWMUDB:final_kill\ to one
Aliasing \baseElevationPWM:PWMUDB:dith_count_1\\R\ to \baseElevationPWM:PWMUDB:runmode_enable\\R\
Aliasing \baseElevationPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \baseElevationPWM:PWMUDB:dith_count_0\\R\ to \baseElevationPWM:PWMUDB:runmode_enable\\R\
Aliasing \baseElevationPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \baseElevationPWM:PWMUDB:cs_addr_0\ to \baseElevationPWM:PWMUDB:runmode_enable\\R\
Aliasing \baseElevationPWM:PWMUDB:pwm1_i\ to zero
Aliasing \baseElevationPWM:PWMUDB:pwm2_i\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_338 to zero
Aliasing tmpOE__rxPin_net_0 to one
Aliasing tmpOE__txPin_net_0 to one
Aliasing tmpOE__baseRotationPin_net_0 to one
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__builtInLED_net_0 to one
Aliasing tmpOE__keypadInPins_net_3 to one
Aliasing tmpOE__keypadInPins_net_2 to one
Aliasing tmpOE__keypadInPins_net_1 to one
Aliasing tmpOE__keypadInPins_net_0 to one
Aliasing tmpOE__keypadOutPins_net_3 to one
Aliasing tmpOE__keypadOutPins_net_2 to one
Aliasing tmpOE__keypadOutPins_net_1 to one
Aliasing tmpOE__keypadOutPins_net_0 to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing \wristPitchPWM:PWMUDB:hwCapture\ to zero
Aliasing \wristPitchPWM:PWMUDB:trig_out\ to one
Aliasing Net_2312 to zero
Aliasing \wristPitchPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \wristPitchPWM:PWMUDB:ltch_kill_reg\\R\ to \wristPitchPWM:PWMUDB:runmode_enable\\R\
Aliasing \wristPitchPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \wristPitchPWM:PWMUDB:min_kill_reg\\R\ to \wristPitchPWM:PWMUDB:runmode_enable\\R\
Aliasing \wristPitchPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \wristPitchPWM:PWMUDB:final_kill\ to one
Aliasing \wristPitchPWM:PWMUDB:dith_count_1\\R\ to \wristPitchPWM:PWMUDB:runmode_enable\\R\
Aliasing \wristPitchPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \wristPitchPWM:PWMUDB:dith_count_0\\R\ to \wristPitchPWM:PWMUDB:runmode_enable\\R\
Aliasing \wristPitchPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \wristPitchPWM:PWMUDB:cs_addr_0\ to \wristPitchPWM:PWMUDB:runmode_enable\\R\
Aliasing \wristPitchPWM:PWMUDB:pwm1_i\ to zero
Aliasing \wristPitchPWM:PWMUDB:pwm2_i\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \wristRollPWM:PWMUDB:hwCapture\ to zero
Aliasing \wristRollPWM:PWMUDB:trig_out\ to one
Aliasing Net_1963 to zero
Aliasing \wristRollPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \wristRollPWM:PWMUDB:ltch_kill_reg\\R\ to \wristRollPWM:PWMUDB:runmode_enable\\R\
Aliasing \wristRollPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \wristRollPWM:PWMUDB:min_kill_reg\\R\ to \wristRollPWM:PWMUDB:runmode_enable\\R\
Aliasing \wristRollPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \wristRollPWM:PWMUDB:final_kill\ to one
Aliasing \wristRollPWM:PWMUDB:dith_count_1\\R\ to \wristRollPWM:PWMUDB:runmode_enable\\R\
Aliasing \wristRollPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \wristRollPWM:PWMUDB:dith_count_0\\R\ to \wristRollPWM:PWMUDB:runmode_enable\\R\
Aliasing \wristRollPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \wristRollPWM:PWMUDB:cs_addr_0\ to \wristRollPWM:PWMUDB:runmode_enable\\R\
Aliasing \wristRollPWM:PWMUDB:pwm1_i\ to zero
Aliasing \wristRollPWM:PWMUDB:pwm2_i\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \elbowPWM:PWMUDB:hwCapture\ to zero
Aliasing \elbowPWM:PWMUDB:trig_out\ to one
Aliasing Net_1783 to zero
Aliasing \elbowPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \elbowPWM:PWMUDB:ltch_kill_reg\\R\ to \elbowPWM:PWMUDB:runmode_enable\\R\
Aliasing \elbowPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \elbowPWM:PWMUDB:min_kill_reg\\R\ to \elbowPWM:PWMUDB:runmode_enable\\R\
Aliasing \elbowPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \elbowPWM:PWMUDB:final_kill\ to one
Aliasing \elbowPWM:PWMUDB:dith_count_1\\R\ to \elbowPWM:PWMUDB:runmode_enable\\R\
Aliasing \elbowPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \elbowPWM:PWMUDB:dith_count_0\\R\ to \elbowPWM:PWMUDB:runmode_enable\\R\
Aliasing \elbowPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \elbowPWM:PWMUDB:cs_addr_0\ to \elbowPWM:PWMUDB:runmode_enable\\R\
Aliasing \elbowPWM:PWMUDB:pwm1_i\ to zero
Aliasing \elbowPWM:PWMUDB:pwm2_i\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \baseRotationPWM:PWMUDB:hwCapture\ to zero
Aliasing \baseRotationPWM:PWMUDB:trig_out\ to one
Aliasing Net_1730 to zero
Aliasing \baseRotationPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \baseRotationPWM:PWMUDB:ltch_kill_reg\\R\ to \baseRotationPWM:PWMUDB:runmode_enable\\R\
Aliasing \baseRotationPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \baseRotationPWM:PWMUDB:min_kill_reg\\R\ to \baseRotationPWM:PWMUDB:runmode_enable\\R\
Aliasing \baseRotationPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \baseRotationPWM:PWMUDB:final_kill\ to one
Aliasing \baseRotationPWM:PWMUDB:dith_count_1\\R\ to \baseRotationPWM:PWMUDB:runmode_enable\\R\
Aliasing \baseRotationPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \baseRotationPWM:PWMUDB:dith_count_0\\R\ to \baseRotationPWM:PWMUDB:runmode_enable\\R\
Aliasing \baseRotationPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \baseRotationPWM:PWMUDB:cs_addr_0\ to \baseRotationPWM:PWMUDB:runmode_enable\\R\
Aliasing \baseRotationPWM:PWMUDB:pwm1_i\ to zero
Aliasing \baseRotationPWM:PWMUDB:pwm2_i\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \grabberPWM:PWMUDB:hwCapture\ to zero
Aliasing \grabberPWM:PWMUDB:trig_out\ to one
Aliasing Net_1060 to zero
Aliasing \grabberPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \grabberPWM:PWMUDB:ltch_kill_reg\\R\ to \grabberPWM:PWMUDB:runmode_enable\\R\
Aliasing \grabberPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \grabberPWM:PWMUDB:min_kill_reg\\R\ to \grabberPWM:PWMUDB:runmode_enable\\R\
Aliasing \grabberPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \grabberPWM:PWMUDB:final_kill\ to one
Aliasing \grabberPWM:PWMUDB:dith_count_1\\R\ to \grabberPWM:PWMUDB:runmode_enable\\R\
Aliasing \grabberPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \grabberPWM:PWMUDB:dith_count_0\\R\ to \grabberPWM:PWMUDB:runmode_enable\\R\
Aliasing \grabberPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \grabberPWM:PWMUDB:cs_addr_0\ to \grabberPWM:PWMUDB:runmode_enable\\R\
Aliasing \grabberPWM:PWMUDB:pwm1_i\ to zero
Aliasing \grabberPWM:PWMUDB:pwm2_i\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_23\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_22\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_21\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_20\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_19\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_18\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_17\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_16\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_15\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_14\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_13\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_12\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_11\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_10\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_9\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_8\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_7\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_6\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_5\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_4\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_3\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_2\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__baseElevationPin_net_0 to one
Aliasing tmpOE__elbowPin_net_0 to one
Aliasing tmpOE__wristPitchPin_net_0 to one
Aliasing tmpOE__wristRollPin_net_0 to one
Aliasing tmpOE__grabberPin_net_0 to one
Aliasing tmpOE__tuningPin_net_0 to one
Aliasing \tuningADC:vp_ctl_0\ to zero
Aliasing \tuningADC:vp_ctl_2\ to zero
Aliasing \tuningADC:vn_ctl_1\ to zero
Aliasing \tuningADC:vn_ctl_3\ to zero
Aliasing \tuningADC:vp_ctl_1\ to zero
Aliasing \tuningADC:vp_ctl_3\ to zero
Aliasing \tuningADC:vn_ctl_0\ to zero
Aliasing \tuningADC:vn_ctl_2\ to zero
Aliasing \tuningADC:soc\ to zero
Aliasing \tuningADC:Net_381\ to zero
Aliasing \baseElevationPWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \baseElevationPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \baseElevationPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \baseElevationPWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \wristPitchPWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \wristPitchPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \wristPitchPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \wristPitchPWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \wristRollPWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \wristRollPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \wristRollPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \wristRollPWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \elbowPWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \elbowPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \elbowPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \elbowPWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \baseRotationPWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \baseRotationPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \baseRotationPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \baseRotationPWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \grabberPWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \grabberPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \grabberPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \grabberPWM:PWMUDB:ltch_kill_reg\\D\ to one
Removing Lhs of wire \baseElevationPWM:PWMUDB:ctrl_enable\[16] = \baseElevationPWM:PWMUDB:control_7\[8]
Removing Lhs of wire \baseElevationPWM:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:hwEnable\[27] = \baseElevationPWM:PWMUDB:control_7\[8]
Removing Lhs of wire \baseElevationPWM:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \baseElevationPWM:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_773[34] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:final_enable\[36] = \baseElevationPWM:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \baseElevationPWM:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_1\[316]
Removing Lhs of wire \baseElevationPWM:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_0\[317]
Removing Lhs of wire \baseElevationPWM:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:cs_addr_2\[58] = \baseElevationPWM:PWMUDB:tc_i\[38]
Removing Lhs of wire \baseElevationPWM:PWMUDB:cs_addr_1\[59] = \baseElevationPWM:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \baseElevationPWM:PWMUDB:cs_addr_0\[60] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:compare1\[142] = \baseElevationPWM:PWMUDB:cmp1_less\[112]
Removing Lhs of wire \baseElevationPWM:PWMUDB:pwm1_i\[147] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:pwm2_i\[149] = zero[7]
Removing Rhs of wire \baseElevationPWM:Net_96\[152] = \baseElevationPWM:PWMUDB:pwm_i_reg\[144]
Removing Rhs of wire \baseElevationPWM:PWMUDB:pwm_temp\[155] = \baseElevationPWM:PWMUDB:cmp1\[156]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_23\[198] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_22\[199] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_21\[200] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_20\[201] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_19\[202] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_18\[203] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_17\[204] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_16\[205] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_15\[206] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_14\[207] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_13\[208] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_12\[209] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_11\[210] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_10\[211] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_9\[212] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_8\[213] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_7\[214] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_6\[215] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_5\[216] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_4\[217] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_3\[218] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_2\[219] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_1\[220] = \baseElevationPWM:PWMUDB:MODIN1_1\[221]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODIN1_1\[221] = \baseElevationPWM:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:a_0\[222] = \baseElevationPWM:PWMUDB:MODIN1_0\[223]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODIN1_0\[223] = \baseElevationPWM:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[355] = one[4]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[356] = one[4]
Removing Rhs of wire baseElevationPWMWire[357] = \baseElevationPWM:Net_96\[152]
Removing Rhs of wire Net_340[365] = \UART:BUART:tx_interrupt_out\[407]
Removing Lhs of wire Net_338[366] = zero[7]
Removing Lhs of wire tmpOE__rxPin_net_0[368] = one[4]
Removing Rhs of wire Net_341[374] = \UART:BUART:rx_interrupt_out\[408]
Removing Lhs of wire tmpOE__txPin_net_0[376] = one[4]
Removing Lhs of wire tmpOE__baseRotationPin_net_0[384] = one[4]
Removing Rhs of wire baseRotationPWMWire[385] = \baseRotationPWM:Net_96\[1965]
Removing Rhs of wire baseRotationPWMWire[385] = \baseRotationPWM:PWMUDB:pwm_i_reg\[1957]
Removing Lhs of wire \UART:Net_61\[392] = \UART:Net_9\[391]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[396] = zero[7]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[397] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[398] = zero[7]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[399] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[400] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[401] = zero[7]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[402] = zero[7]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[403] = zero[7]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[412] = \UART:BUART:tx_bitclk_dp\[448]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[458] = \UART:BUART:tx_counter_dp\[449]
Removing Lhs of wire \UART:BUART:tx_status_6\[459] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_5\[460] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_4\[461] = zero[7]
Removing Lhs of wire \UART:BUART:tx_status_1\[463] = \UART:BUART:tx_fifo_empty\[426]
Removing Lhs of wire \UART:BUART:tx_status_3\[465] = \UART:BUART:tx_fifo_notfull\[425]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[525] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[532] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[543]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[534] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[544]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[535] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[560]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[536] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[574]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[537] = \UART:BUART:sRX:s23Poll:MODIN2_1\[538]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[538] = \UART:BUART:pollcount_1\[531]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[539] = \UART:BUART:sRX:s23Poll:MODIN2_0\[540]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[540] = \UART:BUART:pollcount_0\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[546] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[547] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[548] = \UART:BUART:pollcount_1\[531]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[549] = \UART:BUART:pollcount_1\[531]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[550] = \UART:BUART:pollcount_0\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[551] = \UART:BUART:pollcount_0\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[552] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[553] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[554] = \UART:BUART:pollcount_1\[531]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[555] = \UART:BUART:pollcount_0\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[556] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[557] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[562] = \UART:BUART:pollcount_1\[531]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[563] = \UART:BUART:pollcount_1\[531]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[564] = \UART:BUART:pollcount_0\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[565] = \UART:BUART:pollcount_0\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[566] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[567] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[568] = \UART:BUART:pollcount_1\[531]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[569] = \UART:BUART:pollcount_0\[533]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[570] = one[4]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[571] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_1\[578] = zero[7]
Removing Rhs of wire \UART:BUART:rx_status_2\[579] = \UART:BUART:rx_parity_error_status\[580]
Removing Rhs of wire \UART:BUART:rx_status_3\[581] = \UART:BUART:rx_stop_bit_error\[582]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[592] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[641]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[596] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[663]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[597] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[598] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[599] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[600] = \UART:BUART:sRX:MODIN5_6\[601]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[601] = \UART:BUART:rx_count_6\[520]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[602] = \UART:BUART:sRX:MODIN5_5\[603]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[603] = \UART:BUART:rx_count_5\[521]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[604] = \UART:BUART:sRX:MODIN5_4\[605]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[605] = \UART:BUART:rx_count_4\[522]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[606] = \UART:BUART:sRX:MODIN5_3\[607]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_3\[607] = \UART:BUART:rx_count_3\[523]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[608] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[609] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[610] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[611] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[612] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[613] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[614] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[615] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[616] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[617] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[618] = \UART:BUART:rx_count_6\[520]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[619] = \UART:BUART:rx_count_5\[521]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[620] = \UART:BUART:rx_count_4\[522]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[621] = \UART:BUART:rx_count_3\[523]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[622] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[623] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[624] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[625] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[626] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[627] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[628] = zero[7]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[643] = \UART:BUART:rx_postpoll\[479]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[644] = \UART:BUART:rx_parity_bit\[595]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[645] = \UART:BUART:rx_postpoll\[479]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[646] = \UART:BUART:rx_parity_bit\[595]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[647] = \UART:BUART:rx_postpoll\[479]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[648] = \UART:BUART:rx_parity_bit\[595]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[650] = one[4]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[651] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[649]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[652] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[649]
Removing Lhs of wire tmpOE__builtInLED_net_0[674] = one[4]
Removing Lhs of wire tmpOE__keypadInPins_net_3[680] = one[4]
Removing Lhs of wire tmpOE__keypadInPins_net_2[681] = one[4]
Removing Lhs of wire tmpOE__keypadInPins_net_1[682] = one[4]
Removing Lhs of wire tmpOE__keypadInPins_net_0[683] = one[4]
Removing Lhs of wire tmpOE__keypadOutPins_net_3[695] = one[4]
Removing Lhs of wire tmpOE__keypadOutPins_net_2[696] = one[4]
Removing Lhs of wire tmpOE__keypadOutPins_net_1[697] = one[4]
Removing Lhs of wire tmpOE__keypadOutPins_net_0[698] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[710] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[711] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[712] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[713] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[714] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[715] = one[4]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[716] = one[4]
Removing Lhs of wire \wristPitchPWM:PWMUDB:ctrl_enable\[746] = \wristPitchPWM:PWMUDB:control_7\[738]
Removing Lhs of wire \wristPitchPWM:PWMUDB:hwCapture\[756] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:hwEnable\[757] = \wristPitchPWM:PWMUDB:control_7\[738]
Removing Lhs of wire \wristPitchPWM:PWMUDB:trig_out\[761] = one[4]
Removing Lhs of wire \wristPitchPWM:PWMUDB:runmode_enable\\R\[763] = zero[7]
Removing Lhs of wire Net_2312[764] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:runmode_enable\\S\[765] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:final_enable\[766] = \wristPitchPWM:PWMUDB:runmode_enable\[762]
Removing Lhs of wire \wristPitchPWM:PWMUDB:ltch_kill_reg\\R\[770] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:ltch_kill_reg\\S\[771] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:min_kill_reg\\R\[772] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:min_kill_reg\\S\[773] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:final_kill\[776] = one[4]
Removing Lhs of wire \wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_1\[780] = \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_1\[1046]
Removing Lhs of wire \wristPitchPWM:PWMUDB:add_vi_vv_MODGEN_7_0\[782] = \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_0\[1047]
Removing Lhs of wire \wristPitchPWM:PWMUDB:dith_count_1\\R\[783] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:dith_count_1\\S\[784] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:dith_count_0\\R\[785] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:dith_count_0\\S\[786] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:cs_addr_2\[788] = \wristPitchPWM:PWMUDB:tc_i\[768]
Removing Lhs of wire \wristPitchPWM:PWMUDB:cs_addr_1\[789] = \wristPitchPWM:PWMUDB:runmode_enable\[762]
Removing Lhs of wire \wristPitchPWM:PWMUDB:cs_addr_0\[790] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:compare1\[872] = \wristPitchPWM:PWMUDB:cmp1_less\[842]
Removing Lhs of wire \wristPitchPWM:PWMUDB:pwm1_i\[877] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:pwm2_i\[879] = zero[7]
Removing Rhs of wire \wristPitchPWM:Net_96\[882] = \wristPitchPWM:PWMUDB:pwm_i_reg\[874]
Removing Rhs of wire \wristPitchPWM:PWMUDB:pwm_temp\[885] = \wristPitchPWM:PWMUDB:cmp1\[886]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_23\[928] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_22\[929] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_21\[930] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_20\[931] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_19\[932] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_18\[933] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_17\[934] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_16\[935] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_15\[936] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_14\[937] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_13\[938] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_12\[939] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_11\[940] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_10\[941] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_9\[942] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_8\[943] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_7\[944] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_6\[945] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_5\[946] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_4\[947] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_3\[948] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_2\[949] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_1\[950] = \wristPitchPWM:PWMUDB:MODIN6_1\[951]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODIN6_1\[951] = \wristPitchPWM:PWMUDB:dith_count_1\[779]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:a_0\[952] = \wristPitchPWM:PWMUDB:MODIN6_0\[953]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODIN6_0\[953] = \wristPitchPWM:PWMUDB:dith_count_0\[781]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1085] = one[4]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1086] = one[4]
Removing Rhs of wire wristPitchPWMWire[1087] = \wristPitchPWM:Net_96\[882]
Removing Lhs of wire \wristRollPWM:PWMUDB:ctrl_enable\[1107] = \wristRollPWM:PWMUDB:control_7\[1099]
Removing Lhs of wire \wristRollPWM:PWMUDB:hwCapture\[1117] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:hwEnable\[1118] = \wristRollPWM:PWMUDB:control_7\[1099]
Removing Lhs of wire \wristRollPWM:PWMUDB:trig_out\[1122] = one[4]
Removing Lhs of wire \wristRollPWM:PWMUDB:runmode_enable\\R\[1124] = zero[7]
Removing Lhs of wire Net_1963[1125] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:runmode_enable\\S\[1126] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:final_enable\[1127] = \wristRollPWM:PWMUDB:runmode_enable\[1123]
Removing Lhs of wire \wristRollPWM:PWMUDB:ltch_kill_reg\\R\[1131] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:ltch_kill_reg\\S\[1132] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:min_kill_reg\\R\[1133] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:min_kill_reg\\S\[1134] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:final_kill\[1137] = one[4]
Removing Lhs of wire \wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_1\[1141] = \wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_1\[1407]
Removing Lhs of wire \wristRollPWM:PWMUDB:add_vi_vv_MODGEN_8_0\[1143] = \wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_0\[1408]
Removing Lhs of wire \wristRollPWM:PWMUDB:dith_count_1\\R\[1144] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:dith_count_1\\S\[1145] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:dith_count_0\\R\[1146] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:dith_count_0\\S\[1147] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:cs_addr_2\[1149] = \wristRollPWM:PWMUDB:tc_i\[1129]
Removing Lhs of wire \wristRollPWM:PWMUDB:cs_addr_1\[1150] = \wristRollPWM:PWMUDB:runmode_enable\[1123]
Removing Lhs of wire \wristRollPWM:PWMUDB:cs_addr_0\[1151] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:compare1\[1233] = \wristRollPWM:PWMUDB:cmp1_less\[1203]
Removing Lhs of wire \wristRollPWM:PWMUDB:pwm1_i\[1238] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:pwm2_i\[1240] = zero[7]
Removing Rhs of wire \wristRollPWM:Net_96\[1243] = \wristRollPWM:PWMUDB:pwm_i_reg\[1235]
Removing Rhs of wire \wristRollPWM:PWMUDB:pwm_temp\[1246] = \wristRollPWM:PWMUDB:cmp1\[1247]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_23\[1289] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_22\[1290] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_21\[1291] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_20\[1292] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_19\[1293] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_18\[1294] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_17\[1295] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_16\[1296] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_15\[1297] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_14\[1298] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_13\[1299] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_12\[1300] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_11\[1301] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_10\[1302] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_9\[1303] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_8\[1304] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_7\[1305] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_6\[1306] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_5\[1307] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_4\[1308] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_3\[1309] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_2\[1310] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_1\[1311] = \wristRollPWM:PWMUDB:MODIN7_1\[1312]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODIN7_1\[1312] = \wristRollPWM:PWMUDB:dith_count_1\[1140]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:a_0\[1313] = \wristRollPWM:PWMUDB:MODIN7_0\[1314]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODIN7_0\[1314] = \wristRollPWM:PWMUDB:dith_count_0\[1142]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1446] = one[4]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1447] = one[4]
Removing Rhs of wire wristRollPWMWire[1448] = \wristRollPWM:Net_96\[1243]
Removing Lhs of wire \elbowPWM:PWMUDB:ctrl_enable\[1468] = \elbowPWM:PWMUDB:control_7\[1460]
Removing Lhs of wire \elbowPWM:PWMUDB:hwCapture\[1478] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:hwEnable\[1479] = \elbowPWM:PWMUDB:control_7\[1460]
Removing Lhs of wire \elbowPWM:PWMUDB:trig_out\[1483] = one[4]
Removing Lhs of wire \elbowPWM:PWMUDB:runmode_enable\\R\[1485] = zero[7]
Removing Lhs of wire Net_1783[1486] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:runmode_enable\\S\[1487] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:final_enable\[1488] = \elbowPWM:PWMUDB:runmode_enable\[1484]
Removing Lhs of wire \elbowPWM:PWMUDB:ltch_kill_reg\\R\[1492] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:ltch_kill_reg\\S\[1493] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:min_kill_reg\\R\[1494] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:min_kill_reg\\S\[1495] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:final_kill\[1498] = one[4]
Removing Lhs of wire \elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_1\[1502] = \elbowPWM:PWMUDB:MODULE_9:g2:a0:s_1\[1768]
Removing Lhs of wire \elbowPWM:PWMUDB:add_vi_vv_MODGEN_9_0\[1504] = \elbowPWM:PWMUDB:MODULE_9:g2:a0:s_0\[1769]
Removing Lhs of wire \elbowPWM:PWMUDB:dith_count_1\\R\[1505] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:dith_count_1\\S\[1506] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:dith_count_0\\R\[1507] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:dith_count_0\\S\[1508] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:cs_addr_2\[1510] = \elbowPWM:PWMUDB:tc_i\[1490]
Removing Lhs of wire \elbowPWM:PWMUDB:cs_addr_1\[1511] = \elbowPWM:PWMUDB:runmode_enable\[1484]
Removing Lhs of wire \elbowPWM:PWMUDB:cs_addr_0\[1512] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:compare1\[1594] = \elbowPWM:PWMUDB:cmp1_less\[1564]
Removing Lhs of wire \elbowPWM:PWMUDB:pwm1_i\[1599] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:pwm2_i\[1601] = zero[7]
Removing Rhs of wire \elbowPWM:Net_96\[1604] = \elbowPWM:PWMUDB:pwm_i_reg\[1596]
Removing Rhs of wire \elbowPWM:PWMUDB:pwm_temp\[1607] = \elbowPWM:PWMUDB:cmp1\[1608]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_23\[1650] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_22\[1651] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_21\[1652] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_20\[1653] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_19\[1654] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_18\[1655] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_17\[1656] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_16\[1657] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_15\[1658] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_14\[1659] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_13\[1660] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_12\[1661] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_11\[1662] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_10\[1663] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_9\[1664] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_8\[1665] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_7\[1666] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_6\[1667] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_5\[1668] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_4\[1669] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_3\[1670] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_2\[1671] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_1\[1672] = \elbowPWM:PWMUDB:MODIN8_1\[1673]
Removing Lhs of wire \elbowPWM:PWMUDB:MODIN8_1\[1673] = \elbowPWM:PWMUDB:dith_count_1\[1501]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:a_0\[1674] = \elbowPWM:PWMUDB:MODIN8_0\[1675]
Removing Lhs of wire \elbowPWM:PWMUDB:MODIN8_0\[1675] = \elbowPWM:PWMUDB:dith_count_0\[1503]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1807] = one[4]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1808] = one[4]
Removing Rhs of wire elbowPWMWire[1809] = \elbowPWM:Net_96\[1604]
Removing Lhs of wire \baseRotationPWM:PWMUDB:ctrl_enable\[1829] = \baseRotationPWM:PWMUDB:control_7\[1821]
Removing Lhs of wire \baseRotationPWM:PWMUDB:hwCapture\[1839] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:hwEnable\[1840] = \baseRotationPWM:PWMUDB:control_7\[1821]
Removing Lhs of wire \baseRotationPWM:PWMUDB:trig_out\[1844] = one[4]
Removing Lhs of wire \baseRotationPWM:PWMUDB:runmode_enable\\R\[1846] = zero[7]
Removing Lhs of wire Net_1730[1847] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:runmode_enable\\S\[1848] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:final_enable\[1849] = \baseRotationPWM:PWMUDB:runmode_enable\[1845]
Removing Lhs of wire \baseRotationPWM:PWMUDB:ltch_kill_reg\\R\[1853] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:ltch_kill_reg\\S\[1854] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:min_kill_reg\\R\[1855] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:min_kill_reg\\S\[1856] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:final_kill\[1859] = one[4]
Removing Lhs of wire \baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_1\[1863] = \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_1\[2129]
Removing Lhs of wire \baseRotationPWM:PWMUDB:add_vi_vv_MODGEN_10_0\[1865] = \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_0\[2130]
Removing Lhs of wire \baseRotationPWM:PWMUDB:dith_count_1\\R\[1866] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:dith_count_1\\S\[1867] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:dith_count_0\\R\[1868] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:dith_count_0\\S\[1869] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:cs_addr_2\[1871] = \baseRotationPWM:PWMUDB:tc_i\[1851]
Removing Lhs of wire \baseRotationPWM:PWMUDB:cs_addr_1\[1872] = \baseRotationPWM:PWMUDB:runmode_enable\[1845]
Removing Lhs of wire \baseRotationPWM:PWMUDB:cs_addr_0\[1873] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:compare1\[1955] = \baseRotationPWM:PWMUDB:cmp1_less\[1925]
Removing Lhs of wire \baseRotationPWM:PWMUDB:pwm1_i\[1960] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:pwm2_i\[1962] = zero[7]
Removing Rhs of wire \baseRotationPWM:PWMUDB:pwm_temp\[1968] = \baseRotationPWM:PWMUDB:cmp1\[1969]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_23\[2011] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_22\[2012] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_21\[2013] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_20\[2014] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_19\[2015] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_18\[2016] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_17\[2017] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_16\[2018] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_15\[2019] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_14\[2020] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_13\[2021] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_12\[2022] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_11\[2023] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_10\[2024] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_9\[2025] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_8\[2026] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_7\[2027] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_6\[2028] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_5\[2029] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_4\[2030] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_3\[2031] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_2\[2032] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_1\[2033] = \baseRotationPWM:PWMUDB:MODIN9_1\[2034]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODIN9_1\[2034] = \baseRotationPWM:PWMUDB:dith_count_1\[1862]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:a_0\[2035] = \baseRotationPWM:PWMUDB:MODIN9_0\[2036]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODIN9_0\[2036] = \baseRotationPWM:PWMUDB:dith_count_0\[1864]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2168] = one[4]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2169] = one[4]
Removing Lhs of wire \grabberPWM:PWMUDB:ctrl_enable\[2189] = \grabberPWM:PWMUDB:control_7\[2181]
Removing Lhs of wire \grabberPWM:PWMUDB:hwCapture\[2199] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:hwEnable\[2200] = \grabberPWM:PWMUDB:control_7\[2181]
Removing Lhs of wire \grabberPWM:PWMUDB:trig_out\[2204] = one[4]
Removing Lhs of wire \grabberPWM:PWMUDB:runmode_enable\\R\[2206] = zero[7]
Removing Lhs of wire Net_1060[2207] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:runmode_enable\\S\[2208] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:final_enable\[2209] = \grabberPWM:PWMUDB:runmode_enable\[2205]
Removing Lhs of wire \grabberPWM:PWMUDB:ltch_kill_reg\\R\[2213] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:ltch_kill_reg\\S\[2214] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:min_kill_reg\\R\[2215] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:min_kill_reg\\S\[2216] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:final_kill\[2219] = one[4]
Removing Lhs of wire \grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_1\[2223] = \grabberPWM:PWMUDB:MODULE_11:g2:a0:s_1\[2489]
Removing Lhs of wire \grabberPWM:PWMUDB:add_vi_vv_MODGEN_11_0\[2225] = \grabberPWM:PWMUDB:MODULE_11:g2:a0:s_0\[2490]
Removing Lhs of wire \grabberPWM:PWMUDB:dith_count_1\\R\[2226] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:dith_count_1\\S\[2227] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:dith_count_0\\R\[2228] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:dith_count_0\\S\[2229] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:cs_addr_2\[2231] = \grabberPWM:PWMUDB:tc_i\[2211]
Removing Lhs of wire \grabberPWM:PWMUDB:cs_addr_1\[2232] = \grabberPWM:PWMUDB:runmode_enable\[2205]
Removing Lhs of wire \grabberPWM:PWMUDB:cs_addr_0\[2233] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:compare1\[2315] = \grabberPWM:PWMUDB:cmp1_less\[2285]
Removing Lhs of wire \grabberPWM:PWMUDB:pwm1_i\[2320] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:pwm2_i\[2322] = zero[7]
Removing Rhs of wire \grabberPWM:Net_96\[2325] = \grabberPWM:PWMUDB:pwm_i_reg\[2317]
Removing Rhs of wire \grabberPWM:PWMUDB:pwm_temp\[2328] = \grabberPWM:PWMUDB:cmp1\[2329]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_23\[2371] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_22\[2372] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_21\[2373] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_20\[2374] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_19\[2375] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_18\[2376] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_17\[2377] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_16\[2378] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_15\[2379] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_14\[2380] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_13\[2381] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_12\[2382] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_11\[2383] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_10\[2384] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_9\[2385] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_8\[2386] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_7\[2387] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_6\[2388] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_5\[2389] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_4\[2390] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_3\[2391] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_2\[2392] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_1\[2393] = \grabberPWM:PWMUDB:MODIN10_1\[2394]
Removing Lhs of wire \grabberPWM:PWMUDB:MODIN10_1\[2394] = \grabberPWM:PWMUDB:dith_count_1\[2222]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:a_0\[2395] = \grabberPWM:PWMUDB:MODIN10_0\[2396]
Removing Lhs of wire \grabberPWM:PWMUDB:MODIN10_0\[2396] = \grabberPWM:PWMUDB:dith_count_0\[2224]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2528] = one[4]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2529] = one[4]
Removing Rhs of wire grabberPWMWire[2530] = \grabberPWM:Net_96\[2325]
Removing Lhs of wire tmpOE__baseElevationPin_net_0[2538] = one[4]
Removing Lhs of wire tmpOE__elbowPin_net_0[2544] = one[4]
Removing Lhs of wire tmpOE__wristPitchPin_net_0[2550] = one[4]
Removing Lhs of wire tmpOE__wristRollPin_net_0[2556] = one[4]
Removing Lhs of wire tmpOE__grabberPin_net_0[2562] = one[4]
Removing Lhs of wire tmpOE__tuningPin_net_0[2568] = one[4]
Removing Lhs of wire \tuningADC:vp_ctl_0\[2579] = zero[7]
Removing Lhs of wire \tuningADC:vp_ctl_2\[2580] = zero[7]
Removing Lhs of wire \tuningADC:vn_ctl_1\[2581] = zero[7]
Removing Lhs of wire \tuningADC:vn_ctl_3\[2582] = zero[7]
Removing Lhs of wire \tuningADC:vp_ctl_1\[2583] = zero[7]
Removing Lhs of wire \tuningADC:vp_ctl_3\[2584] = zero[7]
Removing Lhs of wire \tuningADC:vn_ctl_0\[2585] = zero[7]
Removing Lhs of wire \tuningADC:vn_ctl_2\[2586] = zero[7]
Removing Rhs of wire \tuningADC:Net_188\[2589] = \tuningADC:Net_221\[2590]
Removing Lhs of wire \tuningADC:soc\[2595] = zero[7]
Removing Lhs of wire \tuningADC:Net_381\[2621] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:min_kill_reg\\D\[2622] = one[4]
Removing Lhs of wire \baseElevationPWM:PWMUDB:prevCapture\\D\[2623] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:trig_last\\D\[2624] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:ltch_kill_reg\\D\[2627] = one[4]
Removing Lhs of wire \baseElevationPWM:PWMUDB:pwm_i_reg\\D\[2630] = \baseElevationPWM:PWMUDB:pwm_i\[145]
Removing Lhs of wire \baseElevationPWM:PWMUDB:pwm1_i_reg\\D\[2631] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:pwm2_i_reg\\D\[2632] = zero[7]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[2634] = zero[7]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2649] = \UART:BUART:rx_bitclk_pre\[514]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2658] = \UART:BUART:rx_parity_error_pre\[590]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2659] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:min_kill_reg\\D\[2663] = one[4]
Removing Lhs of wire \wristPitchPWM:PWMUDB:prevCapture\\D\[2664] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:trig_last\\D\[2665] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:ltch_kill_reg\\D\[2668] = one[4]
Removing Lhs of wire \wristPitchPWM:PWMUDB:pwm_i_reg\\D\[2671] = \wristPitchPWM:PWMUDB:pwm_i\[875]
Removing Lhs of wire \wristPitchPWM:PWMUDB:pwm1_i_reg\\D\[2672] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:pwm2_i_reg\\D\[2673] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:min_kill_reg\\D\[2675] = one[4]
Removing Lhs of wire \wristRollPWM:PWMUDB:prevCapture\\D\[2676] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:trig_last\\D\[2677] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:ltch_kill_reg\\D\[2680] = one[4]
Removing Lhs of wire \wristRollPWM:PWMUDB:pwm_i_reg\\D\[2683] = \wristRollPWM:PWMUDB:pwm_i\[1236]
Removing Lhs of wire \wristRollPWM:PWMUDB:pwm1_i_reg\\D\[2684] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:pwm2_i_reg\\D\[2685] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:min_kill_reg\\D\[2687] = one[4]
Removing Lhs of wire \elbowPWM:PWMUDB:prevCapture\\D\[2688] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:trig_last\\D\[2689] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:ltch_kill_reg\\D\[2692] = one[4]
Removing Lhs of wire \elbowPWM:PWMUDB:pwm_i_reg\\D\[2695] = \elbowPWM:PWMUDB:pwm_i\[1597]
Removing Lhs of wire \elbowPWM:PWMUDB:pwm1_i_reg\\D\[2696] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:pwm2_i_reg\\D\[2697] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:min_kill_reg\\D\[2699] = one[4]
Removing Lhs of wire \baseRotationPWM:PWMUDB:prevCapture\\D\[2700] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:trig_last\\D\[2701] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:ltch_kill_reg\\D\[2704] = one[4]
Removing Lhs of wire \baseRotationPWM:PWMUDB:pwm_i_reg\\D\[2707] = \baseRotationPWM:PWMUDB:pwm_i\[1958]
Removing Lhs of wire \baseRotationPWM:PWMUDB:pwm1_i_reg\\D\[2708] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:pwm2_i_reg\\D\[2709] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:min_kill_reg\\D\[2711] = one[4]
Removing Lhs of wire \grabberPWM:PWMUDB:prevCapture\\D\[2712] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:trig_last\\D\[2713] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:ltch_kill_reg\\D\[2716] = one[4]
Removing Lhs of wire \grabberPWM:PWMUDB:pwm_i_reg\\D\[2719] = \grabberPWM:PWMUDB:pwm_i\[2318]
Removing Lhs of wire \grabberPWM:PWMUDB:pwm1_i_reg\\D\[2720] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:pwm2_i_reg\\D\[2721] = zero[7]

------------------------------------------------------
Aliased 0 equations, 514 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:pwm_temp\' (cost = 0):
\baseElevationPWM:PWMUDB:pwm_temp\ <= (\baseElevationPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\baseElevationPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \baseElevationPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\baseElevationPWM:PWMUDB:dith_count_1\ and \baseElevationPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:pwm_temp\' (cost = 0):
\wristPitchPWM:PWMUDB:pwm_temp\ <= (\wristPitchPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\wristPitchPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \wristPitchPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\wristPitchPWM:PWMUDB:dith_count_1\ and \wristPitchPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:pwm_temp\' (cost = 0):
\wristRollPWM:PWMUDB:pwm_temp\ <= (\wristRollPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\wristRollPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \wristRollPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\wristRollPWM:PWMUDB:dith_count_1\ and \wristRollPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:pwm_temp\' (cost = 0):
\elbowPWM:PWMUDB:pwm_temp\ <= (\elbowPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\elbowPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \elbowPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\elbowPWM:PWMUDB:dith_count_1\ and \elbowPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:pwm_temp\' (cost = 0):
\baseRotationPWM:PWMUDB:pwm_temp\ <= (\baseRotationPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\baseRotationPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \baseRotationPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\baseRotationPWM:PWMUDB:dith_count_1\ and \baseRotationPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:pwm_temp\' (cost = 0):
\grabberPWM:PWMUDB:pwm_temp\ <= (\grabberPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\grabberPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \grabberPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\grabberPWM:PWMUDB:dith_count_1\ and \grabberPWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \baseElevationPWM:PWMUDB:dith_count_0\ and \baseElevationPWM:PWMUDB:dith_count_1\)
	OR (not \baseElevationPWM:PWMUDB:dith_count_1\ and \baseElevationPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \wristPitchPWM:PWMUDB:dith_count_0\ and \wristPitchPWM:PWMUDB:dith_count_1\)
	OR (not \wristPitchPWM:PWMUDB:dith_count_1\ and \wristPitchPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \wristRollPWM:PWMUDB:dith_count_0\ and \wristRollPWM:PWMUDB:dith_count_1\)
	OR (not \wristRollPWM:PWMUDB:dith_count_1\ and \wristRollPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \elbowPWM:PWMUDB:dith_count_0\ and \elbowPWM:PWMUDB:dith_count_1\)
	OR (not \elbowPWM:PWMUDB:dith_count_1\ and \elbowPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \baseRotationPWM:PWMUDB:dith_count_0\ and \baseRotationPWM:PWMUDB:dith_count_1\)
	OR (not \baseRotationPWM:PWMUDB:dith_count_1\ and \baseRotationPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \grabberPWM:PWMUDB:dith_count_0\ and \grabberPWM:PWMUDB:dith_count_1\)
	OR (not \grabberPWM:PWMUDB:dith_count_1\ and \grabberPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_339 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_339 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_339 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not Net_339 and not \UART:BUART:pollcount_1\ and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_339 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 177 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \baseElevationPWM:PWMUDB:final_capture\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \wristPitchPWM:PWMUDB:final_capture\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \wristRollPWM:PWMUDB:final_capture\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \elbowPWM:PWMUDB:final_capture\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \baseRotationPWM:PWMUDB:final_capture\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \grabberPWM:PWMUDB:final_capture\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \baseElevationPWM:PWMUDB:final_capture\[62] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[326] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[336] = zero[7]
Removing Lhs of wire \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[346] = zero[7]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[478] = \UART:BUART:rx_bitclk\[526]
Removing Lhs of wire \UART:BUART:rx_status_0\[576] = zero[7]
Removing Lhs of wire \UART:BUART:rx_status_6\[585] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:final_capture\[792] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1056] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1066] = zero[7]
Removing Lhs of wire \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1076] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:final_capture\[1153] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1417] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1427] = zero[7]
Removing Lhs of wire \wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1437] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:final_capture\[1514] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1778] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1788] = zero[7]
Removing Lhs of wire \elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1798] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:final_capture\[1875] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2139] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2149] = zero[7]
Removing Lhs of wire \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2159] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:final_capture\[2235] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[2499] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[2509] = zero[7]
Removing Lhs of wire \grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[2519] = zero[7]
Removing Lhs of wire \tuningADC:Net_188\[2589] = \tuningADC:Net_376\[2588]
Removing Lhs of wire \baseElevationPWM:PWMUDB:runmode_enable\\D\[2625] = \baseElevationPWM:PWMUDB:control_7\[8]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2641] = \UART:BUART:tx_ctrl_mark_last\[469]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2653] = zero[7]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2654] = zero[7]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2656] = zero[7]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2657] = \UART:BUART:rx_markspace_pre\[589]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2662] = \UART:BUART:rx_parity_bit\[595]
Removing Lhs of wire \wristPitchPWM:PWMUDB:runmode_enable\\D\[2666] = \wristPitchPWM:PWMUDB:control_7\[738]
Removing Lhs of wire \wristRollPWM:PWMUDB:runmode_enable\\D\[2678] = \wristRollPWM:PWMUDB:control_7\[1099]
Removing Lhs of wire \elbowPWM:PWMUDB:runmode_enable\\D\[2690] = \elbowPWM:PWMUDB:control_7\[1460]
Removing Lhs of wire \baseRotationPWM:PWMUDB:runmode_enable\\D\[2702] = \baseRotationPWM:PWMUDB:control_7\[1821]
Removing Lhs of wire \grabberPWM:PWMUDB:runmode_enable\\D\[2714] = \grabberPWM:PWMUDB:control_7\[2181]

------------------------------------------------------
Aliased 0 equations, 40 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_339 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not Net_339 and not \UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\NGGMLGM\Documents\UWE\GDIP\GDIP\FreeRTOS\Demo\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -dcpsoc3 FreeRTOS_Demo.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.750ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Sunday, 29 January 2017 14:43:50
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\NGGMLGM\Documents\UWE\GDIP\GDIP\FreeRTOS\Demo\CORTEX_CY8C5588_PSoC_Creator_GCC\FreeRTOS_Demo.cydsn\FreeRTOS_Demo.cyprj -d CY8C5888LTI-LP097 FreeRTOS_Demo.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \baseElevationPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \wristPitchPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \wristRollPWM:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \elbowPWM:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \baseRotationPWM:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \grabberPWM:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \baseElevationPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \baseElevationPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \baseElevationPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \baseElevationPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \wristPitchPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \wristPitchPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \wristPitchPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \wristPitchPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \wristRollPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \wristRollPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \wristRollPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \wristRollPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \elbowPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \elbowPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \elbowPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \elbowPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \baseRotationPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \baseRotationPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \baseRotationPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \baseRotationPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \grabberPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \grabberPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \grabberPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \grabberPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'pwmClock'. Fanout=6, Signal=Net_2189
    Digital Clock 1: Automatic-assigning  clock 'tuningADC_theACLK'. Fanout=1, Signal=\tuningADC:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \baseElevationPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: pwmClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pwmClock, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \wristPitchPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: pwmClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pwmClock, EnableOut: Constant 1
    UDB Clk/Enable \wristRollPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: pwmClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pwmClock, EnableOut: Constant 1
    UDB Clk/Enable \elbowPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: pwmClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pwmClock, EnableOut: Constant 1
    UDB Clk/Enable \baseRotationPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: pwmClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pwmClock, EnableOut: Constant 1
    UDB Clk/Enable \grabberPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: pwmClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: pwmClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = rxPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => rxPin(0)__PA ,
            fb => Net_339 ,
            pad => rxPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = txPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => txPin(0)__PA ,
            input => Net_334 ,
            pad => txPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = baseRotationPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => baseRotationPin(0)__PA ,
            input => baseRotationPWMWire ,
            pad => baseRotationPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = builtInLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => builtInLED(0)__PA ,
            pad => builtInLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = keypadInPins(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => keypadInPins(0)__PA ,
            pad => keypadInPins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = keypadInPins(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => keypadInPins(1)__PA ,
            pad => keypadInPins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = keypadInPins(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => keypadInPins(2)__PA ,
            pad => keypadInPins(2)_PAD );
        Properties:
        {
        }

    Pin : Name = keypadInPins(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => keypadInPins(3)__PA ,
            pad => keypadInPins(3)_PAD );
        Properties:
        {
        }

    Pin : Name = keypadOutPins(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => keypadOutPins(0)__PA ,
            pad => keypadOutPins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = keypadOutPins(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => keypadOutPins(1)__PA ,
            pad => keypadOutPins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = keypadOutPins(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => keypadOutPins(2)__PA ,
            pad => keypadOutPins(2)_PAD );
        Properties:
        {
        }

    Pin : Name = keypadOutPins(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => keypadOutPins(3)__PA ,
            pad => keypadOutPins(3)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = baseElevationPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => baseElevationPin(0)__PA ,
            input => baseElevationPWMWire ,
            pad => baseElevationPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = elbowPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => elbowPin(0)__PA ,
            input => elbowPWMWire ,
            pad => elbowPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = wristPitchPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => wristPitchPin(0)__PA ,
            input => wristPitchPWMWire ,
            pad => wristPitchPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = wristRollPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => wristRollPin(0)__PA ,
            input => wristRollPWMWire ,
            pad => wristRollPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = grabberPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => grabberPin(0)__PA ,
            input => grabberPWMWire ,
            pad => grabberPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = tuningPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => tuningPin(0)__PA ,
            analog_term => tuningPinWire ,
            pad => tuningPin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_334, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_334 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * Net_339_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\baseElevationPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \baseElevationPWM:PWMUDB:control_7\
        );
        Output = \baseElevationPWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=baseElevationPWMWire, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \baseElevationPWM:PWMUDB:runmode_enable\ * 
              \baseElevationPWM:PWMUDB:cmp1_less\
        );
        Output = baseElevationPWMWire (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !Net_339_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_339_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\ * 
              Net_339_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_339_SYNCOUT
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_339_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_339_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !Net_339_SYNCOUT
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_339_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\wristPitchPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \wristPitchPWM:PWMUDB:control_7\
        );
        Output = \wristPitchPWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=wristPitchPWMWire, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \wristPitchPWM:PWMUDB:runmode_enable\ * 
              \wristPitchPWM:PWMUDB:cmp1_less\
        );
        Output = wristPitchPWMWire (fanout=1)

    MacroCell: Name=\wristRollPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \wristRollPWM:PWMUDB:control_7\
        );
        Output = \wristRollPWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=wristRollPWMWire, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \wristRollPWM:PWMUDB:runmode_enable\ * 
              \wristRollPWM:PWMUDB:cmp1_less\
        );
        Output = wristRollPWMWire (fanout=1)

    MacroCell: Name=\elbowPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \elbowPWM:PWMUDB:control_7\
        );
        Output = \elbowPWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=elbowPWMWire, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \elbowPWM:PWMUDB:runmode_enable\ * \elbowPWM:PWMUDB:cmp1_less\
        );
        Output = elbowPWMWire (fanout=1)

    MacroCell: Name=\baseRotationPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \baseRotationPWM:PWMUDB:control_7\
        );
        Output = \baseRotationPWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=baseRotationPWMWire, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \baseRotationPWM:PWMUDB:runmode_enable\ * 
              \baseRotationPWM:PWMUDB:cmp1_less\
        );
        Output = baseRotationPWMWire (fanout=1)

    MacroCell: Name=\grabberPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \grabberPWM:PWMUDB:control_7\
        );
        Output = \grabberPWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=grabberPWMWire, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \grabberPWM:PWMUDB:runmode_enable\ * 
              \grabberPWM:PWMUDB:cmp1_less\
        );
        Output = grabberPWMWire (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\baseElevationPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2189 ,
            cs_addr_2 => \baseElevationPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \baseElevationPWM:PWMUDB:runmode_enable\ ,
            chain_out => \baseElevationPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \baseElevationPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\baseElevationPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2189 ,
            cs_addr_2 => \baseElevationPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \baseElevationPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \baseElevationPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \baseElevationPWM:PWMUDB:tc_i\ ,
            chain_in => \baseElevationPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \baseElevationPWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\wristPitchPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2189 ,
            cs_addr_2 => \wristPitchPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \wristPitchPWM:PWMUDB:runmode_enable\ ,
            chain_out => \wristPitchPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \wristPitchPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\wristPitchPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2189 ,
            cs_addr_2 => \wristPitchPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \wristPitchPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \wristPitchPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \wristPitchPWM:PWMUDB:tc_i\ ,
            chain_in => \wristPitchPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \wristPitchPWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\wristRollPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2189 ,
            cs_addr_2 => \wristRollPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \wristRollPWM:PWMUDB:runmode_enable\ ,
            chain_out => \wristRollPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \wristRollPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\wristRollPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2189 ,
            cs_addr_2 => \wristRollPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \wristRollPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \wristRollPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \wristRollPWM:PWMUDB:tc_i\ ,
            chain_in => \wristRollPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \wristRollPWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\elbowPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2189 ,
            cs_addr_2 => \elbowPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \elbowPWM:PWMUDB:runmode_enable\ ,
            chain_out => \elbowPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \elbowPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\elbowPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2189 ,
            cs_addr_2 => \elbowPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \elbowPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \elbowPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \elbowPWM:PWMUDB:tc_i\ ,
            chain_in => \elbowPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \elbowPWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\baseRotationPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2189 ,
            cs_addr_2 => \baseRotationPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \baseRotationPWM:PWMUDB:runmode_enable\ ,
            chain_out => \baseRotationPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \baseRotationPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\baseRotationPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2189 ,
            cs_addr_2 => \baseRotationPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \baseRotationPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \baseRotationPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \baseRotationPWM:PWMUDB:tc_i\ ,
            chain_in => \baseRotationPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \baseRotationPWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\grabberPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2189 ,
            cs_addr_2 => \grabberPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \grabberPWM:PWMUDB:runmode_enable\ ,
            chain_out => \grabberPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \grabberPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\grabberPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2189 ,
            cs_addr_2 => \grabberPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \grabberPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \grabberPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \grabberPWM:PWMUDB:tc_i\ ,
            chain_in => \grabberPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \grabberPWM:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_340 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_341 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =rxPin(0)_SYNC
        PORT MAP (
            in => Net_339 ,
            out => Net_339_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\baseElevationPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2189 ,
            control_7 => \baseElevationPWM:PWMUDB:control_7\ ,
            control_6 => \baseElevationPWM:PWMUDB:control_6\ ,
            control_5 => \baseElevationPWM:PWMUDB:control_5\ ,
            control_4 => \baseElevationPWM:PWMUDB:control_4\ ,
            control_3 => \baseElevationPWM:PWMUDB:control_3\ ,
            control_2 => \baseElevationPWM:PWMUDB:control_2\ ,
            control_1 => \baseElevationPWM:PWMUDB:control_1\ ,
            control_0 => \baseElevationPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\wristPitchPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2189 ,
            control_7 => \wristPitchPWM:PWMUDB:control_7\ ,
            control_6 => \wristPitchPWM:PWMUDB:control_6\ ,
            control_5 => \wristPitchPWM:PWMUDB:control_5\ ,
            control_4 => \wristPitchPWM:PWMUDB:control_4\ ,
            control_3 => \wristPitchPWM:PWMUDB:control_3\ ,
            control_2 => \wristPitchPWM:PWMUDB:control_2\ ,
            control_1 => \wristPitchPWM:PWMUDB:control_1\ ,
            control_0 => \wristPitchPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\wristRollPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2189 ,
            control_7 => \wristRollPWM:PWMUDB:control_7\ ,
            control_6 => \wristRollPWM:PWMUDB:control_6\ ,
            control_5 => \wristRollPWM:PWMUDB:control_5\ ,
            control_4 => \wristRollPWM:PWMUDB:control_4\ ,
            control_3 => \wristRollPWM:PWMUDB:control_3\ ,
            control_2 => \wristRollPWM:PWMUDB:control_2\ ,
            control_1 => \wristRollPWM:PWMUDB:control_1\ ,
            control_0 => \wristRollPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\elbowPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2189 ,
            control_7 => \elbowPWM:PWMUDB:control_7\ ,
            control_6 => \elbowPWM:PWMUDB:control_6\ ,
            control_5 => \elbowPWM:PWMUDB:control_5\ ,
            control_4 => \elbowPWM:PWMUDB:control_4\ ,
            control_3 => \elbowPWM:PWMUDB:control_3\ ,
            control_2 => \elbowPWM:PWMUDB:control_2\ ,
            control_1 => \elbowPWM:PWMUDB:control_1\ ,
            control_0 => \elbowPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\baseRotationPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2189 ,
            control_7 => \baseRotationPWM:PWMUDB:control_7\ ,
            control_6 => \baseRotationPWM:PWMUDB:control_6\ ,
            control_5 => \baseRotationPWM:PWMUDB:control_5\ ,
            control_4 => \baseRotationPWM:PWMUDB:control_4\ ,
            control_3 => \baseRotationPWM:PWMUDB:control_3\ ,
            control_2 => \baseRotationPWM:PWMUDB:control_2\ ,
            control_1 => \baseRotationPWM:PWMUDB:control_1\ ,
            control_0 => \baseRotationPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\grabberPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2189 ,
            control_7 => \grabberPWM:PWMUDB:control_7\ ,
            control_6 => \grabberPWM:PWMUDB:control_6\ ,
            control_5 => \grabberPWM:PWMUDB:control_5\ ,
            control_4 => \grabberPWM:PWMUDB:control_4\ ,
            control_3 => \grabberPWM:PWMUDB:control_3\ ,
            control_2 => \grabberPWM:PWMUDB:control_2\ ,
            control_1 => \grabberPWM:PWMUDB:control_1\ ,
            control_0 => \grabberPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =uartISR_BYTE_TX
        PORT MAP (
            interrupt => Net_340 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =uartISR_BYTE_RX
        PORT MAP (
            interrupt => Net_341 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\tuningADC:IRQ\
        PORT MAP (
            interrupt => Net_8049 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   28 :   20 :   48 : 58.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   36 :  156 :  192 : 18.75 %
  Unique P-terms              :   56 :  328 :  384 : 14.58 %
  Total P-terms               :   65 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    6 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.327ms
Tech Mapping phase: Elapsed time ==> 0s.399ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_1@[IOP=(12)][IoId=(1)] : baseElevationPin(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : baseRotationPin(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : builtInLED(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : elbowPin(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : grabberPin(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : keypadInPins(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : keypadInPins(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : keypadInPins(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : keypadInPins(3) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : keypadOutPins(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : keypadOutPins(1) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : keypadOutPins(2) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : keypadOutPins(3) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : rxPin(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : tuningPin(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : txPin(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : wristPitchPin(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : wristRollPin(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \tuningADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \tuningADC:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 44% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_1@[IOP=(12)][IoId=(1)] : baseElevationPin(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : baseRotationPin(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : builtInLED(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : elbowPin(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : grabberPin(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : keypadInPins(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : keypadInPins(1) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : keypadInPins(2) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : keypadInPins(3) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : keypadOutPins(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : keypadOutPins(1) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : keypadOutPins(2) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : keypadOutPins(3) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : rxPin(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : tuningPin(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : txPin(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : wristPitchPin(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : wristRollPin(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \tuningADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \tuningADC:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.342ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: tuningPinWire {
    p0_7
    agl7_x_p0_7
    agl7
    agl7_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \tuningADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \tuningADC:Net_209\ {
  }
  Net: \tuningADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
}
Map of item to net {
  p0_7                                             -> tuningPinWire
  agl7_x_p0_7                                      -> tuningPinWire
  agl7                                             -> tuningPinWire
  agl7_x_sar_0_vplus                               -> tuningPinWire
  sar_0_vplus                                      -> tuningPinWire
  sar_0_vrefhi                                     -> \tuningADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \tuningADC:Net_126\
  sar_0_vminus                                     -> \tuningADC:Net_126\
  common_sar_vref_vdda/2                           -> \tuningADC:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \tuningADC:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \tuningADC:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \tuningADC:Net_235\
  sar_0_vref                                       -> \tuningADC:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.279ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   14 :   34 :   48 :  29.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.57
                   Pterms :            4.36
               Macrocells :            2.57
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.089ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       3.50 :       2.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\grabberPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2189 ,
        cs_addr_2 => \grabberPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \grabberPWM:PWMUDB:runmode_enable\ ,
        chain_out => \grabberPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \grabberPWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\wristPitchPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \wristPitchPWM:PWMUDB:control_7\
        );
        Output = \wristPitchPWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=wristPitchPWMWire, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \wristPitchPWM:PWMUDB:runmode_enable\ * 
              \wristPitchPWM:PWMUDB:cmp1_less\
        );
        Output = wristPitchPWMWire (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\wristPitchPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2189 ,
        cs_addr_2 => \wristPitchPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \wristPitchPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \wristPitchPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \wristPitchPWM:PWMUDB:tc_i\ ,
        chain_in => \wristPitchPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \wristPitchPWM:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\wristPitchPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2189 ,
        control_7 => \wristPitchPWM:PWMUDB:control_7\ ,
        control_6 => \wristPitchPWM:PWMUDB:control_6\ ,
        control_5 => \wristPitchPWM:PWMUDB:control_5\ ,
        control_4 => \wristPitchPWM:PWMUDB:control_4\ ,
        control_3 => \wristPitchPWM:PWMUDB:control_3\ ,
        control_2 => \wristPitchPWM:PWMUDB:control_2\ ,
        control_1 => \wristPitchPWM:PWMUDB:control_1\ ,
        control_0 => \wristPitchPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * \UART:BUART:pollcount_0\ * 
              Net_339_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_339_SYNCOUT
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_0\ * Net_339_SYNCOUT
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_0\ * !Net_339_SYNCOUT
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + \UART:BUART:pollcount_0\ * Net_339_SYNCOUT
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_339_SYNCOUT
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_340 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !Net_339_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              \UART:BUART:rx_last\ * !Net_339_SYNCOUT
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !Net_339_SYNCOUT
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\grabberPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \grabberPWM:PWMUDB:control_7\
        );
        Output = \grabberPWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=grabberPWMWire, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \grabberPWM:PWMUDB:runmode_enable\ * 
              \grabberPWM:PWMUDB:cmp1_less\
        );
        Output = grabberPWMWire (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\grabberPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2189 ,
        cs_addr_2 => \grabberPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \grabberPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \grabberPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \grabberPWM:PWMUDB:tc_i\ ,
        chain_in => \grabberPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \grabberPWM:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\grabberPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2189 ,
        control_7 => \grabberPWM:PWMUDB:control_7\ ,
        control_6 => \grabberPWM:PWMUDB:control_6\ ,
        control_5 => \grabberPWM:PWMUDB:control_5\ ,
        control_4 => \grabberPWM:PWMUDB:control_4\ ,
        control_3 => \grabberPWM:PWMUDB:control_3\ ,
        control_2 => \grabberPWM:PWMUDB:control_2\ ,
        control_1 => \grabberPWM:PWMUDB:control_1\ ,
        control_0 => \grabberPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
datapathcell: Name =\wristPitchPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2189 ,
        cs_addr_2 => \wristPitchPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \wristPitchPWM:PWMUDB:runmode_enable\ ,
        chain_out => \wristPitchPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \wristPitchPWM:PWMUDB:sP16:pwmdp:u1\

synccell: Name =rxPin(0)_SYNC
    PORT MAP (
        in => Net_339 ,
        out => Net_339_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_334, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_334 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_341 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\elbowPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2189 ,
        cs_addr_2 => \elbowPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \elbowPWM:PWMUDB:runmode_enable\ ,
        chain_out => \elbowPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \elbowPWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\baseRotationPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \baseRotationPWM:PWMUDB:control_7\
        );
        Output = \baseRotationPWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=baseRotationPWMWire, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \baseRotationPWM:PWMUDB:runmode_enable\ * 
              \baseRotationPWM:PWMUDB:cmp1_less\
        );
        Output = baseRotationPWMWire (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\baseRotationPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2189 ,
        cs_addr_2 => \baseRotationPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \baseRotationPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \baseRotationPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \baseRotationPWM:PWMUDB:tc_i\ ,
        chain_in => \baseRotationPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \baseRotationPWM:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\baseRotationPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2189 ,
        control_7 => \baseRotationPWM:PWMUDB:control_7\ ,
        control_6 => \baseRotationPWM:PWMUDB:control_6\ ,
        control_5 => \baseRotationPWM:PWMUDB:control_5\ ,
        control_4 => \baseRotationPWM:PWMUDB:control_4\ ,
        control_3 => \baseRotationPWM:PWMUDB:control_3\ ,
        control_2 => \baseRotationPWM:PWMUDB:control_2\ ,
        control_1 => \baseRotationPWM:PWMUDB:control_1\ ,
        control_0 => \baseRotationPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\wristRollPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \wristRollPWM:PWMUDB:control_7\
        );
        Output = \wristRollPWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=wristRollPWMWire, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \wristRollPWM:PWMUDB:runmode_enable\ * 
              \wristRollPWM:PWMUDB:cmp1_less\
        );
        Output = wristRollPWMWire (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\wristRollPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2189 ,
        cs_addr_2 => \wristRollPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \wristRollPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \wristRollPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \wristRollPWM:PWMUDB:tc_i\ ,
        chain_in => \wristRollPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \wristRollPWM:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\wristRollPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2189 ,
        control_7 => \wristRollPWM:PWMUDB:control_7\ ,
        control_6 => \wristRollPWM:PWMUDB:control_6\ ,
        control_5 => \wristRollPWM:PWMUDB:control_5\ ,
        control_4 => \wristRollPWM:PWMUDB:control_4\ ,
        control_3 => \wristRollPWM:PWMUDB:control_3\ ,
        control_2 => \wristRollPWM:PWMUDB:control_2\ ,
        control_1 => \wristRollPWM:PWMUDB:control_1\ ,
        control_0 => \wristRollPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
datapathcell: Name =\baseElevationPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2189 ,
        cs_addr_2 => \baseElevationPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \baseElevationPWM:PWMUDB:runmode_enable\ ,
        chain_out => \baseElevationPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \baseElevationPWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\elbowPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \elbowPWM:PWMUDB:control_7\
        );
        Output = \elbowPWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=elbowPWMWire, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \elbowPWM:PWMUDB:runmode_enable\ * \elbowPWM:PWMUDB:cmp1_less\
        );
        Output = elbowPWMWire (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\elbowPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2189 ,
        cs_addr_2 => \elbowPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \elbowPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \elbowPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \elbowPWM:PWMUDB:tc_i\ ,
        chain_in => \elbowPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \elbowPWM:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\elbowPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2189 ,
        control_7 => \elbowPWM:PWMUDB:control_7\ ,
        control_6 => \elbowPWM:PWMUDB:control_6\ ,
        control_5 => \elbowPWM:PWMUDB:control_5\ ,
        control_4 => \elbowPWM:PWMUDB:control_4\ ,
        control_3 => \elbowPWM:PWMUDB:control_3\ ,
        control_2 => \elbowPWM:PWMUDB:control_2\ ,
        control_1 => \elbowPWM:PWMUDB:control_1\ ,
        control_0 => \elbowPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\baseRotationPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2189 ,
        cs_addr_2 => \baseRotationPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \baseRotationPWM:PWMUDB:runmode_enable\ ,
        chain_out => \baseRotationPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \baseRotationPWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,2)] contents:
datapathcell: Name =\wristRollPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2189 ,
        cs_addr_2 => \wristRollPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \wristRollPWM:PWMUDB:runmode_enable\ ,
        chain_out => \wristRollPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \wristRollPWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\baseElevationPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \baseElevationPWM:PWMUDB:control_7\
        );
        Output = \baseElevationPWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=baseElevationPWMWire, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2189) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \baseElevationPWM:PWMUDB:runmode_enable\ * 
              \baseElevationPWM:PWMUDB:cmp1_less\
        );
        Output = baseElevationPWMWire (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\baseElevationPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2189 ,
        cs_addr_2 => \baseElevationPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \baseElevationPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \baseElevationPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \baseElevationPWM:PWMUDB:tc_i\ ,
        chain_in => \baseElevationPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \baseElevationPWM:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\baseElevationPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2189 ,
        control_7 => \baseElevationPWM:PWMUDB:control_7\ ,
        control_6 => \baseElevationPWM:PWMUDB:control_6\ ,
        control_5 => \baseElevationPWM:PWMUDB:control_5\ ,
        control_4 => \baseElevationPWM:PWMUDB:control_4\ ,
        control_3 => \baseElevationPWM:PWMUDB:control_3\ ,
        control_2 => \baseElevationPWM:PWMUDB:control_2\ ,
        control_1 => \baseElevationPWM:PWMUDB:control_1\ ,
        control_0 => \baseElevationPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\tuningADC:IRQ\
        PORT MAP (
            interrupt => Net_8049 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =uartISR_BYTE_RX
        PORT MAP (
            interrupt => Net_341 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =uartISR_BYTE_TX
        PORT MAP (
            interrupt => Net_340 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = builtInLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => builtInLED(0)__PA ,
        pad => builtInLED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = tuningPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => tuningPin(0)__PA ,
        analog_term => tuningPinWire ,
        pad => tuningPin(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = keypadInPins(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => keypadInPins(0)__PA ,
        pad => keypadInPins(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = keypadInPins(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => keypadInPins(1)__PA ,
        pad => keypadInPins(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = keypadInPins(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => keypadInPins(2)__PA ,
        pad => keypadInPins(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = keypadInPins(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => keypadInPins(3)__PA ,
        pad => keypadInPins(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = keypadOutPins(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => keypadOutPins(0)__PA ,
        pad => keypadOutPins(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = keypadOutPins(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => keypadOutPins(1)__PA ,
        pad => keypadOutPins(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = keypadOutPins(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => keypadOutPins(2)__PA ,
        pad => keypadOutPins(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = keypadOutPins(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => keypadOutPins(3)__PA ,
        pad => keypadOutPins(3)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = baseRotationPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => baseRotationPin(0)__PA ,
        input => baseRotationPWMWire ,
        pad => baseRotationPin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = baseElevationPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => baseElevationPin(0)__PA ,
        input => baseElevationPWMWire ,
        pad => baseElevationPin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = elbowPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => elbowPin(0)__PA ,
        input => elbowPWMWire ,
        pad => elbowPin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = wristRollPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => wristRollPin(0)__PA ,
        input => wristRollPWMWire ,
        pad => wristRollPin(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = wristPitchPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => wristPitchPin(0)__PA ,
        input => wristPitchPWMWire ,
        pad => wristPitchPin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = grabberPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => grabberPin(0)__PA ,
        input => grabberPWMWire ,
        pad => grabberPin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = rxPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => rxPin(0)__PA ,
        fb => Net_339 ,
        pad => rxPin(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = txPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => txPin(0)__PA ,
        input => Net_334 ,
        pad => txPin(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_2189 ,
            dclk_0 => Net_2189_local ,
            dclk_glb_1 => \tuningADC:Net_376\ ,
            dclk_1 => \tuningADC:Net_376_local\ ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\tuningADC:vRef_Vdda_1\
        PORT MAP (
            vout => \tuningADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\tuningADC:ADC_SAR\
        PORT MAP (
            vplus => tuningPinWire ,
            vminus => \tuningADC:Net_126\ ,
            ext_pin => \tuningADC:Net_209\ ,
            vrefhi_out => \tuningADC:Net_126\ ,
            vref => \tuningADC:Net_235\ ,
            clk_udb => \tuningADC:Net_376_local\ ,
            irq => \tuningADC:Net_252\ ,
            next => Net_8052 ,
            data_out_udb_11 => \tuningADC:Net_207_11\ ,
            data_out_udb_10 => \tuningADC:Net_207_10\ ,
            data_out_udb_9 => \tuningADC:Net_207_9\ ,
            data_out_udb_8 => \tuningADC:Net_207_8\ ,
            data_out_udb_7 => \tuningADC:Net_207_7\ ,
            data_out_udb_6 => \tuningADC:Net_207_6\ ,
            data_out_udb_5 => \tuningADC:Net_207_5\ ,
            data_out_udb_4 => \tuningADC:Net_207_4\ ,
            data_out_udb_3 => \tuningADC:Net_207_3\ ,
            data_out_udb_2 => \tuningADC:Net_207_2\ ,
            data_out_udb_1 => \tuningADC:Net_207_1\ ,
            data_out_udb_0 => \tuningADC:Net_207_0\ ,
            eof_udb => Net_8049 );
        Properties:
        {
            cy_registers = ""
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+-------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |       builtInLED(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |        tuningPin(0) | Analog(tuningPinWire)
-----+-----+-------+-----------+------------------+---------------------+-------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |    \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+---------------------+-------------------------
   3 |   0 |     * |      NONE |    RES_PULL_DOWN |     keypadInPins(0) | 
     |   1 |     * |      NONE |    RES_PULL_DOWN |     keypadInPins(1) | 
     |   2 |     * |      NONE |    RES_PULL_DOWN |     keypadInPins(2) | 
     |   3 |     * |      NONE |    RES_PULL_DOWN |     keypadInPins(3) | 
     |   4 |     * |      NONE |         CMOS_OUT |    keypadOutPins(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |    keypadOutPins(1) | 
     |   6 |     * |      NONE |         CMOS_OUT |    keypadOutPins(2) | 
     |   7 |     * |      NONE |         CMOS_OUT |    keypadOutPins(3) | 
-----+-----+-------+-----------+------------------+---------------------+-------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |  baseRotationPin(0) | In(baseRotationPWMWire)
     |   1 |     * |      NONE |         CMOS_OUT | baseElevationPin(0) | In(baseElevationPWMWire)
     |   2 |     * |      NONE |         CMOS_OUT |         elbowPin(0) | In(elbowPWMWire)
     |   3 |     * |      NONE |         CMOS_OUT |     wristRollPin(0) | In(wristRollPWMWire)
     |   4 |     * |      NONE |         CMOS_OUT |    wristPitchPin(0) | In(wristPitchPWMWire)
     |   5 |     * |      NONE |         CMOS_OUT |       grabberPin(0) | In(grabberPWMWire)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |            rxPin(0) | FB(Net_339)
     |   7 |     * |      NONE |         CMOS_OUT |            txPin(0) | In(Net_334)
--------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.004ms
Digital Placement phase: Elapsed time ==> 1s.995ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.111ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.199ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in FreeRTOS_Demo_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.563ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.262ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.300ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.301ms
API generation phase: Elapsed time ==> 1s.564ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.005ms
