/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  reg [6:0] _06_;
  wire [7:0] _07_;
  wire [22:0] _08_;
  wire [4:0] _09_;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [41:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [20:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = !(celloutsig_1_4z ? celloutsig_1_3z : celloutsig_1_2z[13]);
  assign celloutsig_0_13z = !(_00_ ? celloutsig_0_5z : celloutsig_0_8z);
  assign celloutsig_0_19z = !(celloutsig_0_17z ? celloutsig_0_7z[3] : celloutsig_0_2z);
  assign celloutsig_1_5z = ~((in_data[191] | celloutsig_1_2z[6]) & celloutsig_1_4z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_2z) & (in_data[64] | celloutsig_0_1z));
  assign celloutsig_0_8z = ~((celloutsig_0_5z | celloutsig_0_6z[10]) & (celloutsig_0_5z | in_data[71]));
  assign celloutsig_0_29z = _02_ | celloutsig_0_7z[6];
  assign celloutsig_1_1z = in_data[113] | in_data[133];
  assign celloutsig_1_18z = celloutsig_1_17z[4] | celloutsig_1_9z;
  assign celloutsig_1_19z = celloutsig_1_3z | celloutsig_1_6z[19];
  assign celloutsig_0_5z = celloutsig_0_4z[4] | celloutsig_0_4z[13];
  assign celloutsig_0_11z = celloutsig_0_7z[4] | celloutsig_0_6z[2];
  assign celloutsig_0_2z = celloutsig_0_1z | _03_;
  assign celloutsig_0_17z = ~(celloutsig_0_13z ^ _04_);
  reg [4:0] _24_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 5'h00;
    else _24_ <= in_data[66:62];
  assign { _09_[4:2], _03_, _09_[0] } = _24_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 7'h00;
    else _06_ <= celloutsig_1_8z[6:0];
  reg [7:0] _26_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _26_ <= 8'h00;
    else _26_ <= in_data[29:22];
  assign { _04_, _07_[6], _05_, _07_[4:0] } = _26_;
  reg [22:0] _27_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _27_ <= 23'h000000;
    else _27_ <= in_data[56:34];
  assign { _08_[22:21], _02_, _08_[19:11], _01_, _08_[9:4], _00_, _08_[2:0] } = _27_;
  assign celloutsig_1_17z = { celloutsig_1_8z[6:4], celloutsig_1_3z, _06_ } & { celloutsig_1_2z[16:8], celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_28z = { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_8z } / { 1'h1, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[183:179] > in_data[144:140];
  assign celloutsig_1_4z = { in_data[115:113], celloutsig_1_0z, celloutsig_1_1z } > { celloutsig_1_2z[8:5], celloutsig_1_0z };
  assign celloutsig_0_24z = { _05_, _07_[4:3], celloutsig_0_15z, celloutsig_0_11z } > { celloutsig_0_20z[10:4], celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_0_6z = { celloutsig_0_4z[15:8], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } % { 1'h1, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, _09_[4:2], _03_, _09_[0], celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_4z[27:24], _09_[4:2], _03_, _09_[0] } % { 1'h1, celloutsig_0_6z[9:8], _09_[4:2], _03_, _09_[0], celloutsig_0_3z };
  assign celloutsig_0_4z = { in_data[78:49], _09_[4:2], _03_, _09_[0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } * { in_data[69:44], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, _09_[4:2], _03_, _09_[0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_12z = celloutsig_0_7z[8:3] * { _08_[15:12], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_7z[5:3], celloutsig_0_5z, celloutsig_0_7z } * { celloutsig_0_13z, _04_, _07_[6], _05_, _07_[4:0], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_1z = { _09_[4:2], _03_ } != in_data[27:24];
  assign celloutsig_0_15z = celloutsig_0_12z[4:0] | { celloutsig_0_14z[10:8], celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_1_2z = { in_data[153:139], celloutsig_1_0z, celloutsig_1_0z } - in_data[125:109];
  assign celloutsig_1_6z = { in_data[175:172], celloutsig_1_2z } - { in_data[149:134], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_8z = celloutsig_1_2z[12:5] - celloutsig_1_2z[12:5];
  assign celloutsig_0_20z = { in_data[94], _09_[4:2], _03_, _09_[0], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_13z } ~^ { _08_[22:21], _02_, _08_[19:17], celloutsig_0_6z };
  assign celloutsig_0_21z = ~((celloutsig_0_7z[2] & celloutsig_0_11z) | celloutsig_0_3z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & in_data[136]) | (celloutsig_1_2z[14] & celloutsig_1_2z[3]));
  assign { _07_[7], _07_[5] } = { _04_, _05_ };
  assign { _08_[20], _08_[10], _08_[3] } = { _02_, _01_, _00_ };
  assign _09_[1] = _03_;
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
