// Seed: 3458740843
module module_0 (
    output tri id_0,
    output supply1 id_1
);
  wire id_4 = id_4;
  wire id_5;
  always #id_6 begin
    $display;
    id_6 = 1;
  end
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input wire id_3,
    input wire id_4,
    inout logic id_5,
    output wor id_6
);
  wire id_8;
  always @(posedge id_1) id_5 <= {1, 1'b0};
  module_0(
      id_6, id_0
  );
endmodule
