// Seed: 3678829054
module module_0;
  always begin : LABEL_0
    id_1 <= 1 == id_1;
  end
  reg id_2, id_3, id_4;
  wire id_5;
  assign id_3 = id_2;
  assign module_1.type_0 = 0;
  assign id_2 = 1;
  uwire id_6;
  always @(negedge 1 == "") id_6 = 1;
  assign id_2 = 1'd0;
  initial id_3 <= 1;
endmodule
module module_1 #(
    parameter id_17 = 32'd19,
    parameter id_18 = 32'd80,
    parameter id_21 = 32'd41
) (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    input supply1 id_3,
    input wor id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    output tri id_9,
    input logic id_10,
    output logic id_11,
    input wor id_12,
    output tri id_13,
    input supply1 id_14,
    input tri1 id_15,
    input uwire id_16
    , id_25,
    input tri _id_17,
    input supply0 _id_18
    , id_26,
    input supply1 id_19,
    input tri0 id_20,
    input wand _id_21,
    input tri id_22,
    output tri1 id_23
);
  module_0 modCall_1 ();
  always @(1)
    if (id_8) assign id_2[id_18[1 : id_21] : id_17] = id_26;
    else id_11 <= id_10;
endmodule
