Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 17:33:53 2024
| Host         : DESKTOP-49RGDTP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SUPER_TOP_timing_summary_routed.rpt -pb SUPER_TOP_timing_summary_routed.pb -rpx SUPER_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : SUPER_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  163         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (163)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (252)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (163)
--------------------------
 There are 160 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/clock_divider_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (252)
--------------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  267          inf        0.000                      0                  267           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           267 Endpoints
Min Delay           267 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.997ns  (logic 5.152ns (36.807%)  route 8.845ns (63.193%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         2.404     2.860    U1/u_FSM/current_state_reg_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     2.984 r  U1/u_FSM/main.UH[3]_i_5/O
                         net (fo=4, routed)           1.208     4.192    U1/u_FSM/main.UH[3]_i_5_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I1_O)        0.124     4.316 r  U1/u_FSM/main.UH[2]_i_4/O
                         net (fo=2, routed)           0.799     5.115    U1/u_FSM/main.UMS_reg[3]_i_6[9]
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     5.239 r  U1/u_FSM/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     5.239    U1/u_FSM/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y93          MUXF7 (Prop_muxf7_I0_O)      0.212     5.451 r  U1/u_FSM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.155     6.606    U1/u_FSM/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.327     6.933 r  U1/u_FSM/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.279    10.212    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    13.997 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.997    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.593ns  (logic 5.130ns (37.737%)  route 8.463ns (62.263%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         2.404     2.860    U1/u_FSM/current_state_reg_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     2.984 f  U1/u_FSM/main.UH[3]_i_5/O
                         net (fo=4, routed)           1.360     4.344    U1/u_FSM/main.UH[3]_i_5_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I1_O)        0.124     4.468 f  U1/u_FSM/main.UH[3]_i_3/O
                         net (fo=2, routed)           0.952     5.421    U1/u_FSM/data[27]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124     5.545 f  U1/u_FSM/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     5.545    U1/u_FSM/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X5Y93          MUXF7 (Prop_muxf7_I0_O)      0.212     5.757 f  U1/u_FSM/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.022     6.778    U1/u_FSM/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.327     7.105 r  U1/u_FSM/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.725     9.830    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    13.593 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.593    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.510ns  (logic 4.894ns (36.227%)  route 8.616ns (63.773%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         2.404     2.860    U1/u_FSM/current_state_reg_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     2.984 r  U1/u_FSM/main.UH[3]_i_5/O
                         net (fo=4, routed)           1.208     4.192    U1/u_FSM/main.UH[3]_i_5_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I1_O)        0.124     4.316 r  U1/u_FSM/main.UH[2]_i_4/O
                         net (fo=2, routed)           0.799     5.115    U1/u_FSM/main.UMS_reg[3]_i_6[9]
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     5.239 r  U1/u_FSM/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     5.239    U1/u_FSM/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y93          MUXF7 (Prop_muxf7_I0_O)      0.212     5.451 r  U1/u_FSM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.152     6.604    U1/u_FSM/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.299     6.903 r  U1/u_FSM/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.052     9.955    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.510 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.510    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.922ns  (logic 4.873ns (37.706%)  route 8.050ns (62.294%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         2.404     2.860    U1/u_FSM/current_state_reg_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     2.984 f  U1/u_FSM/main.UH[3]_i_5/O
                         net (fo=4, routed)           1.360     4.344    U1/u_FSM/main.UH[3]_i_5_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I1_O)        0.124     4.468 f  U1/u_FSM/main.UH[3]_i_3/O
                         net (fo=2, routed)           0.952     5.421    U1/u_FSM/data[27]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124     5.545 f  U1/u_FSM/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     5.545    U1/u_FSM/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X5Y93          MUXF7 (Prop_muxf7_I0_O)      0.212     5.757 f  U1/u_FSM/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.022     6.778    U1/u_FSM/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.299     7.077 r  U1/u_FSM/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.311     9.389    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.922 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.922    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.908ns  (logic 4.889ns (37.877%)  route 8.019ns (62.123%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         2.404     2.860    U1/u_FSM/current_state_reg_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     2.984 r  U1/u_FSM/main.UH[3]_i_5/O
                         net (fo=4, routed)           1.208     4.192    U1/u_FSM/main.UH[3]_i_5_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I1_O)        0.124     4.316 r  U1/u_FSM/main.UH[2]_i_4/O
                         net (fo=2, routed)           0.799     5.115    U1/u_FSM/main.UMS_reg[3]_i_6[9]
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     5.239 r  U1/u_FSM/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     5.239    U1/u_FSM/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y93          MUXF7 (Prop_muxf7_I0_O)      0.212     5.451 r  U1/u_FSM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.155     6.606    U1/u_FSM/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.299     6.905 r  U1/u_FSM/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.453     9.358    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.908 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.908    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.493ns  (logic 5.062ns (40.519%)  route 7.431ns (59.481%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         2.404     2.860    U1/u_FSM/current_state_reg_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     2.984 r  U1/u_FSM/main.UH[3]_i_5/O
                         net (fo=4, routed)           1.208     4.192    U1/u_FSM/main.UH[3]_i_5_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I1_O)        0.124     4.316 r  U1/u_FSM/main.UH[2]_i_4/O
                         net (fo=2, routed)           0.799     5.115    U1/u_FSM/main.UMS_reg[3]_i_6[9]
    SLICE_X1Y93          LUT6 (Prop_lut6_I3_O)        0.124     5.239 r  U1/u_FSM/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     5.239    U1/u_FSM/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y93          MUXF7 (Prop_muxf7_I0_O)      0.212     5.451 r  U1/u_FSM/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.152     6.604    U1/u_FSM/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.327     6.931 r  U1/u_FSM/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.867     8.798    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695    12.493 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.493    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.065ns  (logic 4.876ns (40.416%)  route 7.189ns (59.584%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         2.404     2.860    U1/u_FSM/current_state_reg_0
    SLICE_X8Y93          LUT5 (Prop_lut5_I4_O)        0.124     2.984 f  U1/u_FSM/main.UH[3]_i_5/O
                         net (fo=4, routed)           1.360     4.344    U1/u_FSM/main.UH[3]_i_5_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I1_O)        0.124     4.468 f  U1/u_FSM/main.UH[3]_i_3/O
                         net (fo=2, routed)           0.952     5.421    U1/u_FSM/data[27]
    SLICE_X5Y93          LUT6 (Prop_lut6_I3_O)        0.124     5.545 f  U1/u_FSM/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     5.545    U1/u_FSM/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X5Y93          MUXF7 (Prop_muxf7_I0_O)      0.212     5.757 f  U1/u_FSM/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.803     6.560    U1/u_FSM/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.299     6.859 r  U1/u_FSM/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.669     8.528    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.065 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.065    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/contador_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.388ns  (logic 4.472ns (47.630%)  route 4.917ns (52.370%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/contador_inst/counter_reg[2]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/contador_inst/counter_reg[2]/Q
                         net (fo=13, routed)          1.094     1.513    U2/contador_inst/counter_reg[2]_0
    SLICE_X0Y93          LUT3 (Prop_lut3_I1_O)        0.327     1.840 r  U2/contador_inst/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.823     5.663    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726     9.388 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.388    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/contador_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.544ns  (logic 4.501ns (52.683%)  route 4.043ns (47.317%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/contador_inst/counter_reg[2]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/contador_inst/counter_reg[2]/Q
                         net (fo=13, routed)          0.920     1.339    U2/contador_inst/counter_reg[2]_0
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.327     1.666 r  U2/contador_inst/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.123     4.789    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     8.544 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.544    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/contador_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.528ns (53.564%)  route 3.926ns (46.436%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  U2/contador_inst/counter_reg[2]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  U2/contador_inst/counter_reg[2]/Q
                         net (fo=13, routed)          0.913     1.332    U2/contador_inst/counter_reg[2]_0
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.327     1.659 r  U2/contador_inst/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.013     4.672    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782     8.454 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.454    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/u_SYNCHRNZR_L/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_SYNCHRNZR_L/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  U1/u_SYNCHRNZR_L/sreg_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_SYNCHRNZR_L/sreg_reg[0]/Q
                         net (fo=1, routed)           0.103     0.244    U1/u_SYNCHRNZR_L/sreg_reg_n_0_[0]
    SLICE_X2Y78          SRL16E                                       r  U1/u_SYNCHRNZR_L/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_EDGEDTCTR_U/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_EDGEDTCTR_U/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.115%)  route 0.150ns (53.885%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  U1/u_EDGEDTCTR_U/sreg_reg[1]/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/u_EDGEDTCTR_U/sreg_reg[1]/Q
                         net (fo=3, routed)           0.150     0.278    U1/u_EDGEDTCTR_U/sreg[1]
    SLICE_X1Y95          FDRE                                         r  U1/u_EDGEDTCTR_U/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_SYNCHRNZR_U/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_SYNCHRNZR_U/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.128ns (43.703%)  route 0.165ns (56.297%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  U1/u_SYNCHRNZR_U/sreg_reg[0]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/u_SYNCHRNZR_U/sreg_reg[0]/Q
                         net (fo=1, routed)           0.165     0.293    U1/u_SYNCHRNZR_U/sreg_reg_n_0_[0]
    SLICE_X2Y91          SRL16E                                       r  U1/u_SYNCHRNZR_U/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_TIME_ADDER/main.UMS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.156%)  route 0.109ns (36.844%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE                         0.000     0.000 r  U1/u_TIME_ADDER/main.UMS_reg[0]/C
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_TIME_ADDER/main.UMS_reg[0]/Q
                         net (fo=12, routed)          0.109     0.250    U1/u_TIME_ADDER/UMS[0]
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.045     0.295 r  U1/u_TIME_ADDER/IO_BCD_tristate_oe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.295    U1/u_TIME_ADDER/IO_BCD_tristate_oe[0]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_TIME_ADDER/main.DM_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.699%)  route 0.111ns (37.301%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  U1/u_TIME_ADDER/main.DM_reg[0]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_TIME_ADDER/main.DM_reg[0]/Q
                         net (fo=10, routed)          0.111     0.252    U1/u_TIME_ADDER/main.DM_reg[3]_0[0]
    SLICE_X2Y93          LUT6 (Prop_lut6_I5_O)        0.045     0.297 r  U1/u_TIME_ADDER/IO_BCD_tristate_oe[20]_i_1/O
                         net (fo=1, routed)           0.000     0.297    U1/u_TIME_ADDER/IO_BCD_tristate_oe[20]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_SYNCHRNZR_START/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_SYNCHRNZR_START/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.046%)  route 0.159ns (52.954%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  U1/u_SYNCHRNZR_START/sreg_reg[0]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_SYNCHRNZR_START/sreg_reg[0]/Q
                         net (fo=1, routed)           0.159     0.300    U1/u_SYNCHRNZR_START/sreg_reg_n_0_[0]
    SLICE_X2Y83          SRL16E                                       r  U1/u_SYNCHRNZR_START/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_SYNCHRNZR_D/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_SYNCHRNZR_D/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.045%)  route 0.159ns (52.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  U1/u_SYNCHRNZR_D/sreg_reg[0]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_SYNCHRNZR_D/sreg_reg[0]/Q
                         net (fo=1, routed)           0.159     0.300    U1/u_SYNCHRNZR_D/sreg_reg_n_0_[0]
    SLICE_X2Y83          SRL16E                                       r  U1/u_SYNCHRNZR_D/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_SYNCHRNZR_R/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_SYNCHRNZR_R/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (46.928%)  route 0.159ns (53.072%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  U1/u_SYNCHRNZR_R/sreg_reg[0]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_SYNCHRNZR_R/sreg_reg[0]/Q
                         net (fo=1, routed)           0.159     0.300    U1/u_SYNCHRNZR_R/sreg_reg_n_0_[0]
    SLICE_X2Y78          SRL16E                                       r  U1/u_SYNCHRNZR_R/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_TIME_ADDER/main.US_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE                         0.000     0.000 r  U1/u_TIME_ADDER/main.US_reg[1]/C
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/u_TIME_ADDER/main.US_reg[1]/Q
                         net (fo=10, routed)          0.106     0.270    U1/u_TIME_ADDER/main.US_reg[3]_0[1]
    SLICE_X7Y92          LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  U1/u_TIME_ADDER/IO_BCD_tristate_oe[9]_i_1/O
                         net (fo=1, routed)           0.000     0.315    U1/u_TIME_ADDER/IO_BCD_tristate_oe[9]_i_1_n_0
    SLICE_X7Y92          FDRE                                         r  U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/u_DIGIT_FLASH/f_divider_inst/count_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.669%)  route 0.182ns (56.331%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         0.182     0.323    U1/u_DIGIT_FLASH/f_divider_inst/count_reg[0]_0
    SLICE_X5Y88          FDCE                                         r  U1/u_DIGIT_FLASH/f_divider_inst/count_reg[24]/CE
  -------------------------------------------------------------------    -------------------





