

================================================================
== Vivado HLS Report for 'func1_execute8'
================================================================
* Date:           Mon Sep  2 22:41:13 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        2mmDataflow
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.079|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18721|  18721|  18721|  18721|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  18720|  18720|        65|          -|          -|   288|    no    |
        | + Loop 1.1  |     60|     60|        17|          4|          4|    12|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 4, D = 17, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	22  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	5  / true
22 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader" [2mmDataflow/2mm.cc:47]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %indvar_flatten_next, %6 ]"   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %6 ]" [2mmDataflow/2mm.cc:50]   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %j_2, %6 ]"   --->   Operation 26 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.66ns)   --->   "%exitcond_flatten = icmp eq i9 %indvar_flatten, -224"   --->   Operation 27 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 288, i64 288, i64 288)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten, 1"   --->   Operation 29 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %7, label %.preheader.preheader"   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%i_2 = add i5 1, %i" [2mmDataflow/2mm.cc:47]   --->   Operation 31 'add' 'i_2' <Predicate = (!exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %j, -14" [2mmDataflow/2mm.cc:48]   --->   Operation 32 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.21ns)   --->   "%j_mid2 = select i1 %exitcond1, i5 0, i5 %j" [2mmDataflow/2mm.cc:48]   --->   Operation 33 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.21ns)   --->   "%tmp_mid2_v = select i1 %exitcond1, i5 %i_2, i5 %i" [2mmDataflow/2mm.cc:50]   --->   Operation 34 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i5 %j_mid2 to i3" [2mmDataflow/2mm.cc:48]   --->   Operation 35 'trunc' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_10 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %j_mid2, i32 3, i32 4)" [2mmDataflow/2mm.cc:50]   --->   Operation 36 'partselect' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [2mmDataflow/2mm.cc:59]   --->   Operation 37 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i5 %tmp_mid2_v to i7" [2mmDataflow/2mm.cc:50]   --->   Operation 38 'zext' 'tmp_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_mid2_v, i2 0)" [2mmDataflow/2mm.cc:50]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i7 %tmp to i9" [2mmDataflow/2mm.cc:50]   --->   Operation 40 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = sub i7 %tmp, %tmp_mid2_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 41 'sub' 'tmp_s' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_14 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_mid2_v, i1 false)" [2mmDataflow/2mm.cc:50]   --->   Operation 42 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_53_cast = zext i6 %tmp_14 to i7" [2mmDataflow/2mm.cc:50]   --->   Operation 43 'zext' 'tmp_53_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_15 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_mid2_v, i4 0)" [2mmDataflow/2mm.cc:50]   --->   Operation 44 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.82ns)   --->   "%tmp_16 = sub i9 %tmp_15, %p_shl2_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 45 'sub' 'tmp_16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %j_mid2 to i9" [2mmDataflow/2mm.cc:48]   --->   Operation 46 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%newIndex7_cast = zext i2 %tmp_10 to i7" [2mmDataflow/2mm.cc:50]   --->   Operation 47 'zext' 'newIndex7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_17 = add i7 %newIndex7_cast, %tmp_s" [2mmDataflow/2mm.cc:50]   --->   Operation 48 'add' 'tmp_17' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_57_cast = sext i7 %tmp_17 to i64" [2mmDataflow/2mm.cc:50]   --->   Operation 49 'sext' 'tmp_57_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_mid_execute_0_a = getelementptr [48 x i32]* %tmp_mid_execute_0, i64 0, i64 %tmp_57_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 50 'getelementptr' 'tmp_mid_execute_0_a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_mid_execute_1_a = getelementptr [48 x i32]* %tmp_mid_execute_1, i64 0, i64 %tmp_57_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 51 'getelementptr' 'tmp_mid_execute_1_a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.82ns)   --->   "%tmp_18 = add i7 %newIndex7_cast, %tmp_53_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 52 'add' 'tmp_18' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_58_cast = zext i7 %tmp_18 to i64" [2mmDataflow/2mm.cc:50]   --->   Operation 53 'zext' 'tmp_58_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_mid_execute_2_a = getelementptr [32 x i32]* %tmp_mid_execute_2, i64 0, i64 %tmp_58_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 54 'getelementptr' 'tmp_mid_execute_2_a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_mid_execute_3_a = getelementptr [32 x i32]* %tmp_mid_execute_3, i64 0, i64 %tmp_58_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 55 'getelementptr' 'tmp_mid_execute_3_a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_mid_execute_4_a = getelementptr [32 x i32]* %tmp_mid_execute_4, i64 0, i64 %tmp_58_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 56 'getelementptr' 'tmp_mid_execute_4_a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_mid_execute_5_a = getelementptr [32 x i32]* %tmp_mid_execute_5, i64 0, i64 %tmp_58_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 57 'getelementptr' 'tmp_mid_execute_5_a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_mid_execute_6_a = getelementptr [32 x i32]* %tmp_mid_execute_6, i64 0, i64 %tmp_58_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 58 'getelementptr' 'tmp_mid_execute_6_a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_mid_execute_7_a = getelementptr [32 x i32]* %tmp_mid_execute_7, i64 0, i64 %tmp_58_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 59 'getelementptr' 'tmp_mid_execute_7_a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.36ns)   --->   "switch i3 %tmp_8, label %branch31 [
    i3 0, label %branch24
    i3 1, label %branch25
    i3 2, label %branch26
    i3 3, label %branch27
    i3 -4, label %branch28
    i3 -3, label %branch29
    i3 -2, label %branch30
  ]" [2mmDataflow/2mm.cc:50]   --->   Operation 60 'switch' <Predicate = true> <Delay = 1.36>
ST_3 : Operation 61 [1/1] (3.25ns)   --->   "store i32 0, i32* %tmp_mid_execute_6_a, align 4" [2mmDataflow/2mm.cc:50]   --->   Operation 61 'store' <Predicate = (tmp_8 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %1" [2mmDataflow/2mm.cc:50]   --->   Operation 62 'br' <Predicate = (tmp_8 == 6)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.25ns)   --->   "store i32 0, i32* %tmp_mid_execute_5_a, align 4" [2mmDataflow/2mm.cc:50]   --->   Operation 63 'store' <Predicate = (tmp_8 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %1" [2mmDataflow/2mm.cc:50]   --->   Operation 64 'br' <Predicate = (tmp_8 == 5)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (3.25ns)   --->   "store i32 0, i32* %tmp_mid_execute_4_a, align 4" [2mmDataflow/2mm.cc:50]   --->   Operation 65 'store' <Predicate = (tmp_8 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %1" [2mmDataflow/2mm.cc:50]   --->   Operation 66 'br' <Predicate = (tmp_8 == 4)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (3.25ns)   --->   "store i32 0, i32* %tmp_mid_execute_3_a, align 4" [2mmDataflow/2mm.cc:50]   --->   Operation 67 'store' <Predicate = (tmp_8 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %1" [2mmDataflow/2mm.cc:50]   --->   Operation 68 'br' <Predicate = (tmp_8 == 3)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.25ns)   --->   "store i32 0, i32* %tmp_mid_execute_2_a, align 4" [2mmDataflow/2mm.cc:50]   --->   Operation 69 'store' <Predicate = (tmp_8 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %1" [2mmDataflow/2mm.cc:50]   --->   Operation 70 'br' <Predicate = (tmp_8 == 2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (3.25ns)   --->   "store i32 0, i32* %tmp_mid_execute_7_a, align 4" [2mmDataflow/2mm.cc:50]   --->   Operation 71 'store' <Predicate = (tmp_8 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %1" [2mmDataflow/2mm.cc:50]   --->   Operation 72 'br' <Predicate = (tmp_8 == 7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 73 [1/1] (3.25ns)   --->   "store i32 0, i32* %tmp_mid_execute_1_a, align 4" [2mmDataflow/2mm.cc:50]   --->   Operation 73 'store' <Predicate = (tmp_8 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %1" [2mmDataflow/2mm.cc:50]   --->   Operation 74 'br' <Predicate = (tmp_8 == 1)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (3.25ns)   --->   "store i32 0, i32* %tmp_mid_execute_0_a, align 4" [2mmDataflow/2mm.cc:50]   --->   Operation 75 'store' <Predicate = (tmp_8 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [2mmDataflow/2mm.cc:50]   --->   Operation 76 'br' <Predicate = (tmp_8 == 0)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.76ns)   --->   "br label %2" [2mmDataflow/2mm.cc:51]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %1 ], [ %k_9_1, %5 ]" [2mmDataflow/2mm.cc:51]   --->   Operation 78 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 79 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %k, -8" [2mmDataflow/2mm.cc:51]   --->   Operation 80 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %3" [2mmDataflow/2mm.cc:51]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%newIndex8 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %k, i32 1, i32 4)" [2mmDataflow/2mm.cc:51]   --->   Operation 82 'partselect' 'newIndex8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %newIndex8, i4 0)" [2mmDataflow/2mm.cc:51]   --->   Operation 83 'bitconcatenate' 'tmp_20' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i8 %tmp_20 to i9" [2mmDataflow/2mm.cc:51]   --->   Operation 84 'zext' 'p_shl3_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_21 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %newIndex8, i1 false)" [2mmDataflow/2mm.cc:51]   --->   Operation 85 'bitconcatenate' 'tmp_21' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i5 %tmp_21 to i9" [2mmDataflow/2mm.cc:51]   --->   Operation 86 'zext' 'p_shl4_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_22 = add i9 %p_shl4_cast, %p_shl3_cast" [2mmDataflow/2mm.cc:51]   --->   Operation 87 'add' 'tmp_22' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_23 = add i9 %tmp_22, %tmp_cast" [2mmDataflow/2mm.cc:51]   --->   Operation 88 'add' 'tmp_23' <Predicate = (!exitcond)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (1.36ns)   --->   "switch i3 %tmp_8, label %branch23 [
    i3 0, label %branch16
    i3 1, label %branch17
    i3 2, label %branch18
    i3 3, label %branch19
    i3 -4, label %branch20
    i3 -3, label %branch21
    i3 -2, label %branch22
  ]" [2mmDataflow/2mm.cc:55]   --->   Operation 89 'switch' <Predicate = (!exitcond)> <Delay = 1.36>
ST_5 : Operation 90 [1/1] (1.36ns)   --->   "switch i3 %tmp_8, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [2mmDataflow/2mm.cc:55]   --->   Operation 90 'switch' <Predicate = (!exitcond)> <Delay = 1.36>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i9 %tmp_23 to i64" [2mmDataflow/2mm.cc:51]   --->   Operation 91 'zext' 'tmp_63_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [216 x i32]* %B_0, i64 0, i64 %tmp_63_cast" [2mmDataflow/2mm.cc:51]   --->   Operation 92 'getelementptr' 'B_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [216 x i32]* %B_1, i64 0, i64 %tmp_63_cast" [2mmDataflow/2mm.cc:51]   --->   Operation 93 'getelementptr' 'B_1_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 94 [2/2] (3.25ns)   --->   "%B_0_load = load i32* %B_0_addr, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 94 'load' 'B_0_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 95 [1/2] (3.25ns)   --->   "%B_0_load = load i32* %B_0_addr, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 95 'load' 'B_0_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 96 [2/2] (3.25ns)   --->   "%B_1_load = load i32* %B_1_addr, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 96 'load' 'B_1_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 97 'br' <Predicate = (tmp_8 == 6 & !exitcond)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 98 'br' <Predicate = (tmp_8 == 5 & !exitcond)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 99 'br' <Predicate = (tmp_8 == 4 & !exitcond)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 100 'br' <Predicate = (tmp_8 == 3 & !exitcond)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 101 'br' <Predicate = (tmp_8 == 2 & !exitcond)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 102 'br' <Predicate = (tmp_8 == 1 & !exitcond)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 103 'br' <Predicate = (tmp_8 == 0 & !exitcond)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 104 'br' <Predicate = (tmp_8 == 7 & !exitcond)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.95>
ST_8 : Operation 105 [5/5] (3.95ns)   --->   "%tmp1 = mul i32 %B_0_load, 123" [2mmDataflow/2mm.cc:55]   --->   Operation 105 'mul' 'tmp1' <Predicate = (!exitcond)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/2] (3.25ns)   --->   "%B_1_load = load i32* %B_1_addr, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 106 'load' 'B_1_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 107 [1/1] (1.78ns)   --->   "%k_9_1 = add i5 %k, 2" [2mmDataflow/2mm.cc:51]   --->   Operation 107 'add' 'k_9_1' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "br label %2" [2mmDataflow/2mm.cc:51]   --->   Operation 108 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.95>
ST_9 : Operation 109 [4/5] (3.95ns)   --->   "%tmp1 = mul i32 %B_0_load, 123" [2mmDataflow/2mm.cc:55]   --->   Operation 109 'mul' 'tmp1' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [5/5] (3.95ns)   --->   "%tmp2 = mul i32 %B_1_load, 123" [2mmDataflow/2mm.cc:55]   --->   Operation 110 'mul' 'tmp2' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 111 [3/5] (3.95ns)   --->   "%tmp1 = mul i32 %B_0_load, 123" [2mmDataflow/2mm.cc:55]   --->   Operation 111 'mul' 'tmp1' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [4/5] (3.95ns)   --->   "%tmp2 = mul i32 %B_1_load, 123" [2mmDataflow/2mm.cc:55]   --->   Operation 112 'mul' 'tmp2' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 113 [2/5] (3.95ns)   --->   "%tmp1 = mul i32 %B_0_load, 123" [2mmDataflow/2mm.cc:55]   --->   Operation 113 'mul' 'tmp1' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [3/5] (3.95ns)   --->   "%tmp2 = mul i32 %B_1_load, 123" [2mmDataflow/2mm.cc:55]   --->   Operation 114 'mul' 'tmp2' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%newIndex9_cast = zext i4 %newIndex8 to i9" [2mmDataflow/2mm.cc:51]   --->   Operation 115 'zext' 'newIndex9_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (1.82ns)   --->   "%tmp_19 = add i9 %tmp_16, %newIndex9_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 116 'add' 'tmp_19' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_59_cast = sext i9 %tmp_19 to i64" [2mmDataflow/2mm.cc:50]   --->   Operation 117 'sext' 'tmp_59_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [192 x i32]* %A_0, i64 0, i64 %tmp_59_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 118 'getelementptr' 'A_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [192 x i32]* %A_1, i64 0, i64 %tmp_59_cast" [2mmDataflow/2mm.cc:50]   --->   Operation 119 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [2/2] (3.25ns)   --->   "%A_0_load = load i32* %A_0_addr, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 120 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_12 : Operation 121 [1/5] (3.95ns)   --->   "%tmp1 = mul i32 %B_0_load, 123" [2mmDataflow/2mm.cc:55]   --->   Operation 121 'mul' 'tmp1' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [2/5] (3.95ns)   --->   "%tmp2 = mul i32 %B_1_load, 123" [2mmDataflow/2mm.cc:55]   --->   Operation 122 'mul' 'tmp2' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 123 [1/2] (3.25ns)   --->   "%A_0_load = load i32* %A_0_addr, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 123 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 124 [2/2] (3.25ns)   --->   "%A_1_load = load i32* %A_1_addr, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 124 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 125 [1/5] (3.95ns)   --->   "%tmp2 = mul i32 %B_1_load, 123" [2mmDataflow/2mm.cc:55]   --->   Operation 125 'mul' 'tmp2' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 126 [5/5] (3.95ns)   --->   "%tmp_9 = mul i32 %A_0_load, %tmp1" [2mmDataflow/2mm.cc:55]   --->   Operation 126 'mul' 'tmp_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/2] (3.25ns)   --->   "%A_1_load = load i32* %A_1_addr, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 127 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 128 [4/5] (3.95ns)   --->   "%tmp_9 = mul i32 %A_0_load, %tmp1" [2mmDataflow/2mm.cc:55]   --->   Operation 128 'mul' 'tmp_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [5/5] (3.95ns)   --->   "%tmp_9_1 = mul i32 %tmp2, %A_1_load" [2mmDataflow/2mm.cc:55]   --->   Operation 129 'mul' 'tmp_9_1' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.95>
ST_16 : Operation 130 [3/5] (3.95ns)   --->   "%tmp_9 = mul i32 %A_0_load, %tmp1" [2mmDataflow/2mm.cc:55]   --->   Operation 130 'mul' 'tmp_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [4/5] (3.95ns)   --->   "%tmp_9_1 = mul i32 %tmp2, %A_1_load" [2mmDataflow/2mm.cc:55]   --->   Operation 131 'mul' 'tmp_9_1' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.95>
ST_17 : Operation 132 [2/5] (3.95ns)   --->   "%tmp_9 = mul i32 %A_0_load, %tmp1" [2mmDataflow/2mm.cc:55]   --->   Operation 132 'mul' 'tmp_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 133 [3/5] (3.95ns)   --->   "%tmp_9_1 = mul i32 %tmp2, %A_1_load" [2mmDataflow/2mm.cc:55]   --->   Operation 133 'mul' 'tmp_9_1' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.95>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [2mmDataflow/2mm.cc:52]   --->   Operation 134 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [2mmDataflow/2mm.cc:54]   --->   Operation 135 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 136 [1/5] (3.95ns)   --->   "%tmp_9 = mul i32 %A_0_load, %tmp1" [2mmDataflow/2mm.cc:55]   --->   Operation 136 'mul' 'tmp_9' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 137 [2/2] (3.25ns)   --->   "%tmp_mid_execute_6_l = load i32* %tmp_mid_execute_6_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 137 'load' 'tmp_mid_execute_6_l' <Predicate = (tmp_8 == 6 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 138 [2/2] (3.25ns)   --->   "%tmp_mid_execute_5_l = load i32* %tmp_mid_execute_5_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 138 'load' 'tmp_mid_execute_5_l' <Predicate = (tmp_8 == 5 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 139 [2/2] (3.25ns)   --->   "%tmp_mid_execute_4_l = load i32* %tmp_mid_execute_4_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 139 'load' 'tmp_mid_execute_4_l' <Predicate = (tmp_8 == 4 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 140 [2/2] (3.25ns)   --->   "%tmp_mid_execute_3_l = load i32* %tmp_mid_execute_3_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 140 'load' 'tmp_mid_execute_3_l' <Predicate = (tmp_8 == 3 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 141 [2/2] (3.25ns)   --->   "%tmp_mid_execute_2_l = load i32* %tmp_mid_execute_2_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 141 'load' 'tmp_mid_execute_2_l' <Predicate = (tmp_8 == 2 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 142 [2/2] (3.25ns)   --->   "%tmp_mid_execute_1_l = load i32* %tmp_mid_execute_1_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 142 'load' 'tmp_mid_execute_1_l' <Predicate = (tmp_8 == 1 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 143 [2/2] (3.25ns)   --->   "%tmp_mid_execute_0_l = load i32* %tmp_mid_execute_0_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 143 'load' 'tmp_mid_execute_0_l' <Predicate = (tmp_8 == 0 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 144 [2/2] (3.25ns)   --->   "%tmp_mid_execute_7_l = load i32* %tmp_mid_execute_7_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 144 'load' 'tmp_mid_execute_7_l' <Predicate = (tmp_8 == 7 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 145 [2/5] (3.95ns)   --->   "%tmp_9_1 = mul i32 %tmp2, %A_1_load" [2mmDataflow/2mm.cc:55]   --->   Operation 145 'mul' 'tmp_9_1' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.95>
ST_19 : Operation 146 [1/2] (3.25ns)   --->   "%tmp_mid_execute_6_l = load i32* %tmp_mid_execute_6_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 146 'load' 'tmp_mid_execute_6_l' <Predicate = (tmp_8 == 6 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 147 [1/1] (2.00ns)   --->   "br label %4" [2mmDataflow/2mm.cc:55]   --->   Operation 147 'br' <Predicate = (tmp_8 == 6 & !exitcond)> <Delay = 2.00>
ST_19 : Operation 148 [1/2] (3.25ns)   --->   "%tmp_mid_execute_5_l = load i32* %tmp_mid_execute_5_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 148 'load' 'tmp_mid_execute_5_l' <Predicate = (tmp_8 == 5 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 149 [1/1] (2.00ns)   --->   "br label %4" [2mmDataflow/2mm.cc:55]   --->   Operation 149 'br' <Predicate = (tmp_8 == 5 & !exitcond)> <Delay = 2.00>
ST_19 : Operation 150 [1/2] (3.25ns)   --->   "%tmp_mid_execute_4_l = load i32* %tmp_mid_execute_4_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 150 'load' 'tmp_mid_execute_4_l' <Predicate = (tmp_8 == 4 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 151 [1/1] (2.00ns)   --->   "br label %4" [2mmDataflow/2mm.cc:55]   --->   Operation 151 'br' <Predicate = (tmp_8 == 4 & !exitcond)> <Delay = 2.00>
ST_19 : Operation 152 [1/2] (3.25ns)   --->   "%tmp_mid_execute_3_l = load i32* %tmp_mid_execute_3_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 152 'load' 'tmp_mid_execute_3_l' <Predicate = (tmp_8 == 3 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 153 [1/1] (2.00ns)   --->   "br label %4" [2mmDataflow/2mm.cc:55]   --->   Operation 153 'br' <Predicate = (tmp_8 == 3 & !exitcond)> <Delay = 2.00>
ST_19 : Operation 154 [1/2] (3.25ns)   --->   "%tmp_mid_execute_2_l = load i32* %tmp_mid_execute_2_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 154 'load' 'tmp_mid_execute_2_l' <Predicate = (tmp_8 == 2 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 155 [1/1] (2.00ns)   --->   "br label %4" [2mmDataflow/2mm.cc:55]   --->   Operation 155 'br' <Predicate = (tmp_8 == 2 & !exitcond)> <Delay = 2.00>
ST_19 : Operation 156 [1/2] (3.25ns)   --->   "%tmp_mid_execute_1_l = load i32* %tmp_mid_execute_1_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 156 'load' 'tmp_mid_execute_1_l' <Predicate = (tmp_8 == 1 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 157 [1/1] (2.00ns)   --->   "br label %4" [2mmDataflow/2mm.cc:55]   --->   Operation 157 'br' <Predicate = (tmp_8 == 1 & !exitcond)> <Delay = 2.00>
ST_19 : Operation 158 [1/2] (3.25ns)   --->   "%tmp_mid_execute_0_l = load i32* %tmp_mid_execute_0_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 158 'load' 'tmp_mid_execute_0_l' <Predicate = (tmp_8 == 0 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 159 [1/1] (2.00ns)   --->   "br label %4" [2mmDataflow/2mm.cc:55]   --->   Operation 159 'br' <Predicate = (tmp_8 == 0 & !exitcond)> <Delay = 2.00>
ST_19 : Operation 160 [1/2] (3.25ns)   --->   "%tmp_mid_execute_7_l = load i32* %tmp_mid_execute_7_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 160 'load' 'tmp_mid_execute_7_l' <Predicate = (tmp_8 == 7 & !exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 161 [1/1] (2.00ns)   --->   "br label %4" [2mmDataflow/2mm.cc:55]   --->   Operation 161 'br' <Predicate = (tmp_8 == 7 & !exitcond)> <Delay = 2.00>
ST_19 : Operation 162 [1/5] (3.95ns)   --->   "%tmp_9_1 = mul i32 %tmp2, %A_1_load" [2mmDataflow/2mm.cc:55]   --->   Operation 162 'mul' 'tmp_9_1' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.37>
ST_20 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_mid_execute_load = phi i32 [ %tmp_mid_execute_0_l, %branch16 ], [ %tmp_mid_execute_1_l, %branch17 ], [ %tmp_mid_execute_2_l, %branch18 ], [ %tmp_mid_execute_3_l, %branch19 ], [ %tmp_mid_execute_4_l, %branch20 ], [ %tmp_mid_execute_5_l, %branch21 ], [ %tmp_mid_execute_6_l, %branch22 ], [ %tmp_mid_execute_7_l, %branch23 ]" [2mmDataflow/2mm.cc:55]   --->   Operation 163 'phi' 'tmp_mid_execute_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2)" [2mmDataflow/2mm.cc:56]   --->   Operation 164 'specregionend' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp_9, %tmp_9_1" [2mmDataflow/2mm.cc:55]   --->   Operation 165 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 166 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_10_1 = add nsw i32 %tmp3, %tmp_mid_execute_load" [2mmDataflow/2mm.cc:55]   --->   Operation 166 'add' 'tmp_10_1' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 167 [1/1] (3.25ns)   --->   "store i32 %tmp_10_1, i32* %tmp_mid_execute_6_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 167 'store' <Predicate = (tmp_8 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 168 [1/1] (3.25ns)   --->   "store i32 %tmp_10_1, i32* %tmp_mid_execute_5_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 168 'store' <Predicate = (tmp_8 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 169 [1/1] (3.25ns)   --->   "store i32 %tmp_10_1, i32* %tmp_mid_execute_4_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 169 'store' <Predicate = (tmp_8 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 170 [1/1] (3.25ns)   --->   "store i32 %tmp_10_1, i32* %tmp_mid_execute_3_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 170 'store' <Predicate = (tmp_8 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 171 [1/1] (3.25ns)   --->   "store i32 %tmp_10_1, i32* %tmp_mid_execute_2_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 171 'store' <Predicate = (tmp_8 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 172 [1/1] (3.25ns)   --->   "store i32 %tmp_10_1, i32* %tmp_mid_execute_1_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 172 'store' <Predicate = (tmp_8 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 173 [1/1] (3.25ns)   --->   "store i32 %tmp_10_1, i32* %tmp_mid_execute_0_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 173 'store' <Predicate = (tmp_8 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 174 [1/1] (3.25ns)   --->   "store i32 %tmp_10_1, i32* %tmp_mid_execute_7_a, align 4" [2mmDataflow/2mm.cc:55]   --->   Operation 174 'store' <Predicate = (tmp_8 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 5> <Delay = 1.78>
ST_22 : Operation 175 [1/1] (1.78ns)   --->   "%j_2 = add i5 %j_mid2, 1" [2mmDataflow/2mm.cc:48]   --->   Operation 175 'add' 'j_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "br label %.preheader" [2mmDataflow/2mm.cc:48]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_mid_execute_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_mid_execute_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_mid_execute_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_mid_execute_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_mid_execute_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_mid_execute_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_mid_execute_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_mid_execute_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_23          (br               ) [ 01111111111111111111111]
indvar_flatten       (phi              ) [ 00100000000000000000000]
i                    (phi              ) [ 00100000000000000000000]
j                    (phi              ) [ 00100000000000000000000]
exitcond_flatten     (icmp             ) [ 00111111111111111111111]
empty                (speclooptripcount) [ 00000000000000000000000]
indvar_flatten_next  (add              ) [ 01111111111111111111111]
StgValue_30          (br               ) [ 00000000000000000000000]
i_2                  (add              ) [ 00000000000000000000000]
exitcond1            (icmp             ) [ 00000000000000000000000]
j_mid2               (select           ) [ 00011111111111111111111]
tmp_mid2_v           (select           ) [ 01111111111111111111111]
tmp_8                (trunc            ) [ 00011111111111111111110]
tmp_10               (partselect       ) [ 00010000000000000000000]
StgValue_37          (ret              ) [ 00000000000000000000000]
tmp_mid2_cast        (zext             ) [ 00000000000000000000000]
tmp                  (bitconcatenate   ) [ 00000000000000000000000]
p_shl2_cast          (zext             ) [ 00000000000000000000000]
tmp_s                (sub              ) [ 00000000000000000000000]
tmp_14               (bitconcatenate   ) [ 00000000000000000000000]
tmp_53_cast          (zext             ) [ 00000000000000000000000]
tmp_15               (bitconcatenate   ) [ 00000000000000000000000]
tmp_16               (sub              ) [ 00001111111111111111110]
tmp_cast             (zext             ) [ 00001111111111111111110]
newIndex7_cast       (zext             ) [ 00000000000000000000000]
tmp_17               (add              ) [ 00000000000000000000000]
tmp_57_cast          (sext             ) [ 00000000000000000000000]
tmp_mid_execute_0_a  (getelementptr    ) [ 00001111111111111111110]
tmp_mid_execute_1_a  (getelementptr    ) [ 00001111111111111111110]
tmp_18               (add              ) [ 00000000000000000000000]
tmp_58_cast          (zext             ) [ 00000000000000000000000]
tmp_mid_execute_2_a  (getelementptr    ) [ 00001111111111111111110]
tmp_mid_execute_3_a  (getelementptr    ) [ 00001111111111111111110]
tmp_mid_execute_4_a  (getelementptr    ) [ 00001111111111111111110]
tmp_mid_execute_5_a  (getelementptr    ) [ 00001111111111111111110]
tmp_mid_execute_6_a  (getelementptr    ) [ 00001111111111111111110]
tmp_mid_execute_7_a  (getelementptr    ) [ 00001111111111111111110]
StgValue_60          (switch           ) [ 00000000000000000000000]
StgValue_61          (store            ) [ 00000000000000000000000]
StgValue_62          (br               ) [ 00000000000000000000000]
StgValue_63          (store            ) [ 00000000000000000000000]
StgValue_64          (br               ) [ 00000000000000000000000]
StgValue_65          (store            ) [ 00000000000000000000000]
StgValue_66          (br               ) [ 00000000000000000000000]
StgValue_67          (store            ) [ 00000000000000000000000]
StgValue_68          (br               ) [ 00000000000000000000000]
StgValue_69          (store            ) [ 00000000000000000000000]
StgValue_70          (br               ) [ 00000000000000000000000]
StgValue_71          (store            ) [ 00000000000000000000000]
StgValue_72          (br               ) [ 00000000000000000000000]
StgValue_73          (store            ) [ 00000000000000000000000]
StgValue_74          (br               ) [ 00000000000000000000000]
StgValue_75          (store            ) [ 00000000000000000000000]
StgValue_76          (br               ) [ 00000000000000000000000]
StgValue_77          (br               ) [ 00111111111111111111111]
k                    (phi              ) [ 00000111111111111111110]
empty_25             (speclooptripcount) [ 00000000000000000000000]
exitcond             (icmp             ) [ 00111111111111111111111]
StgValue_81          (br               ) [ 00000000000000000000000]
newIndex8            (partselect       ) [ 00000111111110000000000]
tmp_20               (bitconcatenate   ) [ 00000000000000000000000]
p_shl3_cast          (zext             ) [ 00000000000000000000000]
tmp_21               (bitconcatenate   ) [ 00000000000000000000000]
p_shl4_cast          (zext             ) [ 00000000000000000000000]
tmp_22               (add              ) [ 00000000000000000000000]
tmp_23               (add              ) [ 00000010000000000000000]
StgValue_89          (switch           ) [ 00000000000000000000000]
StgValue_90          (switch           ) [ 00000000000000000000000]
tmp_63_cast          (zext             ) [ 00000000000000000000000]
B_0_addr             (getelementptr    ) [ 00000001000000000000000]
B_1_addr             (getelementptr    ) [ 00000001100000000000000]
B_0_load             (load             ) [ 00000111111110000000000]
StgValue_97          (br               ) [ 00000000000000000000000]
StgValue_98          (br               ) [ 00000000000000000000000]
StgValue_99          (br               ) [ 00000000000000000000000]
StgValue_100         (br               ) [ 00000000000000000000000]
StgValue_101         (br               ) [ 00000000000000000000000]
StgValue_102         (br               ) [ 00000000000000000000000]
StgValue_103         (br               ) [ 00000000000000000000000]
StgValue_104         (br               ) [ 00000000000000000000000]
B_1_load             (load             ) [ 00000111111111000000000]
k_9_1                (add              ) [ 00111111111111111111111]
StgValue_108         (br               ) [ 00111111111111111111111]
newIndex9_cast       (zext             ) [ 00000000000000000000000]
tmp_19               (add              ) [ 00000000000000000000000]
tmp_59_cast          (sext             ) [ 00000000000000000000000]
A_0_addr             (getelementptr    ) [ 00000100000001000000000]
A_1_addr             (getelementptr    ) [ 00000110000001100000000]
tmp1                 (mul              ) [ 00000111100001111110000]
A_0_load             (load             ) [ 00000111100000111110000]
tmp2                 (mul              ) [ 00000111100000111111000]
A_1_load             (load             ) [ 00000111100000011111000]
tmp_2                (specregionbegin  ) [ 00000001100000000001100]
StgValue_135         (specpipeline     ) [ 00000000000000000000000]
tmp_9                (mul              ) [ 00000001100000000001100]
tmp_mid_execute_6_l  (load             ) [ 00111111111111111111111]
StgValue_147         (br               ) [ 00111111111111111111111]
tmp_mid_execute_5_l  (load             ) [ 00111111111111111111111]
StgValue_149         (br               ) [ 00111111111111111111111]
tmp_mid_execute_4_l  (load             ) [ 00111111111111111111111]
StgValue_151         (br               ) [ 00111111111111111111111]
tmp_mid_execute_3_l  (load             ) [ 00111111111111111111111]
StgValue_153         (br               ) [ 00111111111111111111111]
tmp_mid_execute_2_l  (load             ) [ 00111111111111111111111]
StgValue_155         (br               ) [ 00111111111111111111111]
tmp_mid_execute_1_l  (load             ) [ 00111111111111111111111]
StgValue_157         (br               ) [ 00111111111111111111111]
tmp_mid_execute_0_l  (load             ) [ 00111111111111111111111]
StgValue_159         (br               ) [ 00111111111111111111111]
tmp_mid_execute_7_l  (load             ) [ 00111111111111111111111]
StgValue_161         (br               ) [ 00111111111111111111111]
tmp_9_1              (mul              ) [ 00000000100000000000100]
tmp_mid_execute_load (phi              ) [ 00000000100000000000100]
empty_26             (specregionend    ) [ 00000000000000000000000]
tmp3                 (add              ) [ 00000000000000000000000]
tmp_10_1             (add              ) [ 00000100000000000000010]
StgValue_167         (store            ) [ 00000000000000000000000]
StgValue_168         (store            ) [ 00000000000000000000000]
StgValue_169         (store            ) [ 00000000000000000000000]
StgValue_170         (store            ) [ 00000000000000000000000]
StgValue_171         (store            ) [ 00000000000000000000000]
StgValue_172         (store            ) [ 00000000000000000000000]
StgValue_173         (store            ) [ 00000000000000000000000]
StgValue_174         (store            ) [ 00000000000000000000000]
j_2                  (add              ) [ 01111111111111111111111]
StgValue_176         (br               ) [ 01111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_mid_execute_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_mid_execute_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_mid_execute_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_mid_execute_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_mid_execute_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_mid_execute_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_mid_execute_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_mid_execute_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_mid_execute_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_mid_execute_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_mid_execute_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_mid_execute_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_mid_execute_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_mid_execute_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_mid_execute_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_mid_execute_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_mid_execute_0_a_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_mid_execute_0_a/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_mid_execute_1_a_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_mid_execute_1_a/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_mid_execute_2_a_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_mid_execute_2_a/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_mid_execute_3_a_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_mid_execute_3_a/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_mid_execute_4_a_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_mid_execute_4_a/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_mid_execute_5_a_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_mid_execute_5_a/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_mid_execute_6_a_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_mid_execute_6_a/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_mid_execute_7_a_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_mid_execute_7_a/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_61/3 tmp_mid_execute_6_l/18 StgValue_167/21 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_63/3 tmp_mid_execute_5_l/18 StgValue_168/21 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_65/3 tmp_mid_execute_4_l/18 StgValue_169/21 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_67/3 tmp_mid_execute_3_l/18 StgValue_170/21 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_69/3 tmp_mid_execute_2_l/18 StgValue_171/21 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_71/3 tmp_mid_execute_7_l/18 StgValue_174/21 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="1"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_73/4 tmp_mid_execute_1_l/18 StgValue_172/21 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="1"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_75/4 tmp_mid_execute_0_l/18 StgValue_173/21 "/>
</bind>
</comp>

<comp id="212" class="1004" name="B_0_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="B_1_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="9" slack="0"/>
<pin id="223" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_1_load/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="A_0_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="9" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="A_1_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="9" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/12 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/12 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="1"/>
<pin id="259" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/13 "/>
</bind>
</comp>

<comp id="262" class="1005" name="indvar_flatten_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="1"/>
<pin id="264" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="indvar_flatten_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="9" slack="0"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="i_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="1"/>
<pin id="275" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="i_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="j_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="1"/>
<pin id="286" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="j_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="5" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="k_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="1"/>
<pin id="297" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="k_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="5" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="307" class="1005" name="tmp_mid_execute_load_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="309" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_load (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_mid_execute_load_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="32" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="4" bw="32" slack="1"/>
<pin id="316" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="32" slack="1"/>
<pin id="318" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="8" bw="32" slack="1"/>
<pin id="320" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="10" bw="32" slack="1"/>
<pin id="322" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="12" bw="32" slack="1"/>
<pin id="324" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="14" bw="32" slack="1"/>
<pin id="326" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="16" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_mid_execute_load/20 "/>
</bind>
</comp>

<comp id="328" class="1004" name="exitcond_flatten_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="0" index="1" bw="9" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="indvar_flatten_next_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="i_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="exitcond1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="5" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="j_mid2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_mid2_v_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="0" index="2" bw="5" slack="0"/>
<pin id="364" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_10_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="5" slack="0"/>
<pin id="375" dir="0" index="2" bw="3" slack="0"/>
<pin id="376" dir="0" index="3" bw="4" slack="0"/>
<pin id="377" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_mid2_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="1"/>
<pin id="384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="0"/>
<pin id="387" dir="0" index="1" bw="5" slack="1"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_shl2_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_s_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="0" index="1" bw="5" slack="0"/>
<pin id="399" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_14_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="0"/>
<pin id="404" dir="0" index="1" bw="5" slack="1"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_53_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_cast/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_15_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="1"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_16_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="9" slack="0"/>
<pin id="422" dir="0" index="1" bw="7" slack="0"/>
<pin id="423" dir="1" index="2" bw="9" slack="9"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="1"/>
<pin id="428" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="newIndex7_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="1"/>
<pin id="431" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex7_cast/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_17_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="7" slack="0"/>
<pin id="435" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_57_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_57_cast/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_18_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="0" index="1" bw="6" slack="0"/>
<pin id="447" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_58_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="7" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58_cast/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="exitcond_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="0" index="1" bw="4" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="newIndex8_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="5" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="0" index="3" bw="4" slack="0"/>
<pin id="471" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex8/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_20_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_shl3_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_21_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="0" index="1" bw="4" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_shl4_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_22_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="0" index="1" bw="8" slack="0"/>
<pin id="503" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_23_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="0"/>
<pin id="508" dir="0" index="1" bw="5" slack="2"/>
<pin id="509" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_63_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="1"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_cast/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="k_9_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="3"/>
<pin id="523" dir="0" index="1" bw="3" slack="0"/>
<pin id="524" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_9_1/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="0" index="1" bw="8" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/9 "/>
</bind>
</comp>

<comp id="532" class="1004" name="newIndex9_cast_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="7"/>
<pin id="534" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex9_cast/12 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_19_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="9" slack="9"/>
<pin id="537" dir="0" index="1" bw="4" slack="0"/>
<pin id="538" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/12 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_59_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="9" slack="0"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_59_cast/12 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="0" index="1" bw="32" slack="2"/>
<pin id="549" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9/14 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="2"/>
<pin id="552" dir="0" index="1" bw="32" slack="1"/>
<pin id="553" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_1/15 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="2"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/20 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_10_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10_1/20 "/>
</bind>
</comp>

<comp id="564" class="1004" name="j_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="4"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/22 "/>
</bind>
</comp>

<comp id="572" class="1005" name="indvar_flatten_next_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="9" slack="0"/>
<pin id="574" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="577" class="1005" name="j_mid2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="1"/>
<pin id="579" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="583" class="1005" name="tmp_mid2_v_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_8_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="3" slack="1"/>
<pin id="594" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="596" class="1005" name="tmp_10_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="1"/>
<pin id="598" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_16_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="9" slack="9"/>
<pin id="603" dir="1" index="1" bw="9" slack="9"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_cast_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="2"/>
<pin id="608" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="611" class="1005" name="tmp_mid_execute_0_a_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="1"/>
<pin id="613" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_0_a "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_mid_execute_1_a_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="1"/>
<pin id="618" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_1_a "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_mid_execute_2_a_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="15"/>
<pin id="623" dir="1" index="1" bw="5" slack="15"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_2_a "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_mid_execute_3_a_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="15"/>
<pin id="628" dir="1" index="1" bw="5" slack="15"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_3_a "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_mid_execute_4_a_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="15"/>
<pin id="633" dir="1" index="1" bw="5" slack="15"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_4_a "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_mid_execute_5_a_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="15"/>
<pin id="638" dir="1" index="1" bw="5" slack="15"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_5_a "/>
</bind>
</comp>

<comp id="641" class="1005" name="tmp_mid_execute_6_a_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="15"/>
<pin id="643" dir="1" index="1" bw="5" slack="15"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_6_a "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_mid_execute_7_a_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="15"/>
<pin id="648" dir="1" index="1" bw="5" slack="15"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_7_a "/>
</bind>
</comp>

<comp id="651" class="1005" name="exitcond_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="655" class="1005" name="newIndex8_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="7"/>
<pin id="657" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="newIndex8 "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_23_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="9" slack="1"/>
<pin id="662" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="665" class="1005" name="B_0_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="B_1_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B_1_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="B_0_load_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_0_load "/>
</bind>
</comp>

<comp id="680" class="1005" name="B_1_load_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_1_load "/>
</bind>
</comp>

<comp id="685" class="1005" name="k_9_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="1"/>
<pin id="687" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_9_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="A_0_addr_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="695" class="1005" name="A_1_addr_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp1_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="2"/>
<pin id="702" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="A_0_load_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_0_load "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp2_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="2"/>
<pin id="712" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="715" class="1005" name="A_1_load_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_1_load "/>
</bind>
</comp>

<comp id="720" class="1005" name="tmp_9_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="2"/>
<pin id="722" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_mid_execute_6_l_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_6_l "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_mid_execute_5_l_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_5_l "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_mid_execute_4_l_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_4_l "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_mid_execute_3_l_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_3_l "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp_mid_execute_2_l_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_2_l "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_mid_execute_1_l_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_1_l "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_mid_execute_0_l_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_0_l "/>
</bind>
</comp>

<comp id="760" class="1005" name="tmp_mid_execute_7_l_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid_execute_7_l "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp_9_1_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_1 "/>
</bind>
</comp>

<comp id="770" class="1005" name="tmp_10_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="j_2_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="1"/>
<pin id="784" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="58" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="58" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="74" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="144" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="74" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="137" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="74" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="130" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="74" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="123" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="74" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="116" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="74" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="151" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="74" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="74" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="58" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="212" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="237" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="299" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="332"><net_src comp="266" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="266" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="277" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="288" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="26" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="288" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="346" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="340" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="277" pin="4"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="352" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="40" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="352" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="42" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="390"><net_src comp="46" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="385" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="385" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="382" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="50" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="52" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="412"><net_src comp="402" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="54" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="56" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="392" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="436"><net_src comp="429" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="396" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="448"><net_src comp="429" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="409" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="457"><net_src comp="450" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="459"><net_src comp="450" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="464"><net_src comp="299" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="78" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="80" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="299" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="82" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="44" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="481"><net_src comp="84" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="466" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="56" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="86" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="466" pin="4"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="52" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="484" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="520"><net_src comp="88" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="295" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="90" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="88" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="532" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="543"><net_src comp="535" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="562"><net_src comp="554" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="310" pin="16"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="36" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="334" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="580"><net_src comp="352" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="586"><net_src comp="360" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="595"><net_src comp="368" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="372" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="604"><net_src comp="420" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="609"><net_src comp="426" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="614"><net_src comp="102" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="619"><net_src comp="109" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="624"><net_src comp="116" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="629"><net_src comp="123" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="634"><net_src comp="130" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="639"><net_src comp="137" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="644"><net_src comp="144" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="649"><net_src comp="151" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="654"><net_src comp="460" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="466" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="663"><net_src comp="506" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="668"><net_src comp="212" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="673"><net_src comp="219" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="678"><net_src comp="226" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="683"><net_src comp="232" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="688"><net_src comp="521" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="693"><net_src comp="237" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="698"><net_src comp="244" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="703"><net_src comp="516" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="708"><net_src comp="251" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="713"><net_src comp="527" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="718"><net_src comp="257" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="723"><net_src comp="546" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="728"><net_src comp="158" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="310" pin=12"/></net>

<net id="733"><net_src comp="165" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="310" pin=10"/></net>

<net id="738"><net_src comp="172" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="310" pin=8"/></net>

<net id="743"><net_src comp="179" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="310" pin=6"/></net>

<net id="748"><net_src comp="186" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="753"><net_src comp="200" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="758"><net_src comp="206" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="763"><net_src comp="193" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="310" pin=14"/></net>

<net id="768"><net_src comp="550" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="773"><net_src comp="558" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="777"><net_src comp="770" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="779"><net_src comp="770" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="780"><net_src comp="770" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="781"><net_src comp="770" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="785"><net_src comp="564" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="288" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp_mid_execute_0 | {4 21 }
	Port: tmp_mid_execute_1 | {4 21 }
	Port: tmp_mid_execute_2 | {3 21 }
	Port: tmp_mid_execute_3 | {3 21 }
	Port: tmp_mid_execute_4 | {3 21 }
	Port: tmp_mid_execute_5 | {3 21 }
	Port: tmp_mid_execute_6 | {3 21 }
	Port: tmp_mid_execute_7 | {3 21 }
 - Input state : 
	Port: func1_execute8 : tmp_mid_execute_0 | {18 19 }
	Port: func1_execute8 : tmp_mid_execute_1 | {18 19 }
	Port: func1_execute8 : tmp_mid_execute_2 | {18 19 }
	Port: func1_execute8 : tmp_mid_execute_3 | {18 19 }
	Port: func1_execute8 : tmp_mid_execute_4 | {18 19 }
	Port: func1_execute8 : tmp_mid_execute_5 | {18 19 }
	Port: func1_execute8 : tmp_mid_execute_6 | {18 19 }
	Port: func1_execute8 : tmp_mid_execute_7 | {18 19 }
	Port: func1_execute8 : A_0 | {12 13 }
	Port: func1_execute8 : A_1 | {13 14 }
	Port: func1_execute8 : B_0 | {6 7 }
	Port: func1_execute8 : B_1 | {7 8 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_30 : 2
		i_2 : 1
		exitcond1 : 1
		j_mid2 : 2
		tmp_mid2_v : 2
		tmp_8 : 3
		tmp_10 : 3
	State 3
		p_shl2_cast : 1
		tmp_s : 1
		tmp_53_cast : 1
		tmp_16 : 2
		tmp_17 : 2
		tmp_57_cast : 3
		tmp_mid_execute_0_a : 4
		tmp_mid_execute_1_a : 4
		tmp_18 : 2
		tmp_58_cast : 3
		tmp_mid_execute_2_a : 4
		tmp_mid_execute_3_a : 4
		tmp_mid_execute_4_a : 4
		tmp_mid_execute_5_a : 4
		tmp_mid_execute_6_a : 4
		tmp_mid_execute_7_a : 4
		StgValue_61 : 5
		StgValue_63 : 5
		StgValue_65 : 5
		StgValue_67 : 5
		StgValue_69 : 5
		StgValue_71 : 5
	State 4
	State 5
		exitcond : 1
		StgValue_81 : 2
		newIndex8 : 1
		tmp_20 : 2
		p_shl3_cast : 3
		tmp_21 : 2
		p_shl4_cast : 3
		tmp_22 : 4
		tmp_23 : 5
	State 6
		B_0_addr : 1
		B_1_addr : 1
		B_0_load : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		tmp_19 : 1
		tmp_59_cast : 2
		A_0_addr : 3
		A_1_addr : 3
		A_0_load : 4
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		tmp_10_1 : 1
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_516         |    4    |   215   |    1    |
|    mul   |         grp_fu_527         |    4    |   215   |    1    |
|          |         grp_fu_546         |    4    |   215   |    1    |
|          |         grp_fu_550         |    4    |   215   |    1    |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_334 |    0    |    0    |    15   |
|          |         i_2_fu_340         |    0    |    0    |    15   |
|          |        tmp_17_fu_432       |    0    |    0    |    8    |
|          |        tmp_18_fu_444       |    0    |    0    |    15   |
|          |        tmp_22_fu_500       |    0    |    0    |    8    |
|    add   |        tmp_23_fu_506       |    0    |    0    |    8    |
|          |        k_9_1_fu_521        |    0    |    0    |    15   |
|          |        tmp_19_fu_535       |    0    |    0    |    15   |
|          |         tmp3_fu_554        |    0    |    0    |    8    |
|          |       tmp_10_1_fu_558      |    0    |    0    |    8    |
|          |         j_2_fu_564         |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_328  |    0    |    0    |    13   |
|   icmp   |      exitcond1_fu_346      |    0    |    0    |    11   |
|          |       exitcond_fu_460      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|    sub   |        tmp_s_fu_396        |    0    |    0    |    8    |
|          |        tmp_16_fu_420       |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_352       |    0    |    0    |    5    |
|          |      tmp_mid2_v_fu_360     |    0    |    0    |    5    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        tmp_8_fu_368        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        tmp_10_fu_372       |    0    |    0    |    0    |
|          |      newIndex8_fu_466      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    tmp_mid2_cast_fu_382    |    0    |    0    |    0    |
|          |     p_shl2_cast_fu_392     |    0    |    0    |    0    |
|          |     tmp_53_cast_fu_409     |    0    |    0    |    0    |
|          |       tmp_cast_fu_426      |    0    |    0    |    0    |
|   zext   |    newIndex7_cast_fu_429   |    0    |    0    |    0    |
|          |     tmp_58_cast_fu_450     |    0    |    0    |    0    |
|          |     p_shl3_cast_fu_484     |    0    |    0    |    0    |
|          |     p_shl4_cast_fu_496     |    0    |    0    |    0    |
|          |     tmp_63_cast_fu_511     |    0    |    0    |    0    |
|          |    newIndex9_cast_fu_532   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_385         |    0    |    0    |    0    |
|          |        tmp_14_fu_402       |    0    |    0    |    0    |
|bitconcatenate|        tmp_15_fu_413       |    0    |    0    |    0    |
|          |        tmp_20_fu_476       |    0    |    0    |    0    |
|          |        tmp_21_fu_488       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |     tmp_57_cast_fu_438     |    0    |    0    |    0    |
|          |     tmp_59_cast_fu_540     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |   860   |   202   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      A_0_addr_reg_690      |    8   |
|      A_0_load_reg_705      |   32   |
|      A_1_addr_reg_695      |    8   |
|      A_1_load_reg_715      |   32   |
|      B_0_addr_reg_665      |    8   |
|      B_0_load_reg_675      |   32   |
|      B_1_addr_reg_670      |    8   |
|      B_1_load_reg_680      |   32   |
|      exitcond_reg_651      |    1   |
|          i_reg_273         |    5   |
| indvar_flatten_next_reg_572|    9   |
|   indvar_flatten_reg_262   |    9   |
|         j_2_reg_782        |    5   |
|       j_mid2_reg_577       |    5   |
|          j_reg_284         |    5   |
|        k_9_1_reg_685       |    5   |
|          k_reg_295         |    5   |
|      newIndex8_reg_655     |    4   |
|        tmp1_reg_700        |   32   |
|        tmp2_reg_710        |   32   |
|      tmp_10_1_reg_770      |   32   |
|       tmp_10_reg_596       |    2   |
|       tmp_16_reg_601       |    9   |
|       tmp_23_reg_660       |    9   |
|        tmp_8_reg_592       |    3   |
|       tmp_9_1_reg_765      |   32   |
|        tmp_9_reg_720       |   32   |
|      tmp_cast_reg_606      |    9   |
|     tmp_mid2_v_reg_583     |    5   |
| tmp_mid_execute_0_a_reg_611|    6   |
| tmp_mid_execute_0_l_reg_755|   32   |
| tmp_mid_execute_1_a_reg_616|    6   |
| tmp_mid_execute_1_l_reg_750|   32   |
| tmp_mid_execute_2_a_reg_621|    5   |
| tmp_mid_execute_2_l_reg_745|   32   |
| tmp_mid_execute_3_a_reg_626|    5   |
| tmp_mid_execute_3_l_reg_740|   32   |
| tmp_mid_execute_4_a_reg_631|    5   |
| tmp_mid_execute_4_l_reg_735|   32   |
| tmp_mid_execute_5_a_reg_636|    5   |
| tmp_mid_execute_5_l_reg_730|   32   |
| tmp_mid_execute_6_a_reg_641|    5   |
| tmp_mid_execute_6_l_reg_725|   32   |
| tmp_mid_execute_7_a_reg_646|    5   |
| tmp_mid_execute_7_l_reg_760|   32   |
|tmp_mid_execute_load_reg_307|   32   |
+----------------------------+--------+
|            Total           |   740  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_158 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_158 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_165 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_165 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_172 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_172 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_179 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_179 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_186 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_193 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_200 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_206 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_251 |  p0  |   2  |   8  |   16   ||    9    |
|     k_reg_295     |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   614  ||  30.073 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   860  |   202  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   30   |    -   |   153  |
|  Register |    -   |    -   |   740  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   30   |  1600  |   355  |
+-----------+--------+--------+--------+--------+
