INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eict/Desktop/Deep/swap/swap.srcs/sources_1/new/swap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module swap_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eict/Desktop/Deep/swap/swap.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
