Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Tue Jan 19 20:30:36 2016
| Host              : Centaurus running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : 7z030-fbg676
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 3905 register/latch pins with no clock driven by root clock pin: design_1_i/bus_doubler_0/inst/out_clk_reg/C (HIGH)

 There are 18 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.669        0.000                      0                10939        0.061        0.000                      0                10777        0.264        0.000                       0                  4675  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                      ------------         ----------      --------------
channel_x_clk_p                                            {0.000 15.384}       30.769          32.500          
  rx_mmcmout_x1                                            {0.000 15.384}       30.769          32.500          
  rx_mmcmout_xs                                            {0.000 2.198}        4.396           227.502         
clk_fpga_0                                                 {0.000 5.000}        10.000          100.000         
clk_fpga_1                                                 {0.000 5.000}        10.000          100.000         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
design_1_i/clk_wiz_0/inst/clk_in1                          {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0                            {0.000 12.302}       24.603          40.645          
  clk_out2_design_1_clk_wiz_0_0                            {0.000 6.349}        12.698          78.750          
  clkfbout_design_1_clk_wiz_0_0                            {0.000 25.000}       50.000          20.000          
diff_clock_clk_p                                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
channel_x_clk_p                                                                                                                                                                                             29.520        0.000                       0                     1  
  rx_mmcmout_x1                                                 25.027        0.000                      0                 2806        0.061        0.000                      0                 2680       14.604        0.000                       0                  1483  
  rx_mmcmout_xs                                                                                                                                                                                              2.796        0.000                       0                    56  
clk_fpga_0                                                       2.889        0.000                      0                 2050        0.085        0.000                      0                 2050        4.220        0.000                       0                   358  
clk_fpga_1                                                                                                                                                                                                   8.400        0.000                       0                     1  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           24.994        0.000                      0                  917        0.072        0.000                      0                  917       14.090        0.000                       0                   460  
  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       59.330        0.000                      0                    1        0.208        0.000                      0                    1       29.650        0.000                       0                     2  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                            8.751        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                  9.687        0.000                      0                 2959        0.062        0.000                      0                 2923       11.522        0.000                       0                  1501  
  clk_out2_design_1_clk_wiz_0_0                                  0.669        0.000                      0                 2085        0.138        0.000                      0                 2085        5.569        0.000                       0                   807  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                              2.633        0.000                       0                     3  
diff_clock_clk_p                                                                                                                                                                                             0.264        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         58.168        0.000                      0                   18       29.904        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      clk_out1_design_1_clk_wiz_0_0                          clk_out1_design_1_clk_wiz_0_0                               22.665        0.000                      0                    2        0.325        0.000                      0                    2  
**async_default**                                      clk_out2_design_1_clk_wiz_0_0                          clk_out2_design_1_clk_wiz_0_0                               10.800        0.000                      0                    1        0.552        0.000                      0                    1  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       25.526        0.000                      0                   98        0.302        0.000                      0                   98  
**async_default**                                      rx_mmcmout_x1                                          rx_mmcmout_x1                                               28.770        0.000                      0                    2        0.593        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  channel_x_clk_p
  To Clock:  channel_x_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       29.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         channel_x_clk_p
Waveform:           { 0 15.3845 }
Period:             30.769
Sources:            { channel_x_clk_p }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                                                                       
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     30.769  29.520  MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   30.769  69.231  MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack       25.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.027ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@30.769ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.399ns (7.322%)  route 5.050ns (92.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 29.954 - 30.769 ) 
    Source Clock Delay      (SCD):    -1.296ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.501    -1.296    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X1Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.246    -1.050 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/Q
                         net (fo=146, routed)         2.632     1.582    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/I1
    SLICE_X22Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.735 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_min_i_1__7/O
                         net (fo=68, routed)          2.418     4.153    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/p_12_in
    SLICE_X4Y90          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     30.769    30.769 r  
    AC23                                              0.000    30.769 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    30.769    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    31.599 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    31.599    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    32.323 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    33.538    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    26.516 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    28.433    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.546 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.408    29.954    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/rxclk_div
    SLICE_X4Y90                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[0]/C
                         clock pessimism             -0.492    29.462    
                         clock uncertainty           -0.063    29.400    
    SLICE_X4Y90          FDRE (Setup_fdre_C_CE)      -0.219    29.181    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[0]
  -------------------------------------------------------------------
                         required time                         29.181    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 25.027    

Slack (MET) :             25.027ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@30.769ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.399ns (7.322%)  route 5.050ns (92.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 29.954 - 30.769 ) 
    Source Clock Delay      (SCD):    -1.296ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.501    -1.296    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X1Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.246    -1.050 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/Q
                         net (fo=146, routed)         2.632     1.582    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/I1
    SLICE_X22Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.735 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_min_i_1__7/O
                         net (fo=68, routed)          2.418     4.153    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/p_12_in
    SLICE_X4Y90          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     30.769    30.769 r  
    AC23                                              0.000    30.769 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    30.769    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    31.599 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    31.599    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    32.323 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    33.538    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    26.516 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    28.433    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.546 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.408    29.954    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/rxclk_div
    SLICE_X4Y90                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[1]/C
                         clock pessimism             -0.492    29.462    
                         clock uncertainty           -0.063    29.400    
    SLICE_X4Y90          FDRE (Setup_fdre_C_CE)      -0.219    29.181    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[1]
  -------------------------------------------------------------------
                         required time                         29.181    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 25.027    

Slack (MET) :             25.027ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@30.769ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.399ns (7.322%)  route 5.050ns (92.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 29.954 - 30.769 ) 
    Source Clock Delay      (SCD):    -1.296ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.501    -1.296    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X1Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.246    -1.050 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/Q
                         net (fo=146, routed)         2.632     1.582    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/I1
    SLICE_X22Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.735 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_min_i_1__7/O
                         net (fo=68, routed)          2.418     4.153    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/p_12_in
    SLICE_X4Y90          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     30.769    30.769 r  
    AC23                                              0.000    30.769 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    30.769    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    31.599 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    31.599    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    32.323 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    33.538    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    26.516 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    28.433    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.546 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.408    29.954    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/rxclk_div
    SLICE_X4Y90                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[3]/C
                         clock pessimism             -0.492    29.462    
                         clock uncertainty           -0.063    29.400    
    SLICE_X4Y90          FDRE (Setup_fdre_C_CE)      -0.219    29.181    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[3]
  -------------------------------------------------------------------
                         required time                         29.181    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 25.027    

Slack (MET) :             25.027ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@30.769ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.399ns (7.322%)  route 5.050ns (92.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.815ns = ( 29.954 - 30.769 ) 
    Source Clock Delay      (SCD):    -1.296ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.501    -1.296    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X1Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.246    -1.050 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/Q
                         net (fo=146, routed)         2.632     1.582    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/I1
    SLICE_X22Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.735 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_min_i_1__7/O
                         net (fo=68, routed)          2.418     4.153    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/p_12_in
    SLICE_X4Y90          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     30.769    30.769 r  
    AC23                                              0.000    30.769 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    30.769    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    31.599 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    31.599    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    32.323 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    33.538    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    26.516 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    28.433    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.546 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.408    29.954    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/rxclk_div
    SLICE_X4Y90                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[4]/C
                         clock pessimism             -0.492    29.462    
                         clock uncertainty           -0.063    29.400    
    SLICE_X4Y90          FDRE (Setup_fdre_C_CE)      -0.219    29.181    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[4]
  -------------------------------------------------------------------
                         required time                         29.181    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                 25.027    

Slack (MET) :             25.161ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@30.769ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.399ns (7.540%)  route 4.893ns (92.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 29.955 - 30.769 ) 
    Source Clock Delay      (SCD):    -1.296ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.501    -1.296    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X1Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.246    -1.050 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/Q
                         net (fo=146, routed)         2.632     1.582    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/I1
    SLICE_X22Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.735 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_min_i_1__7/O
                         net (fo=68, routed)          2.261     3.996    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/p_12_in
    SLICE_X5Y91          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     30.769    30.769 r  
    AC23                                              0.000    30.769 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    30.769    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    31.599 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    31.599    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    32.323 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    33.538    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    26.516 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    28.433    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.546 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.409    29.955    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/rxclk_div
    SLICE_X5Y91                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[0]/C
                         clock pessimism             -0.492    29.463    
                         clock uncertainty           -0.063    29.401    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.244    29.157    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[0]
  -------------------------------------------------------------------
                         required time                         29.157    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 25.161    

Slack (MET) :             25.161ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@30.769ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.399ns (7.540%)  route 4.893ns (92.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 29.955 - 30.769 ) 
    Source Clock Delay      (SCD):    -1.296ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.501    -1.296    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X1Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.246    -1.050 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/Q
                         net (fo=146, routed)         2.632     1.582    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/I1
    SLICE_X22Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.735 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_min_i_1__7/O
                         net (fo=68, routed)          2.261     3.996    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/p_12_in
    SLICE_X5Y91          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     30.769    30.769 r  
    AC23                                              0.000    30.769 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    30.769    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    31.599 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    31.599    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    32.323 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    33.538    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    26.516 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    28.433    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.546 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.409    29.955    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/rxclk_div
    SLICE_X5Y91                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[1]/C
                         clock pessimism             -0.492    29.463    
                         clock uncertainty           -0.063    29.401    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.244    29.157    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[1]
  -------------------------------------------------------------------
                         required time                         29.157    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 25.161    

Slack (MET) :             25.161ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@30.769ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.399ns (7.540%)  route 4.893ns (92.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 29.955 - 30.769 ) 
    Source Clock Delay      (SCD):    -1.296ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.501    -1.296    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X1Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.246    -1.050 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/Q
                         net (fo=146, routed)         2.632     1.582    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/I1
    SLICE_X22Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.735 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_min_i_1__7/O
                         net (fo=68, routed)          2.261     3.996    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/p_12_in
    SLICE_X5Y91          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     30.769    30.769 r  
    AC23                                              0.000    30.769 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    30.769    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    31.599 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    31.599    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    32.323 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    33.538    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    26.516 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    28.433    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.546 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.409    29.955    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/rxclk_div
    SLICE_X5Y91                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[5]/C
                         clock pessimism             -0.492    29.463    
                         clock uncertainty           -0.063    29.401    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.244    29.157    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[5]
  -------------------------------------------------------------------
                         required time                         29.157    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 25.161    

Slack (MET) :             25.161ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@30.769ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.399ns (7.540%)  route 4.893ns (92.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 29.955 - 30.769 ) 
    Source Clock Delay      (SCD):    -1.296ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.501    -1.296    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X1Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.246    -1.050 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/Q
                         net (fo=146, routed)         2.632     1.582    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/I1
    SLICE_X22Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.735 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_min_i_1__7/O
                         net (fo=68, routed)          2.261     3.996    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/p_12_in
    SLICE_X5Y91          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     30.769    30.769 r  
    AC23                                              0.000    30.769 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    30.769    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    31.599 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    31.599    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    32.323 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    33.538    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    26.516 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    28.433    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.546 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.409    29.955    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/rxclk_div
    SLICE_X5Y91                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[6]/C
                         clock pessimism             -0.492    29.463    
                         clock uncertainty           -0.063    29.401    
    SLICE_X5Y91          FDRE (Setup_fdre_C_CE)      -0.244    29.157    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/sdataoutc_reg[6]
  -------------------------------------------------------------------
                         required time                         29.157    
                         arrival time                          -3.996    
  -------------------------------------------------------------------
                         slack                                 25.161    

Slack (MET) :             25.191ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_max_reg/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@30.769ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.399ns (7.635%)  route 4.827ns (92.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns = ( 29.895 - 30.769 ) 
    Source Clock Delay      (SCD):    -1.296ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.501    -1.296    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X1Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.246    -1.050 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/Q
                         net (fo=146, routed)         2.632     1.582    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/I1
    SLICE_X22Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.735 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_min_i_1__7/O
                         net (fo=68, routed)          2.195     3.930    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/p_12_in
    SLICE_X8Y93          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_max_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     30.769    30.769 r  
    AC23                                              0.000    30.769 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    30.769    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    31.599 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    31.599    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    32.323 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    33.538    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    26.516 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    28.433    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.546 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.349    29.895    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/rxclk_div
    SLICE_X8Y93                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_max_reg/C
                         clock pessimism             -0.492    29.403    
                         clock uncertainty           -0.063    29.341    
    SLICE_X8Y93          FDRE (Setup_fdre_C_CE)      -0.219    29.122    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_max_reg
  -------------------------------------------------------------------
                         required time                         29.122    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                 25.191    

Slack (MET) :             25.255ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@30.769ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.399ns (7.632%)  route 4.829ns (92.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( 29.956 - 30.769 ) 
    Source Clock Delay      (SCD):    -1.296ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.501    -1.296    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X1Y75                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.246    -1.050 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/not_bs_finished_reg/Q
                         net (fo=146, routed)         2.632     1.582    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/I1
    SLICE_X22Y98         LUT1 (Prop_lut1_I0_O)        0.153     1.735 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/pd_min_i_1__7/O
                         net (fo=68, routed)          2.197     3.933    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/p_12_in
    SLICE_X2Y90          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     30.769    30.769 r  
    AC23                                              0.000    30.769 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    30.769    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    31.599 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    31.599    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    32.323 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    33.538    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    26.516 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    28.433    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.546 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.410    29.956    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/rxclk_div
    SLICE_X2Y90                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[5]/C
                         clock pessimism             -0.487    29.469    
                         clock uncertainty           -0.063    29.407    
    SLICE_X2Y90          FDRE (Setup_fdre_C_CE)      -0.219    29.188    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/loop3[2].dc_inst/mdataoutc_reg[5]
  -------------------------------------------------------------------
                         required time                         29.188    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                 25.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[39]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.279%)  route 0.148ns (59.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.016ns
    Source Clock Delay      (SCD):    -0.059ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.617    -0.059    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/rxclk_div
    SLICE_X3Y52                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.100     0.041 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/data_out_reg[3]/Q
                         net (fo=1, routed)           0.148     0.189    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[39]
    SLICE_X6Y50          SRL16E                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[39]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.818     0.016    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_io_in_clk
    SLICE_X6Y50                                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[39]_srl2/CLK
                         clock pessimism             -0.042    -0.026    
    SLICE_X6Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.128    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[39]_srl2
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.189    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[46]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.091ns (22.875%)  route 0.307ns (77.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.088ns
    Source Clock Delay      (SCD):    -0.063ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.613    -0.063    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/rxclk_div
    SLICE_X5Y61                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.091     0.028 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].dc_inst/data_out_reg[5]/Q
                         net (fo=1, routed)           0.307     0.335    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[46]
    SLICE_X6Y49          SRL16E                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[46]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.890     0.088    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_io_in_clk
    SLICE_X6Y49                                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[46]_srl2/CLK
                         clock pessimism              0.118     0.206    
    SLICE_X6Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058     0.264    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[46]_srl2
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[42]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.091ns (23.450%)  route 0.297ns (76.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.088ns
    Source Clock Delay      (SCD):    -0.061ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.615    -0.061    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/rxclk_div
    SLICE_X3Y57                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.091     0.030 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out_reg[2]/Q
                         net (fo=1, routed)           0.297     0.327    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[42]
    SLICE_X6Y49          SRL16E                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[42]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.890     0.088    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_io_in_clk
    SLICE_X6Y49                                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[42]_srl2/CLK
                         clock pessimism              0.118     0.206    
    SLICE_X6Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.050     0.256    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[42]_srl2
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/dec_run_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.324%)  route 0.279ns (65.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.089ns
    Source Clock Delay      (SCD):    -0.060ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.616    -0.060    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/rxclk_div
    SLICE_X0Y53                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/dec_run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.118     0.058 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/dec_run_reg/Q
                         net (fo=17, routed)          0.279     0.337    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/O2
    SLICE_X2Y49          LUT6 (Prop_lut6_I3_O)        0.028     0.365 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold[4]_i_1__4/O
                         net (fo=1, routed)           0.000     0.365    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/n_0_pd_hold[4]_i_1__4
    SLICE_X2Y49          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.891     0.089    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/rxclk_div
    SLICE_X2Y49                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[4]/C
                         clock pessimism              0.118     0.207    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.087     0.294    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.294    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/dec_run_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.146ns (36.052%)  route 0.259ns (63.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.089ns
    Source Clock Delay      (SCD):    -0.060ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.616    -0.060    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/rxclk_div
    SLICE_X0Y53                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/dec_run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.118     0.058 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/dec_run_reg/Q
                         net (fo=17, routed)          0.259     0.317    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/O2
    SLICE_X1Y49          LUT5 (Prop_lut5_I2_O)        0.028     0.345 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.345    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/n_0_pd_hold[0]_i_1__4
    SLICE_X1Y49          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.891     0.089    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/rxclk_div
    SLICE_X1Y49                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[0]/C
                         clock pessimism              0.118     0.207    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.060     0.267    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[43]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.100ns (22.659%)  route 0.341ns (77.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.088ns
    Source Clock Delay      (SCD):    -0.061ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.615    -0.061    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/rxclk_div
    SLICE_X3Y57                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.100     0.039 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[3].dc_inst/data_out_reg[1]/Q
                         net (fo=1, routed)           0.341     0.380    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_data[43]
    SLICE_X6Y49          SRL16E                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[43]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.890     0.088    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/vid_io_in_clk
    SLICE_X6Y49                                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[43]_srl2/CLK
                         clock pessimism              0.118     0.206    
    SLICE_X6Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.301    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[43]_srl2
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/inc_run_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.146ns (35.457%)  route 0.266ns (64.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.089ns
    Source Clock Delay      (SCD):    -0.060ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.616    -0.060    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/rxclk_div
    SLICE_X0Y53                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/inc_run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.118     0.058 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/inc_run_reg/Q
                         net (fo=23, routed)          0.266     0.324    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/O1
    SLICE_X1Y49          LUT6 (Prop_lut6_I2_O)        0.028     0.352 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold[1]_i_1__4/O
                         net (fo=1, routed)           0.000     0.352    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/n_0_pd_hold[1]_i_1__4
    SLICE_X1Y49          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.891     0.089    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/rxclk_div
    SLICE_X1Y49                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[1]/C
                         clock pessimism              0.118     0.207    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.060     0.267    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/pd_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/old_c_delay_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.007ns
    Source Clock Delay      (SCD):    -0.067ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.609    -0.067    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X3Y68                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/old_c_delay_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.100     0.033 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/old_c_delay_in_reg[3]/Q
                         net (fo=1, routed)           0.055     0.088    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/n_0_old_c_delay_in_reg[3]
    SLICE_X2Y68          LUT6 (Prop_lut6_I5_O)        0.028     0.116 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in[3]_i_1/O
                         net (fo=1, routed)           0.000     0.116    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/n_0_c_delay_in[3]_i_1
    SLICE_X2Y68          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.809     0.007    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X2Y68                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[3]/C
                         clock pessimism             -0.063    -0.056    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.087     0.031    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/c_delay_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/msxor_ctix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/action_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.171ns (38.968%)  route 0.268ns (61.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.089ns
    Source Clock Delay      (SCD):    -0.059ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.617    -0.059    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/rxclk_div
    SLICE_X2Y52                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/msxor_ctix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.107     0.048 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/msxor_ctix_reg[1]/Q
                         net (fo=2, routed)           0.268     0.316    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/msxor_ctix[1]
    SLICE_X2Y47          LUT6 (Prop_lut6_I1_O)        0.064     0.380 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/action[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.380    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/n_0_action[0]_i_1__4
    SLICE_X2Y47          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/action_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.891     0.089    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/rxclk_div
    SLICE_X2Y47                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/action_reg[0]/C
                         clock pessimism              0.118     0.207    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.087     0.294    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].dc_inst/action_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.294    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/sdataoutc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.011ns
    Source Clock Delay      (SCD):    -0.064ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.612    -0.064    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/rxclk_div
    SLICE_X3Y64                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/sdataoutc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.100     0.036 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/sdataoutc_reg[0]/Q
                         net (fo=1, routed)           0.056     0.092    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/sdataoutc[0]
    SLICE_X2Y64          LUT3 (Prop_lut3_I0_O)        0.028     0.120 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.120    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/n_0_data_out[0]_i_1__3
    SLICE_X2Y64          FDRE                                         r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.813     0.011    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/rxclk_div
    SLICE_X2Y64                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[0]/C
                         clock pessimism             -0.064    -0.053    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.087     0.034    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].dc_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_x1
Waveform:           { 0 15.3845 }
Period:             30.769
Sources:            { design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                             
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.183     30.769  28.586   RAMB36_X0Y8      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.183     30.769  28.586   RAMB36_X0Y9      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK   n/a            2.183     30.769  28.586   RAMB18_X0Y14     design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/CLKARDCLK  
Min Period        n/a     IDELAYE2/C           n/a            2.000     30.769  28.769   IDELAY_X0Y72     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/idelay_cm/C                                 
Min Period        n/a     IDELAYE2/C           n/a            2.000     30.769  28.769   IDELAY_X0Y70     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].idelay_m/C                         
Min Period        n/a     IDELAYE2/C           n/a            2.000     30.769  28.769   IDELAY_X0Y69     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].idelay_s/C                         
Min Period        n/a     IDELAYE2/C           n/a            2.000     30.769  28.769   IDELAY_X0Y64     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].idelay_m/C                         
Min Period        n/a     IDELAYE2/C           n/a            2.000     30.769  28.769   IDELAY_X0Y63     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].idelay_s/C                         
Min Period        n/a     IDELAYE2/C           n/a            2.000     30.769  28.769   IDELAY_X0Y68     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_m/C                         
Min Period        n/a     IDELAYE2/C           n/a            2.000     30.769  28.769   IDELAY_X0Y67     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[2].idelay_s/C                         
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   30.769  69.231   MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBIN                       
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   30.769  182.591  MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT                      
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X6Y63      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[0]_srl2/CLK                         
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[10]_srl2/CLK                        
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[11]_srl2/CLK                        
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[12]_srl2/CLK                        
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[13]_srl2/CLK                        
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[14]_srl2/CLK                        
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[15]_srl2/CLK                        
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X6Y64      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[16]_srl2/CLK                        
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X6Y64      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[17]_srl2/CLK                        
Low Pulse Width   Slow    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X6Y64      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[18]_srl2/CLK                        
High Pulse Width  Slow    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X6Y63      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[0]_srl2/CLK                         
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X6Y63      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[0]_srl2/CLK                         
High Pulse Width  Slow    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[10]_srl2/CLK                        
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[10]_srl2/CLK                        
High Pulse Width  Slow    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[11]_srl2/CLK                        
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[11]_srl2/CLK                        
High Pulse Width  Slow    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[12]_srl2/CLK                        
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[12]_srl2/CLK                        
High Pulse Width  Slow    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[13]_srl2/CLK                        
High Pulse Width  Fast    SRL16E/CLK           n/a            0.780     15.384  14.604   SLICE_X8Y56      design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/vid_in_formatter/data_2_reg[13]_srl2/CLK                        



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_xs
  To Clock:  rx_mmcmout_xs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_xs
Waveform:           { 0 2.19779 }
Period:             4.396
Sources:            { design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                          
Min Period  n/a     BUFG/I              n/a            1.600     4.396   2.796    BUFGCTRL_X0Y1    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_xn/I              
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     4.396   3.147    ILOGIC_X0Y72     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLK           
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249     4.396   3.147    ILOGIC_X0Y72     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLKB          
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     4.396   3.147    ILOGIC_X0Y70     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249     4.396   3.147    ILOGIC_X0Y70     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLKB  
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     4.396   3.147    ILOGIC_X0Y69     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249     4.396   3.147    ILOGIC_X0Y69     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLKB  
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     4.396   3.147    ILOGIC_X0Y64     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249     4.396   3.147    ILOGIC_X0Y64     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLKB  
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     4.396   3.147    ILOGIC_X0Y63     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_s/CLK   
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   4.396   208.964  MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0    



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 0.361ns (5.711%)  route 5.960ns (94.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 12.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.570     2.626    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X36Y159                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.308     2.934 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=32, routed)          0.736     3.670    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/p_1_out
    SLICE_X26Y156        LUT2 (Prop_lut2_I0_O)        0.053     3.723 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[2]_INST_0/O
                         net (fo=16, routed)          5.224     8.947    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.385    12.401    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.040    12.441    
                         clock uncertainty           -0.154    12.286    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.451    11.835    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 0.414ns (6.549%)  route 5.907ns (93.451%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 12.380 - 10.000 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.571     2.627    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X34Y160                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y160        FDRE (Prop_fdre_C_Q)         0.308     2.935 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/Q
                         net (fo=1, routed)           0.579     3.514    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_8_in
    SLICE_X36Y161        LUT2 (Prop_lut2_I0_O)        0.053     3.567 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a_INST_0/O
                         net (fo=65, routed)          4.935     8.502    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena
    SLICE_X102Y133       LUT3 (Prop_lut3_I2_O)        0.053     8.555 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_39/O
                         net (fo=1, routed)           0.394     8.948    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_37
    RAMB36_X6Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.364    12.380    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y26                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.050    12.430    
                         clock uncertainty           -0.154    12.275    
    RAMB36_X6Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.375    11.900    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.900    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.361ns (5.681%)  route 5.994ns (94.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 12.388 - 10.000 ) 
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.567     2.623    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y164                                                     r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y164        FDRE (Prop_fdre_C_Q)         0.308     2.931 f  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=19, routed)          0.502     3.433    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X32Y162        LUT1 (Prop_lut1_I0_O)        0.053     3.486 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=204, routed)         5.492     8.978    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/rsta
    RAMB36_X7Y29         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.372    12.388    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y29                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.050    12.438    
                         clock uncertainty           -0.154    12.283    
    RAMB36_X7Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.304    11.979    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.979    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.006ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 0.361ns (5.818%)  route 5.843ns (94.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.402ns = ( 12.402 - 10.000 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.570     2.626    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X36Y159                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.308     2.934 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=32, routed)          0.736     3.670    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/p_1_out
    SLICE_X26Y156        LUT2 (Prop_lut2_I0_O)        0.053     3.723 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[2]_INST_0/O
                         net (fo=16, routed)          5.107     8.830    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.386    12.402    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.040    12.442    
                         clock uncertainty           -0.154    12.287    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.451    11.836    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  3.006    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 0.308ns (5.036%)  route 5.808ns (94.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 12.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.607     2.663    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X30Y156                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y156        FDRE (Prop_fdre_C_Q)         0.308     2.971 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[9]/Q
                         net (fo=66, routed)          5.808     8.779    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.385    12.401    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.040    12.441    
                         clock uncertainty           -0.154    12.286    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.479    11.807    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.807    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.361ns (5.716%)  route 5.955ns (94.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 12.380 - 10.000 ) 
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.567     2.623    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y164                                                     r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y164        FDRE (Prop_fdre_C_Q)         0.308     2.931 f  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=19, routed)          0.502     3.433    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X32Y162        LUT1 (Prop_lut1_I0_O)        0.053     3.486 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=204, routed)         5.453     8.939    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/rsta
    RAMB36_X6Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.364    12.380    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y26                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.050    12.430    
                         clock uncertainty           -0.154    12.275    
    RAMB36_X6Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.304    11.971    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.361ns (5.726%)  route 5.943ns (94.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 12.387 - 10.000 ) 
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.567     2.623    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y164                                                     r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y164        FDRE (Prop_fdre_C_Q)         0.308     2.931 f  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=19, routed)          0.502     3.433    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X32Y162        LUT1 (Prop_lut1_I0_O)        0.053     3.486 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=204, routed)         5.442     8.927    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/rsta
    RAMB36_X7Y28         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.371    12.387    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y28                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.050    12.437    
                         clock uncertainty           -0.154    12.282    
    RAMB36_X7Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.304    11.978    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 0.361ns (5.825%)  route 5.837ns (94.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.384ns = ( 12.384 - 10.000 ) 
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.567     2.623    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y164                                                     r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y164        FDRE (Prop_fdre_C_Q)         0.308     2.931 f  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=19, routed)          0.502     3.433    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X32Y162        LUT1 (Prop_lut1_I0_O)        0.053     3.486 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=204, routed)         5.335     8.821    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/rsta
    RAMB36_X6Y27         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.368    12.384    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y27                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.050    12.434    
                         clock uncertainty           -0.154    12.279    
    RAMB36_X6Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.304    11.975    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  3.155    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 0.414ns (6.774%)  route 5.698ns (93.226%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 12.401 - 10.000 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.571     2.627    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X34Y160                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y160        FDRE (Prop_fdre_C_Q)         0.308     2.935 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/Q
                         net (fo=1, routed)           0.579     3.514    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_8_in
    SLICE_X36Y161        LUT2 (Prop_lut2_I0_O)        0.053     3.567 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bram_en_a_INST_0/O
                         net (fo=65, routed)          4.628     8.195    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena
    SLICE_X9Y95          LUT3 (Prop_lut3_I2_O)        0.053     8.248 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_51/O
                         net (fo=1, routed)           0.491     8.739    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_43
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.385    12.401    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.040    12.441    
                         clock uncertainty           -0.154    12.286    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.375    11.911    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 0.361ns (5.962%)  route 5.694ns (94.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 12.368 - 10.000 ) 
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.567     2.623    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y164                                                     r  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y164        FDRE (Prop_fdre_C_Q)         0.308     2.931 f  design_1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=19, routed)          0.502     3.433    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X32Y162        LUT1 (Prop_lut1_I0_O)        0.053     3.486 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=204, routed)         5.192     8.678    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/rsta
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    10.903    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.016 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         1.352    12.368    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.050    12.418    
                         clock uncertainty           -0.154    12.263    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.304    11.959    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  3.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.608     0.950    design_1_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X33Y164                                                     r  design_1_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDRE (Prop_fdre_C_Q)         0.100     1.050 r  design_1_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.055     1.105    design_1_i/rst_clk_wiz_1_100M/U0/SEQ/n_0_pr_dec_reg[0]
    SLICE_X32Y164        LUT2 (Prop_lut2_I1_O)        0.028     1.133 r  design_1_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.133    design_1_i/rst_clk_wiz_1_100M/U0/SEQ/p_3_out[2]
    SLICE_X32Y164        FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.833     1.213    design_1_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X32Y164                                                     r  design_1_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.252     0.961    
    SLICE_X32Y164        FDRE (Hold_fdre_C_D)         0.087     1.048    design_1_i/rst_clk_wiz_1_100M/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.551     0.893    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X27Y148                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y148        FDRE (Prop_fdre_C_Q)         0.100     0.993 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[3]/Q
                         net (fo=1, routed)           0.056     1.049    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp[3]
    SLICE_X26Y148        LUT4 (Prop_lut4_I3_O)        0.028     1.077 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[3]_i_1/O
                         net (fo=1, routed)           0.000     1.077    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RID_SNG.axi_rid_int[3]_i_1
    SLICE_X26Y148        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.757     1.137    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X26Y148                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[3]/C
                         clock pessimism             -0.233     0.904    
    SLICE_X26Y148        FDRE (Hold_fdre_C_D)         0.087     0.991    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.768%)  route 0.083ns (39.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.532     0.874    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X39Y146                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146        FDRE (Prop_fdre_C_Q)         0.100     0.974 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[4]/Q
                         net (fo=1, routed)           0.083     1.057    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[4]
    SLICE_X38Y146        LUT3 (Prop_lut3_I0_O)        0.029     1.086 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1/O
                         net (fo=1, routed)           0.000     1.086    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int[4]_i_1
    SLICE_X38Y146        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.737     1.117    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X38Y146                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4]/C
                         clock pessimism             -0.232     0.885    
    SLICE_X38Y146        FDRE (Hold_fdre_C_D)         0.096     0.981    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[4].axi_rdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.532     0.874    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X39Y146                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y146        FDRE (Prop_fdre_C_Q)         0.100     0.974 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[10]/Q
                         net (fo=1, routed)           0.081     1.055    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[10]
    SLICE_X38Y146        LUT3 (Prop_lut3_I0_O)        0.028     1.083 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1/O
                         net (fo=1, routed)           0.000     1.083    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int[10]_i_1
    SLICE_X38Y146        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.737     1.117    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X38Y146                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10]/C
                         clock pessimism             -0.232     0.885    
    SLICE_X38Y146        FDRE (Hold_fdre_C_D)         0.087     0.972    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[10].axi_rdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.613     0.955    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X33Y152                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y152        FDRE (Prop_fdre_C_Q)         0.100     1.055 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[14]/Q
                         net (fo=1, routed)           0.081     1.136    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[14]
    SLICE_X32Y152        LUT3 (Prop_lut3_I0_O)        0.028     1.164 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1/O
                         net (fo=1, routed)           0.000     1.164    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int[14]_i_1
    SLICE_X32Y152        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.839     1.219    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X32Y152                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14]/C
                         clock pessimism             -0.253     0.966    
    SLICE_X32Y152        FDRE (Hold_fdre_C_D)         0.087     1.053    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[14].axi_rdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.551     0.893    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X27Y147                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y147        FDRE (Prop_fdre_C_Q)         0.100     0.993 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[22]/Q
                         net (fo=1, routed)           0.081     1.074    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[22]
    SLICE_X26Y147        LUT3 (Prop_lut3_I0_O)        0.028     1.102 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1/O
                         net (fo=1, routed)           0.000     1.102    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int[22]_i_1
    SLICE_X26Y147        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.757     1.137    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X26Y147                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int_reg[22]/C
                         clock pessimism             -0.233     0.904    
    SLICE_X26Y147        FDRE (Hold_fdre_C_D)         0.087     0.991    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[22].axi_rdata_int_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.629     0.971    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X27Y159                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y159        FDRE (Prop_fdre_C_Q)         0.100     1.071 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.rd_skid_buf_reg[15]/Q
                         net (fo=1, routed)           0.081     1.152    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[15]
    SLICE_X26Y159        LUT3 (Prop_lut3_I0_O)        0.028     1.180 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1/O
                         net (fo=1, routed)           0.000     1.180    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n_0_GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int[15]_i_1
    SLICE_X26Y159        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.855     1.235    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X26Y159                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]/C
                         clock pessimism             -0.253     0.982    
    SLICE_X26Y159        FDRE (Hold_fdre_C_D)         0.087     1.069    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[15].axi_rdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.263%)  route 0.242ns (70.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.633     0.975    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X29Y152                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y152        FDRE (Prop_fdre_C_Q)         0.100     1.075 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[15]/Q
                         net (fo=64, routed)          0.242     1.317    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y30         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.872     1.252    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y30                                                      r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.231     1.021    
    RAMB36_X2Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.204    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.582%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.608     0.950    design_1_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X33Y164                                                     r  design_1_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y164        FDRE (Prop_fdre_C_Q)         0.100     1.050 r  design_1_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.083     1.133    design_1_i/rst_clk_wiz_1_100M/U0/SEQ/n_0_core_dec_reg[0]
    SLICE_X32Y164        LUT2 (Prop_lut2_I1_O)        0.028     1.161 r  design_1_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.161    design_1_i/rst_clk_wiz_1_100M/U0/SEQ/n_0_core_dec[2]_i_1
    SLICE_X32Y164        FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.833     1.213    design_1_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X32Y164                                                     r  design_1_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.252     0.961    
    SLICE_X32Y164        FDRE (Hold_fdre_C_D)         0.087     1.048    design_1_i/rst_clk_wiz_1_100M/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_wr_burst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.777%)  route 0.086ns (40.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.629     0.971    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X27Y158                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_wr_burst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y158        FDRE (Prop_fdre_C_Q)         0.100     1.071 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_wr_burst_reg/Q
                         net (fo=4, routed)           0.086     1.157    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_wr_burst
    SLICE_X26Y158        LUT6 (Prop_lut6_I0_O)        0.028     1.185 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.185    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/n_0_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[1]_i_1
    SLICE_X26Y158        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=358, routed)         0.855     1.235    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X26Y158                                                     r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]/C
                         clock pessimism             -0.253     0.982    
    SLICE_X26Y158        FDRE (Hold_fdre_C_D)         0.087     1.069    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451     10.000  7.549  RAMB36_X4Y27   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451     10.000  7.549  RAMB36_X4Y28   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451     10.000  7.549  RAMB36_X4Y23   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451     10.000  7.549  RAMB36_X4Y24   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451     10.000  7.549  RAMB36_X6Y26   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451     10.000  7.549  RAMB36_X6Y27   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451     10.000  7.549  RAMB36_X3Y32   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451     10.000  7.549  RAMB36_X3Y33   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451     10.000  7.549  RAMB36_X5Y28   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.451     10.000  7.549  RAMB36_X5Y29   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK  
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK                                                                                       
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y150  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK                                                                                      
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y150  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK                                                                                      
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK                                                                                       
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK                                                                                       
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK                                                                                       
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I/CLK                                                                                       
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I/CLK                                                                                       
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I/CLK                                                                                       
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/CLK                                                                                       
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK                                                                                       
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK                                                                                       
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y150  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK                                                                                      
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y150  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK                                                                                      
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y150  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK                                                                                      
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y150  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK                                                                                      
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK                                                                                       
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK                                                                                       
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK                                                                                       
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     5.000   4.220  SLICE_X26Y151  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK                                                                                       



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin                                                                       
Min Period  n/a     BUFG/I   n/a            1.600     10.000  8.400  BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I  



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.496ns (10.981%)  route 4.021ns (89.019%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 33.052 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.945     5.377    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.053     5.430 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.901     6.331    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X51Y161        LUT3 (Prop_lut3_I1_O)        0.053     6.384 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.598     6.982    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X50Y162        LUT4 (Prop_lut4_I2_O)        0.068     7.050 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.956     8.006    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I1
    SLICE_X50Y156        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.402    33.052    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X50Y156                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism              0.321    33.373    
                         clock uncertainty           -0.035    33.338    
    SLICE_X50Y156        FDRE (Setup_fdre_C_CE)      -0.338    33.000    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         33.000    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                 24.994    

Slack (MET) :             24.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.496ns (10.981%)  route 4.021ns (89.019%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 33.052 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.945     5.377    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.053     5.430 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.901     6.331    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I3[0]
    SLICE_X51Y161        LUT3 (Prop_lut3_I1_O)        0.053     6.384 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.598     6.982    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X50Y162        LUT4 (Prop_lut4_I2_O)        0.068     7.050 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.956     8.006    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I1
    SLICE_X50Y156        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.402    33.052    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X50Y156                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]/C
                         clock pessimism              0.321    33.373    
                         clock uncertainty           -0.035    33.338    
    SLICE_X50Y156        FDRE (Setup_fdre_C_CE)      -0.338    33.000    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         33.000    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                 24.994    

Slack (MET) :             25.116ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.609ns (13.950%)  route 3.756ns (86.050%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.945     5.377    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.053     5.430 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.993     6.424    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X51Y160        LUT2 (Prop_lut2_I0_O)        0.064     6.488 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.465     6.953    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X50Y160        LUT6 (Prop_lut6_I0_O)        0.170     7.123 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.732     7.855    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X42Y157        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X42Y157        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    32.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                 25.116    

Slack (MET) :             25.116ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.609ns (13.950%)  route 3.756ns (86.050%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.945     5.377    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.053     5.430 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.993     6.424    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X51Y160        LUT2 (Prop_lut2_I0_O)        0.064     6.488 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.465     6.953    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X50Y160        LUT6 (Prop_lut6_I0_O)        0.170     7.123 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.732     7.855    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X42Y157        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X42Y157        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    32.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                 25.116    

Slack (MET) :             25.116ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.609ns (13.950%)  route 3.756ns (86.050%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.945     5.377    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.053     5.430 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.993     6.424    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X51Y160        LUT2 (Prop_lut2_I0_O)        0.064     6.488 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.465     6.953    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X50Y160        LUT6 (Prop_lut6_I0_O)        0.170     7.123 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.732     7.855    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X42Y157        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X42Y157        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    32.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                 25.116    

Slack (MET) :             25.116ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.609ns (13.950%)  route 3.756ns (86.050%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.945     5.377    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.053     5.430 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.993     6.424    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X51Y160        LUT2 (Prop_lut2_I0_O)        0.064     6.488 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.465     6.953    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X50Y160        LUT6 (Prop_lut6_I0_O)        0.170     7.123 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.732     7.855    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X42Y157        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X42Y157        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    32.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                 25.116    

Slack (MET) :             25.116ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.609ns (13.950%)  route 3.756ns (86.050%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.945     5.377    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.053     5.430 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.993     6.424    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X51Y160        LUT2 (Prop_lut2_I0_O)        0.064     6.488 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.465     6.953    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X50Y160        LUT6 (Prop_lut6_I0_O)        0.170     7.123 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.732     7.855    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X42Y157        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X42Y157        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    32.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                 25.116    

Slack (MET) :             25.116ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.609ns (13.950%)  route 3.756ns (86.050%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.945     5.377    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.053     5.430 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.993     6.424    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X51Y160        LUT2 (Prop_lut2_I0_O)        0.064     6.488 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.465     6.953    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X50Y160        LUT6 (Prop_lut6_I0_O)        0.170     7.123 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.732     7.855    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X42Y157        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X42Y157        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.369    32.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                 25.116    

Slack (MET) :             25.116ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.609ns (13.950%)  route 3.756ns (86.050%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.945     5.377    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.053     5.430 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.993     6.424    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X51Y160        LUT2 (Prop_lut2_I0_O)        0.064     6.488 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.465     6.953    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X50Y160        LUT6 (Prop_lut6_I0_O)        0.170     7.123 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.732     7.855    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X42Y157        RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X42Y157        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.369    32.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                 25.116    

Slack (MET) :             25.116ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.609ns (13.950%)  route 3.756ns (86.050%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.945     5.377    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X63Y161        LUT6 (Prop_lut6_I0_O)        0.053     5.430 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.993     6.424    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X51Y160        LUT2 (Prop_lut2_I0_O)        0.064     6.488 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.465     6.953    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X50Y160        LUT6 (Prop_lut6_I0_O)        0.170     7.123 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.732     7.855    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X42Y157        RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X42Y157        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.369    32.971    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                 25.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.303%)  route 0.121ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.611     1.481    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X44Y158                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y158        FDCE (Prop_fdce_C_Q)         0.100     1.581 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.121     1.702    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X42Y158        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.838     1.845    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y158                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.330     1.515    
    SLICE_X42Y158        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.630    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.956%)  route 0.118ns (54.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.611     1.481    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X44Y158                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y158        FDCE (Prop_fdce_C_Q)         0.100     1.581 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.118     1.699    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X42Y158        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.838     1.845    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X42Y158                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.330     1.515    
    SLICE_X42Y158        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.621    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.100ns (24.666%)  route 0.305ns (75.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X47Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y160        FDCE (Prop_fdce_C_Q)         0.100     1.580 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.305     1.886    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X46Y157        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.837     1.844    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.349     1.495    
    SLICE_X46Y157        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.789    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.100ns (24.666%)  route 0.305ns (75.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X47Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y160        FDCE (Prop_fdce_C_Q)         0.100     1.580 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.305     1.886    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X46Y157        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.837     1.844    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.349     1.495    
    SLICE_X46Y157        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.789    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.100ns (24.666%)  route 0.305ns (75.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X47Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y160        FDCE (Prop_fdce_C_Q)         0.100     1.580 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.305     1.886    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X46Y157        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.837     1.844    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.349     1.495    
    SLICE_X46Y157        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.789    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.100ns (24.666%)  route 0.305ns (75.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X47Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y160        FDCE (Prop_fdce_C_Q)         0.100     1.580 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.305     1.886    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X46Y157        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.837     1.844    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.349     1.495    
    SLICE_X46Y157        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.789    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.100ns (24.666%)  route 0.305ns (75.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X47Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y160        FDCE (Prop_fdce_C_Q)         0.100     1.580 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.305     1.886    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X46Y157        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.837     1.844    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.349     1.495    
    SLICE_X46Y157        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.789    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.100ns (24.666%)  route 0.305ns (75.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X47Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y160        FDCE (Prop_fdce_C_Q)         0.100     1.580 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.305     1.886    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X46Y157        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.837     1.844    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.349     1.495    
    SLICE_X46Y157        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     1.789    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.100ns (24.666%)  route 0.305ns (75.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X47Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y160        FDCE (Prop_fdce_C_Q)         0.100     1.580 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.305     1.886    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X46Y157        RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.837     1.844    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.349     1.495    
    SLICE_X46Y157        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.294     1.789    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.100ns (24.666%)  route 0.305ns (75.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X47Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y160        FDCE (Prop_fdce_C_Q)         0.100     1.580 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.305     1.886    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X46Y157        RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.837     1.844    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.349     1.495    
    SLICE_X46Y157        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.294     1.789    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin                                                                                                                                                                                             
Min Period        n/a     BUFG/I      n/a            1.600     30.000  28.400  BUFGCTRL_X0Y6  dbg_hub/inst/u_bufg_icon/I                                                                                                                                                                      
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X63Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X63Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X59Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X64Y161  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C                                                                                                                                  
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X64Y162  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C                                                                                                                           
Min Period        n/a     FDCE/C      n/a            0.750     30.000  29.250  SLICE_X62Y162  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C                                                                                                                           
Min Period        n/a     FDCE/C      n/a            0.750     30.000  29.250  SLICE_X62Y161  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C                                                                                                                          
Min Period        n/a     FDCE/C      n/a            0.750     30.000  29.250  SLICE_X62Y160  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C                                                                                                                          
Min Period        n/a     FDCE/C      n/a            0.750     30.000  29.250  SLICE_X62Y160  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C                                                                                                                          
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK    
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK       
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK    
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK       
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK    
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y158  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK      
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y158  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK   
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK       
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK    
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK       
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK    
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK       
High Pulse Width  Fast    RAMS32/CLK  n/a            0.910     15.000  14.090  SLICE_X42Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK    
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK     
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X46Y157  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       59.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.330ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.322ns (48.091%)  route 0.348ns (51.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 63.016 - 60.000 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.736     1.736    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.856 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.579     3.435    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.269     3.704 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.348     4.052    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y162        LUT1 (Prop_lut1_I0_O)        0.053     4.105 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     4.105    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X87Y162        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.492    61.492    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    61.605 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.411    63.016    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.419    63.435    
                         clock uncertainty           -0.035    63.400    
    SLICE_X87Y162        FDCE (Setup_fdce_C_D)        0.035    63.435    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         63.435    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 59.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.839%)  route 0.140ns (52.161%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.817     0.817    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.843 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.616     1.459    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.100     1.559 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.140     1.699    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y162        LUT1 (Prop_lut1_I0_O)        0.028     1.727 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     1.727    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X87Y162        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.945     0.945    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.975 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.841     1.816    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.357     1.459    
    SLICE_X87Y162        FDCE (Hold_fdce_C_D)         0.060     1.519    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                  
Min Period        n/a     BUFG/I   n/a            1.600     60.000  58.400  BUFGCTRL_X0Y7  dbg_hub/inst/u_bufg_icon_update/I    
Min Period        n/a     FDCE/C   n/a            0.700     60.000  59.300  SLICE_X87Y162  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
Low Pulse Width   Fast    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X87Y162  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
Low Pulse Width   Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X87Y162  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
High Pulse Width  Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X87Y162  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
High Pulse Width  Fast    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X87Y162  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin                                              
Min Period  n/a     PLLE2_ADV/CLKIN1  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1  
Max Period  n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.522ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.687ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.541ns  (logic 0.693ns (4.766%)  route 13.848ns (95.234%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 25.954 - 24.603 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.655     1.657    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y8                                                        r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.269     1.926 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         2.240     4.166    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_r0_out_sel_r_reg[2]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.053     4.219 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.229     4.448    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_m_axis_tdata[3]_INST_0_i_1
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.053     4.501 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0/O
                         net (fo=1, routed)           0.727     5.228    design_1_i/hls_threshold_0/src_TDATA[3]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.053     5.281 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     5.942    design_1_i/hls_threshold_0/n_0_dst_TDATA[7]_INST_0_i_1
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.053     5.995 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0/O
                         net (fo=3, routed)           5.156    11.152    design_1_i/address_gen_param_0/inst/data_in[7]
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.205 f  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_16/O
                         net (fo=1, routed)           0.499    11.704    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_16
    SLICE_X30Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.757 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_5/O
                         net (fo=120, routed)         3.879    15.635    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_5
    SLICE_X17Y95         LUT5 (Prop_lut5_I4_O)        0.053    15.688 f  design_1_i/address_gen_param_0/inst/flag_blackout[7]_i_2/O
                         net (fo=1, routed)           0.457    16.145    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[7]_i_2
    SLICE_X17Y95         LUT4 (Prop_lut4_I2_O)        0.053    16.198 r  design_1_i/address_gen_param_0/inst/flag_blackout[7]_i_1/O
                         net (fo=1, routed)           0.000    16.198    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[7]_i_1
    SLICE_X17Y95         FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.349    25.954    design_1_i/address_gen_param_0/inst/clk
    SLICE_X17Y95                                                      r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[7]/C
                         clock pessimism              0.010    25.964    
                         clock uncertainty           -0.113    25.851    
    SLICE_X17Y95         FDRE (Setup_fdre_C_D)        0.034    25.885    design_1_i/address_gen_param_0/inst/flag_blackout_reg[7]
  -------------------------------------------------------------------
                         required time                         25.885    
                         arrival time                         -16.198    
  -------------------------------------------------------------------
                         slack                                  9.687    

Slack (MET) :             9.715ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.550ns  (logic 0.693ns (4.763%)  route 13.857ns (95.237%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 25.954 - 24.603 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.655     1.657    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y8                                                        r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.269     1.926 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         2.240     4.166    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_r0_out_sel_r_reg[2]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.053     4.219 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.229     4.448    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_m_axis_tdata[3]_INST_0_i_1
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.053     4.501 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0/O
                         net (fo=1, routed)           0.727     5.228    design_1_i/hls_threshold_0/src_TDATA[3]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.053     5.281 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     5.942    design_1_i/hls_threshold_0/n_0_dst_TDATA[7]_INST_0_i_1
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.053     5.995 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0/O
                         net (fo=3, routed)           5.156    11.152    design_1_i/address_gen_param_0/inst/data_in[7]
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.205 f  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_16/O
                         net (fo=1, routed)           0.499    11.704    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_16
    SLICE_X30Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.757 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_5/O
                         net (fo=120, routed)         3.886    15.642    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_5
    SLICE_X16Y95         LUT5 (Prop_lut5_I4_O)        0.053    15.695 f  design_1_i/address_gen_param_0/inst/flag_blackout[5]_i_2/O
                         net (fo=1, routed)           0.459    16.154    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[5]_i_2
    SLICE_X16Y95         LUT4 (Prop_lut4_I2_O)        0.053    16.207 r  design_1_i/address_gen_param_0/inst/flag_blackout[5]_i_1/O
                         net (fo=1, routed)           0.000    16.207    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[5]_i_1
    SLICE_X16Y95         FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.349    25.954    design_1_i/address_gen_param_0/inst/clk
    SLICE_X16Y95                                                      r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[5]/C
                         clock pessimism              0.010    25.964    
                         clock uncertainty           -0.113    25.851    
    SLICE_X16Y95         FDRE (Setup_fdre_C_D)        0.071    25.922    design_1_i/address_gen_param_0/inst/flag_blackout_reg[5]
  -------------------------------------------------------------------
                         required time                         25.922    
                         arrival time                         -16.207    
  -------------------------------------------------------------------
                         slack                                  9.715    

Slack (MET) :             9.749ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.517ns  (logic 0.693ns (4.774%)  route 13.824ns (95.226%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 25.954 - 24.603 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.655     1.657    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y8                                                        r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.269     1.926 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         2.240     4.166    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_r0_out_sel_r_reg[2]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.053     4.219 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.229     4.448    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_m_axis_tdata[3]_INST_0_i_1
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.053     4.501 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0/O
                         net (fo=1, routed)           0.727     5.228    design_1_i/hls_threshold_0/src_TDATA[3]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.053     5.281 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     5.942    design_1_i/hls_threshold_0/n_0_dst_TDATA[7]_INST_0_i_1
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.053     5.995 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0/O
                         net (fo=3, routed)           5.156    11.152    design_1_i/address_gen_param_0/inst/data_in[7]
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.205 f  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_16/O
                         net (fo=1, routed)           0.499    11.704    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_16
    SLICE_X30Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.757 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_5/O
                         net (fo=120, routed)         3.855    15.612    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_5
    SLICE_X16Y96         LUT5 (Prop_lut5_I4_O)        0.053    15.665 f  design_1_i/address_gen_param_0/inst/flag_blackout[9]_i_2/O
                         net (fo=1, routed)           0.456    16.121    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[9]_i_2
    SLICE_X16Y96         LUT4 (Prop_lut4_I2_O)        0.053    16.174 r  design_1_i/address_gen_param_0/inst/flag_blackout[9]_i_1/O
                         net (fo=1, routed)           0.000    16.174    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[9]_i_1
    SLICE_X16Y96         FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.349    25.954    design_1_i/address_gen_param_0/inst/clk
    SLICE_X16Y96                                                      r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[9]/C
                         clock pessimism              0.010    25.964    
                         clock uncertainty           -0.113    25.851    
    SLICE_X16Y96         FDRE (Setup_fdre_C_D)        0.072    25.923    design_1_i/address_gen_param_0/inst/flag_blackout_reg[9]
  -------------------------------------------------------------------
                         required time                         25.923    
                         arrival time                         -16.174    
  -------------------------------------------------------------------
                         slack                                  9.749    

Slack (MET) :             9.827ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.403ns  (logic 0.640ns (4.443%)  route 13.763ns (95.557%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 25.955 - 24.603 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.655     1.657    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y8                                                        r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.269     1.926 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         2.240     4.166    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_r0_out_sel_r_reg[2]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.053     4.219 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.229     4.448    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_m_axis_tdata[3]_INST_0_i_1
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.053     4.501 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0/O
                         net (fo=1, routed)           0.727     5.228    design_1_i/hls_threshold_0/src_TDATA[3]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.053     5.281 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     5.942    design_1_i/hls_threshold_0/n_0_dst_TDATA[7]_INST_0_i_1
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.053     5.995 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0/O
                         net (fo=3, routed)           5.156    11.152    design_1_i/address_gen_param_0/inst/data_in[7]
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.205 f  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_16/O
                         net (fo=1, routed)           0.499    11.704    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_16
    SLICE_X30Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.757 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_5/O
                         net (fo=120, routed)         4.250    16.007    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_5
    SLICE_X11Y96         LUT6 (Prop_lut6_I2_O)        0.053    16.060 r  design_1_i/address_gen_param_0/inst/flag_blackout[18]_i_1/O
                         net (fo=1, routed)           0.000    16.060    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[18]_i_1
    SLICE_X11Y96         FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.350    25.955    design_1_i/address_gen_param_0/inst/clk
    SLICE_X11Y96                                                      r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[18]/C
                         clock pessimism              0.010    25.965    
                         clock uncertainty           -0.113    25.852    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)        0.035    25.887    design_1_i/address_gen_param_0/inst/flag_blackout_reg[18]
  -------------------------------------------------------------------
                         required time                         25.887    
                         arrival time                         -16.060    
  -------------------------------------------------------------------
                         slack                                  9.827    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.406ns  (logic 0.640ns (4.443%)  route 13.766ns (95.557%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 25.955 - 24.603 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.655     1.657    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y8                                                        r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.269     1.926 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         2.240     4.166    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_r0_out_sel_r_reg[2]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.053     4.219 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.229     4.448    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_m_axis_tdata[3]_INST_0_i_1
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.053     4.501 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0/O
                         net (fo=1, routed)           0.727     5.228    design_1_i/hls_threshold_0/src_TDATA[3]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.053     5.281 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     5.942    design_1_i/hls_threshold_0/n_0_dst_TDATA[7]_INST_0_i_1
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.053     5.995 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0/O
                         net (fo=3, routed)           5.156    11.152    design_1_i/address_gen_param_0/inst/data_in[7]
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.205 f  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_16/O
                         net (fo=1, routed)           0.499    11.704    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_16
    SLICE_X30Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.757 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_5/O
                         net (fo=120, routed)         4.253    16.010    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_5
    SLICE_X10Y95         LUT5 (Prop_lut5_I1_O)        0.053    16.063 r  design_1_i/address_gen_param_0/inst/flag_blackout[27]_i_1/O
                         net (fo=1, routed)           0.000    16.063    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[27]_i_1
    SLICE_X10Y95         FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.350    25.955    design_1_i/address_gen_param_0/inst/clk
    SLICE_X10Y95                                                      r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[27]/C
                         clock pessimism              0.010    25.965    
                         clock uncertainty           -0.113    25.852    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.071    25.923    design_1_i/address_gen_param_0/inst/flag_blackout_reg[27]
  -------------------------------------------------------------------
                         required time                         25.923    
                         arrival time                         -16.063    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.870ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.359ns  (logic 0.640ns (4.457%)  route 13.719ns (95.543%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 25.955 - 24.603 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.655     1.657    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y8                                                        r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.269     1.926 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         2.240     4.166    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_r0_out_sel_r_reg[2]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.053     4.219 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.229     4.448    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_m_axis_tdata[3]_INST_0_i_1
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.053     4.501 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0/O
                         net (fo=1, routed)           0.727     5.228    design_1_i/hls_threshold_0/src_TDATA[3]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.053     5.281 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     5.942    design_1_i/hls_threshold_0/n_0_dst_TDATA[7]_INST_0_i_1
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.053     5.995 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0/O
                         net (fo=3, routed)           5.156    11.152    design_1_i/address_gen_param_0/inst/data_in[7]
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.205 f  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_16/O
                         net (fo=1, routed)           0.499    11.704    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_16
    SLICE_X30Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.757 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_5/O
                         net (fo=120, routed)         4.207    15.963    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_5
    SLICE_X11Y95         LUT5 (Prop_lut5_I1_O)        0.053    16.016 r  design_1_i/address_gen_param_0/inst/flag_blackout[29]_i_1/O
                         net (fo=1, routed)           0.000    16.016    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[29]_i_1
    SLICE_X11Y95         FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.350    25.955    design_1_i/address_gen_param_0/inst/clk
    SLICE_X11Y95                                                      r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[29]/C
                         clock pessimism              0.010    25.965    
                         clock uncertainty           -0.113    25.852    
    SLICE_X11Y95         FDRE (Setup_fdre_C_D)        0.034    25.886    design_1_i/address_gen_param_0/inst/flag_blackout_reg[29]
  -------------------------------------------------------------------
                         required time                         25.886    
                         arrival time                         -16.016    
  -------------------------------------------------------------------
                         slack                                  9.870    

Slack (MET) :             9.875ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.356ns  (logic 0.693ns (4.827%)  route 13.663ns (95.173%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 25.955 - 24.603 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.655     1.657    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y8                                                        r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.269     1.926 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         2.240     4.166    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_r0_out_sel_r_reg[2]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.053     4.219 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.229     4.448    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_m_axis_tdata[3]_INST_0_i_1
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.053     4.501 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0/O
                         net (fo=1, routed)           0.727     5.228    design_1_i/hls_threshold_0/src_TDATA[3]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.053     5.281 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     5.942    design_1_i/hls_threshold_0/n_0_dst_TDATA[7]_INST_0_i_1
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.053     5.995 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0/O
                         net (fo=3, routed)           5.156    11.152    design_1_i/address_gen_param_0/inst/data_in[7]
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.205 f  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_16/O
                         net (fo=1, routed)           0.499    11.704    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_16
    SLICE_X30Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.757 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_5/O
                         net (fo=120, routed)         3.589    15.346    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_5
    SLICE_X17Y97         LUT5 (Prop_lut5_I0_O)        0.053    15.399 r  design_1_i/address_gen_param_0/inst/flag_blackout[39]_i_2/O
                         net (fo=1, routed)           0.561    15.960    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[39]_i_2
    SLICE_X17Y98         LUT4 (Prop_lut4_I0_O)        0.053    16.013 r  design_1_i/address_gen_param_0/inst/flag_blackout[39]_i_1/O
                         net (fo=1, routed)           0.000    16.013    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[39]_i_1
    SLICE_X17Y98         FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.350    25.955    design_1_i/address_gen_param_0/inst/clk
    SLICE_X17Y98                                                      r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[39]/C
                         clock pessimism              0.010    25.965    
                         clock uncertainty           -0.113    25.852    
    SLICE_X17Y98         FDRE (Setup_fdre_C_D)        0.035    25.887    design_1_i/address_gen_param_0/inst/flag_blackout_reg[39]
  -------------------------------------------------------------------
                         required time                         25.887    
                         arrival time                         -16.013    
  -------------------------------------------------------------------
                         slack                                  9.875    

Slack (MET) :             9.939ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.291ns  (logic 0.640ns (4.478%)  route 13.651ns (95.522%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 25.955 - 24.603 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.655     1.657    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y8                                                        r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.269     1.926 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         2.240     4.166    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_r0_out_sel_r_reg[2]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.053     4.219 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.229     4.448    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_m_axis_tdata[3]_INST_0_i_1
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.053     4.501 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0/O
                         net (fo=1, routed)           0.727     5.228    design_1_i/hls_threshold_0/src_TDATA[3]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.053     5.281 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     5.942    design_1_i/hls_threshold_0/n_0_dst_TDATA[7]_INST_0_i_1
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.053     5.995 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0/O
                         net (fo=3, routed)           5.156    11.152    design_1_i/address_gen_param_0/inst/data_in[7]
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.205 f  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_16/O
                         net (fo=1, routed)           0.499    11.704    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_16
    SLICE_X30Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.757 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_5/O
                         net (fo=120, routed)         4.138    15.895    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_5
    SLICE_X11Y96         LUT5 (Prop_lut5_I1_O)        0.053    15.948 r  design_1_i/address_gen_param_0/inst/flag_blackout[31]_i_1/O
                         net (fo=1, routed)           0.000    15.948    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[31]_i_1
    SLICE_X11Y96         FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.350    25.955    design_1_i/address_gen_param_0/inst/clk
    SLICE_X11Y96                                                      r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[31]/C
                         clock pessimism              0.010    25.965    
                         clock uncertainty           -0.113    25.852    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)        0.034    25.886    design_1_i/address_gen_param_0/inst/flag_blackout_reg[31]
  -------------------------------------------------------------------
                         required time                         25.886    
                         arrival time                         -15.948    
  -------------------------------------------------------------------
                         slack                                  9.939    

Slack (MET) :             9.940ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.289ns  (logic 0.693ns (4.850%)  route 13.596ns (95.150%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 25.954 - 24.603 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.655     1.657    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y8                                                        r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.269     1.926 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         2.240     4.166    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_r0_out_sel_r_reg[2]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.053     4.219 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.229     4.448    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_m_axis_tdata[3]_INST_0_i_1
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.053     4.501 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0/O
                         net (fo=1, routed)           0.727     5.228    design_1_i/hls_threshold_0/src_TDATA[3]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.053     5.281 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     5.942    design_1_i/hls_threshold_0/n_0_dst_TDATA[7]_INST_0_i_1
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.053     5.995 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0/O
                         net (fo=3, routed)           5.156    11.152    design_1_i/address_gen_param_0/inst/data_in[7]
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.205 f  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_16/O
                         net (fo=1, routed)           0.499    11.704    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_16
    SLICE_X30Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.757 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_5/O
                         net (fo=120, routed)         3.890    15.647    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_5
    SLICE_X19Y95         LUT6 (Prop_lut6_I5_O)        0.053    15.700 f  design_1_i/address_gen_param_0/inst/flag_blackout[10]_i_2/O
                         net (fo=1, routed)           0.194    15.893    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[10]_i_2
    SLICE_X19Y95         LUT4 (Prop_lut4_I2_O)        0.053    15.946 r  design_1_i/address_gen_param_0/inst/flag_blackout[10]_i_1/O
                         net (fo=1, routed)           0.000    15.946    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[10]_i_1
    SLICE_X19Y95         FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.349    25.954    design_1_i/address_gen_param_0/inst/clk
    SLICE_X19Y95                                                      r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[10]/C
                         clock pessimism              0.010    25.964    
                         clock uncertainty           -0.113    25.851    
    SLICE_X19Y95         FDRE (Setup_fdre_C_D)        0.035    25.886    design_1_i/address_gen_param_0/inst/flag_blackout_reg[10]
  -------------------------------------------------------------------
                         required time                         25.886    
                         arrival time                         -15.946    
  -------------------------------------------------------------------
                         slack                                  9.940    

Slack (MET) :             9.973ns  (required time - arrival time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/address_gen_param_0/inst/flag_blackout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.292ns  (logic 0.640ns (4.478%)  route 13.652ns (95.522%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.350ns = ( 25.953 - 24.603 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.655     1.657    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X9Y8                                                        r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.269     1.926 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r_reg[2]/Q
                         net (fo=147, routed)         2.240     4.166    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_r0_out_sel_r_reg[2]
    SLICE_X0Y31          LUT5 (Prop_lut5_I3_O)        0.053     4.219 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.229     4.448    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/n_0_m_axis_tdata[3]_INST_0_i_1
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.053     4.501 r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/m_axis_tdata[3]_INST_0/O
                         net (fo=1, routed)           0.727     5.228    design_1_i/hls_threshold_0/src_TDATA[3]
    SLICE_X2Y25          LUT5 (Prop_lut5_I4_O)        0.053     5.281 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.661     5.942    design_1_i/hls_threshold_0/n_0_dst_TDATA[7]_INST_0_i_1
    SLICE_X2Y15          LUT4 (Prop_lut4_I3_O)        0.053     5.995 f  design_1_i/hls_threshold_0/dst_TDATA[7]_INST_0/O
                         net (fo=3, routed)           5.156    11.152    design_1_i/address_gen_param_0/inst/data_in[7]
    SLICE_X32Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.205 f  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_16/O
                         net (fo=1, routed)           0.499    11.704    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_16
    SLICE_X30Y134        LUT6 (Prop_lut6_I3_O)        0.053    11.757 r  design_1_i/address_gen_param_0/inst/flag_blackout[119]_i_5/O
                         net (fo=120, routed)         4.139    15.896    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[119]_i_5
    SLICE_X20Y95         LUT6 (Prop_lut6_I2_O)        0.053    15.949 r  design_1_i/address_gen_param_0/inst/flag_blackout[14]_i_1/O
                         net (fo=1, routed)           0.000    15.949    design_1_i/address_gen_param_0/inst/n_0_flag_blackout[14]_i_1
    SLICE_X20Y95         FDRE                                         r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.348    25.953    design_1_i/address_gen_param_0/inst/clk
    SLICE_X20Y95                                                      r  design_1_i/address_gen_param_0/inst/flag_blackout_reg[14]/C
                         clock pessimism              0.010    25.963    
                         clock uncertainty           -0.113    25.850    
    SLICE_X20Y95         FDRE (Setup_fdre_C_D)        0.072    25.922    design_1_i/address_gen_param_0/inst/flag_blackout_reg[14]
  -------------------------------------------------------------------
                         required time                         25.922    
                         arrival time                         -15.949    
  -------------------------------------------------------------------
                         slack                                  9.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.107ns (28.581%)  route 0.267ns (71.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.539     0.541    u_ila_1/inst/ila_core_inst/clk
    SLICE_X84Y145                                                     r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.107     0.648 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][7]/Q
                         net (fo=1, routed)           0.267     0.915    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[7]
    RAMB18_X4Y58         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.773     0.775    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y58                                                      r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.173     0.602    
    RAMB18_X4Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.252     0.854    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.107ns (27.956%)  route 0.276ns (72.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.539     0.541    u_ila_1/inst/ila_core_inst/clk
    SLICE_X84Y145                                                     r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.107     0.648 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][4]/Q
                         net (fo=1, routed)           0.276     0.924    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[4]
    RAMB18_X4Y58         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.773     0.775    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y58                                                      r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.173     0.602    
    RAMB18_X4Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.260     0.862    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.107ns (27.786%)  route 0.278ns (72.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.539     0.541    u_ila_1/inst/ila_core_inst/clk
    SLICE_X84Y145                                                     r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.107     0.648 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][6]/Q
                         net (fo=1, routed)           0.278     0.926    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[6]
    RAMB18_X4Y58         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.773     0.775    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y58                                                      r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.173     0.602    
    RAMB18_X4Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.260     0.862    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.107ns (27.860%)  route 0.277ns (72.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.539     0.541    u_ila_1/inst/ila_core_inst/clk
    SLICE_X84Y145                                                     r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.107     0.648 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][5]/Q
                         net (fo=1, routed)           0.277     0.925    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[5]
    RAMB18_X4Y58         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.773     0.775    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y58                                                      r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.173     0.602    
    RAMB18_X4Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.258     0.860    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.118ns (27.452%)  route 0.312ns (72.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.539     0.541    u_ila_1/inst/ila_core_inst/clk
    SLICE_X84Y145                                                     r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.118     0.659 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][0]/Q
                         net (fo=1, routed)           0.312     0.971    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[0]
    RAMB18_X4Y58         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.773     0.775    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y58                                                      r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.173     0.602    
    RAMB18_X4Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.898    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.118ns (27.305%)  route 0.314ns (72.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.539     0.541    u_ila_1/inst/ila_core_inst/clk
    SLICE_X84Y145                                                     r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y145        FDRE (Prop_fdre_C_Q)         0.118     0.659 r  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[8][3]/Q
                         net (fo=1, routed)           0.314     0.973    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[3]
    RAMB18_X4Y58         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.773     0.775    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X4Y58                                                      r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.173     0.602    
    RAMB18_X4Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.898    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.823%)  route 0.214ns (68.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.525     0.527    design_1_i/address_gen_param_0/inst/clk
    SLICE_X71Y131                                                     r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y131        FDRE (Prop_fdre_C_Q)         0.100     0.627 r  design_1_i/address_gen_param_0/inst/bram_addr_in_reg[11]/Q
                         net (fo=4, routed)           0.214     0.841    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.765     0.767    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y26                                                      r  design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.192     0.575    
    RAMB36_X4Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.758    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.532%)  route 0.196ns (62.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.632     0.634    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y9                                                       r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.118     0.752 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=1, routed)           0.196     0.948    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/O1[2]
    RAMB18_X1Y4          RAMB18E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.887     0.889    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y4                                                       r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.208     0.681    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.864    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[200]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.399%)  route 0.055ns (35.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.660     0.662    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X3Y19                                                       r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.100     0.762 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[200]/Q
                         net (fo=1, routed)           0.055     0.817    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/I1[200]
    SLICE_X2Y19          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.880     0.882    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X2Y19                                                       r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[200]/C
                         clock pessimism             -0.209     0.673    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.059     0.732    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[200]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[306]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[306]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.399%)  route 0.055ns (35.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.664     0.666    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X3Y14                                                       r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[306]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100     0.766 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[306]/Q
                         net (fo=1, routed)           0.055     0.821    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/I1[306]
    SLICE_X2Y14          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[306]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.885     0.887    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/aclk
    SLICE_X2Y14                                                       r  design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[306]/C
                         clock pessimism             -0.210     0.677    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.059     0.736    design_1_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[306]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform:           { 0 12.3016 }
Period:             24.603
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                                                                                                                                                                                                                                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183     24.603  22.420   RAMB36_X4Y26    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK                                                                                    
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183     24.603  22.420   RAMB36_X4Y25    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK                                                                                    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183     24.603  22.420   RAMB36_X0Y8     design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0/CLKBWRCLK                                                                                                                                       
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183     24.603  22.420   RAMB36_X0Y9     design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1/CLKBWRCLK                                                                                                                                       
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183     24.603  22.420   RAMB18_X0Y14    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/CLKBWRCLK                                                                                                                                       
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183     24.603  22.420   RAMB18_X1Y4     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183     24.603  22.420   RAMB18_X4Y58    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK                      
Min Period        n/a     BUFG/I              n/a            1.600     24.603  23.003   BUFGCTRL_X0Y4   design_1_i/clk_wiz_0/inst/clkout1_buf/I                                                                                                                                                                                                                              
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249     24.603  23.354   PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0                                                                                                                                                                                                                     
Min Period        n/a     FDRE/C              n/a            0.750     24.603  23.853   SLICE_X27Y136   design_1_i/address_gen_param_0/inst/start_reg/C                                                                                                                                                                                                                      
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000   24.603  135.397  PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0                                                                                                                                                                                                                     
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X10Y11    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK                                                                                                                                                                                                                 
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK                                                                                                                                                                                                        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK                                                                                                                                                                                                        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK                                                                                                                                                                                                        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK                                                                                                                                                                                                        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK                                                                                                                                                                                                        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK                                                                                                                                                                                                        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK                                                                                                                                                                                                        
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK                                                                                                                                                                                                        
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X34Y143   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK                                                                                                                                                                                                        
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X10Y11    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK                                                                                                                                                                                                                 
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK                                                                                                                                                                                                        
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK                                                                                                                                                                                                        
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK                                                                                                                                                                                                        
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK                                                                                                                                                                                                        
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK                                                                                                                                                                                                        
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK                                                                                                                                                                                                        
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK                                                                                                                                                                                                        
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK                                                                                                                                                                                                        
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     12.302  11.522   SLICE_X84Y145   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK                                                                                                                                                                                                        



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.349ns  (clk_out2_design_1_clk_wiz_0_0 fall@6.349ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.375ns (6.727%)  route 5.200ns (93.273%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 7.629 - 6.349 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.367     1.369    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X57Y126                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDRE (Prop_fdre_C_Q)         0.269     1.638 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/Q
                         net (fo=167, routed)         0.651     2.289    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[2]
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.053     2.342 f  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg[7]_i_4/O
                         net (fo=133, routed)         4.548     6.891    design_1_i/homography_latest_0/inst/doLookUpInst/O19
    SLICE_X84Y137        LUT6 (Prop_lut6_I1_O)        0.053     6.944 r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     6.944    design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_temp[7]
    SLICE_X84Y137        FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                      6.349     6.349 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.349 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672     8.021    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     4.327 f  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911     6.238    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     6.351 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.278     7.629    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X84Y137                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.010     7.639    
                         clock uncertainty           -0.104     7.535    
    SLICE_X84Y137        FDRE (Setup_fdre_C_D)        0.078     7.613    design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.349ns  (clk_out2_design_1_clk_wiz_0_0 fall@6.349ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.322ns (6.354%)  route 4.745ns (93.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 7.684 - 6.349 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.460     1.462    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y95                                                      r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.269     1.731 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          3.365     5.096    design_1_i/bus_doubler_0/inst/rst_n
    SLICE_X67Y146        LUT1 (Prop_lut1_I0_O)        0.053     5.149 r  design_1_i/bus_doubler_0/inst/out_hsync_i_1/O
                         net (fo=34, routed)          1.381     6.529    design_1_i/bus_doubler_0/inst/n_0_out_hsync_i_1
    SLICE_X92Y146        FDRE                                         r  design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                      6.349     6.349 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.349 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672     8.021    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     4.327 f  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911     6.238    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     6.351 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.333     7.684    design_1_i/bus_doubler_0/inst/in_clk
    SLICE_X92Y146                                                     r  design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     7.684    
                         clock uncertainty           -0.104     7.580    
    SLICE_X92Y146        FDRE (Setup_fdre_C_R)       -0.365     7.215    design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[7]
  -------------------------------------------------------------------
                         required time                          7.215    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.349ns  (clk_out2_design_1_clk_wiz_0_0 fall@6.349ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.322ns (6.357%)  route 4.743ns (93.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.335ns = ( 7.684 - 6.349 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.460     1.462    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y95                                                      r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.269     1.731 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          3.365     5.096    design_1_i/bus_doubler_0/inst/rst_n
    SLICE_X67Y146        LUT1 (Prop_lut1_I0_O)        0.053     5.149 r  design_1_i/bus_doubler_0/inst/out_hsync_i_1/O
                         net (fo=34, routed)          1.378     6.527    design_1_i/bus_doubler_0/inst/n_0_out_hsync_i_1
    SLICE_X93Y146        FDRE                                         r  design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                      6.349     6.349 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.349 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672     8.021    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     4.327 f  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911     6.238    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     6.351 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.333     7.684    design_1_i/bus_doubler_0/inst/in_clk
    SLICE_X93Y146                                                     r  design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000     7.684    
                         clock uncertainty           -0.104     7.580    
    SLICE_X93Y146        FDRE (Setup_fdre_C_R)       -0.365     7.215    design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[12]
  -------------------------------------------------------------------
                         required time                          7.215    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.349ns  (clk_out2_design_1_clk_wiz_0_0 fall@6.349ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.375ns (6.789%)  route 5.148ns (93.211%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 7.629 - 6.349 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.367     1.369    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X57Y126                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDRE (Prop_fdre_C_Q)         0.269     1.638 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/Q
                         net (fo=167, routed)         0.651     2.289    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[2]
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.053     2.342 f  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg[7]_i_4/O
                         net (fo=133, routed)         4.497     6.839    design_1_i/homography_latest_0/inst/doLookUpInst/O19
    SLICE_X84Y137        LUT6 (Prop_lut6_I1_O)        0.053     6.892 r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.892    design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_temp[3]
    SLICE_X84Y137        FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                      6.349     6.349 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.349 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672     8.021    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     4.327 f  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911     6.238    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     6.351 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.278     7.629    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X84Y137                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.010     7.639    
                         clock uncertainty           -0.104     7.535    
    SLICE_X84Y137        FDRE (Setup_fdre_C_D)        0.076     7.611    design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.611    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.349ns  (clk_out2_design_1_clk_wiz_0_0 fall@6.349ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.375ns (6.882%)  route 5.074ns (93.118%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 7.632 - 6.349 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.367     1.369    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X57Y126                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDRE (Prop_fdre_C_Q)         0.269     1.638 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/Q
                         net (fo=167, routed)         0.651     2.289    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[2]
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.053     2.342 f  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg[7]_i_4/O
                         net (fo=133, routed)         4.423     6.765    design_1_i/homography_latest_0/inst/doLookUpInst/O19
    SLICE_X85Y142        LUT6 (Prop_lut6_I1_O)        0.053     6.818 r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.818    design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_temp[1]
    SLICE_X85Y142        FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                      6.349     6.349 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.349 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672     8.021    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     4.327 f  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911     6.238    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     6.351 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.281     7.632    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X85Y142                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.010     7.642    
                         clock uncertainty           -0.104     7.538    
    SLICE_X85Y142        FDRE (Setup_fdre_C_D)        0.037     7.575    design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.575    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.349ns  (clk_out2_design_1_clk_wiz_0_0 fall@6.349ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 0.375ns (6.865%)  route 5.088ns (93.135%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 7.632 - 6.349 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.367     1.369    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X57Y126                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDRE (Prop_fdre_C_Q)         0.269     1.638 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/Q
                         net (fo=167, routed)         0.651     2.289    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[2]
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.053     2.342 f  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg[7]_i_4/O
                         net (fo=133, routed)         4.436     6.779    design_1_i/homography_latest_0/inst/doLookUpInst/O19
    SLICE_X84Y141        LUT6 (Prop_lut6_I1_O)        0.053     6.832 r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.832    design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_temp[6]
    SLICE_X84Y141        FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                      6.349     6.349 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.349 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672     8.021    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     4.327 f  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911     6.238    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     6.351 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.281     7.632    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X84Y141                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.010     7.642    
                         clock uncertainty           -0.104     7.538    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.077     7.615    design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.349ns  (clk_out2_design_1_clk_wiz_0_0 fall@6.349ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.458ns  (logic 0.375ns (6.871%)  route 5.083ns (93.129%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 7.632 - 6.349 ) 
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.367     1.369    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X57Y126                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y126        FDRE (Prop_fdre_C_Q)         0.269     1.638 r  design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA_reg[2]/Q
                         net (fo=167, routed)         0.651     2.289    design_1_i/homography_latest_0/inst/doLookUpInst/stateGLA[2]
    SLICE_X57Y126        LUT2 (Prop_lut2_I1_O)        0.053     2.342 f  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg[7]_i_4/O
                         net (fo=133, routed)         4.431     6.774    design_1_i/homography_latest_0/inst/doLookUpInst/O19
    SLICE_X84Y141        LUT6 (Prop_lut6_I1_O)        0.053     6.827 r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.827    design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_temp[5]
    SLICE_X84Y141        FDRE                                         r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                      6.349     6.349 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.349 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672     8.021    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     4.327 f  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911     6.238    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     6.351 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.281     7.632    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X84Y141                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.010     7.642    
                         clock uncertainty           -0.104     7.538    
    SLICE_X84Y141        FDRE (Setup_fdre_C_D)        0.076     7.614    design_1_i/homography_latest_0/inst/doLookUpInst/din_image_out_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.614    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.349ns  (clk_out2_design_1_clk_wiz_0_0 fall@6.349ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.322ns (6.584%)  route 4.569ns (93.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 7.634 - 6.349 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.460     1.462    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y95                                                      r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.269     1.731 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          3.365     5.096    design_1_i/bus_doubler_0/inst/rst_n
    SLICE_X67Y146        LUT1 (Prop_lut1_I0_O)        0.053     5.149 r  design_1_i/bus_doubler_0/inst/out_hsync_i_1/O
                         net (fo=34, routed)          1.204     6.353    design_1_i/bus_doubler_0/inst/n_0_out_hsync_i_1
    SLICE_X88Y146        FDRE                                         r  design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                      6.349     6.349 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.349 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672     8.021    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     4.327 f  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911     6.238    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     6.351 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.283     7.634    design_1_i/bus_doubler_0/inst/in_clk
    SLICE_X88Y146                                                     r  design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000     7.634    
                         clock uncertainty           -0.104     7.530    
    SLICE_X88Y146        FDRE (Setup_fdre_C_R)       -0.339     7.191    design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[14]
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.349ns  (clk_out2_design_1_clk_wiz_0_0 fall@6.349ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 0.322ns (6.584%)  route 4.569ns (93.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 7.634 - 6.349 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.460     1.462    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y95                                                      r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.269     1.731 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          3.365     5.096    design_1_i/bus_doubler_0/inst/rst_n
    SLICE_X67Y146        LUT1 (Prop_lut1_I0_O)        0.053     5.149 r  design_1_i/bus_doubler_0/inst/out_hsync_i_1/O
                         net (fo=34, routed)          1.204     6.353    design_1_i/bus_doubler_0/inst/n_0_out_hsync_i_1
    SLICE_X88Y146        FDRE                                         r  design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                      6.349     6.349 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.349 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672     8.021    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     4.327 f  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911     6.238    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     6.351 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.283     7.634    design_1_i/bus_doubler_0/inst/in_clk
    SLICE_X88Y146                                                     r  design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     7.634    
                         clock uncertainty           -0.104     7.530    
    SLICE_X88Y146        FDRE (Setup_fdre_C_R)       -0.339     7.191    design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[9]
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.349ns  (clk_out2_design_1_clk_wiz_0_0 fall@6.349ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 0.322ns (6.757%)  route 4.443ns (93.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 7.634 - 6.349 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.460     1.462    design_1_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X15Y95                                                      r  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.269     1.731 f  design_1_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          3.365     5.096    design_1_i/bus_doubler_0/inst/rst_n
    SLICE_X67Y146        LUT1 (Prop_lut1_I0_O)        0.053     5.149 r  design_1_i/bus_doubler_0/inst/out_hsync_i_1/O
                         net (fo=34, routed)          1.079     6.227    design_1_i/bus_doubler_0/inst/n_0_out_hsync_i_1
    SLICE_X88Y145        FDRE                                         r  design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 fall edge)
                                                      6.349     6.349 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.349 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672     8.021    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     4.327 f  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911     6.238    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113     6.351 f  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.283     7.634    design_1_i/bus_doubler_0/inst/in_clk
    SLICE_X88Y145                                                     r  design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000     7.634    
                         clock uncertainty           -0.104     7.530    
    SLICE_X88Y145        FDRE (Setup_fdre_C_R)       -0.339     7.191    design_1_i/bus_doubler_0/inst/out_data_temp_q_reg[6]
  -------------------------------------------------------------------
                         required time                          7.191    
                         arrival time                          -6.227    
  -------------------------------------------------------------------
                         slack                                  0.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.100ns (25.544%)  route 0.291ns (74.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.523     0.525    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X56Y110                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.100     0.625 r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/Q
                         net (fo=10, routed)          0.291     0.916    design_1_i/homography_latest_0/inst/lut_offsets_inst/I55[1]
    RAMB18_X3Y44         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.767     0.769    design_1_i/homography_latest_0/inst/lut_offsets_inst/clk
    RAMB18_X3Y44                                                      r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/CLKBWRCLK
                         clock pessimism             -0.173     0.596    
    RAMB18_X3Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.779    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/vsync_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.132ns (53.368%)  route 0.115ns (46.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.533     0.535    design_1_i/homography_latest_0/inst/clk
    SLICE_X39Y141                                                     r  design_1_i/homography_latest_0/inst/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y141        FDRE (Prop_fdre_C_Q)         0.100     0.635 r  design_1_i/homography_latest_0/inst/vsync_reg/Q
                         net (fo=8, routed)           0.115     0.750    design_1_i/homography_latest_0/inst/O2
    SLICE_X38Y141        LUT3 (Prop_lut3_I1_O)        0.032     0.782 r  design_1_i/homography_latest_0/inst/vsync_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.782    design_1_i/homography_latest_0/inst/n_0_vsync_count[0]_i_1
    SLICE_X38Y141        FDRE                                         r  design_1_i/homography_latest_0/inst/vsync_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.738     0.740    design_1_i/homography_latest_0/inst/clk
    SLICE_X38Y141                                                     r  design_1_i/homography_latest_0/inst/vsync_count_reg[0]/C
                         clock pessimism             -0.194     0.546    
    SLICE_X38Y141        FDRE (Hold_fdre_C_D)         0.096     0.642    design_1_i/homography_latest_0/inst/vsync_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.091ns (25.770%)  route 0.262ns (74.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.524     0.526    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X56Y109                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y109        FDRE (Prop_fdre_C_Q)         0.091     0.617 r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[8]/Q
                         net (fo=5, routed)           0.262     0.879    design_1_i/homography_latest_0/inst/lut_offsets_inst/I55[8]
    RAMB18_X3Y44         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.764     0.766    design_1_i/homography_latest_0/inst/lut_offsets_inst/clk
    RAMB18_X3Y44                                                      r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.173     0.593    
    RAMB18_X3Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.145     0.738    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -0.738    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.100ns (25.451%)  route 0.293ns (74.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.523     0.525    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X56Y110                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.100     0.625 r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[1]/Q
                         net (fo=10, routed)          0.293     0.918    design_1_i/homography_latest_0/inst/lut_offsets_inst/I55[1]
    RAMB18_X3Y44         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.764     0.766    design_1_i/homography_latest_0/inst/lut_offsets_inst/clk
    RAMB18_X3Y44                                                      r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.173     0.593    
    RAMB18_X3Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.776    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.540     0.542    design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X89Y144                                                     r  design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y144        FDRE (Prop_fdre_C_Q)         0.100     0.642 r  design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[6]/Q
                         net (fo=1, routed)           0.101     0.743    design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[6]
    SLICE_X89Y145        FDRE                                         r  design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.746     0.748    design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X89Y145                                                     r  design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]/C
                         clock pessimism             -0.192     0.556    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.040     0.596    design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.157ns (75.130%)  route 0.052ns (24.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.584     0.586    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X13Y95                                                      r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.091     0.677 r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=1, routed)           0.052     0.729    design_1_i/proc_sys_reset_1/U0/SEQ/n_0_core_dec_reg[1]
    SLICE_X13Y95         LUT2 (Prop_lut2_I0_O)        0.066     0.795 r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/proc_sys_reset_1/U0/SEQ/n_0_core_dec[2]_i_1
    SLICE_X13Y95         FDRE                                         r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.785     0.787    design_1_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X13Y95                                                      r  design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.201     0.586    
    SLICE_X13Y95         FDRE (Hold_fdre_C_D)         0.060     0.646    design_1_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.107ns (62.104%)  route 0.065ns (37.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.634     0.636    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y10                                                       r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.107     0.743 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/Q
                         net (fo=2, routed)           0.065     0.808    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X8Y10          FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.856     0.858    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y10                                                       r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                         clock pessimism             -0.222     0.636    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.023     0.659    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.207%)  route 0.053ns (36.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.613     0.615    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y89                                                       r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.091     0.706 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.053     0.759    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X7Y89          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.815     0.817    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y89                                                       r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.202     0.615    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)        -0.006     0.609    design_1_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.155ns (71.983%)  route 0.060ns (28.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.613     0.615    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y89                                                       r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.091     0.706 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.060     0.766    design_1_i/proc_sys_reset_1/U0/EXT_LPF/p_3_out[1]
    SLICE_X7Y89          LUT5 (Prop_lut5_I3_O)        0.064     0.830 r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     0.830    design_1_i/proc_sys_reset_1/U0/EXT_LPF/n_0_lpf_exr_i_1
    SLICE_X7Y89          FDRE                                         r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.815     0.817    design_1_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y89                                                       r  design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.202     0.615    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.061     0.676    design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.100ns (24.131%)  route 0.314ns (75.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.523     0.525    design_1_i/homography_latest_0/inst/doLookUpInst/clk
    SLICE_X56Y110                                                     r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.100     0.625 r  design_1_i/homography_latest_0/inst/doLookUpInst/y_pos_reg[3]/Q
                         net (fo=8, routed)           0.314     0.939    design_1_i/homography_latest_0/inst/lut_offsets_inst/I55[3]
    RAMB18_X3Y44         RAMB18E1                                     r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.767     0.769    design_1_i/homography_latest_0/inst/lut_offsets_inst/clk
    RAMB18_X3Y44                                                      r  design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/CLKBWRCLK
                         clock pessimism             -0.173     0.596    
    RAMB18_X3Y44         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.779    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform:           { 0 6.34921 }
Period:             12.698
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                                                                                                                                                                                                                                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183     12.698  10.515   RAMB36_X4Y26    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK                                                                                    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183     12.698  10.515   RAMB36_X4Y25    design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK                                                                                    
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183     12.698  10.515   RAMB18_X1Y4     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183     12.698  10.515   RAMB18_X3Y44    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/CLKARDCLK                                                                                                                                                                                             
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183     12.698  10.515   RAMB18_X3Y44    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_0/CLKBWRCLK                                                                                                                                                                                             
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183     12.698  10.515   RAMB18_X3Y46    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1/CLKARDCLK                                                                                                                                                                                             
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183     12.698  10.515   RAMB18_X3Y46    design_1_i/homography_latest_0/inst/lut_offsets_inst/RAM_reg_1/CLKBWRCLK                                                                                                                                                                                             
Min Period        n/a     BUFG/I              n/a            1.600     12.698  11.098   BUFGCTRL_X0Y5   design_1_i/clk_wiz_0/inst/clkout2_buf/I                                                                                                                                                                                                                              
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249     12.698  11.449   PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1                                                                                                                                                                                                                     
Min Period        n/a     FDSE/C              n/a            0.750     12.698  11.948   SLICE_X65Y149   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/FSM_onehot_state_reg[2]/C                                                                                                              
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000   12.698  147.302  PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1                                                                                                                                                                                                                     
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     6.349   5.569    SLICE_X6Y89     design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK                                                                                                                                                                                                                 
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     6.349   5.569    SLICE_X6Y89     design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK                                                                                                                                                                                                                 
Low Pulse Width   Fast    FDRE/C              n/a            0.400     6.349   5.949    SLICE_X8Y10     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C                                                                                                                                                 
Low Pulse Width   Slow    FDRE/C              n/a            0.400     6.349   5.949    SLICE_X33Y138   design_1_i/homography_latest_0/inst/doLookUpInst/count_data_reg[12]/C                                                                                                                                                                                                
Low Pulse Width   Slow    FDRE/C              n/a            0.400     6.349   5.949    SLICE_X64Y136   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].x_a_val_reg_reg[0][8]/C                                                                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.400     6.349   5.949    SLICE_X63Y136   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].x_a_val_reg_reg[0][9]/C                                                                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.400     6.349   5.949    SLICE_X63Y138   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].y_a_val_reg_reg[0][1]/C                                                                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.400     6.349   5.949    SLICE_X64Y138   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].y_a_val_reg_reg[0][6]/C                                                                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.400     6.349   5.949    SLICE_X63Y139   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].y_a_val_reg_reg[0][7]/C                                                                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.400     6.349   5.949    SLICE_X59Y139   design_1_i/homography_latest_0/inst/doLookUpInst/genblk2[0].y_a_val_reg_reg[0][8]/C                                                                                                                                                                                  
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     6.349   5.569    SLICE_X6Y89     design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK                                                                                                                                                                                                                 
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     6.349   5.569    SLICE_X6Y89     design_1_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK                                                                                                                                                                                                                 
High Pulse Width  Slow    FDRE/C              n/a            0.350     6.349   5.999    SLICE_X53Y120   design_1_i/homography_latest_0/inst/doLookUpInst/dout_lut_a_reg_reg[21]/C                                                                                                                                                                                            
High Pulse Width  Slow    FDRE/C              n/a            0.350     6.349   5.999    SLICE_X54Y119   design_1_i/homography_latest_0/inst/doLookUpInst/dout_lut_a_reg_reg[59]/C                                                                                                                                                                                            
High Pulse Width  Slow    FDRE/C              n/a            0.350     6.349   5.999    SLICE_X46Y138   design_1_i/homography_latest_0/inst/doLookUpInst/we_image_out_a_reg_reg/C                                                                                                                                                                                            
High Pulse Width  Slow    FDRE/C              n/a            0.350     6.349   5.999    SLICE_X23Y81    design_1_i/homography_latest_0/inst/lut_bram_inst/doa_reg[8]/C                                                                                                                                                                                                       
High Pulse Width  Slow    FDRE/C              n/a            0.350     6.349   5.999    SLICE_X71Y135   design_1_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C                                                                                                                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     6.349   5.999    SLICE_X85Y144   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[10]/C                                                                                                                     
High Pulse Width  Slow    FDRE/C              n/a            0.350     6.349   5.999    SLICE_X85Y144   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[8]/C                                                                                                                      
High Pulse Width  Slow    FDRE/C              n/a            0.350     6.349   5.999    SLICE_X84Y144   design_1_i/bus_doubler_0/inst/dw_conv_wrapper_i/dw_conv_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[0]/C                                                                                                                       



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform:           { 0 25 }
Period:             50.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                
Min Period  n/a     BUFG/I              n/a            1.600     50.000  48.400   BUFGCTRL_X0Y8   design_1_i/clk_wiz_0/inst/clkf_buf/I               
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249     50.000  48.751   PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN   
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     50.000  48.751   PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT  
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633    50.000  2.633    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN   
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000   50.000  110.000  PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_clk_p
  To Clock:  diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_clk_p
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { diff_clock_clk_p }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin                                                                                 
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225     5.000   1.775  IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK  
Min Period  n/a     BUFG/I             n/a            1.600     5.000   3.400  BUFGCTRL_X0Y2    design_1_i/cameralink_to_axis_0/refclk_out_BUFG_inst/I                              
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK  



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       58.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       29.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.168ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.322ns (30.522%)  route 0.733ns (69.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 33.060 - 30.000 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.736     1.736    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.856 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.579     3.435    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.269     3.704 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.348     4.052    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y162        LUT1 (Prop_lut1_I0_O)        0.053     4.105 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.385     4.490    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X87Y163        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    61.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    61.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.410    63.060    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X87Y163                                                     r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    63.060    
                         clock uncertainty           -0.035    63.025    
    SLICE_X87Y163        FDRE (Setup_fdre_C_R)       -0.367    62.658    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         62.658    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 58.168    

Slack (MET) :             58.168ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.322ns (30.522%)  route 0.733ns (69.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 33.060 - 30.000 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.736     1.736    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.856 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.579     3.435    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.269     3.704 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.348     4.052    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y162        LUT1 (Prop_lut1_I0_O)        0.053     4.105 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.385     4.490    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X87Y163        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    61.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    61.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.410    63.060    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X87Y163                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    63.060    
                         clock uncertainty           -0.035    63.025    
    SLICE_X87Y163        FDRE (Setup_fdre_C_R)       -0.367    62.658    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         62.658    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 58.168    

Slack (MET) :             58.168ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.322ns (30.522%)  route 0.733ns (69.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 33.060 - 30.000 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.736     1.736    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.856 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.579     3.435    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.269     3.704 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.348     4.052    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y162        LUT1 (Prop_lut1_I0_O)        0.053     4.105 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.385     4.490    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X87Y163        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    61.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    61.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.410    63.060    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X87Y163                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    63.060    
                         clock uncertainty           -0.035    63.025    
    SLICE_X87Y163        FDRE (Setup_fdre_C_R)       -0.367    62.658    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         62.658    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 58.168    

Slack (MET) :             58.168ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.322ns (30.522%)  route 0.733ns (69.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 33.060 - 30.000 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.736     1.736    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.856 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.579     3.435    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.269     3.704 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.348     4.052    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y162        LUT1 (Prop_lut1_I0_O)        0.053     4.105 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.385     4.490    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X87Y163        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    61.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    61.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.410    63.060    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X87Y163                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    63.060    
                         clock uncertainty           -0.035    63.025    
    SLICE_X87Y163        FDRE (Setup_fdre_C_R)       -0.367    62.658    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         62.658    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 58.168    

Slack (MET) :             58.168ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.322ns (30.522%)  route 0.733ns (69.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 33.060 - 30.000 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.736     1.736    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.856 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.579     3.435    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.269     3.704 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.348     4.052    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y162        LUT1 (Prop_lut1_I0_O)        0.053     4.105 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.385     4.490    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X87Y163        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    61.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    61.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.410    63.060    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X87Y163                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    63.060    
                         clock uncertainty           -0.035    63.025    
    SLICE_X87Y163        FDRE (Setup_fdre_C_R)       -0.367    62.658    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         62.658    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 58.168    

Slack (MET) :             58.168ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.322ns (30.522%)  route 0.733ns (69.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 33.060 - 30.000 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.736     1.736    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.856 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.579     3.435    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.269     3.704 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.348     4.052    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y162        LUT1 (Prop_lut1_I0_O)        0.053     4.105 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.385     4.490    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X87Y163        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    61.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    61.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.410    63.060    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X87Y163                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    63.060    
                         clock uncertainty           -0.035    63.025    
    SLICE_X87Y163        FDRE (Setup_fdre_C_R)       -0.367    62.658    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         62.658    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 58.168    

Slack (MET) :             58.168ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.322ns (30.522%)  route 0.733ns (69.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 33.060 - 30.000 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.736     1.736    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.856 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.579     3.435    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.269     3.704 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.348     4.052    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y162        LUT1 (Prop_lut1_I0_O)        0.053     4.105 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.385     4.490    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X87Y163        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    61.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    61.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.410    63.060    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X87Y163                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    63.060    
                         clock uncertainty           -0.035    63.025    
    SLICE_X87Y163        FDRE (Setup_fdre_C_R)       -0.367    62.658    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         62.658    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 58.168    

Slack (MET) :             58.168ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.322ns (30.522%)  route 0.733ns (69.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 33.060 - 30.000 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.736     1.736    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.856 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.579     3.435    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.269     3.704 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.348     4.052    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X87Y162        LUT1 (Prop_lut1_I0_O)        0.053     4.105 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.385     4.490    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X87Y163        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    61.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    61.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.410    63.060    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X87Y163                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    63.060    
                         clock uncertainty           -0.035    63.025    
    SLICE_X87Y163        FDRE (Setup_fdre_C_R)       -0.367    62.658    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         62.658    
                         arrival time                          -4.490    
  -------------------------------------------------------------------
                         slack                                 58.168    

Slack (MET) :             58.476ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.322ns (35.974%)  route 0.573ns (64.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 33.060 - 30.000 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.736     1.736    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.856 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.579     3.435    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.269     3.704 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.217     3.921    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X86Y162        LUT2 (Prop_lut2_I1_O)        0.053     3.974 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.357     4.331    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X86Y163        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    61.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    61.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.410    63.060    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X86Y163                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    63.060    
                         clock uncertainty           -0.035    63.025    
    SLICE_X86Y163        FDCE (Setup_fdce_C_CE)      -0.219    62.806    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         62.806    
                         arrival time                          -4.331    
  -------------------------------------------------------------------
                         slack                                 58.476    

Slack (MET) :             58.476ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.322ns (35.974%)  route 0.573ns (64.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.060ns = ( 33.060 - 30.000 ) 
    Source Clock Delay      (SCD):    3.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.736     1.736    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.856 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.579     3.435    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.269     3.704 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.217     3.921    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X86Y162        LUT2 (Prop_lut2_I1_O)        0.053     3.974 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.357     4.331    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X86Y163        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    61.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    61.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.410    63.060    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X86Y163                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    63.060    
                         clock uncertainty           -0.035    63.025    
    SLICE_X86Y163        FDCE (Setup_fdce_C_CE)      -0.219    62.806    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         62.806    
                         arrival time                          -4.331    
  -------------------------------------------------------------------
                         slack                                 58.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.904ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.936%)  route 0.209ns (62.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.817    60.817    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.843 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.616    61.459    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.100    61.559 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.092    61.651    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X86Y162        LUT2 (Prop_lut2_I1_O)        0.028    61.679 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.118    61.797    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X85Y162        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977    30.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    31.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.840    31.847    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    31.847    
                         clock uncertainty            0.035    31.883    
    SLICE_X85Y162        FDCE (Hold_fdce_C_CE)        0.010    31.893    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                        -31.893    
                         arrival time                          61.797    
  -------------------------------------------------------------------
                         slack                                 29.904    

Slack (MET) :             29.904ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.936%)  route 0.209ns (62.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.817    60.817    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.843 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.616    61.459    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.100    61.559 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.092    61.651    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X86Y162        LUT2 (Prop_lut2_I1_O)        0.028    61.679 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.118    61.797    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X85Y162        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977    30.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    31.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.840    31.847    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    31.847    
                         clock uncertainty            0.035    31.883    
    SLICE_X85Y162        FDCE (Hold_fdce_C_CE)        0.010    31.893    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                        -31.893    
                         arrival time                          61.797    
  -------------------------------------------------------------------
                         slack                                 29.904    

Slack (MET) :             29.904ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.936%)  route 0.209ns (62.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.817    60.817    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.843 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.616    61.459    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.100    61.559 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.092    61.651    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X86Y162        LUT2 (Prop_lut2_I1_O)        0.028    61.679 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.118    61.797    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X85Y162        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977    30.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    31.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.840    31.847    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    31.847    
                         clock uncertainty            0.035    31.883    
    SLICE_X85Y162        FDCE (Hold_fdce_C_CE)        0.010    31.893    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                        -31.893    
                         arrival time                          61.797    
  -------------------------------------------------------------------
                         slack                                 29.904    

Slack (MET) :             29.904ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.936%)  route 0.209ns (62.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.817    60.817    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.843 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.616    61.459    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.100    61.559 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.092    61.651    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X86Y162        LUT2 (Prop_lut2_I1_O)        0.028    61.679 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.118    61.797    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X85Y162        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977    30.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    31.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.840    31.847    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    31.847    
                         clock uncertainty            0.035    31.883    
    SLICE_X85Y162        FDCE (Hold_fdce_C_CE)        0.010    31.893    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                        -31.893    
                         arrival time                          61.797    
  -------------------------------------------------------------------
                         slack                                 29.904    

Slack (MET) :             29.904ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.936%)  route 0.209ns (62.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.817    60.817    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.843 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.616    61.459    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.100    61.559 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.092    61.651    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X86Y162        LUT2 (Prop_lut2_I1_O)        0.028    61.679 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.118    61.797    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X85Y162        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977    30.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    31.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.840    31.847    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    31.847    
                         clock uncertainty            0.035    31.883    
    SLICE_X85Y162        FDCE (Hold_fdce_C_CE)        0.010    31.893    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                        -31.893    
                         arrival time                          61.797    
  -------------------------------------------------------------------
                         slack                                 29.904    

Slack (MET) :             29.904ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.936%)  route 0.209ns (62.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.817    60.817    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.843 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.616    61.459    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.100    61.559 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.092    61.651    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X86Y162        LUT2 (Prop_lut2_I1_O)        0.028    61.679 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.118    61.797    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X85Y162        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977    30.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    31.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.840    31.847    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    31.847    
                         clock uncertainty            0.035    31.883    
    SLICE_X85Y162        FDCE (Hold_fdce_C_CE)        0.010    31.893    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                        -31.893    
                         arrival time                          61.797    
  -------------------------------------------------------------------
                         slack                                 29.904    

Slack (MET) :             29.923ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.034%)  route 0.248ns (65.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.817    60.817    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.843 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.616    61.459    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.100    61.559 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.092    61.651    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X86Y162        LUT2 (Prop_lut2_I1_O)        0.028    61.679 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.157    61.836    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X86Y163        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977    30.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    31.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.840    31.847    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X86Y163                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    31.847    
                         clock uncertainty            0.035    31.883    
    SLICE_X86Y163        FDCE (Hold_fdce_C_CE)        0.030    31.913    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                        -31.913    
                         arrival time                          61.836    
  -------------------------------------------------------------------
                         slack                                 29.923    

Slack (MET) :             29.923ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.034%)  route 0.248ns (65.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.817    60.817    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.843 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.616    61.459    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.100    61.559 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.092    61.651    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X86Y162        LUT2 (Prop_lut2_I1_O)        0.028    61.679 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.157    61.836    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X86Y163        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977    30.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    31.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.840    31.847    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X86Y163                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    31.847    
                         clock uncertainty            0.035    31.883    
    SLICE_X86Y163        FDCE (Hold_fdce_C_CE)        0.030    31.913    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                        -31.913    
                         arrival time                          61.836    
  -------------------------------------------------------------------
                         slack                                 29.923    

Slack (MET) :             29.923ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.034%)  route 0.248ns (65.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.817    60.817    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.843 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.616    61.459    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.100    61.559 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.092    61.651    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X86Y162        LUT2 (Prop_lut2_I1_O)        0.028    61.679 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.157    61.836    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X86Y163        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977    30.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    31.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.840    31.847    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X86Y163                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    31.847    
                         clock uncertainty            0.035    31.883    
    SLICE_X86Y163        FDCE (Hold_fdce_C_CE)        0.030    31.913    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                        -31.913    
                         arrival time                          61.836    
  -------------------------------------------------------------------
                         slack                                 29.923    

Slack (MET) :             29.923ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.034%)  route 0.248ns (65.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.817    60.817    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.843 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.616    61.459    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X87Y162                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y162        FDCE (Prop_fdce_C_Q)         0.100    61.559 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.092    61.651    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X86Y162        LUT2 (Prop_lut2_I1_O)        0.028    61.679 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.157    61.836    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X86Y163        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977    30.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030    31.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.840    31.847    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X86Y163                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    31.847    
                         clock uncertainty            0.035    31.883    
    SLICE_X86Y163        FDCE (Hold_fdce_C_CE)        0.030    31.913    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                        -31.913    
                         arrival time                          61.836    
  -------------------------------------------------------------------
                         slack                                 29.923    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.665ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.435ns (27.743%)  route 1.133ns (72.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 26.145 - 24.603 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.653     1.655    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y11                                                      r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDPE (Prop_fdpe_C_Q)         0.282     1.937 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.609     2.546    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X17Y11         LUT2 (Prop_lut2_I0_O)        0.153     2.699 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.524     3.223    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X20Y11         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.540    26.145    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y11                                                      r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.084    26.229    
                         clock uncertainty           -0.113    26.116    
    SLICE_X20Y11         FDPE (Recov_fdpe_C_PRE)     -0.228    25.888    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.888    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                 22.665    

Slack (MET) :             23.473ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            24.603ns  (clk_out1_design_1_clk_wiz_0_0 rise@24.603ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.308ns (40.030%)  route 0.461ns (59.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 26.147 - 24.603 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.652     1.654    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y9                                                       r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDPE (Prop_fdpe_C_Q)         0.308     1.962 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.461     2.423    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X20Y8          FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     24.603    24.603 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    24.603 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    26.275    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    22.581 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    24.492    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    24.605 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        1.542    26.147    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X20Y8                                                       r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.090    26.237    
                         clock uncertainty           -0.113    26.124    
    SLICE_X20Y8          FDPE (Recov_fdpe_C_PRE)     -0.228    25.896    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         25.896    
                         arrival time                          -2.423    
  -------------------------------------------------------------------
                         slack                                 23.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.054%)  route 0.169ns (58.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.633     0.635    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y9                                                       r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y9          FDPE (Prop_fdpe_C_Q)         0.118     0.753 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.169     0.922    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X20Y8          FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.855     0.857    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X20Y8                                                       r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.208     0.649    
    SLICE_X20Y8          FDPE (Remov_fdpe_C_PRE)     -0.052     0.597    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.597    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.302ns period=24.603ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.146ns (27.924%)  route 0.377ns (72.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.632     0.634    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y12                                                      r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDRE (Prop_fdre_C_Q)         0.118     0.752 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.174     0.926    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X17Y11         LUT2 (Prop_lut2_I1_O)        0.028     0.954 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.203     1.157    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X20Y11         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1499, routed)        0.854     0.856    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y11                                                      r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.188     0.668    
    SLICE_X20Y11         FDPE (Remov_fdpe_C_PRE)     -0.052     0.616    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.541    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.800ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.698ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.698ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.435ns (28.110%)  route 1.112ns (71.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 14.240 - 12.698 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.807     1.807    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.127 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.118    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.654     1.656    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y9                                                        r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDPE (Prop_fdpe_C_Q)         0.282     1.938 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.409     2.347    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X9Y10          LUT2 (Prop_lut2_I0_O)        0.153     2.500 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=1, routed)           0.704     3.203    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X23Y10         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.698    12.698 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    12.698 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.672    14.370    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    10.676 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    12.587    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    12.700 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         1.540    14.240    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y10                                                      r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.084    14.324    
                         clock uncertainty           -0.104    14.220    
    SLICE_X23Y10         FDPE (Recov_fdpe_C_PRE)     -0.217    14.003    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                 10.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.349ns period=12.698ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.146ns (28.575%)  route 0.365ns (71.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.657     0.657    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.795 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.024    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.634     0.636    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y10                                                       r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.118     0.754 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.077     0.831    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.028     0.859 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=1, routed)           0.288     1.147    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X23Y10         FDPE                                         f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.889     0.889    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.868 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.028    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=805, routed)         0.853     0.855    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X23Y10                                                      r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.188     0.667    
    SLICE_X23Y10         FDPE (Remov_fdpe_C_PRE)     -0.072     0.595    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.552    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.428ns (10.516%)  route 3.642ns (89.484%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.883     5.316    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X64Y160        LUT6 (Prop_lut6_I0_O)        0.053     5.369 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.699     6.068    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X58Y161        LUT2 (Prop_lut2_I0_O)        0.053     6.121 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.438     7.559    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X41Y157        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X41Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X41Y157        FDCE (Recov_fdce_C_CLR)     -0.255    33.085    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         33.085    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 25.526    

Slack (MET) :             25.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.428ns (10.516%)  route 3.642ns (89.484%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.883     5.316    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X64Y160        LUT6 (Prop_lut6_I0_O)        0.053     5.369 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.699     6.068    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X58Y161        LUT2 (Prop_lut2_I0_O)        0.053     6.121 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.438     7.559    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X41Y157        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X41Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X41Y157        FDCE (Recov_fdce_C_CLR)     -0.255    33.085    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         33.085    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 25.526    

Slack (MET) :             25.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.428ns (10.516%)  route 3.642ns (89.484%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.883     5.316    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X64Y160        LUT6 (Prop_lut6_I0_O)        0.053     5.369 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.699     6.068    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X58Y161        LUT2 (Prop_lut2_I0_O)        0.053     6.121 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.438     7.559    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X41Y157        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X41Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X41Y157        FDCE (Recov_fdce_C_CLR)     -0.255    33.085    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         33.085    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 25.526    

Slack (MET) :             25.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.428ns (10.516%)  route 3.642ns (89.484%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.883     5.316    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X64Y160        LUT6 (Prop_lut6_I0_O)        0.053     5.369 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.699     6.068    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X58Y161        LUT2 (Prop_lut2_I0_O)        0.053     6.121 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.438     7.559    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X41Y157        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X41Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X41Y157        FDCE (Recov_fdce_C_CLR)     -0.255    33.085    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         33.085    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 25.526    

Slack (MET) :             25.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.428ns (10.516%)  route 3.642ns (89.484%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.883     5.316    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X64Y160        LUT6 (Prop_lut6_I0_O)        0.053     5.369 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.699     6.068    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X58Y161        LUT2 (Prop_lut2_I0_O)        0.053     6.121 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.438     7.559    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X41Y157        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X41Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X41Y157        FDCE (Recov_fdce_C_CLR)     -0.255    33.085    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         33.085    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 25.526    

Slack (MET) :             25.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.070ns  (logic 0.428ns (10.516%)  route 3.642ns (89.484%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 33.054 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.883     5.316    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X64Y160        LUT6 (Prop_lut6_I0_O)        0.053     5.369 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.699     6.068    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X58Y161        LUT2 (Prop_lut2_I0_O)        0.053     6.121 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.438     7.559    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X41Y157        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.404    33.054    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X41Y157                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.321    33.375    
                         clock uncertainty           -0.035    33.340    
    SLICE_X41Y157        FDCE (Recov_fdce_C_CLR)     -0.255    33.085    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         33.085    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 25.526    

Slack (MET) :             25.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.428ns (11.099%)  route 3.428ns (88.901%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 33.053 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.883     5.316    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X64Y160        LUT6 (Prop_lut6_I0_O)        0.053     5.369 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.699     6.068    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X58Y161        LUT2 (Prop_lut2_I0_O)        0.053     6.121 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.225     7.346    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X44Y158        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.403    33.053    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X44Y158                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.321    33.374    
                         clock uncertainty           -0.035    33.339    
    SLICE_X44Y158        FDCE (Recov_fdce_C_CLR)     -0.255    33.084    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         33.084    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                 25.738    

Slack (MET) :             25.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.428ns (11.099%)  route 3.428ns (88.901%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 33.053 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.883     5.316    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X64Y160        LUT6 (Prop_lut6_I0_O)        0.053     5.369 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.699     6.068    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X58Y161        LUT2 (Prop_lut2_I0_O)        0.053     6.121 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.225     7.346    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X44Y158        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.403    33.053    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X44Y158                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.321    33.374    
                         clock uncertainty           -0.035    33.339    
    SLICE_X44Y158        FDCE (Recov_fdce_C_CLR)     -0.255    33.084    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         33.084    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                 25.738    

Slack (MET) :             25.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.428ns (11.099%)  route 3.428ns (88.901%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 33.053 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.883     5.316    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X64Y160        LUT6 (Prop_lut6_I0_O)        0.053     5.369 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.699     6.068    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X58Y161        LUT2 (Prop_lut2_I0_O)        0.053     6.121 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.225     7.346    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X44Y158        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.403    33.053    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X44Y158                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.321    33.374    
                         clock uncertainty           -0.035    33.339    
    SLICE_X44Y158        FDCE (Recov_fdce_C_CLR)     -0.255    33.084    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         33.084    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                 25.738    

Slack (MET) :             25.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.428ns (11.099%)  route 3.428ns (88.901%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 33.053 - 30.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.791     1.791    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     1.911 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.578     3.489    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X85Y162                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDCE (Prop_fdce_C_Q)         0.269     3.758 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.621     4.379    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X86Y163        LUT6 (Prop_lut6_I2_O)        0.053     4.432 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.883     5.316    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X64Y160        LUT6 (Prop_lut6_I0_O)        0.053     5.369 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.699     6.068    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X58Y161        LUT2 (Prop_lut2_I0_O)        0.053     6.121 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.225     7.346    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X44Y158        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.537    31.537    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    31.650 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.403    33.053    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X44Y158                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.321    33.374    
                         clock uncertainty           -0.035    33.339    
    SLICE_X44Y158        FDCE (Recov_fdce_C_CLR)     -0.255    33.084    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         33.084    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                 25.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.496%)  route 0.147ns (59.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X45Y161                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y161        FDPE (Prop_fdpe_C_Q)         0.100     1.580 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147     1.727    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X47Y160        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.836     1.843    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X47Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.349     1.494    
    SLICE_X47Y160        FDCE (Remov_fdce_C_CLR)     -0.069     1.425    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.496%)  route 0.147ns (59.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X45Y161                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y161        FDPE (Prop_fdpe_C_Q)         0.100     1.580 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147     1.727    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X47Y160        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.836     1.843    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X47Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.349     1.494    
    SLICE_X47Y160        FDCE (Remov_fdce_C_CLR)     -0.069     1.425    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.496%)  route 0.147ns (59.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X45Y161                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y161        FDPE (Prop_fdpe_C_Q)         0.100     1.580 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147     1.727    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X47Y160        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.836     1.843    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X47Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.349     1.494    
    SLICE_X47Y160        FDCE (Remov_fdce_C_CLR)     -0.069     1.425    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.496%)  route 0.147ns (59.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X45Y161                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y161        FDPE (Prop_fdpe_C_Q)         0.100     1.580 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147     1.727    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X47Y160        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.836     1.843    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X47Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.349     1.494    
    SLICE_X47Y160        FDCE (Remov_fdce_C_CLR)     -0.069     1.425    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.496%)  route 0.147ns (59.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X45Y161                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y161        FDPE (Prop_fdpe_C_Q)         0.100     1.580 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.147     1.727    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X47Y160        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.836     1.843    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X47Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.349     1.494    
    SLICE_X47Y160        FDCE (Remov_fdce_C_CLR)     -0.069     1.425    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.443%)  route 0.167ns (62.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X51Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y160        FDPE (Prop_fdpe_C_Q)         0.100     1.580 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.748    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I4[0]
    SLICE_X48Y159        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.836     1.843    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X48Y159                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.348     1.495    
    SLICE_X48Y159        FDCE (Remov_fdce_C_CLR)     -0.050     1.445    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.443%)  route 0.167ns (62.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X51Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y160        FDPE (Prop_fdpe_C_Q)         0.100     1.580 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.167     1.748    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/I4[0]
    SLICE_X48Y159        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.836     1.843    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X48Y159                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.348     1.495    
    SLICE_X48Y159        FDCE (Remov_fdce_C_CLR)     -0.050     1.445    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.718%)  route 0.172ns (63.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X51Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y160        FDPE (Prop_fdpe_C_Q)         0.100     1.580 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.172     1.753    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X50Y162        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.833     1.840    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X50Y162                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.348     1.492    
    SLICE_X50Y162        FDCE (Remov_fdce_C_CLR)     -0.050     1.442    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.718%)  route 0.172ns (63.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X51Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y160        FDPE (Prop_fdpe_C_Q)         0.100     1.580 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.172     1.753    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X50Y162        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.833     1.840    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/idrck
    SLICE_X50Y162                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.348     1.492    
    SLICE_X50Y162        FDCE (Remov_fdce_C_CLR)     -0.050     1.442    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.721%)  route 0.158ns (61.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.870 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.610     1.480    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X51Y160                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y160        FDPE (Prop_fdpe_C_Q)         0.100     1.580 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158     1.739    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I4[0]
    SLICE_X49Y158        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.977     0.977    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.836     1.843    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X49Y158                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.348     1.495    
    SLICE_X49Y158        FDCE (Remov_fdce_C_CLR)     -0.069     1.426    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack       28.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.770ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@30.769ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.361ns (21.377%)  route 1.328ns (78.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 29.946 - 30.769 ) 
    Source Clock Delay      (SCD):    -1.290ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.507    -1.290    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK
    SLICE_X6Y69                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.308    -0.982 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/Q
                         net (fo=33, routed)          0.816    -0.165    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int
    SLICE_X4Y69          LUT3 (Prop_lut3_I2_O)        0.053    -0.112 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/local_reset_i_2/O
                         net (fo=1, routed)           0.511     0.399    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/I7
    SLICE_X4Y69          FDPE                                         f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     30.769    30.769 r  
    AC23                                              0.000    30.769 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    30.769    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    31.599 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    31.599    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    32.323 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    33.538    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    26.516 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    28.433    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.546 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.400    29.946    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X4Y69                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/C
                         clock pessimism             -0.486    29.460    
                         clock uncertainty           -0.063    29.398    
    SLICE_X4Y69          FDPE (Recov_fdpe_C_PRE)     -0.228    29.170    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                         29.170    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                 28.770    

Slack (MET) :             28.771ns  (required time - arrival time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.769ns  (rx_mmcmout_x1 rise@30.769ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.361ns (21.399%)  route 1.326ns (78.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.824ns = ( 29.945 - 30.769 ) 
    Source Clock Delay      (SCD):    -1.290ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.507    -1.290    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK
    SLICE_X6Y69                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.308    -0.982 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int_reg/Q
                         net (fo=33, routed)          0.814    -0.167    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/not_rx_mmcm_lckd_int
    SLICE_X4Y69          LUT3 (Prop_lut3_I2_O)        0.053    -0.114 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/local_reset_i_1/O
                         net (fo=1, routed)           0.512     0.397    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/I7
    SLICE_X4Y70          FDPE                                         f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     30.769    30.769 r  
    AC23                                              0.000    30.769 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    30.769    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    31.599 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    31.599    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    32.323 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    33.538    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    26.516 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    28.433    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.546 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        1.399    29.945    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X4Y70                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg/C
                         clock pessimism             -0.486    29.459    
                         clock uncertainty           -0.063    29.397    
    SLICE_X4Y70          FDPE (Recov_fdpe_C_PRE)     -0.228    29.169    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                         29.169    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                 28.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg/PRE
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.146ns (25.433%)  route 0.428ns (74.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.004ns
    Source Clock Delay      (SCD):    -0.071ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.605    -0.071    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK
    SLICE_X2Y72                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.118     0.047 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=11, routed)          0.234     0.281    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/O9
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.028     0.309 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/local_reset_i_1/O
                         net (fo=1, routed)           0.195     0.503    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/I7
    SLICE_X4Y70          FDPE                                         f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.806     0.004    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/rxclk_div
    SLICE_X4Y70                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg/C
                         clock pessimism             -0.042    -0.038    
    SLICE_X4Y70          FDPE (Remov_fdpe_C_PRE)     -0.052    -0.090    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[2].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Destination:            design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@15.384ns period=30.769ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.146ns (25.007%)  route 0.438ns (74.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.005ns
    Source Clock Delay      (SCD):    -0.071ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.605    -0.071    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/CLK
    SLICE_X2Y72                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.118     0.047 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/locked_out_reg/Q
                         net (fo=11, routed)          0.236     0.283    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/O9
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.028     0.311 f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/local_reset_i_2/O
                         net (fo=1, routed)           0.202     0.513    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/I7
    SLICE_X4Y69          FDPE                                         f  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=1481, routed)        0.807     0.005    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/rxclk_div
    SLICE_X4Y69                                                       r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg/C
                         clock pessimism             -0.042    -0.037    
    SLICE_X4Y69          FDPE (Remov_fdpe_C_PRE)     -0.052    -0.089    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/local_reset_reg
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.602    





