Analysis & Synthesis report for filter_test
Tue Nov 28 12:22:38 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |filter_test|LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst
 14. Source assignments for LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core
 15. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst
 16. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 17. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 18. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11
 19. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12
 20. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13
 21. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1
 22. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11
 23. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12
 24. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2
 25. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11
 26. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component
 27. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3
 28. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11
 29. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4
 30. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11
 31. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12
 32. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5
 33. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11
 34. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12
 35. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6
 36. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11
 37. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7
 38. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11
 39. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8
 40. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component
 41. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9
 42. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10
 43. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component
 44. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11
 45. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11
 46. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12
 47. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component
 48. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13
 49. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component
 50. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14
 51. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component
 52. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15
 53. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component
 54. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16
 55. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11
 56. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17
 57. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18
 58. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11
 59. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19
 60. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11
 61. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20
 62. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21
 63. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11
 64. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22
 65. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11
 66. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12
 67. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12
 68. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_15_component
 69. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_14_component
 70. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_13_component
 71. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_12_component
 72. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_10_component
 73. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component
 74. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11
 75. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11
 76. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_2_component
 77. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_11
 78. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11
 79. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23
 80. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13
 81. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13
 82. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11
 83. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12
 84. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component
 85. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component
 86. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component
 87. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
 88. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:2:outp_blk
 89. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:1:outp_blk
 90. Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 91. lpm_mult Parameter Settings by Entity Instance
 92. Port Connectivity Checks: "LP:lp1"
 93. Post-Synthesis Netlist Statistics for Top Partition
 94. Elapsed Time Per Partition
 95. Analysis & Synthesis Messages
 96. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 28 12:22:38 2023       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; filter_test                                 ;
; Top-level Entity Name              ; filter_test                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 114                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; filter_test        ; filter_test        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+----------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; filter_test.v                                      ; yes             ; User Verilog HDL File        ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v                                      ;         ;
; LP.v                                               ; yes             ; User Wizard-Generated File   ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP.v                                               ; LP      ;
; LP/dspba_library_package.vhd                       ; yes             ; User VHDL File               ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library_package.vhd                       ; LP      ;
; LP/dspba_library.vhd                               ; yes             ; User VHDL File               ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd                               ; LP      ;
; LP/auk_dspip_math_pkg_hpfir.vhd                    ; yes             ; User VHDL File               ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_math_pkg_hpfir.vhd                    ; LP      ;
; LP/auk_dspip_lib_pkg_hpfir.vhd                     ; yes             ; User VHDL File               ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_lib_pkg_hpfir.vhd                     ; LP      ;
; LP/auk_dspip_avalon_streaming_controller_hpfir.vhd ; yes             ; User VHDL File               ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_controller_hpfir.vhd ; LP      ;
; LP/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; yes             ; User VHDL File               ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; LP      ;
; LP/auk_dspip_avalon_streaming_source_hpfir.vhd     ; yes             ; User VHDL File               ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_source_hpfir.vhd     ; LP      ;
; LP/auk_dspip_roundsat_hpfir.vhd                    ; yes             ; User VHDL File               ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_roundsat_hpfir.vhd                    ; LP      ;
; LP/LP_0002_rtl_core.vhd                            ; yes             ; User VHDL File               ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd                            ; LP      ;
; LP/LP_0002_ast.vhd                                 ; yes             ; User VHDL File               ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd                                 ; LP      ;
; LP/LP_0002.vhd                                     ; yes             ; User VHDL File               ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd                                     ; LP      ;
; lpm_mult.tdf                                       ; yes             ; Megafunction                 ; /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                 ;         ;
; aglobal201.inc                                     ; yes             ; Megafunction                 ; /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                               ;         ;
; lpm_add_sub.inc                                    ; yes             ; Megafunction                 ; /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;         ;
; multcore.inc                                       ; yes             ; Megafunction                 ; /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                 ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                 ; /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                 ;         ;
; altshift.inc                                       ; yes             ; Megafunction                 ; /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                 ;         ;
; db/mult_2eu.tdf                                    ; yes             ; Auto-Generated Megafunction  ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_2eu.tdf                                    ;         ;
; db/mult_6eu.tdf                                    ; yes             ; Auto-Generated Megafunction  ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_6eu.tdf                                    ;         ;
; db/mult_1eu.tdf                                    ; yes             ; Auto-Generated Megafunction  ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_1eu.tdf                                    ;         ;
; db/mult_8eu.tdf                                    ; yes             ; Auto-Generated Megafunction  ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_8eu.tdf                                    ;         ;
; db/mult_4eu.tdf                                    ; yes             ; Auto-Generated Megafunction  ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_4eu.tdf                                    ;         ;
; db/mult_5eu.tdf                                    ; yes             ; Auto-Generated Megafunction  ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_5eu.tdf                                    ;         ;
; db/mult_9eu.tdf                                    ; yes             ; Auto-Generated Megafunction  ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_9eu.tdf                                    ;         ;
; db/mult_3eu.tdf                                    ; yes             ; Auto-Generated Megafunction  ; /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_3eu.tdf                                    ;         ;
+----------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
;                                             ;            ;
; Total combinational functions               ; 0          ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 0          ;
;     -- 3 input functions                    ; 0          ;
;     -- <=2 input functions                  ; 0          ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 0          ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 0          ;
;     -- Dedicated logic registers            ; 0          ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 114        ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; data_in[0] ;
; Maximum fan-out                             ; 1          ;
; Total fan-out                               ; 114        ;
; Average fan-out                             ; 0.50       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |filter_test               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 114  ; 0            ; |filter_test        ; filter_test ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+------------------------+---------+--------------+--------------+---------------------+-----------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File ;
+--------+------------------------+---------+--------------+--------------+---------------------+-----------------+
; Altera ; altera_fir_compiler_ii ; 20.1    ; N/A          ; N/A          ; |filter_test|LP:lp1 ; LP.v            ;
+--------+------------------------+---------+--------------+--------------+---------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |filter_test|LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                        ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                       ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                       ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                       ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                       ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                       ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                              ; Reason for Removal                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11|delay_signals[0][0]             ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][15]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][14]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][13]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][12]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][11]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][10]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][9]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][8]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][7]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][6]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][5]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][4]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][3]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][2]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][1]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9|delay_signals[0][0]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][15]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][14]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][13]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][12]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][11]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][10]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][9]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][8]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][7]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][6]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][5]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][4]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][3]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][2]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][1]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8|delay_signals[0][0]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][15]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][14]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][13]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][12]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][11]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][10]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][9]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][8]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][7]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][6]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][5]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][4]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][3]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][2]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][1]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][0]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][15]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][14]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][13]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][12]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][11]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][10]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][9]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][8]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][7]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][6]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][5]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][4]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][3]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][2]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][1]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][0]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][15]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][14]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][13]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][12]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][11]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][10]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][9]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][8]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][7]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][6]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][5]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][4]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][3]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][2]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][1]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][0]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][15]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][14]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][13]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][12]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][11]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][10]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][9]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][8]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][7]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][6]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][5]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][4]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][3]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][2]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][1]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][0]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][15]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][14]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][13]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][12]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][11]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][10]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][9]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][8]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][7]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][6]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][5]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][4]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][3]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][2]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][1]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][0]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][15]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][14]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][13]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][12]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][11]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][10]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][9]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][8]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][7]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][6]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][5]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][4]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][3]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][2]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][1]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][0]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][15]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][14]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][13]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][12]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][11]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][10]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][9]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][8]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][7]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][6]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][5]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][4]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][3]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][2]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][1]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][0]             ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[4][0]             ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[3][0]             ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[2][0]             ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[1][0]             ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0]             ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][15]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][13]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][12]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][11]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][10]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][7]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][6]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][5]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][15]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][14]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][13]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][12]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][11]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][10]           ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][9]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][8]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][7]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][6]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][5]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][4]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][3]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][2]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][1]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][0]            ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][15]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][13]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][12]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][11]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][10]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][7]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][6]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][5]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][15]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][13]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][12]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][11]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][10]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][7]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][6]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][5]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][15]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][13]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][12]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][11]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][10]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][7]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][6]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][5]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][15]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][13]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][12]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][11]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][10]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][7]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][6]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][5]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][15]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][13]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][12]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][11]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][10]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][7]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][6]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][5]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][15]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][13]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][12]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][11]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][10]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][7]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][6]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][5]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][15]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][13]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][12]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][11]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][10]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][7]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][6]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][5]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][15]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][13]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][12]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][11]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][10]    ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][7]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][6]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][5]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][15]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][13]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][10]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][5]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][15]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][13]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][10]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][5]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][15]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][13]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][10]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][5]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][15]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][13]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][10]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][5]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][15]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][13]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][10]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][5]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][15]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][13]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][10]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][5]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][15]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][13]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][10]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][5]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0]                                        ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][15]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][13]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][10]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][5]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][15]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][13]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][10]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][5]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][15]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][13]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][10]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][5]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][15]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][13]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][10]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][5]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][15]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][13]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][10]     ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][5]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                              ; Stuck at GND due to stuck port data_in      ;
; out[0]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[0]                                          ; Lost fanout                                 ;
; out[1]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[1]                                          ; Lost fanout                                 ;
; out[2]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[2]                                          ; Lost fanout                                 ;
; out[3]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[3]                                          ; Lost fanout                                 ;
; out[4]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[4]                                          ; Lost fanout                                 ;
; out[5]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[5]                                          ; Lost fanout                                 ;
; out[6]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[6]                                          ; Lost fanout                                 ;
; out[7]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[7]                                          ; Lost fanout                                 ;
; out[8]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[8]                                          ; Lost fanout                                 ;
; out[9]~reg0                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[9]                                          ; Lost fanout                                 ;
; out[10]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[10]                                         ; Lost fanout                                 ;
; out[11]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[11]                                         ; Lost fanout                                 ;
; out[12]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[12]                                         ; Lost fanout                                 ;
; out[13]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[13]                                         ; Lost fanout                                 ;
; out[14]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[14]                                         ; Lost fanout                                 ;
; out[15]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[15]                                         ; Lost fanout                                 ;
; out[16]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[16]                                         ; Lost fanout                                 ;
; out[17]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[17]                                         ; Lost fanout                                 ;
; out[18]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[18]                                         ; Lost fanout                                 ;
; out[19]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[19]                                         ; Lost fanout                                 ;
; out[20]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[20]                                         ; Lost fanout                                 ;
; out[21]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[21]                                         ; Lost fanout                                 ;
; out[22]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[22]                                         ; Lost fanout                                 ;
; out[23]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[23]                                         ; Lost fanout                                 ;
; out[24]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[24]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[24]                                         ; Lost fanout                                 ;
; out[25]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[25]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[25]                                         ; Lost fanout                                 ;
; out[26]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[26]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[26]                                         ; Lost fanout                                 ;
; out[27]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[27]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[27]                                         ; Lost fanout                                 ;
; out[28]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[28]                                         ; Lost fanout                                 ;
; out[29]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[29]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[29]                                         ; Lost fanout                                 ;
; out[30]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[30]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[30]                                         ; Lost fanout                                 ;
; out[31]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[31]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[31]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[28]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[0..33]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[32]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[29]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[0..31]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[31]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[29]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[0..30]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add11_o[0..16]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_1_sub_5_o[0..29]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_1_add_1_o[0..24]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_1_sub_3_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add10_o[0..16]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[0..28]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add9_o[0..16]                                          ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_5_o[0..25]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_sub_1_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_sub_3_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add8_o[0..16]                                          ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[0..28]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[28]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[27]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[0..27]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_add_5_o[0..22]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_add_5_o[0..26]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_add_1_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_3_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add6_o[0..16]                                          ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_add_5_o[23]                                  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_add_1_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_add_3_o[0..18]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add7_o[0..16]                                          ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[0..26]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add5_o[0..16]                                          ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[0..22]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_1_o[0..20]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][15]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[15]                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][14]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[14]                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][13]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[13]                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][12]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[12]                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][11]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[11]                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][10]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[10]                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][9]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[9]                                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][8]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[8]                                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][7]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[7]                                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][6]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[6]                                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][5]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[5]                                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][4]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[4]                                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][3]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[3]                                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][2]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[2]                                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][1]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[1]                                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][0]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[0]                                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][16]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[16]                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[0..27]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[27]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[23]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[0..26]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[0..26]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_1_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_3_o[0..20]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add3_o[0..16]                                          ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_add_5_o[0..25]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_1_o[0..20]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add2_o[0..16]                                          ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[0..22]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[0..20]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_sub_3_o[0..20]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][16]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][15]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][14]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][13]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][12]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][11]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][10]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][9]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][8]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][7]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][6]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][5]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][4]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][3]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][2]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][1]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][0]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_sub_1_o[0..18]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[0..16]                                          ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[21]                                 ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][16]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][15]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][14]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][13]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][12]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][11]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][10]           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][9]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][8]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][7]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][6]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][5]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][4]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][3]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][2]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][1]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][0]            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_1_o[0..19]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[0..16]                                          ; Lost fanout                                 ;
; out[32]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[32]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[0]                                          ; Lost fanout                                 ;
; out[33]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[33]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[1]                                          ; Lost fanout                                 ;
; out[34]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[34]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[2]                                          ; Lost fanout                                 ;
; out[35]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[35]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[3]                                          ; Lost fanout                                 ;
; out[36]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[36]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[4]                                          ; Lost fanout                                 ;
; out[37]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[37]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[5]                                          ; Lost fanout                                 ;
; out[38]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[38]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[6]                                          ; Lost fanout                                 ;
; out[39]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[39]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[7]                                          ; Lost fanout                                 ;
; out[40]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[40]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[8]                                          ; Lost fanout                                 ;
; out[41]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[41]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[9]                                          ; Lost fanout                                 ;
; out[42]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[42]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[10]                                         ; Lost fanout                                 ;
; out[43]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[43]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[11]                                         ; Lost fanout                                 ;
; out[44]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[44]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[12]                                         ; Lost fanout                                 ;
; out[45]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[45]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[13]                                         ; Lost fanout                                 ;
; out[46]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[46]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[14]                                         ; Lost fanout                                 ;
; out[47]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[47]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[15]                                         ; Lost fanout                                 ;
; out[48]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[48]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[16]                                         ; Lost fanout                                 ;
; out[49]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[49]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[17]                                         ; Lost fanout                                 ;
; out[50]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[50]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[18]                                         ; Lost fanout                                 ;
; out[51]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[51]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[19]                                         ; Lost fanout                                 ;
; out[52]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[52]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[20]                                         ; Lost fanout                                 ;
; out[53]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[53]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[21]                                         ; Lost fanout                                 ;
; out[54]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[54]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[22]                                         ; Lost fanout                                 ;
; out[55]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[55]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[23]                                         ; Lost fanout                                 ;
; out[56]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[56]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[24]                                         ; Lost fanout                                 ;
; out[57]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[57]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[25]                                         ; Lost fanout                                 ;
; out[58]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[58]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[26]                                         ; Lost fanout                                 ;
; out[59]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[59]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[27]                                         ; Lost fanout                                 ;
; out[60]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[60]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[28]                                         ; Lost fanout                                 ;
; out[61]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[61]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[29]                                         ; Lost fanout                                 ;
; out[62]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[62]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[30]                                         ; Lost fanout                                 ;
; out[63]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[63]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[31]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add2_2_o[29]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add3_0_o[0..33]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add2_0_o[29]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add2_1_o[32]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add2_0_o[0..28]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_0_o[27]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_1_o[28]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_0_o[0..26]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_0_o[22]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_1_o[26]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_0_o[0..21]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_0_sub_2_o[0..20]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_1_add_1_o[0..17]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_0_sub_2_o[21]                                  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_0_sub_0_o[0..16]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_1_add_1_o[18]                                  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_1_o[0..25]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_3_add_5_o[0..24]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_3_sub_1_o[0..18]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_3_sub_3_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_1_o[0..27]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_2_o[26]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_3_o[27]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_2_o[0..25]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_4_sub_3_o[0..23]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_5_sub_3_o[0..25]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_5_add_1_o[0..22]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_4_sub_3_o[24]                                  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_4_sub_1_o[0..22]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_3_o[0..26]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_6_add_5_o[0..24]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_7_add_3_o[0..25]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_7_add_1_o[0..17]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_6_add_5_o[25]                                  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_6_sub_1_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_6_add_3_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add2_1_o[0..31]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_2_o[31]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_3_o[30]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_2_o[0..30]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_4_o[28]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_5_o[30]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_4_o[0..27]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_9_sub_5_o[0..25]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_9_add_3_o[0..20]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_9_sub_1_o[0..18]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_5_o[0..29]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_11_sub_1_o[0..29]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_3_o[0..29]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_6_o[29]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_7_o[27]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_6_o[0..28]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_7_o[0..26]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add2_2_o[0..28]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_4_o[28]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_5_o[26]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_4_o[0..27]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_8_o[27]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_9_o[26]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_8_o[0..26]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_16_add_3_o[0..20]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_17_sub_5_o[0..26]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_17_add_3_o[0..21]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_17_add_1_o[0..18]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_16_add_3_o[21]                                 ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_16_add_1_o[0..20]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_9_o[0..25]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_18_add_3_o[0..19]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_19_sub_1_o[0..22]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_18_add_3_o[20]                                 ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_18_add_1_o[0..17]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_5_o[0..25]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_10_o[0..25]                                     ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_20_add_5_o[0..24]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_20_sub_1_o[0..18]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_20_sub_3_o[0..19]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_21_sub_1_o[0..18]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_22_sub_3_o[0..20]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_22_sub_1_o[0..18]                              ; Lost fanout                                 ;
; out[64]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[64]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[0]                                          ; Lost fanout                                 ;
; out[65]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[65]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[1]                                          ; Lost fanout                                 ;
; out[66]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[66]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[2]                                          ; Lost fanout                                 ;
; out[67]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[67]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[3]                                          ; Lost fanout                                 ;
; out[68]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[68]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[4]                                          ; Lost fanout                                 ;
; out[69]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[69]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[5]                                          ; Lost fanout                                 ;
; out[70]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[70]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[6]                                          ; Lost fanout                                 ;
; out[71]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[71]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[7]                                          ; Lost fanout                                 ;
; out[72]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[72]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[8]                                          ; Lost fanout                                 ;
; out[73]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[73]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[9]                                          ; Lost fanout                                 ;
; out[74]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[74]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[10]                                         ; Lost fanout                                 ;
; out[75]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[75]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[11]                                         ; Lost fanout                                 ;
; out[76]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[76]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[12]                                         ; Lost fanout                                 ;
; out[77]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[77]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[13]                                         ; Lost fanout                                 ;
; out[78]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[78]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[14]                                         ; Lost fanout                                 ;
; out[79]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[79]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[15]                                         ; Lost fanout                                 ;
; out[80]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[80]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[16]                                         ; Lost fanout                                 ;
; out[81]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[81]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[17]                                         ; Lost fanout                                 ;
; out[82]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[82]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[18]                                         ; Lost fanout                                 ;
; out[83]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[83]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[19]                                         ; Lost fanout                                 ;
; out[84]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[84]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[20]                                         ; Lost fanout                                 ;
; out[85]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[85]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[21]                                         ; Lost fanout                                 ;
; out[86]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[86]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[22]                                         ; Lost fanout                                 ;
; out[87]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[87]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[23]                                         ; Lost fanout                                 ;
; out[88]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[88]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[24]                                         ; Lost fanout                                 ;
; out[89]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[89]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[25]                                         ; Lost fanout                                 ;
; out[90]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[90]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[26]                                         ; Lost fanout                                 ;
; out[91]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[91]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[27]                                         ; Lost fanout                                 ;
; out[92]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[92]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[28]                                         ; Lost fanout                                 ;
; out[93]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[93]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[29]                                         ; Lost fanout                                 ;
; out[94]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[94]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[30]                                         ; Lost fanout                                 ;
; out[95]~reg0                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[95]                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[31]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add2_2_o[29]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add3_0_o[0..33]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add2_0_o[29]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add2_1_o[32]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add2_0_o[0..28]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_0_o[27]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_1_o[28]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_0_o[0..26]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_0_o[22]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_1_o[26]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_0_o[0..21]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_0_sub_3_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_1_sub_1_o[0..17]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_0_sub_3_o[20]                                  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_0_sub_1_o[0..18]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_1_sub_1_o[18]                                  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_1_o[0..25]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_2_add_5_o[0..23]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_3_sub_1_o[0..22]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_2_add_5_o[24]                                  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_2_sub_1_o[0..18]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_2_sub_3_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_1_o[0..27]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_2_o[27]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_3_o[27]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_2_o[0..26]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_4_add_3_o[0..19]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_5_sub_5_o[0..26]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_5_add_3_o[0..21]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_5_add_1_o[0..18]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_4_add_3_o[20]                                  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_4_add_1_o[0..17]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_3_o[0..26]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_6_add_3_o[0..21]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_6_add_1_o[0..20]                               ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add2_1_o[0..31]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_2_o[31]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_3_o[31]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_2_o[0..30]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_4_o[28]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_5_o[30]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_4_o[0..27]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_5_o[0..29]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_11_sub_1_o[0..29]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_3_o[0..30]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_6_o[30]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_7_o[28]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_6_o[0..29]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_13_sub_5_o[0..25]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_13_add_3_o[0..20]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_13_sub_1_o[0..18]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_7_o[0..27]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_15_add_3_o[0..25]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_15_add_1_o[0..17]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add2_2_o[0..28]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_4_o[28]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_5_o[27]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_4_o[0..27]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_8_o[27]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_9_o[26]                                         ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_8_o[0..26]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_16_add_5_o[0..24]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_17_sub_3_o[0..25]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_17_add_1_o[0..22]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_16_add_5_o[25]                                 ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_16_sub_1_o[0..19]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_16_add_3_o[0..19]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_9_o[0..25]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_18_sub_3_o[0..23]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_19_add_5_o[0..24]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_19_sub_1_o[0..18]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_19_sub_3_o[0..19]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_18_sub_3_o[24]                                 ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_18_sub_1_o[0..22]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_5_o[0..26]                                      ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_10_o[0..26]                                     ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_21_add_1_o[0..18]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_22_sub_2_o[0..21]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][15] ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][14] ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][13] ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][12] ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][11] ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][10] ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][9]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][8]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][7]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][6]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][5]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][4]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][3]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][2]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][1]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][0]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_22_sub_0_o[0..16]                              ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][15] ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][15] ; Lost fanout                                 ;
; filt_data_in[15]                                                                                                                                                           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][14] ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][14] ; Lost fanout                                 ;
; filt_data_in[14]                                                                                                                                                           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][13] ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][13] ; Lost fanout                                 ;
; filt_data_in[13]                                                                                                                                                           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][12] ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][12] ; Lost fanout                                 ;
; filt_data_in[12]                                                                                                                                                           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][11] ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][11] ; Lost fanout                                 ;
; filt_data_in[11]                                                                                                                                                           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][10] ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][10] ; Lost fanout                                 ;
; filt_data_in[10]                                                                                                                                                           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][9]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][9]  ; Lost fanout                                 ;
; filt_data_in[9]                                                                                                                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][8]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][8]  ; Lost fanout                                 ;
; filt_data_in[8]                                                                                                                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][7]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][7]  ; Lost fanout                                 ;
; filt_data_in[7]                                                                                                                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][6]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][6]  ; Lost fanout                                 ;
; filt_data_in[6]                                                                                                                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][5]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][5]  ; Lost fanout                                 ;
; filt_data_in[5]                                                                                                                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][4]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][4]  ; Lost fanout                                 ;
; filt_data_in[4]                                                                                                                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][3]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][3]  ; Lost fanout                                 ;
; filt_data_in[3]                                                                                                                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][2]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][2]  ; Lost fanout                                 ;
; filt_data_in[2]                                                                                                                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][1]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][1]  ; Lost fanout                                 ;
; filt_data_in[1]                                                                                                                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][0]  ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][0]  ; Lost fanout                                 ;
; filt_data_in[0]                                                                                                                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                            ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                             ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                           ; Lost fanout                                 ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                             ; Lost fanout                                 ;
; Total Number of Removed Registers = 4815                                                                                                                                   ;                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                              ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11|delay_signals[0][0]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[4][0],             ;
;                                                                                                                                                                            ; due to stuck port data_in      ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[3][0],             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[2][0],             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[1][0],             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16|delay_signals[0][0],             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][15],           ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][14],           ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][13],           ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][12],           ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][11],           ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][10],           ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][9],            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][8],            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][7],            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][6],            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][5],            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][4],            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][3],            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][2],            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][1],            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23|delay_signals[0][0],            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_gated_reg_q[0],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid,                                                              ;
;                                                                                                                                                                            ;                                ; out[0]~reg0,                                                                                                                                                                ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0],                                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[0],                                          ;
;                                                                                                                                                                            ;                                ; out[1]~reg0,                                                                                                                                                                ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1],                                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[1],                                          ;
;                                                                                                                                                                            ;                                ; out[2]~reg0,                                                                                                                                                                ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2],                                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[2],                                          ;
;                                                                                                                                                                            ;                                ; out[3]~reg0,                                                                                                                                                                ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3],                                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[3],                                          ;
;                                                                                                                                                                            ;                                ; out[4]~reg0,                                                                                                                                                                ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4],                                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[4],                                          ;
;                                                                                                                                                                            ;                                ; out[5]~reg0,                                                                                                                                                                ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5],                                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[5],                                          ;
;                                                                                                                                                                            ;                                ; out[6]~reg0,                                                                                                                                                                ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6],                                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[6],                                          ;
;                                                                                                                                                                            ;                                ; out[7]~reg0,                                                                                                                                                                ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7],                                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[7],                                          ;
;                                                                                                                                                                            ;                                ; out[8]~reg0,                                                                                                                                                                ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8],                                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[8],                                          ;
;                                                                                                                                                                            ;                                ; out[9]~reg0,                                                                                                                                                                ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9],                                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[9],                                          ;
;                                                                                                                                                                            ;                                ; out[10]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[10],                                         ;
;                                                                                                                                                                            ;                                ; out[11]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[11],                                         ;
;                                                                                                                                                                            ;                                ; out[12]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[12],                                         ;
;                                                                                                                                                                            ;                                ; out[13]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[13],                                         ;
;                                                                                                                                                                            ;                                ; out[14]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[14],                                         ;
;                                                                                                                                                                            ;                                ; out[15]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[15],                                         ;
;                                                                                                                                                                            ;                                ; out[16]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[16],                                         ;
;                                                                                                                                                                            ;                                ; out[17]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[17],                                         ;
;                                                                                                                                                                            ;                                ; out[18]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[18],                                         ;
;                                                                                                                                                                            ;                                ; out[19]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[19],                                         ;
;                                                                                                                                                                            ;                                ; out[20]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[20],                                         ;
;                                                                                                                                                                            ;                                ; out[21]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[21],                                         ;
;                                                                                                                                                                            ;                                ; out[22]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[22],                                         ;
;                                                                                                                                                                            ;                                ; out[23]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[23],                                         ;
;                                                                                                                                                                            ;                                ; out[24]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[24],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[24],                                         ;
;                                                                                                                                                                            ;                                ; out[25]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[25],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[25],                                         ;
;                                                                                                                                                                            ;                                ; out[26]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[26],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[26],                                         ;
;                                                                                                                                                                            ;                                ; out[27]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[27],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[27],                                         ;
;                                                                                                                                                                            ;                                ; out[28]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[28],                                         ;
;                                                                                                                                                                            ;                                ; out[29]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[29],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[29],                                         ;
;                                                                                                                                                                            ;                                ; out[30]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[30],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[30],                                         ;
;                                                                                                                                                                            ;                                ; out[31]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[31],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[31],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[33],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[32],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[29],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[31],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[31],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[29],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[30],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[29],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[25],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_add_5_o[22],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_add_5_o[21],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_add_5_o[20],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_add_5_o[19],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_add_1_o[19],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add7_o[16],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[23],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[26],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[25],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[24],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[23],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[22],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[21],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[20],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_1_o[19],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add3_o[16],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add3_o[15],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add3_o[14],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[20],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[19],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[18],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[17],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[16],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[15],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[14],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][16],           ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][15],           ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][14],           ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[16],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[15],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[14],                                             ;
;                                                                                                                                                                            ;                                ; out[32]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[32],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[0],                                          ;
;                                                                                                                                                                            ;                                ; out[33]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[33],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[1],                                          ;
;                                                                                                                                                                            ;                                ; out[34]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[34],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[2],                                          ;
;                                                                                                                                                                            ;                                ; out[35]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[35],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[3],                                          ;
;                                                                                                                                                                            ;                                ; out[36]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[36],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[4],                                          ;
;                                                                                                                                                                            ;                                ; out[37]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[37],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[5],                                          ;
;                                                                                                                                                                            ;                                ; out[38]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[38],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[6],                                          ;
;                                                                                                                                                                            ;                                ; out[39]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[39],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[7],                                          ;
;                                                                                                                                                                            ;                                ; out[40]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[40],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[8],                                          ;
;                                                                                                                                                                            ;                                ; out[41]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[41],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[9],                                          ;
;                                                                                                                                                                            ;                                ; out[42]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[42],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[10],                                         ;
;                                                                                                                                                                            ;                                ; out[43]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[43],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[11],                                         ;
;                                                                                                                                                                            ;                                ; out[44]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[44],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[12],                                         ;
;                                                                                                                                                                            ;                                ; out[45]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[45],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[13],                                         ;
;                                                                                                                                                                            ;                                ; out[46]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[46],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[14],                                         ;
;                                                                                                                                                                            ;                                ; out[47]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[47],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[15],                                         ;
;                                                                                                                                                                            ;                                ; out[48]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[48],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[16],                                         ;
;                                                                                                                                                                            ;                                ; out[49]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[49],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[17],                                         ;
;                                                                                                                                                                            ;                                ; out[50]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[50],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[18],                                         ;
;                                                                                                                                                                            ;                                ; out[51]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[51],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[19],                                         ;
;                                                                                                                                                                            ;                                ; out[52]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[52],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[20],                                         ;
;                                                                                                                                                                            ;                                ; out[53]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[53],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[21],                                         ;
;                                                                                                                                                                            ;                                ; out[54]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[54],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[22],                                         ;
;                                                                                                                                                                            ;                                ; out[55]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[55],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[23],                                         ;
;                                                                                                                                                                            ;                                ; out[56]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[56],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[24],                                         ;
;                                                                                                                                                                            ;                                ; out[57]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[57],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[25],                                         ;
;                                                                                                                                                                            ;                                ; out[58]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[58],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[26],                                         ;
;                                                                                                                                                                            ;                                ; out[59]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[59],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[27],                                         ;
;                                                                                                                                                                            ;                                ; out[60]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[60],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[28],                                         ;
;                                                                                                                                                                            ;                                ; out[61]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[61],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[29],                                         ;
;                                                                                                                                                                            ;                                ; out[62]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[62],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[30],                                         ;
;                                                                                                                                                                            ;                                ; out[63]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[63],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add4_0_o[31],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add2_2_o[29],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add3_0_o[33],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add2_0_o[29],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add2_1_o[32],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add2_0_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_0_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_1_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_0_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_0_o[25],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_0_o[24],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_0_o[22],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_1_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_0_sub_2_o[20],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_0_sub_2_o[19],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_0_sub_2_o[18],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_0_sub_2_o[17],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_0_sub_2_o[16],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_0_sub_2_o[15],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_2_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_3_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_2_o[25],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_2_o[24],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_2_o[23],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_4_sub_3_o[23],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_4_sub_3_o[22],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_4_sub_3_o[21],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_4_sub_3_o[20],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_4_sub_3_o[19],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_4_sub_3_o[18],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_4_sub_3_o[17],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_4_sub_3_o[16],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_6_add_5_o[24],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_6_add_5_o[23],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_6_add_5_o[22],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_6_add_5_o[21],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_6_add_5_o[20],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_6_add_5_o[19],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_6_add_5_o[18],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_6_sub_1_o[19],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_2_o[31],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_3_o[30],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_2_o[30],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_2_o[29],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_2_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_4_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_5_o[30],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_4_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_4_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_6_o[29],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_7_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_6_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_6_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_4_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_5_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_4_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add1_4_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_8_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_9_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_8_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_8_o[25],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_8_o[24],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_16_add_3_o[20],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_16_add_3_o[19],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_16_add_3_o[18],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_16_add_3_o[17],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_16_add_3_o[16],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_16_add_3_o[15],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_18_add_3_o[19],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_18_add_3_o[18],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_18_add_3_o[17],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_10_o[25],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_10_o[24],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_10_o[23],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_10_o[22],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_10_o[21],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_10_o[20],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_add0_10_o[19],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_20_add_5_o[24],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_20_add_5_o[23],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_20_add_5_o[22],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_20_add_5_o[21],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_20_sub_1_o[18],                                 ;
;                                                                                                                                                                            ;                                ; out[64]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[64],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[0],                                          ;
;                                                                                                                                                                            ;                                ; out[65]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[65],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[1],                                          ;
;                                                                                                                                                                            ;                                ; out[66]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[66],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[2],                                          ;
;                                                                                                                                                                            ;                                ; out[67]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[67],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[3],                                          ;
;                                                                                                                                                                            ;                                ; out[68]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[68],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[4],                                          ;
;                                                                                                                                                                            ;                                ; out[69]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[69],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[5],                                          ;
;                                                                                                                                                                            ;                                ; out[70]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[70],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[6],                                          ;
;                                                                                                                                                                            ;                                ; out[71]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[71],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[7],                                          ;
;                                                                                                                                                                            ;                                ; out[72]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[72],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[8],                                          ;
;                                                                                                                                                                            ;                                ; out[73]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[73],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[9],                                          ;
;                                                                                                                                                                            ;                                ; out[74]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[74],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[10],                                         ;
;                                                                                                                                                                            ;                                ; out[75]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[75],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[11],                                         ;
;                                                                                                                                                                            ;                                ; out[76]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[76],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[12],                                         ;
;                                                                                                                                                                            ;                                ; out[77]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[77],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[13],                                         ;
;                                                                                                                                                                            ;                                ; out[78]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[78],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[14],                                         ;
;                                                                                                                                                                            ;                                ; out[79]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[79],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[15],                                         ;
;                                                                                                                                                                            ;                                ; out[80]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[80],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[16],                                         ;
;                                                                                                                                                                            ;                                ; out[81]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[81],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[17],                                         ;
;                                                                                                                                                                            ;                                ; out[82]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[82],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[18],                                         ;
;                                                                                                                                                                            ;                                ; out[83]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[83],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[19],                                         ;
;                                                                                                                                                                            ;                                ; out[84]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[84],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[20],                                         ;
;                                                                                                                                                                            ;                                ; out[85]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[85],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[21],                                         ;
;                                                                                                                                                                            ;                                ; out[86]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[86],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[22],                                         ;
;                                                                                                                                                                            ;                                ; out[87]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[87],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[23],                                         ;
;                                                                                                                                                                            ;                                ; out[88]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[88],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[24],                                         ;
;                                                                                                                                                                            ;                                ; out[89]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[89],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[25],                                         ;
;                                                                                                                                                                            ;                                ; out[90]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[90],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[26],                                         ;
;                                                                                                                                                                            ;                                ; out[91]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[91],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[27],                                         ;
;                                                                                                                                                                            ;                                ; out[92]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[92],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[28],                                         ;
;                                                                                                                                                                            ;                                ; out[93]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[93],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[29],                                         ;
;                                                                                                                                                                            ;                                ; out[94]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[94],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[30],                                         ;
;                                                                                                                                                                            ;                                ; out[95]~reg0,                                                                                                                                                               ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[95],                                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add4_0_o[31],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add2_2_o[29],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add3_0_o[33],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add2_0_o[29],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add2_1_o[32],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add2_0_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_0_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_1_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_0_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_0_o[25],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_0_o[24],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_0_o[22],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_1_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_0_sub_3_o[19],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_0_sub_3_o[18],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_0_sub_3_o[17],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_0_sub_3_o[16],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_0_sub_3_o[15],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_2_add_5_o[23],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_2_add_5_o[22],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_2_add_5_o[21],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_2_add_5_o[20],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_2_sub_1_o[18],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_2_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_3_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_2_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_2_o[25],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_2_o[24],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_2_o[23],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_4_add_3_o[19],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_4_add_3_o[18],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_4_add_3_o[17],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_4_add_3_o[16],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_4_add_3_o[15],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_4_add_3_o[14],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_6_add_3_o[18],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_6_add_3_o[17],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_2_o[31],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_3_o[31],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_2_o[30],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_2_o[29],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_2_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_2_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_4_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_5_o[30],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_4_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_4_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_6_o[30],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_7_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_6_o[29],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_6_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_4_o[28],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_5_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_4_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_4_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add1_4_o[25],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_8_o[27],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_9_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_8_o[26],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_8_o[25],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_8_o[24],                                         ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_16_add_5_o[24],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_16_add_5_o[23],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_16_add_5_o[22],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_16_add_5_o[21],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_16_add_5_o[20],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_16_add_5_o[19],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_16_add_5_o[18],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_16_sub_1_o[19],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_18_sub_3_o[23],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_18_sub_3_o[22],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_18_sub_3_o[21],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_18_sub_3_o[20],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_18_sub_3_o[19],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_18_sub_3_o[18],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_10_o[26],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_10_o[25],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_10_o[24],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_10_o[23],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_10_o[22],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_10_o[21],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_add0_10_o[20],                                        ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][15], ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][14], ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][13], ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][12], ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][11], ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][10], ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][9]   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_sub_3_o[19]                                 ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][16],           ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][15],           ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][14],           ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][13],           ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[16],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[15],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[14],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[13]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_22_sub_1_o[18]                                 ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][15], ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][14], ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][13], ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][12], ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][11]  ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_5_o[24]                                  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_sub_1_o[19],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add8_o[16],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add8_o[15],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add8_o[14]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][15]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][15],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][15],     ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_16_add_1_o[20],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_16_add_1_o[19]                                  ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_3_o[18]                                  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add6_o[15],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add6_o[14],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add6_o[13],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add6_o[12]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][7]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][7],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][7],      ;
;                                                                                                                                                                            ;                                ; filt_data_in[7]                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][0]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][0],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][0],      ;
;                                                                                                                                                                            ;                                ; filt_data_in[0]                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][1]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][1],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][1],      ;
;                                                                                                                                                                            ;                                ; filt_data_in[1]                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][2]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][2],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][2],      ;
;                                                                                                                                                                            ;                                ; filt_data_in[2]                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][3]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][3],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][3],      ;
;                                                                                                                                                                            ;                                ; filt_data_in[3]                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][4]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][4],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][4],      ;
;                                                                                                                                                                            ;                                ; filt_data_in[4]                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][5]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][5],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][5],      ;
;                                                                                                                                                                            ;                                ; filt_data_in[5]                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][6]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][6],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][6],      ;
;                                                                                                                                                                            ;                                ; filt_data_in[6]                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][15]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][15],    ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_6_add_3_o[20],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_6_add_3_o[19]                                   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][8]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][8],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][8],      ;
;                                                                                                                                                                            ;                                ; filt_data_in[8]                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][9]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][9],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][9],      ;
;                                                                                                                                                                            ;                                ; filt_data_in[9]                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][10]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][10],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][10],     ;
;                                                                                                                                                                            ;                                ; filt_data_in[10]                                                                                                                                                            ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][11]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][11],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][11],     ;
;                                                                                                                                                                            ;                                ; filt_data_in[11]                                                                                                                                                            ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][12]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][12],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][12],     ;
;                                                                                                                                                                            ;                                ; filt_data_in[12]                                                                                                                                                            ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][13]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][13],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][13],     ;
;                                                                                                                                                                            ;                                ; filt_data_in[13]                                                                                                                                                            ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][14]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][14],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][14],     ;
;                                                                                                                                                                            ;                                ; filt_data_in[14]                                                                                                                                                            ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][15]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11|delay_signals[0][15],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12|delay_signals[0][15],     ;
;                                                                                                                                                                            ;                                ; filt_data_in[15]                                                                                                                                                            ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][15]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][15],    ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_6_add_1_o[20],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_6_add_1_o[19]                                   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_9_sub_5_o[24]                                  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_9_add_3_o[20],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_9_add_3_o[19],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_9_add_3_o[18]                                   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_17_sub_5_o[25]                                 ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_17_add_3_o[21],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_17_add_3_o[20],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_17_add_3_o[19]                                  ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_22_sub_3_o[19]                                 ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][15], ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][14], ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][13]  ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_5_sub_5_o[25]                                  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_5_add_3_o[21],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_5_add_3_o[20],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_5_add_3_o[19]                                   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_13_sub_5_o[24]                                 ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_13_add_3_o[20],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_13_add_3_o[19],                                 ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_13_add_3_o[18]                                  ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][15]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][15],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][15]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][11]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][11],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][11]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][10]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][10],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][10]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][9]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][9],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][9]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][8]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][8],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][8]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][7]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][7],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][7]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][6]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][6],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][6]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][5]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][5],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][5]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][4]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][4],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][4]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][3]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][3],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][3]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][2]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][2],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][2]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][1]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][1],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][1]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][0]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][0],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][0]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][15]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][15],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][15]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][14]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][14],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][14]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][13]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][13],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][13]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][12]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][12],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][12]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][11]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][11],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][11]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][10]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][10],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][10]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][13]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][13],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][13]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][3]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][3],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][3]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][5]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][5],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][5]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][6]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][6],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][6]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][7]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][7],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][7]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][8]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][8],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][8]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][9]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][9],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][9]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][10]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][10],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][10]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][12]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][12],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][12]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][12]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][12],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][12]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][14]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][14],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][14]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][12]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][12],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][12]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][2]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][2],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][2]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][1]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][1],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][1]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][0]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][0],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][0]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][4]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][4],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][4]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][14]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][14],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][14]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5|delay_signals[0][13]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11|delay_signals[0][13],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12|delay_signals[0][13]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[18]                                  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add2_o[15],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add2_o[14]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][4]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][4],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][4]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][3]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][3],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][3]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][2]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][2],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][2]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][1]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][1],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][1]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][0]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][0],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][0]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_1_sub_3_o[18]                                  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add10_o[15],                                            ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add10_o[14]                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_sub_3_o[18]                                  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add8_o[13],                                             ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add8_o[12]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_add_5_o[25]                                  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_add_1_o[19],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add6_o[16]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[21]                                  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_1_o[20],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[16]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_add_5_o[24]                                  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_1_o[20],                                  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add2_o[16]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][5]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][5],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][5]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][8]  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][8],  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][8]   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][7]  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][7],  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][7]   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][6]  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][6],  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][6]   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][5]  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][5],  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][5]   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][4]  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][4],  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][4]   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][3]  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][3],  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][3]   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][2]  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][2],  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][2]   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][1]  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][1],  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][1]   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][0]  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][0],  ;
;                                                                                                                                                                            ;                                ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11|delay_signals[0][0]   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][15]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][15],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][15]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][8]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][8],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][8]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][7]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][7],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][7]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][6]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][6],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][6]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][5]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][5],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][5]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][4]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][4],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][4]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][3]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][3],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][3]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][2]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][2],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][2]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][1]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][1],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][1]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][0]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][0],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][0]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4|delay_signals[0][9]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11|delay_signals[0][9],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12|delay_signals[0][9]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][14]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][14],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][14]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][13]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][13],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][13]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6|delay_signals[0][11]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11|delay_signals[0][11],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12|delay_signals[0][11]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][11]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][11],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][11]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][10]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][10],     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][10]      ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][9]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][9],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][9]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][8]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][8],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][8]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][7]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][7],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][7]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3|delay_signals[0][6]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11|delay_signals[0][6],      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12|delay_signals[0][6]       ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][10]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][10]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][14]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][14]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][15]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][15]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][0]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][0]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][1]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][1]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][2]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][2]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][3]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][3]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][4]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][4]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][5]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][5]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][6]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][6]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][7]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][7]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_1_add_1_o[24]                                  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add10_o[16]                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][8]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][8]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][9]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][9]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][13]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][13]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][11]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][11]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][12]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][12]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_4_add_3_o[17]                                  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add7_o[15]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][13]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][13]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][15]           ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[15]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][14]           ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[14]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][13]           ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[13]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][12]           ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[12]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][11]           ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[11]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][10]           ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[10]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][9]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[9]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][8]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[8]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][7]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[7]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][8]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][8]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][2]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][2]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][3]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][3]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][4]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][4]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][5]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][5]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][6]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][6]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][7]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][7]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][15]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][15]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][14]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][14]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][13]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][13]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][12]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][12]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][11]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][11]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][10]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][10]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][9]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][9]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][6]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[6]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][7]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][7]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][6]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][6]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][5]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][5]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][4]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][4]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][3]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][3]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][2]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][2]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][1]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][1]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2|delay_signals[0][0]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11|delay_signals[0][0]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][8]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][8]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][9]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][9]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][10]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][10]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][11]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][11]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][12]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][12]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][5]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][5]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][7]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[7]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][6]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[6]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][5]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[5]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][4]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[4]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][3]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[3]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][2]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[2]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][1]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[1]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][0]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[0]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_3_add_5_o[24]                                  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo1_mtree_mult1_3_sub_1_o[18]                                   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][1]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][1]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][2]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][2]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][3]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][3]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][4]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][4]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][8]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[8]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][6]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][6]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_19_add_5_o[24]                                 ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo2_mtree_mult1_19_sub_1_o[18]                                  ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][10] ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][10]  ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13|delay_signals[0][9]  ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12|delay_signals[0][9]   ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][7]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][7]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][8]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][8]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][9]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][9]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][10]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][10]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][11]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][11]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][12]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][12]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][13]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][13]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][14]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][14]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][15]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][15]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][8]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[8]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][5]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[5]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][4]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[4]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][3]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[3]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][2]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[2]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][1]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[1]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12|delay_signals[0][0]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add4_o[0]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][14]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][14]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][15]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11|delay_signals[0][15]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22|delay_signals[0][0]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11|delay_signals[0][0]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][12]           ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[12]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][11]           ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[11]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][10]           ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[10]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][9]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[9]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][1]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][1]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][7]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[7]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][6]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[6]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][5]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[5]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][4]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[4]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][3]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[3]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][2]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[2]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][1]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[1]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13|delay_signals[0][0]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add0_o[0]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][13]           ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[13]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][12]           ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[12]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][11]           ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[11]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][10]           ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[10]                                              ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13|delay_signals[0][9]            ; Lost Fanouts                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_sym_add1_o[9]                                               ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][11]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][11]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][8]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][8]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][7]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][7]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][6]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][6]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][5]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][5]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][4]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][4]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][3]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][3]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][2]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][2]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][1]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][1]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][0]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][0]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][15]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][15]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][14]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][14]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][13]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][13]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][12]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][12]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][9]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][9]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][10]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][10]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][9]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][9]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][8]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][8]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][7]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][7]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][6]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][6]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][5]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][5]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][4]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][4]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][3]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][3]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][2]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][2]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][1]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][1]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][0]             ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11|delay_signals[0][0]       ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][7]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][7]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][8]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][8]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][7]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][7]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][4]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][4]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][3]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][3]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][2]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][2]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][1]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][1]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][0]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][0]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][6]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][6]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][14]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][14]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][13]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][13]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][12]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][12]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][11]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][11]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][10]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][10]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][9]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][9]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][8]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][8]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][9]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][9]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][6]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][6]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][5]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][5]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][4]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][4]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][3]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][3]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][2]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][2]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][1]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][1]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15|delay_signals[0][0]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11|delay_signals[0][0]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][15]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][15]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][14]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][14]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][13]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][13]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][12]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][12]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][11]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][11]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11|delay_signals[0][10]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11|delay_signals[0][10]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][3]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][3]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][6]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][6]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][7]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][7]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][8]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][8]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][9]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][9]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][10]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][10]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][11]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][11]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][12]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][12]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][13]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][13]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][14]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][14]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][15]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][15]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][0]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][0]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][1]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][1]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][2]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][2]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][5]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][5]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][4]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][4]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][5]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][5]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][6]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][6]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][7]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][7]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][8]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][8]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][9]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][9]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][10]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][10]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][11]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][11]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][12]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][12]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][13]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][13]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][14]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][14]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19|delay_signals[0][15]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11|delay_signals[0][15]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20|delay_signals[0][0]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11|delay_signals[0][0]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][8]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][8]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][10]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][10]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][11]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][11]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][12]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][12]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][13]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][13]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][14]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][14]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][0]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][0]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][1]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][1]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][2]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][2]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][3]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][3]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][4]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][4]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][5]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][5]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][6]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][6]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][7]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][7]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16|delay_signals[0][5]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11|delay_signals[0][5]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][9]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][9]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][10]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][10]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][11]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][11]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][12]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][12]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][13]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][13]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][14]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][14]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][15]           ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11|delay_signals[0][15]     ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][0]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][0]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][1]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][1]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][2]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][2]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][3]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][3]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][4]            ; Stuck at GND                   ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11|delay_signals[0][4]      ;
;                                                                                                                                                                            ; due to stuck port clock_enable ;                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Source assignments for LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                         ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                         ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                         ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                         ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                         ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                         ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                         ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                         ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                         ;
+-----------------+-------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                 ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                  ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                  ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                  ;
+-----------------------------------------+--------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst ;
+---------------------+--------------+-------------------------------------------------------------+
; Parameter Name      ; Value        ; Type                                                        ;
+---------------------+--------------+-------------------------------------------------------------+
; INWIDTH             ; 16           ; Signed Integer                                              ;
; OUT_WIDTH_UNTRIMMED ; 35           ; Signed Integer                                              ;
; BANKINWIDTH         ; 0            ; Signed Integer                                              ;
; REM_LSB_BIT_g       ; 0            ; Signed Integer                                              ;
; REM_LSB_TYPE_g      ; trunc        ; String                                                      ;
; REM_MSB_BIT_g       ; 3            ; Signed Integer                                              ;
; REM_MSB_TYPE_g      ; trunc        ; String                                                      ;
; PHYSCHANIN          ; 1            ; Signed Integer                                              ;
; PHYSCHANOUT         ; 3            ; Signed Integer                                              ;
; CHANSPERPHYIN       ; 1            ; Signed Integer                                              ;
; CHANSPERPHYOUT      ; 1            ; Signed Integer                                              ;
; OUTPUTFIFODEPTH     ; 16           ; Signed Integer                                              ;
; USE_PACKETS         ; 0            ; Signed Integer                                              ;
; MODE_WIDTH          ; 0            ; Signed Integer                                              ;
; ENABLE_BACKPRESSURE ; false        ; Enumerated                                                  ;
; LOG2_CHANSPERPHYOUT ; 1            ; Signed Integer                                              ;
; NUMCHANS            ; 1            ; Signed Integer                                              ;
; DEVICE_FAMILY       ; Cyclone IV E ; String                                                      ;
; COMPLEX_CONST       ; 1            ; Signed Integer                                              ;
+---------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width_g         ; 16    ; Signed Integer                                                                                                    ;
; data_width      ; 16    ; Signed Integer                                                                                                    ;
; data_port_count ; 1     ; Signed Integer                                                                                                    ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; width_g               ; 96    ; Signed Integer                                                                                                  ;
; data_width            ; 32    ; Signed Integer                                                                                                  ;
; data_port_count       ; 3     ; Signed Integer                                                                                                  ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                  ;
; fifo_depth_g          ; 16    ; Signed Integer                                                                                                  ;
; have_counter_g        ; false ; Enumerated                                                                                                      ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                  ;
; use_packets           ; 0     ; Signed Integer                                                                                                  ;
; enable_backpressure_g ; false ; Enumerated                                                                                                      ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr1_q_12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr2_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 10           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 26           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_2eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr4_q_12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr5_q_12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr7_q_11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr8 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 28           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_6eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr9 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 14           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 30           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_1eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr11_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 13           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 29           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_8eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                          ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                                                                                                ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                ;
; LPM_WIDTHP                                     ; 28           ; Signed Integer                                                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                       ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_6eu     ; Untyped                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                       ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                          ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; LPM_WIDTHA                                     ; 11           ; Signed Integer                                                                                                                ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                ;
; LPM_WIDTHP                                     ; 27           ; Signed Integer                                                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                       ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                       ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                          ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; LPM_WIDTHA                                     ; 11           ; Signed Integer                                                                                                                ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                ;
; LPM_WIDTHP                                     ; 27           ; Signed Integer                                                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                       ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                       ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr16 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr16_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr18_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr19 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr19_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr20 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr21_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr22 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr22_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr3_q_12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr6_q_12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                        ;
; depth          ; 1     ; Signed Integer                                                                                                                                                        ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                            ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_15_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 11           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 27           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_14_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 11           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 27           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_4eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_13_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 28           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_6eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_12_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 13           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 29           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_8eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_10_component ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                           ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                 ;
; LPM_WIDTHA                                     ; 14           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHP                                     ; 30           ; Signed Integer                                                                                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                        ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                        ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                 ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_1eu     ; Untyped                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                        ;
+------------------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                          ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                                                                                                ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                ;
; LPM_WIDTHP                                     ; 28           ; Signed Integer                                                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                       ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_6eu     ; Untyped                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                       ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr15_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr17_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_2_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                          ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; LPM_WIDTHA                                     ; 10           ; Signed Integer                                                                                                                ;
; LPM_WIDTHB                                     ; 16           ; Signed Integer                                                                                                                ;
; LPM_WIDTHP                                     ; 26           ; Signed Integer                                                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                       ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_2eu     ; Untyped                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                       ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_11 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_11 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr23 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 17    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add1_q_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 17    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr20_q_11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                                                                         ;
; depth          ; 1     ; Signed Integer                                                                                                                                                         ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                             ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add4_q_12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 17    ; Signed Integer                                                                                                                                                  ;
; depth          ; 1     ; Signed Integer                                                                                                                                                  ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                      ;
; reset_kind     ; ASYNC ; String                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                          ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; LPM_WIDTHA                                     ; 10           ; Signed Integer                                                                                                                ;
; LPM_WIDTHB                                     ; 17           ; Signed Integer                                                                                                                ;
; LPM_WIDTHP                                     ; 27           ; Signed Integer                                                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                       ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_5eu     ; Untyped                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                       ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                          ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                                                                                                ;
; LPM_WIDTHB                                     ; 17           ; Signed Integer                                                                                                                ;
; LPM_WIDTHP                                     ; 29           ; Signed Integer                                                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                       ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_9eu     ; Untyped                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                       ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                                          ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; LPM_WIDTHA                                     ; 14           ; Signed Integer                                                                                                                ;
; LPM_WIDTHB                                     ; 17           ; Signed Integer                                                                                                                ;
; LPM_WIDTHP                                     ; 31           ; Signed Integer                                                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Signed Integer                                                                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                                       ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                                                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER                                 ; mult_3eu     ; Untyped                                                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                                       ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                 ;
; depth          ; 5     ; Signed Integer                                                                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:2:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 35    ; Signed Integer                                                                                                                             ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                             ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                     ;
; rem_msb_bit_g  ; 3     ; Signed Integer                                                                                                                             ;
; rem_msb_type_g ; trunc ; String                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:1:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 35    ; Signed Integer                                                                                                                             ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                             ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                     ;
; rem_msb_bit_g  ; 3     ; Signed Integer                                                                                                                             ;
; rem_msb_type_g ; trunc ; String                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 35    ; Signed Integer                                                                                                                             ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                             ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                     ;
; rem_msb_bit_g  ; 3     ; Signed Integer                                                                                                                             ;
; rem_msb_type_g ; trunc ; String                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                            ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                             ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 17                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 26                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component ;
;     -- LPM_WIDTHA                     ; 14                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 30                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 29                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component  ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component  ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 27                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component  ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 27                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_15_component ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 27                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_14_component ;
;     -- LPM_WIDTHA                     ; 11                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 27                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_13_component ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_12_component ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 29                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_10_component ;
;     -- LPM_WIDTHA                     ; 14                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 30                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component  ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 28                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo1_mtree_mult1_2_component  ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 26                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component  ;
;     -- LPM_WIDTHA                     ; 10                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 27                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component  ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 29                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
; Entity Instance                       ; LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component  ;
;     -- LPM_WIDTHA                     ; 14                                                                                                                                                ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                ;
;     -- LPM_WIDTHP                     ; 31                                                                                                                                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                ;
;     -- USE_EAB                        ; OFF                                                                                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LP:lp1"                                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ast_source_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 114                         ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Nov 28 12:22:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off filter_test -c filter_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file DPRAM.v
    Info (12023): Found entity 1: DPRAM File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/DPRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram_test.v
    Info (12023): Found entity 1: RAM File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file filter_test.v
    Info (12023): Found entity 1: filter_test File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file LP.v
    Info (12023): Found entity 1: LP File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file LP/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (lp) File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file LP/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 0 entities, in source file LP/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (lp) File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file LP/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (lp) File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file LP/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file LP/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file LP/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file LP/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file LP/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file LP/LP_0002_rtl_core.vhd
    Info (12022): Found design unit 1: LP_0002_rtl_core-normal File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 49
    Info (12023): Found entity 1: LP_0002_rtl_core File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file LP/LP_0002_ast.vhd
    Info (12022): Found design unit 1: LP_0002_ast-struct File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: LP_0002_ast File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file LP/LP_0002.vhd
    Info (12022): Found design unit 1: LP_0002-syn File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd Line: 33
    Info (12023): Found entity 1: LP_0002 File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file Modelsim/filter_test_tb.v
    Info (12023): Found entity 1: filter_test_tb File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/Modelsim/filter_test_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file filtered_ram.v
    Info (12023): Found entity 1: filtered_ram File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filtered_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file delays_ram.v
    Info (12023): Found entity 1: delays_ram File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/delays_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file output_ram.v
    Info (12023): Found entity 1: output_ram File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file processed_ram.v
    Info (12023): Found entity 1: processed_ram File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/processed_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sum_ram.v
    Info (12023): Found entity 1: sum_ram File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/sum_ram.v Line: 40
Info (12127): Elaborating entity "filter_test" for the top level hierarchy
Info (12128): Elaborating entity "LP" for hierarchy "LP:lp1" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 25
Info (12128): Elaborating entity "LP_0002" for hierarchy "LP:lp1|LP_0002:lp_inst" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at LP_0002.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd Line: 54
Info (12128): Elaborating entity "LP_0002_ast" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at LP_0002_ast.vhd(210): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd Line: 210
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd Line: 137
Info (12128): Elaborating entity "LP_0002_rtl_core" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd Line: 220
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_11" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1057
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1154
Info (12130): Elaborated megafunction instantiation "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1154
Info (12133): Instantiated megafunction "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component" with the following parameter: File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1154
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_2eu.tdf
    Info (12023): Found entity 1: mult_2eu File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_2eu.tdf Line: 29
Info (12128): Elaborating entity "mult_2eu" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_20_component|mult_2eu:auto_generated" File: /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1537
Info (12130): Elaborated megafunction instantiation "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1537
Info (12133): Instantiated megafunction "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component" with the following parameter: File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1537
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6eu.tdf
    Info (12023): Found entity 1: mult_6eu File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_6eu.tdf Line: 29
Info (12128): Elaborating entity "mult_6eu" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component|mult_6eu:auto_generated" File: /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1639
Info (12130): Elaborated megafunction instantiation "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1639
Info (12133): Instantiated megafunction "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component" with the following parameter: File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1639
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1eu.tdf
    Info (12023): Found entity 1: mult_1eu File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_1eu.tdf Line: 29
Info (12128): Elaborating entity "mult_1eu" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component|mult_1eu:auto_generated" File: /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1725
Info (12130): Elaborated megafunction instantiation "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1725
Info (12133): Instantiated megafunction "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component" with the following parameter: File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1725
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_8eu.tdf
    Info (12023): Found entity 1: mult_8eu File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_8eu.tdf Line: 29
Info (12128): Elaborating entity "mult_8eu" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_10_component|mult_8eu:auto_generated" File: /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1771
Info (12130): Elaborated megafunction instantiation "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1771
Info (12133): Instantiated megafunction "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component" with the following parameter: File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1771
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1804
Info (12130): Elaborated megafunction instantiation "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1804
Info (12133): Instantiated megafunction "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component" with the following parameter: File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1804
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_4eu.tdf
    Info (12023): Found entity 1: mult_4eu File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_4eu.tdf Line: 29
Info (12128): Elaborating entity "mult_4eu" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_8_component|mult_4eu:auto_generated" File: /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1876
Info (12130): Elaborated megafunction instantiation "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1876
Info (12133): Instantiated megafunction "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component" with the following parameter: File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 1876
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_memread_q_11" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 3403
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_sym_add0_q_13" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 3431
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 3777
Info (12130): Elaborated megafunction instantiation "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 3777
Info (12133): Instantiated megafunction "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component" with the following parameter: File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 3777
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_5eu.tdf
    Info (12023): Found entity 1: mult_5eu File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_5eu.tdf Line: 29
Info (12128): Elaborating entity "mult_5eu" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_6_component|mult_5eu:auto_generated" File: /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 4053
Info (12130): Elaborated megafunction instantiation "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 4053
Info (12133): Instantiated megafunction "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component" with the following parameter: File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 4053
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "29"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9eu.tdf
    Info (12023): Found entity 1: mult_9eu File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_9eu.tdf Line: 29
Info (12128): Elaborating entity "mult_9eu" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_2_component|mult_9eu:auto_generated" File: /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "LPM_MULT" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 4171
Info (12130): Elaborated megafunction instantiation "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 4171
Info (12133): Instantiated megafunction "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component" with the following parameter: File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 4171
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "2"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MULT"
    Info (12134): Parameter "LPM_HINT" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_3eu.tdf
    Info (12023): Found entity 1: mult_3eu File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/db/mult_3eu.tdf Line: 29
Info (12128): Elaborating entity "mult_3eu" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component|mult_3eu:auto_generated" File: /home/manav/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "dspba_delay" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|LP_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_rtl_core.vhd Line: 4248
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "LP:lp1|LP_0002:lp_inst|LP_0002_ast:LP_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:2:outp_blk" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/LP/LP_0002_ast.vhd Line: 248
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out[0]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[1]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[2]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[3]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[4]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[5]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[6]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[7]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[8]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[9]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[10]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[11]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[12]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[13]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[14]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[15]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[16]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[17]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[18]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[19]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[20]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[21]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[22]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[23]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[24]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[25]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[26]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[27]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[28]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[29]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[30]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[31]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[32]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[33]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[34]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[35]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[36]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[37]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[38]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[39]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[40]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[41]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[42]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[43]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[44]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[45]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[46]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[47]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[48]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[49]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[50]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[51]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[52]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[53]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[54]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[55]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[56]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[57]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[58]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[59]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[60]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[61]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[62]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[63]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[64]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[65]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[66]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[67]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[68]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[69]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[70]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[71]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[72]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[73]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[74]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[75]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[76]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[77]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[78]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[79]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[80]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[81]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[82]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[83]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[84]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[85]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[86]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[87]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[88]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[89]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[90]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[91]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[92]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[93]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[94]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
    Warning (13410): Pin "out[95]" is stuck at GND File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 27
Info (17049): 4007 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_files/filter_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "data_in[0]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[1]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[2]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[3]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[4]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[5]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[6]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[7]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[8]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[9]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[10]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[11]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[12]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[13]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[14]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "data_in[15]" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 4
    Warning (15610): No output dependent on input pin "clk" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 2
    Warning (15610): No output dependent on input pin "rst" File: /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/filter_test.v Line: 3
Info (21057): Implemented 114 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 96 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings
    Info: Peak virtual memory: 455 megabytes
    Info: Processing ended: Tue Nov 28 12:22:38 2023
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/manav/intelFPGA_lite/Projects/IC_design/filter_test/output_files/filter_test.map.smsg.


