
---------- Begin Simulation Statistics ----------
final_tick                                21926769375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    413                       # Simulator instruction rate (inst/s)
host_mem_usage                                9889996                       # Number of bytes of host memory used
host_op_rate                                      424                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34853.15                       # Real time elapsed on the host
host_tick_rate                                 317515                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14393022                       # Number of instructions simulated
sim_ops                                      14769931                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011066                       # Number of seconds simulated
sim_ticks                                 11066395000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.334100                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   76686                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               100461                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                977                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5857                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            100420                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10897                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           12166                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1269                       # Number of indirect misses.
system.cpu.branchPred.lookups                  178696                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28864                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1634                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1151099                       # Number of instructions committed
system.cpu.committedOps                       1231536                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.499054                       # CPI: cycles per instruction
system.cpu.discardedOps                         18670                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             863270                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            155333                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            76247                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1540795                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.400151                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      953                       # number of quiesce instructions executed
system.cpu.numCycles                          2876659                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       953                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  937571     76.13%     76.13% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2267      0.18%     76.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                 172880     14.04%     90.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite                118818      9.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1231536                       # Class of committed instruction
system.cpu.quiesceCycles                     14829573                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1335864                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1970                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              452537                       # Transaction distribution
system.membus.trans_dist::ReadResp             453334                       # Transaction distribution
system.membus.trans_dist::WriteReq             262368                       # Transaction distribution
system.membus.trans_dist::WriteResp            262368                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          532                       # Transaction distribution
system.membus.trans_dist::CleanEvict              338                       # Transaction distribution
system.membus.trans_dist::ReadExReq               296                       # Transaction distribution
system.membus.trans_dist::ReadExResp              296                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            213                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           584                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        21310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1411072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1411072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1432866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        20966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       118958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45286894                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            716386                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004726                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  716370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              716386                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1921405250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            18941000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              459140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3685500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15364250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2795804540                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1067250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       507904                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       507904                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       910631                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       910631                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9646                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14926                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2822144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2822144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2837070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        20966                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45175270                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4878345750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          3119558                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          710                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   3906469123                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2434343000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       451584                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       451584                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       253952                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       253952                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1411072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1411072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       873969                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       873969    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       873969                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2084968875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2511872000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46661632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     28901376                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46202880                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       507904                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8110080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       903168                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5228544                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2747841912                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1468674126                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4216516038                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1563427295                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2611634231                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4175061526                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4311269207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4080308357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8391577564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        14848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13632                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13632                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          213                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          232                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1231837                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       109882                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1341720                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1231837                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1231837                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1231837                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       109882                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1341720                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     28901376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28956480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16252928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16286976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       451584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              452445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          532                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       253952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             254484                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2611634231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4979399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2616613631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3076702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1468674126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1471750828                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3076702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4080308357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4979399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4088364458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    705473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000289347250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          249                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          249                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              812405                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             271404                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      452445                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     254484                       # Number of write requests accepted
system.mem_ctrls.readBursts                    452445                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   254484                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     64                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15911                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14568481340                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2261905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26443482590                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32204.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58454.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       381                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   422066                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  236933                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                452445                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               254484                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  399898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    762                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.861451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.448810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.924278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1069      2.23%      2.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1039      2.17%      4.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          652      1.36%      5.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          786      1.64%      7.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          932      1.95%      9.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          659      1.38%     10.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          699      1.46%     12.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          854      1.78%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41192     86.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47882                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1816.895582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1731.747664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    536.891070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     26.10%     26.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.80%     26.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          177     71.08%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.80%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           249                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1022.068273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.587510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.924282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      4.02%      4.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          238     95.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           249                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               28952384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16287680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                28956480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16286976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2616.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1471.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2616.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1471.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11066295625                       # Total gap between requests
system.mem_ctrls.avgGap                      15654.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     28897344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16251904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2611269885.089046478271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4973616.069189650007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3232850.444973272737                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1468581593.192724466324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       451584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          532                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       253952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26411452590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     32030000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4038205875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 210462840500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58486.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37200.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7590612.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    828750.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         23627162.700000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16490905.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        822818868.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       353688595.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     105953708.700005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     221759526.000002                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     54306985.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1598645752.649994                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.459488                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2748476100                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    598710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7721305775                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1906                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           953                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9725977.439664                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2450625.981011                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          953    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5714500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11994000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             953                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12657912875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9268856500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       357947                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           357947                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       357947                       # number of overall hits
system.cpu.icache.overall_hits::total          357947                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          213                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            213                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          213                       # number of overall misses
system.cpu.icache.overall_misses::total           213                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9247500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9247500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9247500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9247500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       358160                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       358160                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       358160                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       358160                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000595                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000595                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000595                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000595                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43415.492958                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43415.492958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43415.492958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43415.492958                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          213                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          213                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          213                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          213                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8911500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8911500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000595                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000595                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000595                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000595                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41838.028169                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41838.028169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41838.028169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41838.028169                       # average overall mshr miss latency
system.cpu.icache.replacements                     58                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       357947                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          357947                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          213                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           213                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       358160                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       358160                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43415.492958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43415.492958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8911500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8911500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41838.028169                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41838.028169                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           370.400431                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              345273                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                58                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5952.982759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   370.400431                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.723438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            716533                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           716533                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       282624                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           282624                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       282624                       # number of overall hits
system.cpu.dcache.overall_hits::total          282624                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1156                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1156                       # number of overall misses
system.cpu.dcache.overall_misses::total          1156                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     81610000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     81610000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     81610000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     81610000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       283780                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       283780                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       283780                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       283780                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004074                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004074                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004074                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004074                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70596.885813                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70596.885813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70596.885813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70596.885813                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          532                       # number of writebacks
system.cpu.dcache.writebacks::total               532                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          880                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          880                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          880                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          880                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9369                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9369                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     61005750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     61005750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     61005750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     61005750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20734375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20734375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003101                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003101                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003101                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003101                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69324.715909                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69324.715909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69324.715909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69324.715909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2213.083040                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2213.083040                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    812                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       173491                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          173491                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     41979375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     41979375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       174075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       174075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71882.491438                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71882.491438                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          953                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          953                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     41050375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     41050375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20734375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20734375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70291.738014                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70291.738014                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21756.951731                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21756.951731                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       109133                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         109133                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39630625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39630625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       109705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       109705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69284.309441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69284.309441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19955375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19955375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67416.807432                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67416.807432                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           478.566275                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              297134                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               812                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            365.928571                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   478.566275                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.934700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.934700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           78                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1136000                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1136000                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21926769375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                21926855000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    413                       # Simulator instruction rate (inst/s)
host_mem_usage                                9889996                       # Number of bytes of host memory used
host_op_rate                                      424                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34853.30                       # Real time elapsed on the host
host_tick_rate                                 317516                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14393031                       # Number of instructions simulated
sim_ops                                      14769946                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011066                       # Number of seconds simulated
sim_ticks                                 11066480625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.329777                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   76687                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               100468                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                978                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5859                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            100420                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10897                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           12166                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1269                       # Number of indirect misses.
system.cpu.branchPred.lookups                  178705                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28866                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1634                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1151108                       # Number of instructions committed
system.cpu.committedOps                       1231551                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.499154                       # CPI: cycles per instruction
system.cpu.discardedOps                         18677                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             863291                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            155333                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            76248                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1540885                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.400135                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      953                       # number of quiesce instructions executed
system.cpu.numCycles                          2876796                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       953                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  937579     76.13%     76.13% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2267      0.18%     76.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                 172886     14.04%     90.35% # Class of committed instruction
system.cpu.op_class_0::MemWrite                118818      9.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1231551                       # Class of committed instruction
system.cpu.quiesceCycles                     14829573                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1335911                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1972                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              452537                       # Transaction distribution
system.membus.trans_dist::ReadResp             453335                       # Transaction distribution
system.membus.trans_dist::WriteReq             262368                       # Transaction distribution
system.membus.trans_dist::WriteResp            262368                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          532                       # Transaction distribution
system.membus.trans_dist::CleanEvict              339                       # Transaction distribution
system.membus.trans_dist::ReadExReq               296                       # Transaction distribution
system.membus.trans_dist::ReadExResp              296                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            213                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           585                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           43                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14926                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        21313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1411072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1411072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1432869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        13632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        13632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        20966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119022                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45286958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            716387                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004726                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  716371    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              716387                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1921408500                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            18941000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              459140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3685500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15370000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2795804540                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1067250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       507904                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       507904                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       910631                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       910631                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9646                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14926                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2822144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2822144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2837070                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        20966                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45175270                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4878345750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          3119558                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          710                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.20                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   3906469123                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         35.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2434343000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       451584                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       451584                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       253952                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       253952                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1411072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1411072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45154304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       873969                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       873969    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       873969                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2084968875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2511872000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46661632                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     28901376                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46202880                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       507904                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8110080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       903168                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5228544                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2747820651                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1468662762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4216483413                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1563415198                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2611614024                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4175029223                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4311235850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4080276786                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8391512636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        13632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        14848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        13632                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        13632                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          213                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          232                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1231828                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       109881                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1341709                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1231828                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1231828                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1231828                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       109881                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1341709                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     28901376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          55168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28956544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16252928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16286976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       451584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              452446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          532                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       253952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             254484                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2611614024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4985144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2616599168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3076678                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1468662762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1471739440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3076678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4080276786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4985144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4088338609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    705473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000289347250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          249                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          249                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              812407                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             271404                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      452446                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     254484                       # Number of write requests accepted
system.mem_ctrls.readBursts                    452446                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   254484                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     64                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             15908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            15903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15911                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14568481340                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2261910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26443508840                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32203.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58453.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       381                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   422067                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  236933                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                452446                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               254484                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  399898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    762                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.861451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.448810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.924278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1069      2.23%      2.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1039      2.17%      4.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          652      1.36%      5.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          786      1.64%      7.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          932      1.95%      9.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          659      1.38%     10.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          699      1.46%     12.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          854      1.78%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41192     86.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47882                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1816.895582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1731.747664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    536.891070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     26.10%     26.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.80%     26.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          177     71.08%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.80%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           249                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1022.068273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.587510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.924282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      4.02%      4.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          238     95.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           249                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               28952448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16287680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                28956544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16286976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2616.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1471.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2616.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1471.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11066491875                       # Total gap between requests
system.mem_ctrls.avgGap                      15654.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     28897344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        55104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35776                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16251904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2611249680.835184097290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4979360.816438424401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3232825.431346200872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1468570230.293969392776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       451584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          532                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       253952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26411452590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     32056250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4038205875                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 210462840500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58486.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37188.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7590612.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    828750.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         23627162.700000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16490905.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        822820687.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       353688595.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     105953708.700005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     221761823.550002                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     54306985.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1598649868.949994                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        144.458742                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2748476100                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    598710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7721391400                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1906                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           953                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9725977.439664                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2450625.981011                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          953    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5714500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11994000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             953                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12657998500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9268856500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       357959                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           357959                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       357959                       # number of overall hits
system.cpu.icache.overall_hits::total          357959                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          213                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            213                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          213                       # number of overall misses
system.cpu.icache.overall_misses::total           213                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9247500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9247500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9247500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9247500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       358172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       358172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       358172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       358172                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000595                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000595                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000595                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000595                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43415.492958                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43415.492958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43415.492958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43415.492958                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          213                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          213                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          213                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          213                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8911500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8911500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000595                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000595                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000595                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000595                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41838.028169                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41838.028169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41838.028169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41838.028169                       # average overall mshr miss latency
system.cpu.icache.replacements                     58                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       357959                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          357959                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          213                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           213                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9247500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       358172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       358172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43415.492958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43415.492958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          213                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8911500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8911500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41838.028169                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41838.028169                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           370.400451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4313275                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               431                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10007.598608                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   370.400451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.723438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            716557                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           716557                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       282628                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           282628                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       282628                       # number of overall hits
system.cpu.dcache.overall_hits::total          282628                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1157                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1157                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1157                       # number of overall misses
system.cpu.dcache.overall_misses::total          1157                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     81670000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     81670000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     81670000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     81670000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       283785                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       283785                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       283785                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       283785                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004077                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004077                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004077                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004077                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 70587.726880                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70587.726880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70587.726880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70587.726880                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          532                       # number of writebacks
system.cpu.dcache.writebacks::total               532                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          881                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          881                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9369                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9369                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     61064500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     61064500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     61064500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     61064500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20734375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20734375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003104                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003104                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003104                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69312.712826                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69312.712826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69312.712826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69312.712826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2213.083040                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2213.083040                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    813                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       173495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          173495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     42039375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     42039375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       174080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       174080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003361                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003361                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71862.179487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71862.179487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          953                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          953                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     41109125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     41109125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20734375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20734375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70272.008547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70272.008547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21756.951731                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21756.951731                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       109133                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         109133                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          572                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     39630625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39630625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       109705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       109705                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69284.309441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69284.309441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          276                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19955375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19955375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67416.807432                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67416.807432                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           478.566471                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              565060                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1317                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            429.050873                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   478.566471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.934700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.934700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1136021                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1136021                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21926855000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
