
---------- Begin Simulation Statistics ----------
final_tick                               2142518940063                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 438064                       # Simulator instruction rate (inst/s)
host_mem_usage                               10721036                       # Number of bytes of host memory used
host_op_rate                                   817297                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3800.43                       # Real time elapsed on the host
host_tick_rate                              563757227                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1664829062                       # Number of instructions simulated
sim_ops                                    3106080257                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.142519                       # Number of seconds simulated
sim_ticks                                2142518940063                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      6433990811                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                6433990811                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        153465044                       # Number of branches fetched
system.cpu1.committedInsts                  664829061                       # Number of instructions committed
system.cpu1.committedOps                   1206077205                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  186550842                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                     10710019                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   81097508                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       295370                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  869432169                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           61                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6433990811                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6433990811                       # Number of busy cycles
system.cpu1.num_cc_register_reads           802645701                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          376618761                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    125654901                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              16776288                       # Number of float alu accesses
system.cpu1.num_fp_insts                     16776288                       # number of float instructions
system.cpu1.num_fp_register_reads            17592671                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           10343855                       # number of times the floating registers were written
system.cpu1.num_func_calls                   17740927                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1187919978                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1187919978                       # number of integer instructions
system.cpu1.num_int_register_reads         2377983670                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         959352096                       # number of times the integer registers were written
system.cpu1.num_load_insts                  186511284                       # Number of load instructions
system.cpu1.num_mem_refs                    267608785                       # number of memory refs
system.cpu1.num_store_insts                  81097501                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             11541846      0.96%      0.96% # Class of executed instruction
system.cpu1.op_class::IntAlu                913644152     75.75%     76.71% # Class of executed instruction
system.cpu1.op_class::IntMult                 2600352      0.22%     76.93% # Class of executed instruction
system.cpu1.op_class::IntDiv                  3153120      0.26%     77.19% # Class of executed instruction
system.cpu1.op_class::FloatAdd                2086320      0.17%     77.36% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.36% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  356154      0.03%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      32      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  780858      0.06%     77.45% # Class of executed instruction
system.cpu1.op_class::SimdMisc                4305586      0.36%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.81% # Class of executed instruction
system.cpu1.op_class::MemRead               184137259     15.27%     93.08% # Class of executed instruction
system.cpu1.op_class::MemWrite               75445860      6.26%     99.33% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2374025      0.20%     99.53% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           5651641      0.47%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1206077205                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  307                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17054904                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      34372878                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     88322488                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2222                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    176645917                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2222                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16948264                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       613578                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16441326                       # Transaction distribution
system.membus.trans_dist::ReadExReq            369710                       # Transaction distribution
system.membus.trans_dist::ReadExResp           369710                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16948264                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     51690852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     51690852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               51690852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1147619328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1147619328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1147619328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17317974                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17317974    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            17317974                       # Request fanout histogram
system.membus.reqLayer4.occupancy         58765496309                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        92512195455                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38110185                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38110185                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38110185                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38110185                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84128.443709                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84128.443709                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84128.443709                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84128.443709                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37808487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37808487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37808487                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37808487                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83462.443709                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83462.443709                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83462.443709                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83462.443709                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38110185                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38110185                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84128.443709                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84128.443709                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37808487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37808487                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83462.443709                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83462.443709                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.743751                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.743751                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.802234                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.802234                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 885413613420                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 885413613420                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 885413613420                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 885413613420                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70815.974269                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70815.974269                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70815.974269                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70815.974269                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2089                       # number of writebacks
system.cpu0.dcache.writebacks::total             2089                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 877086601434                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 877086601434                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 877086601434                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 877086601434                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 70149.974269                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70149.974269                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 70149.974269                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70149.974269                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 885360402684                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 885360402684                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 70817.829957                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70817.829957                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 877034109312                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 877034109312                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 70151.829957                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70151.829957                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     53210736                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     53210736                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49314.861909                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49314.861909                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     52492122                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     52492122                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 48648.861909                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48648.861909                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    869431353                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       869431353                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    869431353                       # number of overall hits
system.cpu1.icache.overall_hits::total      869431353                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          816                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           816                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          816                       # number of overall misses
system.cpu1.icache.overall_misses::total          816                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     70299630                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     70299630                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     70299630                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     70299630                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    869432169                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    869432169                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    869432169                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    869432169                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 86151.507353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 86151.507353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 86151.507353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 86151.507353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu1.icache.writebacks::total              304                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          816                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          816                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     69756174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     69756174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     69756174                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     69756174                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 85485.507353                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 85485.507353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 85485.507353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 85485.507353                       # average overall mshr miss latency
system.cpu1.icache.replacements                   304                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    869431353                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      869431353                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          816                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          816                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     70299630                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     70299630                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    869432169                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    869432169                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 86151.507353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 86151.507353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          816                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     69756174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     69756174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 85485.507353                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 85485.507353                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          506.023604                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          869432169                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              816                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1065480.599265                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   506.023604                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.988327                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.988327                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       6955458168                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      6955458168                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    191829211                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       191829211                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    191829211                       # number of overall hits
system.cpu1.dcache.overall_hits::total      191829211                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     75819139                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      75819139                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     75819139                       # number of overall misses
system.cpu1.dcache.overall_misses::total     75819139                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1435662292608                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1435662292608                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1435662292608                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1435662292608                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    267648350                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    267648350                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    267648350                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    267648350                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.283279                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.283279                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.283279                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.283279                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 18935.354734                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 18935.354734                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 18935.354734                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 18935.354734                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     40127174                       # number of writebacks
system.cpu1.dcache.writebacks::total         40127174                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     75819139                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     75819139                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     75819139                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     75819139                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1385166746034                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1385166746034                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1385166746034                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1385166746034                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.283279                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.283279                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.283279                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.283279                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 18269.354734                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18269.354734                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18269.354734                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18269.354734                       # average overall mshr miss latency
system.cpu1.dcache.replacements              75819131                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    121186180                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      121186180                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     65364662                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     65364662                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1290427659621                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1290427659621                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    186550842                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    186550842                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.350385                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.350385                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 19741.977089                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19741.977089                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     65364662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     65364662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1246894794729                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1246894794729                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.350385                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.350385                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 19075.977089                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19075.977089                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     70643031                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      70643031                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     10454477                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     10454477                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 145234632987                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 145234632987                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     81097508                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     81097508                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.128912                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.128912                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 13892.099336                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13892.099336                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     10454477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     10454477                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 138271951305                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 138271951305                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.128912                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.128912                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 13226.099336                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13226.099336                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          267648350                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         75819139                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.530090                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2217005939                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2217005939                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data             2717912                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            68287537                       # number of demand (read+write) hits
system.l2.demand_hits::total                 71005455                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data            2717912                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu1.data           68287537                       # number of overall hits
system.l2.overall_hits::total                71005455                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9785109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               810                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7531602                       # number of demand (read+write) misses
system.l2.demand_misses::total               17317974                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              453                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9785109                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              810                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7531602                       # number of overall misses
system.l2.overall_misses::total              17317974                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37350279                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 839109163221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     68870727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 628783671915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1467999056142                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37350279                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 839109163221                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     68870727                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 628783671915                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1467999056142                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        75819139                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             88323429                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       75819139                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            88323429                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.782620                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.992647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.099336                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.196075                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.782620                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.992647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.099336                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.196075                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82450.947020                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85753.685853                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85025.588889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83486.046118                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84767.366907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82450.947020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85753.685853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85025.588889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83486.046118                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84767.366907                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              613578                       # number of writebacks
system.l2.writebacks::total                    613578                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9785109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7531602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17317974                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9785109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7531602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         17317974                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34259479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 772315530247                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     63343633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 577372667196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1349785800555                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34259479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 772315530247                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     63343633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 577372667196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1349785800555                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.782620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.992647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.099336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.196075                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.782620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.992647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.099336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.196075                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75627.988962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78927.636907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78202.016049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76660.007684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77941.322729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75627.988962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78927.636907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78202.016049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76660.007684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77941.322729                       # average overall mshr miss latency
system.l2.replacements                       17056218                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     40129263                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         40129263                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     40129263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     40129263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          344                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              344                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          344                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          344                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          908                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           908                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              541                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         10085305                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              10085846                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            538                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         369172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              369710                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     45793827                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  31467485349                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31513279176                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     10454477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10455556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.498610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.035312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.035360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85118.637546                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85238.006536                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85237.832831                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       369172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         369710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     42123007                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  28947505813                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28989628820                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.498610                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.035312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.035360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78295.552045                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78411.975483                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78411.806064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst             6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          810                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37350279                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     68870727                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106221006                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.992647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995272                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82450.947020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85025.588889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84102.142518                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1263                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34259479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     63343633                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97603112                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.992647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995272                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75627.988962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78202.016049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77278.790182                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2717371                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     58202232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          60919603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9784571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7162430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        16947001                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 839063369394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 597316186566                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1436379555960                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     65364662                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      77866604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.782644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.109576                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.217641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85753.720771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83395.745099                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84757.152959                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9784571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7162430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     16947001                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 772273407240                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 548425161383                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1320698568623                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.782644                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.109576                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.217641                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78927.671662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76569.706284                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77931.108202                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259800.799368                       # Cycle average of tags in use
system.l2.tags.total_refs                   176645009                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17318362                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.199868                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.289150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       18.119516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    165211.410362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       28.747259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    94536.233080                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.630232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.360627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991061                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          452                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8813                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        69745                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       183084                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2843653034                       # Number of tag accesses
system.l2.tags.data_accesses               2843653034                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     626246976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         51840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     482022528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1108350336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        51840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     39268992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39268992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9785109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7531602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17317974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       613578                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             613578                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            13532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        292294721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            24196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        224979354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             517311803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        13532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        24196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            37728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       18328422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18328422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       18328422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           13532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       292294721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           24196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       224979354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            535640225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    612173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9785101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7514445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018756095480                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        35329                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        35329                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35742866                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             577273                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17317974                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     613578                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17317974                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   613578                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  17165                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1405                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            540764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            541195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            540733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            540257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            540070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            540354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            540468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            540276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            540165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            540199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           541462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           540605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           540349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           540081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           540971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           540261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           540305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           540929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           541310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           540838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           540992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           541720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           541486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           540286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           539929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           540601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           539462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           541126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           540724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           540978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           540691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           541222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            19152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            19152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            19134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            19069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            19151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            19156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            19050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            19119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            19132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            19198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            19180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            19080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            19046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            19086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            19105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            19032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 351489740428                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                57646295588                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            654115491456                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20316.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37808.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17317974                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               613578                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14759941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2540868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  23398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  34456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  35508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  35460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  35546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  35455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  35471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  35424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  35458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  35519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  35470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  35703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  35331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  35329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  35329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  35329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  35329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     17912923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71     17912923    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     17912923                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     489.542529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    110.428652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2140.986324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        34106     96.54%     96.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191          332      0.94%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287          649      1.84%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383          212      0.60%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479           27      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184320-188415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35329                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.326106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.298420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.968771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11964     33.86%     33.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              611      1.73%     35.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22024     62.34%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              729      2.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35329                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1107251776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1098560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                39175296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1108350336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39268992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       516.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    517.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2142518808195                       # Total gap between requests
system.mem_ctrls.avgGap                     119483.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    626246464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        51840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    480924480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     39175296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13531.735686382079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 292294482.111595928669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 24195.818776974578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 224466851.147583603859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 18284690.635616071522                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9785109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          810                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7531602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       613578                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16057019                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 378225795534                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     30747212                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 275842891691                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 118069791039497                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35445.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38653.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37959.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     36624.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 192428331.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         13969577892.816275                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         24661677895.384350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        23733234563.350063                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       721498405.151851                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     185982605994.384766                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     171482424324.062531                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     580934376494.689209                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1001485395570.010864                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.433625                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1663444723629                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  96313350000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 382760866434                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         13963404323.232023                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         24650779170.618832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        23721195964.716503                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       722512799.231852                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     185982605994.384766                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     171422698517.942017                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     580975608523.290161                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1001438805293.567871                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.411880                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1663627270692                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  96313350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 382578319371                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2142518940063                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          77867873                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     40742841                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          344                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        64635521                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10455556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10455556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     77866604                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    227457409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             264969346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800327040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        71680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   7420564032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8220994304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        17056218                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39268992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        105379647                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000021                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004592                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              105377425    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2222      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          105379647                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        85549408623                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       75743474573                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            815848                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12532280259                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
