<def f='llvm/llvm/utils/TableGen/InfoByHwMode.h' l='40' ll='58' type='std::vector&lt;unsigned int&gt; llvm::union_modes(const InfoByHwMode&lt;InfoT&gt; &amp; A, const InfoByHwMode&lt;InfoT&gt; &amp; B)'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='472' u='c' c='_ZN4llvm9TypeInfer18EnforceSmallerThanERNS_15TypeSetByHwModeES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='567' u='c' c='_ZN4llvm9TypeInfer22EnforceVectorEltTypeIsERNS_15TypeSetByHwModeES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='650' u='c' c='_ZN4llvm9TypeInfer28EnforceVectorSubVectorTypeIsERNS_15TypeSetByHwModeES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='690' u='c' c='_ZN4llvm9TypeInfer18EnforceSameNumEltsERNS_15TypeSetByHwModeES2_'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='724' u='c' c='_ZN4llvm9TypeInfer15EnforceSameSizeERNS_15TypeSetByHwModeES2_'/>
