{"Source Block": ["hdl/library/util_dac_unpack/util_dac_unpack.v@212:235@HdlStmProcess", "      begin\n        buffer_r    <= dma_data;\n      end\n  end\n\n  always @(posedge clk)\n  begin\n    if (path_enabled == 8'h0)\n    begin\n      counter_0 <= 3'h0;\n    end\n    else\n    begin\n      if (dac_chan_valid == 1'b1 )\n      begin\n        counter_0 <= counter_0 + enable_cnt;\n      end\n    end\n  end\n\n  always @(posedge clk)\n  begin\n\n    // channel 0\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[219, "    if (path_enabled == 8'h0)\n"]], "Add": [[219, "    path_enabled_d1 <= path_enabled;\n"], [219, "    if ((path_enabled == 8'h0) || (path_enabled_d1 != path_enabled))\n"]]}}