// Seed: 1651630364
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output tri1 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output uwire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  assign id_3 = id_2 - -1;
  logic id_4;
  assign id_4[1] = -1;
endmodule
module module_2 #(
    parameter id_2 = 32'd36
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_5
  );
  inout wand id_7;
  inout wire id_6;
  inout tri id_5;
  inout wire id_4;
  input wire id_3;
  inout wire _id_2;
  output logic [7:0] id_1;
  assign id_7 = -1;
  assign id_1[id_2] = id_2;
  nor primCall (id_5, id_6, id_9, id_7, id_3, id_4);
  assign id_5 = -1;
  wire id_11;
  parameter id_12 = 1 & 1;
endmodule
