time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
7,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
7,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
8,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
8,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
9,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']","[None, None]"
9,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']",[],"[None, '2']","[None, None]"
9,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],[],"['3', '2']","[None, None]"
10,4 added to ready queue,enqueue,4,,"['1', '4']",[],"['3', '2']","[None, None]"
10,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '4', '2']",[],"['3', None]","[None, None]"
10,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '2']",[],"['3', '1']","[None, None]"
11,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '2', '3']",[],"[None, '1']","[None, None]"
11,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '3']",[],"['4', '1']","[None, None]"
12,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['2', '3']",['1'],"['4', None]","[None, None]"
12,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['3'],['1'],"['4', '2']","[None, None]"
12,1 dispatched to IO0,dispatch_io,1,IO0,['3'],[],"['4', '2']","['1', None]"
13,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '4']",[],"[None, '2']","['1', None]"
13,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['4'],[],"['3', '2']","['1', None]"
14,5 added to ready queue,enqueue,5,,"['4', '5']",[],"['3', '2']","['1', None]"
14,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['4', '5']",['2'],"['3', None]","['1', None]"
14,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['5'],['2'],"['3', '4']","['1', None]"
14,2 dispatched to IO1,dispatch_io,2,IO1,['5'],[],"['3', '4']","['1', '2']"
15,3 finished CPU → wait queue,cpu_to_io,3,CPU0,['5'],['3'],"[None, '4']","['1', '2']"
15,1 finished I/O → ready queue,io_to_ready,1,IO0,"['5', '1']",['3'],"[None, '4']","[None, '2']"
15,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['1'],['3'],"['5', '4']","[None, '2']"
15,3 dispatched to IO0,dispatch_io,3,IO0,['1'],[],"['5', '4']","['3', '2']"
16,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '4']",[],"['5', None]","['3', '2']"
16,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['4'],[],"['5', '1']","['3', '2']"
17,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['4', '5']",[],"[None, '1']","['3', '2']"
17,3 finished I/O → ready queue,io_to_ready,3,IO0,"['4', '5', '3']",[],"[None, '1']","[None, '2']"
17,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '3']",[],"['4', '1']","[None, '2']"
18,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['5', '3']",['4'],"[None, '1']","[None, '2']"
18,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '3', '1']",['4'],"[None, None]","[None, '2']"
18,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '1']",['4'],"['5', None]","[None, '2']"
18,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['1'],['4'],"['5', '3']","[None, '2']"
18,4 dispatched to IO0,dispatch_io,4,IO0,['1'],[],"['5', '3']","['4', '2']"
20,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '5']",[],"[None, '3']","['4', '2']"
20,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '5', '3']",[],"[None, None]","['4', '2']"
20,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '3']",[],"['1', None]","['4', '2']"
20,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['3'],[],"['1', '5']","['4', '2']"
22,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']",[],"[None, '5']","['4', '2']"
22,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['3', '1', '5']",[],"[None, None]","['4', '2']"
22,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '5']",[],"['3', None]","['4', '2']"
22,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['5'],[],"['3', '1']","['4', '2']"
23,3 finished CPU → wait queue,cpu_to_io,3,CPU0,['5'],['3'],"[None, '1']","['4', '2']"
23,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['5', '1']",['3'],"[None, None]","['4', '2']"
23,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['1'],['3'],"['5', None]","['4', '2']"
23,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],['3'],"['5', '1']","['4', '2']"
25,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['3', '5']","[None, '1']","['4', '2']"
25,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['3', '5']","[None, None]","['4', '2']"
25,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['3', '5']","['1', None]","['4', '2']"
27,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],"['3', '5', '1']","[None, None]","['4', '2']"
28,2 finished I/O → ready queue,io_to_ready,2,IO1,['2'],"['3', '5', '1']","[None, None]","['4', None]"
28,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['3', '5', '1']","['2', None]","['4', None]"
28,3 dispatched to IO1,dispatch_io,3,IO1,[],"['5', '1']","['2', None]","['4', '3']"
29,3 finished I/O → ready queue,io_to_ready,3,IO1,['3'],"['5', '1']","['2', None]","['4', None]"
29,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['5', '1']","['2', '3']","['4', None]"
29,5 dispatched to IO1,dispatch_io,5,IO1,[],['1'],"['2', '3']","['4', '5']"
30,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],['1'],"[None, '3']","['4', '5']"
30,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['1'],"['2', '3']","['4', '5']"
31,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,['3'],['1'],"['2', None]","['4', '5']"
31,4 finished I/O → ready queue,io_to_ready,4,IO0,"['3', '4']",['1'],"['2', None]","[None, '5']"
31,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['4'],['1'],"['2', '3']","[None, '5']"
31,1 dispatched to IO0,dispatch_io,1,IO0,['4'],[],"['2', '3']","['1', '5']"
32,6 added to ready queue,enqueue,6,,"['4', '6']",[],"['2', '3']","['1', '5']"
32,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['4', '6', '2']",[],"[None, '3']","['1', '5']"
32,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '2']",[],"['4', '3']","['1', '5']"
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['6', '2', '3']",[],"['4', None]","['1', '5']"
33,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['2', '3']",[],"['4', '6']","['1', '5']"
34,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '3', '4']",[],"[None, '6']","['1', '5']"
34,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['3', '4']",[],"['2', '6']","['1', '5']"
35,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['3', '4', '6']",[],"['2', None]","['1', '5']"
35,1 finished I/O → ready queue,io_to_ready,1,IO0,"['3', '4', '6', '1']",[],"['2', None]","[None, '5']"
35,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['4', '6', '1']",[],"['2', '3']","[None, '5']"
36,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '6', '1', '2']",[],"[None, '3']","[None, '5']"
36,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '1', '2']",[],"['4', '3']","[None, '5']"
37,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['6', '1', '2']",['3'],"['4', None]","[None, '5']"
37,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '2']",['3'],"['4', '6']","[None, '5']"
37,3 dispatched to IO0,dispatch_io,3,IO0,"['1', '2']",[],"['4', '6']","['3', '5']"
38,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '2', '4']",[],"[None, '6']","['3', '5']"
38,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '4']",[],"['1', '6']","['3', '5']"
39,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['2', '4', '6']",[],"['1', None]","['3', '5']"
39,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '6']",[],"['1', '2']","['3', '5']"
40,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '6', '1']",[],"[None, '2']","['3', '5']"
40,3 finished I/O → ready queue,io_to_ready,3,IO0,"['4', '6', '1', '3']",[],"[None, '2']","[None, '5']"
40,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '1', '3']",[],"['4', '2']","[None, '5']"
41,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['6', '1', '3', '2']",[],"['4', None]","[None, '5']"
41,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '3', '2']",[],"['4', '6']","[None, '5']"
42,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '3', '2', '4']",[],"[None, '6']","[None, '5']"
42,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['3', '2', '4']",[],"['1', '6']","[None, '5']"
43,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['3', '2', '4', '6']",[],"['1', None]","[None, '5']"
43,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '4', '6']",[],"['1', '3']","[None, '5']"
44,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['2', '4', '6']",['1'],"[None, '3']","[None, '5']"
44,5 finished I/O → ready queue,io_to_ready,5,IO1,"['2', '4', '6', '5']",['1'],"[None, '3']","[None, None]"
44,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '6', '5']",['1'],"['2', '3']","[None, None]"
44,1 dispatched to IO0,dispatch_io,1,IO0,"['4', '6', '5']",[],"['2', '3']","['1', None]"
45,7 added to ready queue,enqueue,7,,"['4', '6', '5', '7']",[],"['2', '3']","['1', None]"
45,8 added to ready queue,enqueue,8,,"['4', '6', '5', '7', '8']",[],"['2', '3']","['1', None]"
45,9 added to ready queue,enqueue,9,,"['4', '6', '5', '7', '8', '9']",[],"['2', '3']","['1', None]"
45,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['4', '6', '5', '7', '8', '9']",['3'],"['2', None]","['1', None]"
45,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '5', '7', '8', '9']",['3'],"['2', '4']","['1', None]"
45,3 dispatched to IO1,dispatch_io,3,IO1,"['6', '5', '7', '8', '9']",[],"['2', '4']","['1', '3']"
46,10 added to ready queue,enqueue,10,,"['6', '5', '7', '8', '9', '10']",[],"['2', '4']","['1', '3']"
46,11 added to ready queue,enqueue,11,,"['6', '5', '7', '8', '9', '10', '11']",[],"['2', '4']","['1', '3']"
46,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['6', '5', '7', '8', '9', '10', '11', '2']",[],"[None, '4']","['1', '3']"
46,1 finished I/O → ready queue,io_to_ready,1,IO0,"['6', '5', '7', '8', '9', '10', '11', '2', '1']",[],"[None, '4']","[None, '3']"
46,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '7', '8', '9', '10', '11', '2', '1']",[],"['6', '4']","[None, '3']"
47,12 added to ready queue,enqueue,12,,"['5', '7', '8', '9', '10', '11', '2', '1', '12']",[],"['6', '4']","[None, '3']"
47,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '7', '8', '9', '10', '11', '2', '1', '12', '4']",[],"['6', None]","[None, '3']"
47,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '8', '9', '10', '11', '2', '1', '12', '4']",[],"['6', '5']","[None, '3']"
48,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['7', '8', '9', '10', '11', '2', '1', '12', '4', '6']",[],"[None, '5']","[None, '3']"
48,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '9', '10', '11', '2', '1', '12', '4', '6']",[],"['7', '5']","[None, '3']"
49,13 added to ready queue,enqueue,13,,"['8', '9', '10', '11', '2', '1', '12', '4', '6', '13']",[],"['7', '5']","[None, '3']"
49,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['8', '9', '10', '11', '2', '1', '12', '4', '6', '13', '5']",[],"['7', None]","[None, '3']"
49,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '10', '11', '2', '1', '12', '4', '6', '13', '5']",[],"['7', '8']","[None, '3']"
50,14 added to ready queue,enqueue,14,,"['9', '10', '11', '2', '1', '12', '4', '6', '13', '5', '14']",[],"['7', '8']","[None, '3']"
50,15 added to ready queue,enqueue,15,,"['9', '10', '11', '2', '1', '12', '4', '6', '13', '5', '14', '15']",[],"['7', '8']","[None, '3']"
50,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['9', '10', '11', '2', '1', '12', '4', '6', '13', '5', '14', '15', '7']",[],"[None, '8']","[None, '3']"
50,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '11', '2', '1', '12', '4', '6', '13', '5', '14', '15', '7']",[],"['9', '8']","[None, '3']"
51,16 added to ready queue,enqueue,16,,"['10', '11', '2', '1', '12', '4', '6', '13', '5', '14', '15', '7', '16']",[],"['9', '8']","[None, '3']"
51,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['10', '11', '2', '1', '12', '4', '6', '13', '5', '14', '15', '7', '16', '8']",[],"['9', None]","[None, '3']"
51,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '2', '1', '12', '4', '6', '13', '5', '14', '15', '7', '16', '8']",[],"['9', '10']","[None, '3']"
52,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['11', '2', '1', '12', '4', '6', '13', '5', '14', '15', '7', '16', '8']",['9'],"[None, '10']","[None, '3']"
52,3 finished I/O → ready queue,io_to_ready,3,IO1,"['11', '2', '1', '12', '4', '6', '13', '5', '14', '15', '7', '16', '8', '3']",['9'],"[None, '10']","[None, None]"
52,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['2', '1', '12', '4', '6', '13', '5', '14', '15', '7', '16', '8', '3']",['9'],"['11', '10']","[None, None]"
52,9 dispatched to IO0,dispatch_io,9,IO0,"['2', '1', '12', '4', '6', '13', '5', '14', '15', '7', '16', '8', '3']",[],"['11', '10']","['9', None]"
53,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '1', '12', '4', '6', '13', '5', '14', '15', '7', '16', '8', '3', '10']",[],"['11', None]","['9', None]"
53,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '12', '4', '6', '13', '5', '14', '15', '7', '16', '8', '3', '10']",[],"['11', '2']","['9', None]"
54,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['1', '12', '4', '6', '13', '5', '14', '15', '7', '16', '8', '3', '10', '11']",[],"[None, '2']","['9', None]"
54,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['12', '4', '6', '13', '5', '14', '15', '7', '16', '8', '3', '10', '11']",[],"['1', '2']","['9', None]"
55,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['12', '4', '6', '13', '5', '14', '15', '7', '16', '8', '3', '10', '11', '2']",[],"['1', None]","['9', None]"
55,9 finished I/O → ready queue,io_to_ready,9,IO0,"['12', '4', '6', '13', '5', '14', '15', '7', '16', '8', '3', '10', '11', '2', '9']",[],"['1', None]","[None, None]"
55,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['4', '6', '13', '5', '14', '15', '7', '16', '8', '3', '10', '11', '2', '9']",[],"['1', '12']","[None, None]"
56,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '6', '13', '5', '14', '15', '7', '16', '8', '3', '10', '11', '2', '9', '1']",[],"[None, '12']","[None, None]"
56,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '13', '5', '14', '15', '7', '16', '8', '3', '10', '11', '2', '9', '1']",[],"['4', '12']","[None, None]"
57,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['6', '13', '5', '14', '15', '7', '16', '8', '3', '10', '11', '2', '9', '1']",['4'],"[None, '12']","[None, None]"
57,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['6', '13', '5', '14', '15', '7', '16', '8', '3', '10', '11', '2', '9', '1', '12']",['4'],"[None, None]","[None, None]"
57,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '5', '14', '15', '7', '16', '8', '3', '10', '11', '2', '9', '1', '12']",['4'],"['6', None]","[None, None]"
57,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['5', '14', '15', '7', '16', '8', '3', '10', '11', '2', '9', '1', '12']",['4'],"['6', '13']","[None, None]"
57,4 dispatched to IO0,dispatch_io,4,IO0,"['5', '14', '15', '7', '16', '8', '3', '10', '11', '2', '9', '1', '12']",[],"['6', '13']","['4', None]"
59,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '14', '15', '7', '16', '8', '3', '10', '11', '2', '9', '1', '12', '6']",[],"[None, '13']","['4', None]"
59,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['5', '14', '15', '7', '16', '8', '3', '10', '11', '2', '9', '1', '12', '6', '13']",[],"[None, None]","['4', None]"
59,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['14', '15', '7', '16', '8', '3', '10', '11', '2', '9', '1', '12', '6', '13']",[],"['5', None]","['4', None]"
59,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '7', '16', '8', '3', '10', '11', '2', '9', '1', '12', '6', '13']",[],"['5', '14']","['4', None]"
61,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '7', '16', '8', '3', '10', '11', '2', '9', '1', '12', '6', '13', '5']",[],"[None, '14']","['4', None]"
61,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '7', '16', '8', '3', '10', '11', '2', '9', '1', '12', '6', '13', '5', '14']",[],"[None, None]","['4', None]"
61,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['7', '16', '8', '3', '10', '11', '2', '9', '1', '12', '6', '13', '5', '14']",[],"['15', None]","['4', None]"
61,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['16', '8', '3', '10', '11', '2', '9', '1', '12', '6', '13', '5', '14']",[],"['15', '7']","['4', None]"
62,17 added to ready queue,enqueue,17,,"['16', '8', '3', '10', '11', '2', '9', '1', '12', '6', '13', '5', '14', '17']",[],"['15', '7']","['4', None]"
63,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '8', '3', '10', '11', '2', '9', '1', '12', '6', '13', '5', '14', '17', '15']",[],"[None, '7']","['4', None]"
63,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['16', '8', '3', '10', '11', '2', '9', '1', '12', '6', '13', '5', '14', '17', '15', '7']",[],"[None, None]","['4', None]"
63,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['8', '3', '10', '11', '2', '9', '1', '12', '6', '13', '5', '14', '17', '15', '7']",[],"['16', None]","['4', None]"
63,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '10', '11', '2', '9', '1', '12', '6', '13', '5', '14', '17', '15', '7']",[],"['16', '8']","['4', None]"
65,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['3', '10', '11', '2', '9', '1', '12', '6', '13', '5', '14', '17', '15', '7', '16']",[],"[None, '8']","['4', None]"
65,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['3', '10', '11', '2', '9', '1', '12', '6', '13', '5', '14', '17', '15', '7', '16']",['8'],"[None, None]","['4', None]"
65,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '11', '2', '9', '1', '12', '6', '13', '5', '14', '17', '15', '7', '16']",['8'],"['3', None]","['4', None]"
65,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '2', '9', '1', '12', '6', '13', '5', '14', '17', '15', '7', '16']",['8'],"['3', '10']","['4', None]"
65,8 dispatched to IO1,dispatch_io,8,IO1,"['11', '2', '9', '1', '12', '6', '13', '5', '14', '17', '15', '7', '16']",[],"['3', '10']","['4', '8']"
67,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['11', '2', '9', '1', '12', '6', '13', '5', '14', '17', '15', '7', '16', '3']",[],"[None, '10']","['4', '8']"
67,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '2', '9', '1', '12', '6', '13', '5', '14', '17', '15', '7', '16', '3', '10']",[],"[None, None]","['4', '8']"
67,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['2', '9', '1', '12', '6', '13', '5', '14', '17', '15', '7', '16', '3', '10']",[],"['11', None]","['4', '8']"
67,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['9', '1', '12', '6', '13', '5', '14', '17', '15', '7', '16', '3', '10']",[],"['11', '2']","['4', '8']"
69,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['9', '1', '12', '6', '13', '5', '14', '17', '15', '7', '16', '3', '10', '11']",[],"[None, '2']","['4', '8']"
69,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['9', '1', '12', '6', '13', '5', '14', '17', '15', '7', '16', '3', '10', '11', '2']",[],"[None, None]","['4', '8']"
69,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['1', '12', '6', '13', '5', '14', '17', '15', '7', '16', '3', '10', '11', '2']",[],"['9', None]","['4', '8']"
69,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '6', '13', '5', '14', '17', '15', '7', '16', '3', '10', '11', '2']",[],"['9', '1']","['4', '8']"
70,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['12', '6', '13', '5', '14', '17', '15', '7', '16', '3', '10', '11', '2', '1']",[],"['9', None]","['4', '8']"
70,4 finished I/O → ready queue,io_to_ready,4,IO0,"['12', '6', '13', '5', '14', '17', '15', '7', '16', '3', '10', '11', '2', '1', '4']",[],"['9', None]","[None, '8']"
70,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['6', '13', '5', '14', '17', '15', '7', '16', '3', '10', '11', '2', '1', '4']",[],"['9', '12']","[None, '8']"
71,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['6', '13', '5', '14', '17', '15', '7', '16', '3', '10', '11', '2', '1', '4']",['9'],"[None, '12']","[None, '8']"
71,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '5', '14', '17', '15', '7', '16', '3', '10', '11', '2', '1', '4']",['9'],"['6', '12']","[None, '8']"
71,9 dispatched to IO0,dispatch_io,9,IO0,"['13', '5', '14', '17', '15', '7', '16', '3', '10', '11', '2', '1', '4']",[],"['6', '12']","['9', '8']"
72,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['13', '5', '14', '17', '15', '7', '16', '3', '10', '11', '2', '1', '4', '12']",[],"['6', None]","['9', '8']"
72,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['5', '14', '17', '15', '7', '16', '3', '10', '11', '2', '1', '4', '12']",[],"['6', '13']","['9', '8']"
73,18 added to ready queue,enqueue,18,,"['5', '14', '17', '15', '7', '16', '3', '10', '11', '2', '1', '4', '12', '18']",[],"['6', '13']","['9', '8']"
73,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '14', '17', '15', '7', '16', '3', '10', '11', '2', '1', '4', '12', '18', '6']",[],"[None, '13']","['9', '8']"
73,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['14', '17', '15', '7', '16', '3', '10', '11', '2', '1', '4', '12', '18', '6']",[],"['5', '13']","['9', '8']"
74,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['14', '17', '15', '7', '16', '3', '10', '11', '2', '1', '4', '12', '18', '6', '5']",[],"[None, '13']","['9', '8']"
74,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '17', '15', '7', '16', '3', '10', '11', '2', '1', '4', '12', '18', '6', '5', '13']",[],"[None, None]","['9', '8']"
74,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['17', '15', '7', '16', '3', '10', '11', '2', '1', '4', '12', '18', '6', '5', '13']",[],"['14', None]","['9', '8']"
74,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '7', '16', '3', '10', '11', '2', '1', '4', '12', '18', '6', '5', '13']",[],"['14', '17']","['9', '8']"
76,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['15', '7', '16', '3', '10', '11', '2', '1', '4', '12', '18', '6', '5', '13', '14']",[],"[None, '17']","['9', '8']"
76,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['15', '7', '16', '3', '10', '11', '2', '1', '4', '12', '18', '6', '5', '13', '14', '17']",[],"[None, None]","['9', '8']"
76,9 finished I/O → ready queue,io_to_ready,9,IO0,"['15', '7', '16', '3', '10', '11', '2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9']",[],"[None, None]","[None, '8']"
76,8 finished I/O → ready queue,io_to_ready,8,IO1,"['15', '7', '16', '3', '10', '11', '2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8']",[],"[None, None]","[None, None]"
76,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['7', '16', '3', '10', '11', '2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8']",[],"['15', None]","[None, None]"
76,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['16', '3', '10', '11', '2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8']",[],"['15', '7']","[None, None]"
78,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '3', '10', '11', '2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15']",[],"[None, '7']","[None, None]"
78,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['16', '3', '10', '11', '2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15']",['7'],"[None, None]","[None, None]"
78,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['3', '10', '11', '2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15']",['7'],"['16', None]","[None, None]"
78,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '11', '2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15']",['7'],"['16', '3']","[None, None]"
78,7 dispatched to IO0,dispatch_io,7,IO0,"['10', '11', '2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15']",[],"['16', '3']","['7', None]"
79,3 finished all bursts,finished,3,CPU1,"['10', '11', '2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15']",[],"['16', None]","['7', None]"
79,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15']",[],"['16', '10']","['7', None]"
80,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['11', '2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15']",['16'],"[None, '10']","['7', None]"
80,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15']",['16'],"['11', '10']","['7', None]"
80,16 dispatched to IO1,dispatch_io,16,IO1,"['2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15']",[],"['11', '10']","['7', '16']"
81,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15', '10']",[],"['11', None]","['7', '16']"
81,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15', '10']",[],"['11', '2']","['7', '16']"
82,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['1', '4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15', '10', '11']",[],"[None, '2']","['7', '16']"
82,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15', '10', '11']",[],"['1', '2']","['7', '16']"
83,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '12', '18', '6', '5', '13', '14', '17', '9', '8', '15', '10', '11', '2']",[],"['1', None]","['7', '16']"
83,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['12', '18', '6', '5', '13', '14', '17', '9', '8', '15', '10', '11', '2']",[],"['1', '4']","['7', '16']"
84,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['12', '18', '6', '5', '13', '14', '17', '9', '8', '15', '10', '11', '2']",['1'],"[None, '4']","['7', '16']"
84,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['18', '6', '5', '13', '14', '17', '9', '8', '15', '10', '11', '2']",['1'],"['12', '4']","['7', '16']"
85,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['18', '6', '5', '13', '14', '17', '9', '8', '15', '10', '11', '2', '4']",['1'],"['12', None]","['7', '16']"
85,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['6', '5', '13', '14', '17', '9', '8', '15', '10', '11', '2', '4']",['1'],"['12', '18']","['7', '16']"
86,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['6', '5', '13', '14', '17', '9', '8', '15', '10', '11', '2', '4', '12']",['1'],"[None, '18']","['7', '16']"
86,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '13', '14', '17', '9', '8', '15', '10', '11', '2', '4', '12']",['1'],"['6', '18']","['7', '16']"
87,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['5', '13', '14', '17', '9', '8', '15', '10', '11', '2', '4', '12', '18']",['1'],"['6', None]","['7', '16']"
87,16 finished I/O → ready queue,io_to_ready,16,IO1,"['5', '13', '14', '17', '9', '8', '15', '10', '11', '2', '4', '12', '18', '16']",['1'],"['6', None]","['7', None]"
87,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['13', '14', '17', '9', '8', '15', '10', '11', '2', '4', '12', '18', '16']",['1'],"['6', '5']","['7', None]"
87,1 dispatched to IO1,dispatch_io,1,IO1,"['13', '14', '17', '9', '8', '15', '10', '11', '2', '4', '12', '18', '16']",[],"['6', '5']","['7', '1']"
88,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['13', '14', '17', '9', '8', '15', '10', '11', '2', '4', '12', '18', '16', '6']",[],"[None, '5']","['7', '1']"
88,5 finished all bursts,finished,5,CPU1,"['13', '14', '17', '9', '8', '15', '10', '11', '2', '4', '12', '18', '16', '6']",[],"[None, None]","['7', '1']"
88,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '17', '9', '8', '15', '10', '11', '2', '4', '12', '18', '16', '6']",[],"['13', None]","['7', '1']"
88,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['17', '9', '8', '15', '10', '11', '2', '4', '12', '18', '16', '6']",[],"['13', '14']","['7', '1']"
89,19 added to ready queue,enqueue,19,,"['17', '9', '8', '15', '10', '11', '2', '4', '12', '18', '16', '6', '19']",[],"['13', '14']","['7', '1']"
90,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['17', '9', '8', '15', '10', '11', '2', '4', '12', '18', '16', '6', '19']",['13'],"[None, '14']","['7', '1']"
90,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['17', '9', '8', '15', '10', '11', '2', '4', '12', '18', '16', '6', '19', '14']",['13'],"[None, None]","['7', '1']"
90,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '8', '15', '10', '11', '2', '4', '12', '18', '16', '6', '19', '14']",['13'],"['17', None]","['7', '1']"
90,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '15', '10', '11', '2', '4', '12', '18', '16', '6', '19', '14']",['13'],"['17', '9']","['7', '1']"
92,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['8', '15', '10', '11', '2', '4', '12', '18', '16', '6', '19', '14', '17']",['13'],"[None, '9']","['7', '1']"
92,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '15', '10', '11', '2', '4', '12', '18', '16', '6', '19', '14', '17', '9']",['13'],"[None, None]","['7', '1']"
92,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '10', '11', '2', '4', '12', '18', '16', '6', '19', '14', '17', '9']",['13'],"['8', None]","['7', '1']"
92,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['10', '11', '2', '4', '12', '18', '16', '6', '19', '14', '17', '9']",['13'],"['8', '15']","['7', '1']"
93,20 added to ready queue,enqueue,20,,"['10', '11', '2', '4', '12', '18', '16', '6', '19', '14', '17', '9', '20']",['13'],"['8', '15']","['7', '1']"
94,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '11', '2', '4', '12', '18', '16', '6', '19', '14', '17', '9', '20', '8']",['13'],"[None, '15']","['7', '1']"
94,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['10', '11', '2', '4', '12', '18', '16', '6', '19', '14', '17', '9', '20', '8', '15']",['13'],"[None, None]","['7', '1']"
94,1 finished I/O → ready queue,io_to_ready,1,IO1,"['10', '11', '2', '4', '12', '18', '16', '6', '19', '14', '17', '9', '20', '8', '15', '1']",['13'],"[None, None]","['7', None]"
94,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '2', '4', '12', '18', '16', '6', '19', '14', '17', '9', '20', '8', '15', '1']",['13'],"['10', None]","['7', None]"
94,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['2', '4', '12', '18', '16', '6', '19', '14', '17', '9', '20', '8', '15', '1']",['13'],"['10', '11']","['7', None]"
94,13 dispatched to IO1,dispatch_io,13,IO1,"['2', '4', '12', '18', '16', '6', '19', '14', '17', '9', '20', '8', '15', '1']",[],"['10', '11']","['7', '13']"
96,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['2', '4', '12', '18', '16', '6', '19', '14', '17', '9', '20', '8', '15', '1', '10']",[],"[None, '11']","['7', '13']"
96,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['2', '4', '12', '18', '16', '6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11']",[],"[None, None]","['7', '13']"
96,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '12', '18', '16', '6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11']",[],"['2', None]","['7', '13']"
96,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['12', '18', '16', '6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11']",[],"['2', '4']","['7', '13']"
97,7 finished I/O → ready queue,io_to_ready,7,IO0,"['12', '18', '16', '6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7']",[],"['2', '4']","[None, '13']"
98,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['12', '18', '16', '6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2']",[],"[None, '4']","[None, '13']"
98,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['12', '18', '16', '6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2']",['4'],"[None, None]","[None, '13']"
98,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['18', '16', '6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2']",['4'],"['12', None]","[None, '13']"
98,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['16', '6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2']",['4'],"['12', '18']","[None, '13']"
98,4 dispatched to IO0,dispatch_io,4,IO0,"['16', '6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2']",[],"['12', '18']","['4', '13']"
99,21 added to ready queue,enqueue,21,,"['16', '6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21']",[],"['12', '18']","['4', '13']"
99,22 added to ready queue,enqueue,22,,"['16', '6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22']",[],"['12', '18']","['4', '13']"
99,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['16', '6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12']",[],"[None, '18']","['4', '13']"
99,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12']",[],"['16', '18']","['4', '13']"
100,23 added to ready queue,enqueue,23,,"['6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23']",[],"['16', '18']","['4', '13']"
100,24 added to ready queue,enqueue,24,,"['6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24']",[],"['16', '18']","['4', '13']"
100,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['6', '19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18']",[],"['16', None]","['4', '13']"
100,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18']",[],"['16', '6']","['4', '13']"
101,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['19', '14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16']",[],"[None, '6']","['4', '13']"
101,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16']",[],"['19', '6']","['4', '13']"
102,25 added to ready queue,enqueue,25,,"['14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25']",[],"['19', '6']","['4', '13']"
102,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['14', '17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6']",[],"['19', None]","['4', '13']"
102,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6']",[],"['19', '14']","['4', '13']"
103,26 added to ready queue,enqueue,26,,"['17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26']",[],"['19', '14']","['4', '13']"
103,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19']",[],"[None, '14']","['4', '13']"
103,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['17', '9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19']",['14'],"[None, None]","['4', '13']"
103,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19']",['14'],"['17', None]","['4', '13']"
103,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19']",['14'],"['17', '9']","['4', '13']"
104,27 added to ready queue,enqueue,27,,"['20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27']",['14'],"['17', '9']","['4', '13']"
105,28 added to ready queue,enqueue,28,,"['20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28']",['14'],"['17', '9']","['4', '13']"
105,29 added to ready queue,enqueue,29,,"['20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29']",['14'],"['17', '9']","['4', '13']"
105,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17']",['14'],"[None, '9']","['4', '13']"
105,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['20', '8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9']",['14'],"[None, None]","['4', '13']"
105,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['8', '15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9']",['14'],"['20', None]","['4', '13']"
105,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9']",['14'],"['20', '8']","['4', '13']"
107,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20']",['14'],"[None, '8']","['4', '13']"
107,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['15', '1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8']",['14'],"[None, None]","['4', '13']"
107,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8']",['14'],"['15', None]","['4', '13']"
107,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8']",['14'],"['15', '1']","['4', '13']"
109,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15']",['14'],"[None, '1']","['4', '13']"
109,1 finished all bursts,finished,1,CPU1,"['10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15']",['14'],"[None, None]","['4', '13']"
109,13 finished I/O → ready queue,io_to_ready,13,IO1,"['10', '11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13']",['14'],"[None, None]","['4', None]"
109,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13']",['14'],"['10', None]","['4', None]"
109,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13']",['14'],"['10', '11']","['4', None]"
109,14 dispatched to IO1,dispatch_io,14,IO1,"['7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13']",[],"['10', '11']","['4', '14']"
111,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10']",[],"[None, '11']","['4', '14']"
111,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['7', '2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11']",[],"[None, None]","['4', '14']"
111,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['2', '21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11']",[],"['7', None]","['4', '14']"
111,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11']",[],"['7', '2']","['4', '14']"
113,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11']",['7'],"[None, '2']","['4', '14']"
113,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['21', '22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2']",['7'],"[None, None]","['4', '14']"
113,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2']",['7'],"['21', None]","['4', '14']"
113,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2']",['7'],"['21', '22']","['4', '14']"
115,30 added to ready queue,enqueue,30,,"['12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30']",['7'],"['21', '22']","['4', '14']"
115,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30']","['7', '21']","[None, '22']","['4', '14']"
115,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['12', '23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22']","['7', '21']","[None, None]","['4', '14']"
115,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['23', '24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22']","['7', '21']","['12', None]","['4', '14']"
115,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22']","['7', '21']","['12', '23']","['4', '14']"
117,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12']","['7', '21']","[None, '23']","['4', '14']"
117,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['24', '18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23']","['7', '21']","[None, None]","['4', '14']"
117,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['18', '16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23']","['7', '21']","['24', None]","['4', '14']"
117,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23']","['7', '21']","['24', '18']","['4', '14']"
119,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24']","['7', '21']","[None, '18']","['4', '14']"
119,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['16', '25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18']","['7', '21']","[None, None]","['4', '14']"
119,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['25', '6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18']","['7', '21']","['16', None]","['4', '14']"
119,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18']","['7', '21']","['16', '25']","['4', '14']"
120,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18']","['7', '21', '16']","[None, '25']","['4', '14']"
120,4 finished I/O → ready queue,io_to_ready,4,IO0,"['6', '26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4']","['7', '21', '16']","[None, '25']","[None, '14']"
120,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4']","['7', '21', '16']","['6', '25']","[None, '14']"
120,7 dispatched to IO0,dispatch_io,7,IO0,"['26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4']","['21', '16']","['6', '25']","['7', '14']"
121,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['26', '19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25']","['21', '16']","['6', None]","['7', '14']"
121,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25']","['21', '16']","['6', '26']","['7', '14']"
122,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['19', '27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6']","['21', '16']","[None, '26']","['7', '14']"
122,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6']","['21', '16']","['19', '26']","['7', '14']"
123,26 finished CPU → ready queue,cpu_to_ready,26,CPU1,"['27', '28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26']","['21', '16']","['19', None]","['7', '14']"
123,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26']","['21', '16']","['19', '27']","['7', '14']"
124,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['28', '29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19']","['21', '16']","[None, '27']","['7', '14']"
124,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19']","['21', '16']","['28', '27']","['7', '14']"
125,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['29', '17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27']","['21', '16']","['28', None]","['7', '14']"
125,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27']","['21', '16']","['28', '29']","['7', '14']"
126,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['17', '9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28']","['21', '16']","[None, '29']","['7', '14']"
126,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28']","['21', '16']","['17', '29']","['7', '14']"
127,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['9', '20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29']","['21', '16']","['17', None]","['7', '14']"
127,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29']","['21', '16']","['17', '9']","['7', '14']"
128,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['20', '8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29']","['21', '16', '17']","[None, '9']","['7', '14']"
128,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29']","['21', '16', '17']","['20', '9']","['7', '14']"
129,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29']","['21', '16', '17', '20']","[None, '9']","['7', '14']"
129,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9']","['21', '16', '17', '20']","[None, None]","['7', '14']"
129,14 finished I/O → ready queue,io_to_ready,14,IO1,"['8', '15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14']","['21', '16', '17', '20']","[None, None]","['7', None]"
129,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14']","['21', '16', '17', '20']","['8', None]","['7', None]"
129,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14']","['21', '16', '17', '20']","['8', '15']","['7', None]"
129,21 dispatched to IO1,dispatch_io,21,IO1,"['13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14']","['16', '17', '20']","['8', '15']","['7', '21']"
130,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8']","['16', '17', '20']","[None, '15']","['7', '21']"
130,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['13', '10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8']","['16', '17', '20', '15']","[None, None]","['7', '21']"
130,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['10', '11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8']","['16', '17', '20', '15']","['13', None]","['7', '21']"
130,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8']","['16', '17', '20', '15']","['13', '10']","['7', '21']"
132,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13']","['16', '17', '20', '15']","[None, '10']","['7', '21']"
132,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10']","['16', '17', '20', '15']","[None, None]","['7', '21']"
132,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['2', '30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10']","['16', '17', '20', '15']","['11', None]","['7', '21']"
132,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10']","['16', '17', '20', '15']","['11', '2']","['7', '21']"
133,31 added to ready queue,enqueue,31,,"['30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31']","['16', '17', '20', '15']","['11', '2']","['7', '21']"
133,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['30', '22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2']","['16', '17', '20', '15']","['11', None]","['7', '21']"
133,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2']","['16', '17', '20', '15']","['11', '30']","['7', '21']"
134,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['22', '12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11']","['16', '17', '20', '15']","[None, '30']","['7', '21']"
134,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11']","['16', '17', '20', '15']","['22', '30']","['7', '21']"
135,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['12', '23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30']","['16', '17', '20', '15']","['22', None]","['7', '21']"
135,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30']","['16', '17', '20', '15']","['22', '12']","['7', '21']"
136,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['23', '24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22']","['16', '17', '20', '15']","[None, '12']","['7', '21']"
136,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22']","['16', '17', '20', '15']","['23', '12']","['7', '21']"
137,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['24', '18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22']","['16', '17', '20', '15', '12']","['23', None]","['7', '21']"
137,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22']","['16', '17', '20', '15', '12']","['23', '24']","['7', '21']"
138,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['18', '4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23']","['16', '17', '20', '15', '12']","[None, '24']","['7', '21']"
138,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23']","['16', '17', '20', '15', '12']","['18', '24']","['7', '21']"
139,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18']","['16', '17', '20', '15', '12']","[None, '24']","['7', '21']"
139,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24']","['16', '17', '20', '15', '12']","[None, None]","['7', '21']"
139,7 finished I/O → ready queue,io_to_ready,7,IO0,"['4', '25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7']","['16', '17', '20', '15', '12']","[None, None]","[None, '21']"
139,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['25', '6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7']","['16', '17', '20', '15', '12']","['4', None]","[None, '21']"
139,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7']","['16', '17', '20', '15', '12']","['4', '25']","[None, '21']"
139,16 dispatched to IO0,dispatch_io,16,IO0,"['6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7']","['17', '20', '15', '12']","['4', '25']","['16', '21']"
141,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4']","['17', '20', '15', '12']","[None, '25']","['16', '21']"
141,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['6', '26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25']","['17', '20', '15', '12']","[None, None]","['16', '21']"
141,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['26', '19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25']","['17', '20', '15', '12']","['6', None]","['16', '21']"
141,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25']","['17', '20', '15', '12']","['6', '26']","['16', '21']"
143,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6']","['17', '20', '15', '12']","[None, '26']","['16', '21']"
143,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['19', '27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26']","['17', '20', '15', '12']","[None, None]","['16', '21']"
143,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['27', '28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26']","['17', '20', '15', '12']","['19', None]","['16', '21']"
143,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26']","['17', '20', '15', '12']","['19', '27']","['16', '21']"
144,16 finished I/O → ready queue,io_to_ready,16,IO0,"['28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16']","['17', '20', '15', '12']","['19', '27']","[None, '21']"
144,17 dispatched to IO0,dispatch_io,17,IO0,"['28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16']","['20', '15', '12']","['19', '27']","['17', '21']"
145,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19']","['20', '15', '12']","[None, '27']","['17', '21']"
145,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27']","['20', '15', '12']","[None, None]","['17', '21']"
145,21 finished I/O → ready queue,io_to_ready,21,IO1,"['28', '29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21']","['20', '15', '12']","[None, None]","['17', None]"
145,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['29', '9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21']","['20', '15', '12']","['28', None]","['17', None]"
145,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21']","['20', '15', '12']","['28', '29']","['17', None]"
145,20 dispatched to IO1,dispatch_io,20,IO1,"['9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21']","['15', '12']","['28', '29']","['17', '20']"
146,32 added to ready queue,enqueue,32,,"['9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32']","['15', '12']","['28', '29']","['17', '20']"
147,28 finished CPU → ready queue,cpu_to_ready,28,CPU0,"['9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28']","['15', '12']","[None, '29']","['17', '20']"
147,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['9', '14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29']","['15', '12']","[None, None]","['17', '20']"
147,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['14', '8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29']","['15', '12']","['9', None]","['17', '20']"
147,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29']","['15', '12']","['9', '14']","['17', '20']"
148,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['8', '13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29']","['15', '12', '9']","[None, '14']","['17', '20']"
148,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29']","['15', '12', '9']","['8', '14']","['17', '20']"
149,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['13', '10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14']","['15', '12', '9']","['8', None]","['17', '20']"
149,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14']","['15', '12', '9']","['8', '13']","['17', '20']"
150,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8']","['15', '12', '9']","[None, '13']","['17', '20']"
150,20 finished I/O → ready queue,io_to_ready,20,IO1,"['10', '31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20']","['15', '12', '9']","[None, '13']","['17', None]"
150,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20']","['15', '12', '9']","['10', '13']","['17', None]"
150,15 dispatched to IO1,dispatch_io,15,IO1,"['31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20']","['12', '9']","['10', '13']","['17', '15']"
151,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['31', '2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13']","['12', '9']","['10', None]","['17', '15']"
151,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13']","['12', '9']","['10', '31']","['17', '15']"
152,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['2', '11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10']","['12', '9']","[None, '31']","['17', '15']"
152,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10']","['12', '9']","['2', '31']","['17', '15']"
153,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['11', '30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31']","['12', '9']","['2', None]","['17', '15']"
153,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31']","['12', '9']","['2', '11']","['17', '15']"
154,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['30', '22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2']","['12', '9']","[None, '11']","['17', '15']"
154,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2']","['12', '9']","['30', '11']","['17', '15']"
155,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['22', '23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11']","['12', '9']","['30', None]","['17', '15']"
155,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11']","['12', '9']","['30', '22']","['17', '15']"
156,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['23', '18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30']","['12', '9']","[None, '22']","['17', '15']"
156,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30']","['12', '9']","['23', '22']","['17', '15']"
157,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23']","['12', '9']","[None, '22']","['17', '15']"
157,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['18', '24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22']","['12', '9']","[None, None]","['17', '15']"
157,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['24', '7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22']","['12', '9']","['18', None]","['17', '15']"
157,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22']","['12', '9']","['18', '24']","['17', '15']"
159,33 added to ready queue,enqueue,33,,"['7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33']","['12', '9']","['18', '24']","['17', '15']"
159,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18']","['12', '9']","[None, '24']","['17', '15']"
159,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24']","['12', '9']","[None, None]","['17', '15']"
159,17 finished I/O → ready queue,io_to_ready,17,IO0,"['7', '4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17']","['12', '9']","[None, None]","[None, '15']"
159,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17']","['12', '9']","['7', None]","[None, '15']"
159,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17']","['12', '9']","['7', '4']","[None, '15']"
159,12 dispatched to IO0,dispatch_io,12,IO0,"['25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17']",['9'],"['7', '4']","['12', '15']"
161,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7']",['9'],"[None, '4']","['12', '15']"
161,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['25', '6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4']",['9'],"[None, None]","['12', '15']"
161,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['6', '26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4']",['9'],"['25', None]","['12', '15']"
161,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4']",['9'],"['25', '6']","['12', '15']"
162,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['26', '16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6']",['9'],"['25', None]","['12', '15']"
162,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6']",['9'],"['25', '26']","['12', '15']"
163,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25']",['9'],"[None, '26']","['12', '15']"
163,26 finished CPU → wait queue,cpu_to_io,26,CPU1,"['16', '19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25']","['9', '26']","[None, None]","['12', '15']"
163,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['19', '27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25']","['9', '26']","['16', None]","['12', '15']"
163,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25']","['9', '26']","['16', '19']","['12', '15']"
165,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16']","['9', '26']","[None, '19']","['12', '15']"
165,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['27', '21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19']","['9', '26']","[None, None]","['12', '15']"
165,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['21', '32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19']","['9', '26']","['27', None]","['12', '15']"
165,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19']","['9', '26']","['27', '21']","['12', '15']"
167,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27']","['9', '26']","[None, '21']","['12', '15']"
167,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21']","['9', '26']","[None, None]","['12', '15']"
167,15 finished I/O → ready queue,io_to_ready,15,IO1,"['32', '28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15']","['9', '26']","[None, None]","['12', None]"
167,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['28', '29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15']","['9', '26']","['32', None]","['12', None]"
167,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15']","['9', '26']","['32', '28']","['12', None]"
167,9 dispatched to IO1,dispatch_io,9,IO1,"['29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15']",['26'],"['32', '28']","['12', '9']"
169,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32']",['26'],"[None, '28']","['12', '9']"
169,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['29', '14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28']",['26'],"[None, None]","['12', '9']"
169,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['14', '8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28']",['26'],"['29', None]","['12', '9']"
169,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28']",['26'],"['29', '14']","['12', '9']"
170,29 finished CPU → ready queue,cpu_to_ready,29,CPU0,"['8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29']",['26'],"[None, '14']","['12', '9']"
170,9 finished I/O → ready queue,io_to_ready,9,IO1,"['8', '20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9']",['26'],"[None, '14']","['12', None]"
170,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9']",['26'],"['8', '14']","['12', None]"
170,26 dispatched to IO1,dispatch_io,26,IO1,"['20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9']",[],"['8', '14']","['12', '26']"
171,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['20', '13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14']",[],"['8', None]","['12', '26']"
171,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14']",[],"['8', '20']","['12', '26']"
172,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8']",[],"[None, '20']","['12', '26']"
172,12 finished I/O → ready queue,io_to_ready,12,IO0,"['13', '10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12']",[],"[None, '20']","[None, '26']"
172,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12']",[],"['13', '20']","[None, '26']"
173,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12']",['13'],"[None, '20']","[None, '26']"
173,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['10', '31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20']",['13'],"[None, None]","[None, '26']"
173,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['31', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20']",['13'],"['10', None]","[None, '26']"
173,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20']",['13'],"['10', '31']","[None, '26']"
173,13 dispatched to IO0,dispatch_io,13,IO0,"['2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20']",[],"['10', '31']","['13', '26']"
174,31 finished CPU → wait queue,cpu_to_io,31,CPU1,"['2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20']",['31'],"['10', None]","['13', '26']"
174,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20']",['31'],"['10', '2']","['13', '26']"
175,34 added to ready queue,enqueue,34,,"['11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34']",['31'],"['10', '2']","['13', '26']"
175,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10']",['31'],"[None, '2']","['13', '26']"
175,26 finished I/O → ready queue,io_to_ready,26,IO1,"['11', '30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26']",['31'],"[None, '2']","['13', None]"
175,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26']",['31'],"['11', '2']","['13', None]"
175,31 dispatched to IO1,dispatch_io,31,IO1,"['30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26']",[],"['11', '2']","['13', '31']"
176,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['30', '23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2']",[],"['11', None]","['13', '31']"
176,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2']",[],"['11', '30']","['13', '31']"
177,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['23', '22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11']",[],"[None, '30']","['13', '31']"
177,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11']",[],"['23', '30']","['13', '31']"
178,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['22', '33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30']",[],"['23', None]","['13', '31']"
178,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30']",[],"['23', '22']","['13', '31']"
179,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['33', '18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23']",[],"[None, '22']","['13', '31']"
179,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23']",[],"['33', '22']","['13', '31']"
180,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['18', '24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22']",[],"['33', None]","['13', '31']"
180,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22']",[],"['33', '18']","['13', '31']"
181,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['24', '17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33']",[],"[None, '18']","['13', '31']"
181,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33']",[],"['24', '18']","['13', '31']"
182,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['17', '7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18']",[],"['24', None]","['13', '31']"
182,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18']",[],"['24', '17']","['13', '31']"
183,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['7', '4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24']",[],"[None, '17']","['13', '31']"
183,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24']",[],"['7', '17']","['13', '31']"
184,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['4', '6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17']",[],"['7', None]","['13', '31']"
184,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17']",[],"['7', '4']","['13', '31']"
185,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7']",[],"[None, '4']","['13', '31']"
185,13 finished I/O → ready queue,io_to_ready,13,IO0,"['6', '25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13']",[],"[None, '4']","[None, '31']"
185,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13']",[],"['6', '4']","[None, '31']"
186,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4']",[],"['6', None]","[None, '31']"
186,31 finished I/O → ready queue,io_to_ready,31,IO1,"['25', '16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31']",[],"['6', None]","[None, None]"
186,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31']",[],"['6', '25']","[None, None]"
187,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['16', '19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6']",[],"[None, '25']","[None, None]"
187,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6']",[],"['16', '25']","[None, None]"
188,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25']",[],"['16', None]","[None, None]"
188,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25']",[],"['16', '19']","[None, None]"
189,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['27', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25']",['16'],"[None, '19']","[None, None]"
189,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25']",['16'],"['27', '19']","[None, None]"
189,16 dispatched to IO0,dispatch_io,16,IO0,"['21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25']",[],"['27', '19']","['16', None]"
190,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19']",[],"['27', None]","['16', None]"
190,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19']",[],"['27', '21']","['16', None]"
191,35 added to ready queue,enqueue,35,,"['15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35']",[],"['27', '21']","['16', None]"
191,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27']",[],"[None, '21']","['16', None]"
191,16 finished I/O → ready queue,io_to_ready,16,IO0,"['15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16']",[],"[None, '21']","[None, None]"
191,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16']",[],"['15', '21']","[None, None]"
192,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['32', '28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21']",[],"['15', None]","[None, None]"
192,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21']",[],"['15', '32']","[None, None]"
193,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['28', '29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15']",[],"[None, '32']","[None, None]"
193,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15']",[],"['28', '32']","[None, None]"
194,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['29', '9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32']",[],"['28', None]","[None, None]"
194,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32']",[],"['28', '29']","[None, None]"
195,28 preempted (RR quantum expired),preempt_cpu,28,CPU0,"['9', '14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28']",[],"[None, '29']","[None, None]"
195,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28']",[],"['9', '29']","[None, None]"
196,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['14', '8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29']",[],"['9', None]","[None, None]"
196,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29']",[],"['9', '14']","[None, None]"
197,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9']",[],"[None, '14']","[None, None]"
197,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9']",[],"['8', '14']","[None, None]"
198,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['12', '20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14']",[],"['8', None]","[None, None]"
198,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14']",[],"['8', '12']","[None, None]"
199,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['20', '34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8']",[],"[None, '12']","[None, None]"
199,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8']",[],"['20', '12']","[None, None]"
200,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['34', '10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12']",[],"['20', None]","[None, None]"
200,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12']",[],"['20', '34']","[None, None]"
201,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['10', '26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20']",[],"[None, '34']","[None, None]"
201,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20']",[],"['10', '34']","[None, None]"
202,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['26', '2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34']",[],"['10', None]","[None, None]"
202,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34']",[],"['10', '26']","[None, None]"
203,36 added to ready queue,enqueue,36,,"['2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36']",[],"['10', '26']","[None, None]"
203,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['2', '11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10']",[],"[None, '26']","[None, None]"
203,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10']",[],"['2', '26']","[None, None]"
204,26 finished CPU → wait queue,cpu_to_io,26,CPU1,"['11', '30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10']",['26'],"['2', None]","[None, None]"
204,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10']",['26'],"['2', '11']","[None, None]"
204,26 dispatched to IO0,dispatch_io,26,IO0,"['30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10']",[],"['2', '11']","['26', None]"
205,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2']",[],"[None, '11']","['26', None]"
205,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['30', '23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2']",['11'],"[None, None]","['26', None]"
205,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['23', '22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2']",['11'],"['30', None]","['26', None]"
205,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2']",['11'],"['30', '23']","['26', None]"
205,11 dispatched to IO1,dispatch_io,11,IO1,"['22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2']",[],"['30', '23']","['26', '11']"
207,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30']",[],"[None, '23']","['26', '11']"
207,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['22', '33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23']",[],"[None, None]","['26', '11']"
207,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['33', '18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23']",[],"['22', None]","['26', '11']"
207,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23']",[],"['22', '33']","['26', '11']"
208,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22']",[],"[None, '33']","['26', '11']"
208,26 finished I/O → ready queue,io_to_ready,26,IO0,"['18', '24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26']",[],"[None, '33']","[None, '11']"
208,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26']",[],"['18', '33']","[None, '11']"
209,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['24', '17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33']",[],"['18', None]","[None, '11']"
209,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33']",[],"['18', '24']","[None, '11']"
210,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['17', '7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18']",[],"[None, '24']","[None, '11']"
210,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18']",[],"['17', '24']","[None, '11']"
211,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['7', '13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24']",[],"['17', None]","[None, '11']"
211,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24']",[],"['17', '7']","[None, '11']"
212,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17']",[],"[None, '7']","[None, '11']"
212,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17']",[],"['13', '7']","[None, '11']"
213,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['4', '31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7']",[],"['13', None]","[None, '11']"
213,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7']",[],"['13', '4']","[None, '11']"
214,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['31', '6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13']",[],"[None, '4']","[None, '11']"
214,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13']",[],"['31', '4']","[None, '11']"
215,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4']",[],"['31', None]","[None, '11']"
215,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4']",[],"['31', '6']","[None, '11']"
216,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['25', '19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31']",[],"[None, '6']","[None, '11']"
216,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31']",[],"['25', '6']","[None, '11']"
217,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31']",['25'],"[None, '6']","[None, '11']"
217,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['19', '35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6']",['25'],"[None, None]","[None, '11']"
217,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['35', '27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6']",['25'],"['19', None]","[None, '11']"
217,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6']",['25'],"['19', '35']","[None, '11']"
217,25 dispatched to IO0,dispatch_io,25,IO0,"['27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6']",[],"['19', '35']","['25', '11']"
219,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19']",[],"[None, '35']","['25', '11']"
219,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['27', '16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35']",[],"[None, None]","['25', '11']"
219,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['16', '21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35']",[],"['27', None]","['25', '11']"
219,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35']",[],"['27', '16']","['25', '11']"
220,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['21', '15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27']",[],"[None, '16']","['25', '11']"
220,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27']",[],"['21', '16']","['25', '11']"
221,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16']",[],"['21', None]","['25', '11']"
221,11 finished I/O → ready queue,io_to_ready,11,IO1,"['15', '32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11']",[],"['21', None]","['25', None]"
221,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11']",[],"['21', '15']","['25', None]"
222,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['32', '28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21']",[],"[None, '15']","['25', None]"
222,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21']",[],"['32', '15']","['25', None]"
223,37 added to ready queue,enqueue,37,,"['28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37']",[],"['32', '15']","['25', None]"
223,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15']",[],"['32', None]","['25', None]"
223,25 finished I/O → ready queue,io_to_ready,25,IO0,"['28', '29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25']",[],"['32', None]","[None, None]"
223,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25']",[],"['32', '28']","[None, None]"
224,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['29', '9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32']",[],"[None, '28']","[None, None]"
224,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32']",[],"['29', '28']","[None, None]"
225,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['9', '14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28']",[],"['29', None]","[None, None]"
225,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28']",[],"['29', '9']","[None, None]"
226,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29']",[],"[None, '9']","[None, None]"
226,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['14', '8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29']",['9'],"[None, None]","[None, None]"
226,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['8', '12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29']",['9'],"['14', None]","[None, None]"
226,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29']",['9'],"['14', '8']","[None, None]"
226,9 dispatched to IO0,dispatch_io,9,IO0,"['12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29']",[],"['14', '8']","['9', None]"
228,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29']",['14'],"[None, '8']","['9', None]"
228,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8']",['14'],"[None, None]","['9', None]"
228,9 finished I/O → ready queue,io_to_ready,9,IO0,"['12', '20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9']",['14'],"[None, None]","[None, None]"
228,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['20', '34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9']",['14'],"['12', None]","[None, None]"
228,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9']",['14'],"['12', '20']","[None, None]"
228,14 dispatched to IO0,dispatch_io,14,IO0,"['34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9']",[],"['12', '20']","['14', None]"
229,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['34', '36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9']",['20'],"['12', None]","['14', None]"
229,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9']",['20'],"['12', '34']","['14', None]"
229,20 dispatched to IO1,dispatch_io,20,IO1,"['36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9']",[],"['12', '34']","['14', '20']"
230,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['36', '10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12']",[],"[None, '34']","['14', '20']"
230,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12']",[],"['36', '34']","['14', '20']"
231,34 finished CPU → ready queue,cpu_to_ready,34,CPU1,"['10', '2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34']",[],"['36', None]","['14', '20']"
231,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34']",[],"['36', '10']","['14', '20']"
232,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['2', '30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36']",[],"[None, '10']","['14', '20']"
232,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36']",[],"['2', '10']","['14', '20']"
233,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['30', '23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10']",[],"['2', None]","['14', '20']"
233,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10']",[],"['2', '30']","['14', '20']"
234,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2']",[],"[None, '30']","['14', '20']"
234,30 finished CPU → wait queue,cpu_to_io,30,CPU1,"['23', '22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2']",['30'],"[None, None]","['14', '20']"
234,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['22', '26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2']",['30'],"['23', None]","['14', '20']"
234,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2']",['30'],"['23', '22']","['14', '20']"
236,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23']",['30'],"[None, '22']","['14', '20']"
236,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['26', '33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22']",['30'],"[None, None]","['14', '20']"
236,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['33', '18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22']",['30'],"['26', None]","['14', '20']"
236,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22']",['30'],"['26', '33']","['14', '20']"
237,33 finished CPU → ready queue,cpu_to_ready,33,CPU1,"['18', '24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33']",['30'],"['26', None]","['14', '20']"
237,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33']",['30'],"['26', '18']","['14', '20']"
238,26 preempted (RR quantum expired),preempt_cpu,26,CPU0,"['24', '17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26']",['30'],"[None, '18']","['14', '20']"
238,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26']",['30'],"['24', '18']","['14', '20']"
239,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26']","['30', '24']","[None, '18']","['14', '20']"
239,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18']","['30', '24']","[None, None]","['14', '20']"
239,14 finished I/O → ready queue,io_to_ready,14,IO0,"['17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14']","['30', '24']","[None, None]","[None, '20']"
239,20 finished I/O → ready queue,io_to_ready,20,IO1,"['17', '7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20']","['30', '24']","[None, None]","[None, None]"
239,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['7', '13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20']","['30', '24']","['17', None]","[None, None]"
239,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20']","['30', '24']","['17', '7']","[None, None]"
239,30 dispatched to IO0,dispatch_io,30,IO0,"['13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20']",['24'],"['17', '7']","['30', None]"
239,24 dispatched to IO1,dispatch_io,24,IO1,"['13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20']",[],"['17', '7']","['30', '24']"
240,38 added to ready queue,enqueue,38,,"['13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38']",[],"['17', '7']","['30', '24']"
241,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17']",[],"[None, '7']","['30', '24']"
241,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['13', '4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7']",[],"[None, None]","['30', '24']"
241,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['4', '31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7']",[],"['13', None]","['30', '24']"
241,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7']",[],"['13', '4']","['30', '24']"
243,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13']",[],"[None, '4']","['30', '24']"
243,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['31', '6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4']",[],"[None, None]","['30', '24']"
243,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['6', '19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4']",[],"['31', None]","['30', '24']"
243,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4']",[],"['31', '6']","['30', '24']"
245,31 finished CPU → wait queue,cpu_to_io,31,CPU0,"['19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4']",['31'],"[None, '6']","['30', '24']"
245,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['19', '35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6']",['31'],"[None, None]","['30', '24']"
245,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['35', '27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6']",['31'],"['19', None]","['30', '24']"
245,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6']",['31'],"['19', '35']","['30', '24']"
247,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19']",['31'],"[None, '35']","['30', '24']"
247,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['27', '16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35']",['31'],"[None, None]","['30', '24']"
247,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['16', '11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35']",['31'],"['27', None]","['30', '24']"
247,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35']",['31'],"['27', '16']","['30', '24']"
249,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27']",['31'],"[None, '16']","['30', '24']"
249,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['11', '21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16']",['31'],"[None, None]","['30', '24']"
249,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['21', '37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16']",['31'],"['11', None]","['30', '24']"
249,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16']",['31'],"['11', '21']","['30', '24']"
251,39 added to ready queue,enqueue,39,,"['37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39']",['31'],"['11', '21']","['30', '24']"
251,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11']",['31'],"[None, '21']","['30', '24']"
251,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['37', '15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21']",['31'],"[None, None]","['30', '24']"
251,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['15', '25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21']",['31'],"['37', None]","['30', '24']"
251,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21']",['31'],"['37', '15']","['30', '24']"
252,30 finished I/O → ready queue,io_to_ready,30,IO0,"['25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30']",['31'],"['37', '15']","[None, '24']"
252,31 dispatched to IO0,dispatch_io,31,IO0,"['25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30']",[],"['37', '15']","['31', '24']"
253,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37']",[],"[None, '15']","['31', '24']"
253,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['25', '32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37']",['15'],"[None, None]","['31', '24']"
253,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['32', '28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37']",['15'],"['25', None]","['31', '24']"
253,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37']",['15'],"['25', '32']","['31', '24']"
255,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25']",['15'],"[None, '32']","['31', '24']"
255,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['28', '29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32']",['15'],"[None, None]","['31', '24']"
255,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['29', '8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32']",['15'],"['28', None]","['31', '24']"
255,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32']",['15'],"['28', '29']","['31', '24']"
256,28 finished CPU → ready queue,cpu_to_ready,28,CPU0,"['8', '9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28']",['15'],"[None, '29']","['31', '24']"
256,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28']",['15'],"['8', '29']","['31', '24']"
257,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['9', '12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29']",['15'],"['8', None]","['31', '24']"
257,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29']",['15'],"['8', '9']","['31', '24']"
258,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['12', '34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8']",['15'],"[None, '9']","['31', '24']"
258,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8']",['15'],"['12', '9']","['31', '24']"
259,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['34', '36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9']",['15'],"['12', None]","['31', '24']"
259,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9']",['15'],"['12', '34']","['31', '24']"
260,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9']","['15', '12']","[None, '34']","['31', '24']"
260,24 finished I/O → ready queue,io_to_ready,24,IO1,"['36', '10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24']","['15', '12']","[None, '34']","['31', None]"
260,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24']","['15', '12']","['36', '34']","['31', None]"
260,15 dispatched to IO1,dispatch_io,15,IO1,"['10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24']",['12'],"['36', '34']","['31', '15']"
261,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['10', '2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34']",['12'],"['36', None]","['31', '15']"
261,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34']",['12'],"['36', '10']","['31', '15']"
262,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36']",['12'],"[None, '10']","['31', '15']"
262,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['2', '23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36']","['12', '10']","[None, None]","['31', '15']"
262,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['23', '22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36']","['12', '10']","['2', None]","['31', '15']"
262,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36']","['12', '10']","['2', '23']","['31', '15']"
264,40 added to ready queue,enqueue,40,,"['22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40']","['12', '10']","['2', '23']","['31', '15']"
264,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2']","['12', '10']","[None, '23']","['31', '15']"
264,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['22', '33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23']","['12', '10']","[None, None]","['31', '15']"
264,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['33', '26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23']","['12', '10']","['22', None]","['31', '15']"
264,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23']","['12', '10']","['22', '33']","['31', '15']"
266,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23']","['12', '10', '22']","[None, '33']","['31', '15']"
266,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33']","['12', '10', '22']","[None, None]","['31', '15']"
266,31 finished I/O → ready queue,io_to_ready,31,IO0,"['26', '18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31']","['12', '10', '22']","[None, None]","[None, '15']"
266,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['18', '14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31']","['12', '10', '22']","['26', None]","[None, '15']"
266,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31']","['12', '10', '22']","['26', '18']","[None, '15']"
266,12 dispatched to IO0,dispatch_io,12,IO0,"['14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31']","['10', '22']","['26', '18']","['12', '15']"
268,26 finished CPU → wait queue,cpu_to_io,26,CPU0,"['14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31']","['10', '22', '26']","[None, '18']","['12', '15']"
268,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['14', '20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18']","['10', '22', '26']","[None, None]","['12', '15']"
268,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['20', '38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18']","['10', '22', '26']","['14', None]","['12', '15']"
268,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18']","['10', '22', '26']","['14', '20']","['12', '15']"
270,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14']","['10', '22', '26']","[None, '20']","['12', '15']"
270,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['38', '17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20']","['10', '22', '26']","[None, None]","['12', '15']"
270,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['17', '7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20']","['10', '22', '26']","['38', None]","['12', '15']"
270,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20']","['10', '22', '26']","['38', '17']","['12', '15']"
272,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,"['7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38']","['10', '22', '26']","[None, '17']","['12', '15']"
272,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['7', '13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17']","['10', '22', '26']","[None, None]","['12', '15']"
272,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17']","['10', '22', '26']","['7', None]","['12', '15']"
272,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17']","['10', '22', '26']","['7', '13']","['12', '15']"
274,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7']","['10', '22', '26']","[None, '13']","['12', '15']"
274,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['4', '6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13']","['10', '22', '26']","[None, None]","['12', '15']"
274,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13']","['10', '22', '26']","['4', None]","['12', '15']"
274,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13']","['10', '22', '26']","['4', '6']","['12', '15']"
275,41 added to ready queue,enqueue,41,,"['19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41']","['10', '22', '26']","['4', '6']","['12', '15']"
275,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['19', '35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6']","['10', '22', '26']","['4', None]","['12', '15']"
275,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6']","['10', '22', '26']","['4', '19']","['12', '15']"
276,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4']","['10', '22', '26']","[None, '19']","['12', '15']"
276,12 finished I/O → ready queue,io_to_ready,12,IO0,"['35', '27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12']","['10', '22', '26']","[None, '19']","[None, '15']"
276,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12']","['10', '22', '26']","['35', '19']","[None, '15']"
276,10 dispatched to IO0,dispatch_io,10,IO0,"['27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12']","['22', '26']","['35', '19']","['10', '15']"
277,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['27', '16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19']","['22', '26']","['35', None]","['10', '15']"
277,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19']","['22', '26']","['35', '27']","['10', '15']"
278,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35']","['22', '26']","[None, '27']","['10', '15']"
278,15 finished I/O → ready queue,io_to_ready,15,IO1,"['16', '39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15']","['22', '26']","[None, '27']","['10', None]"
278,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15']","['22', '26']","['16', '27']","['10', None]"
278,22 dispatched to IO1,dispatch_io,22,IO1,"['39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15']",['26'],"['16', '27']","['10', '22']"
279,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15']","['26', '16']","[None, '27']","['10', '22']"
279,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['39', '11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27']","['26', '16']","[None, None]","['10', '22']"
279,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['11', '21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27']","['26', '16']","['39', None]","['10', '22']"
279,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27']","['26', '16']","['39', '11']","['10', '22']"
281,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39']","['26', '16']","[None, '11']","['10', '22']"
281,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['21', '30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11']","['26', '16']","[None, None]","['10', '22']"
281,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['30', '37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11']","['26', '16']","['21', None]","['10', '22']"
281,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11']","['26', '16']","['21', '30']","['10', '22']"
283,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11']","['26', '16', '21']","[None, '30']","['10', '22']"
283,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['37', '25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30']","['26', '16', '21']","[None, None]","['10', '22']"
283,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['25', '32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30']","['26', '16', '21']","['37', None]","['10', '22']"
283,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30']","['26', '16', '21']","['37', '25']","['10', '22']"
284,22 finished I/O → ready queue,io_to_ready,22,IO1,"['32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22']","['26', '16', '21']","['37', '25']","['10', None]"
284,26 dispatched to IO1,dispatch_io,26,IO1,"['32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22']","['16', '21']","['37', '25']","['10', '26']"
285,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37']","['16', '21']","[None, '25']","['10', '26']"
285,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['32', '28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25']","['16', '21']","[None, None]","['10', '26']"
285,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['28', '29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25']","['16', '21']","['32', None]","['10', '26']"
285,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25']","['16', '21']","['32', '28']","['10', '26']"
286,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['29', '8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25']","['16', '21', '32']","[None, '28']","['10', '26']"
286,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25']","['16', '21', '32']","['29', '28']","['10', '26']"
287,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['8', '9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28']","['16', '21', '32']","['29', None]","['10', '26']"
287,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28']","['16', '21', '32']","['29', '8']","['10', '26']"
288,29 finished CPU → wait queue,cpu_to_io,29,CPU0,"['9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28']","['16', '21', '32', '29']","[None, '8']","['10', '26']"
288,26 finished I/O → ready queue,io_to_ready,26,IO1,"['9', '24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26']","['16', '21', '32', '29']","[None, '8']","['10', None]"
288,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26']","['16', '21', '32', '29']","['9', '8']","['10', None]"
288,16 dispatched to IO1,dispatch_io,16,IO1,"['24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26']","['21', '32', '29']","['9', '8']","['10', '16']"
289,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8']","['21', '32', '29']","['9', None]","['10', '16']"
289,10 finished I/O → ready queue,io_to_ready,10,IO0,"['24', '34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10']","['21', '32', '29']","['9', None]","[None, '16']"
289,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10']","['21', '32', '29']","['9', '24']","[None, '16']"
289,21 dispatched to IO0,dispatch_io,21,IO0,"['34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10']","['32', '29']","['9', '24']","['21', '16']"
290,9 finished all bursts,finished,9,CPU0,"['34', '36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10']","['32', '29']","[None, '24']","['21', '16']"
290,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10']","['32', '29']","['34', '24']","['21', '16']"
291,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24']","['32', '29']","['34', None]","['21', '16']"
291,16 finished I/O → ready queue,io_to_ready,16,IO1,"['36', '40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16']","['32', '29']","['34', None]","['21', None]"
291,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16']","['32', '29']","['34', '36']","['21', None]"
291,32 dispatched to IO1,dispatch_io,32,IO1,"['40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16']",['29'],"['34', '36']","['21', '32']"
292,42 added to ready queue,enqueue,42,,"['40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42']",['29'],"['34', '36']","['21', '32']"
292,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['40', '2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34']",['29'],"[None, '36']","['21', '32']"
292,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34']",['29'],"['40', '36']","['21', '32']"
293,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['2', '23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36']",['29'],"['40', None]","['21', '32']"
293,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36']",['29'],"['40', '2']","['21', '32']"
294,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['23', '33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40']",['29'],"[None, '2']","['21', '32']"
294,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40']",['29'],"['23', '2']","['21', '32']"
295,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40']","['29', '23']","[None, '2']","['21', '32']"
295,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['33', '31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2']","['29', '23']","[None, None]","['21', '32']"
295,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['31', '18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2']","['29', '23']","['33', None]","['21', '32']"
295,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2']","['29', '23']","['33', '31']","['21', '32']"
296,33 finished CPU → ready queue,cpu_to_ready,33,CPU0,"['18', '14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33']","['29', '23']","[None, '31']","['21', '32']"
296,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33']","['29', '23']","['18', '31']","['21', '32']"
297,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['14', '20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31']","['29', '23']","['18', None]","['21', '32']"
297,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31']","['29', '23']","['18', '14']","['21', '32']"
298,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['20', '38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31']","['29', '23', '18']","[None, '14']","['21', '32']"
298,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31']","['29', '23', '18']","['20', '14']","['21', '32']"
299,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['38', '17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14']","['29', '23', '18']","['20', None]","['21', '32']"
299,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14']","['29', '23', '18']","['20', '38']","['21', '32']"
300,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['17', '7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20']","['29', '23', '18']","[None, '38']","['21', '32']"
300,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20']","['29', '23', '18']","['17', '38']","['21', '32']"
301,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20']","['29', '23', '18', '17']","[None, '38']","['21', '32']"
301,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['7', '13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38']","['29', '23', '18', '17']","[None, None]","['21', '32']"
301,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38']","['29', '23', '18', '17']","['7', None]","['21', '32']"
301,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38']","['29', '23', '18', '17']","['7', '13']","['21', '32']"
303,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7']","['29', '23', '18', '17']","[None, '13']","['21', '32']"
303,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['41', '6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13']","['29', '23', '18', '17']","[None, None]","['21', '32']"
303,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['6', '4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13']","['29', '23', '18', '17']","['41', None]","['21', '32']"
303,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13']","['29', '23', '18', '17']","['41', '6']","['21', '32']"
304,43 added to ready queue,enqueue,43,,"['4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43']","['29', '23', '18', '17']","['41', '6']","['21', '32']"
304,21 finished I/O → ready queue,io_to_ready,21,IO0,"['4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21']","['29', '23', '18', '17']","['41', '6']","[None, '32']"
304,29 dispatched to IO0,dispatch_io,29,IO0,"['4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21']","['23', '18', '17']","['41', '6']","['29', '32']"
305,41 finished CPU → wait queue,cpu_to_io,41,CPU0,"['4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21']","['23', '18', '17', '41']","[None, '6']","['29', '32']"
305,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6']","['23', '18', '17', '41']","[None, None]","['29', '32']"
305,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['12', '19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6']","['23', '18', '17', '41']","['4', None]","['29', '32']"
305,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6']","['23', '18', '17', '41']","['4', '12']","['29', '32']"
306,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['19', '35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6']","['23', '18', '17', '41', '4']","[None, '12']","['29', '32']"
306,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6']","['23', '18', '17', '41', '4']","['19', '12']","['29', '32']"
307,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['35', '15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12']","['23', '18', '17', '41', '4']","['19', None]","['29', '32']"
307,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12']","['23', '18', '17', '41', '4']","['19', '35']","['29', '32']"
308,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19']","['23', '18', '17', '41', '4']","[None, '35']","['29', '32']"
308,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['15', '27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35']","['23', '18', '17', '41', '4']","[None, None]","['29', '32']"
308,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['27', '39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35']","['23', '18', '17', '41', '4']","['15', None]","['29', '32']"
308,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35']","['23', '18', '17', '41', '4']","['15', '27']","['29', '32']"
310,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15']","['23', '18', '17', '41', '4']","[None, '27']","['29', '32']"
310,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['39', '11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27']","['23', '18', '17', '41', '4']","[None, None]","['29', '32']"
310,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['11', '30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27']","['23', '18', '17', '41', '4']","['39', None]","['29', '32']"
310,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27']","['23', '18', '17', '41', '4']","['39', '11']","['29', '32']"
312,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39']","['23', '18', '17', '41', '4']","[None, '11']","['29', '32']"
312,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['30', '22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11']","['23', '18', '17', '41', '4']","[None, None]","['29', '32']"
312,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['22', '37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11']","['23', '18', '17', '41', '4']","['30', None]","['29', '32']"
312,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11']","['23', '18', '17', '41', '4']","['30', '22']","['29', '32']"
313,32 finished I/O → ready queue,io_to_ready,32,IO1,"['37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32']","['23', '18', '17', '41', '4']","['30', '22']","['29', None]"
313,23 dispatched to IO1,dispatch_io,23,IO1,"['37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32']","['18', '17', '41', '4']","['30', '22']","['29', '23']"
314,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30']","['18', '17', '41', '4']","[None, '22']","['29', '23']"
314,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['37', '25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22']","['18', '17', '41', '4']","[None, None]","['29', '23']"
314,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['25', '28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22']","['18', '17', '41', '4']","['37', None]","['29', '23']"
314,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22']","['18', '17', '41', '4']","['37', '25']","['29', '23']"
316,37 finished CPU → ready queue,cpu_to_ready,37,CPU0,"['28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37']","['18', '17', '41', '4']","[None, '25']","['29', '23']"
316,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['28', '26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25']","['18', '17', '41', '4']","[None, None]","['29', '23']"
316,28 dispatched to CPU0,dispatch_cpu,28,CPU0,"['26', '8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25']","['18', '17', '41', '4']","['28', None]","['29', '23']"
316,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25']","['18', '17', '41', '4']","['28', '26']","['29', '23']"
318,28 finished CPU → ready queue,cpu_to_ready,28,CPU0,"['8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28']","['18', '17', '41', '4']","[None, '26']","['29', '23']"
318,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['8', '10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26']","['18', '17', '41', '4']","[None, None]","['29', '23']"
318,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26']","['18', '17', '41', '4']","['8', None]","['29', '23']"
318,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26']","['18', '17', '41', '4']","['8', '10']","['29', '23']"
319,44 added to ready queue,enqueue,44,,"['24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44']","['18', '17', '41', '4']","['8', '10']","['29', '23']"
320,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8']","['18', '17', '41', '4']","[None, '10']","['29', '23']"
320,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['24', '16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10']","['18', '17', '41', '4']","[None, None]","['29', '23']"
320,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['16', '42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10']","['18', '17', '41', '4']","['24', None]","['29', '23']"
320,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10']","['18', '17', '41', '4']","['24', '16']","['29', '23']"
321,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['42', '34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10']","['18', '17', '41', '4', '24']","[None, '16']","['29', '23']"
321,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10']","['18', '17', '41', '4', '24']","['42', '16']","['29', '23']"
322,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['34', '36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16']","['18', '17', '41', '4', '24']","['42', None]","['29', '23']"
322,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16']","['18', '17', '41', '4', '24']","['42', '34']","['29', '23']"
323,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42']","['18', '17', '41', '4', '24']","[None, '34']","['29', '23']"
323,34 finished CPU → ready queue,cpu_to_ready,34,CPU1,"['36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34']","['18', '17', '41', '4', '24']","[None, None]","['29', '23']"
323,29 finished I/O → ready queue,io_to_ready,29,IO0,"['36', '40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29']","['18', '17', '41', '4', '24']","[None, None]","[None, '23']"
323,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['40', '2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29']","['18', '17', '41', '4', '24']","['36', None]","[None, '23']"
323,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29']","['18', '17', '41', '4', '24']","['36', '40']","[None, '23']"
323,18 dispatched to IO0,dispatch_io,18,IO0,"['2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29']","['17', '41', '4', '24']","['36', '40']","['18', '23']"
325,36 finished CPU → wait queue,cpu_to_io,36,CPU0,"['2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29']","['17', '41', '4', '24', '36']","[None, '40']","['18', '23']"
325,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['2', '33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40']","['17', '41', '4', '24', '36']","[None, None]","['18', '23']"
325,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['33', '31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40']","['17', '41', '4', '24', '36']","['2', None]","['18', '23']"
325,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40']","['17', '41', '4', '24', '36']","['2', '33']","['18', '23']"
326,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['31', '14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40']","['17', '41', '4', '24', '36', '2']","[None, '33']","['18', '23']"
326,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40']","['17', '41', '4', '24', '36', '2']","['31', '33']","['18', '23']"
327,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['14', '20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33']","['17', '41', '4', '24', '36', '2']","['31', None]","['18', '23']"
327,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33']","['17', '41', '4', '24', '36', '2']","['31', '14']","['18', '23']"
328,31 finished CPU → ready queue,cpu_to_ready,31,CPU0,"['20', '38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31']","['17', '41', '4', '24', '36', '2']","[None, '14']","['18', '23']"
328,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31']","['17', '41', '4', '24', '36', '2']","['20', '14']","['18', '23']"
329,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['38', '7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31']","['17', '41', '4', '24', '36', '2', '14']","['20', None]","['18', '23']"
329,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31']","['17', '41', '4', '24', '36', '2', '14']","['20', '38']","['18', '23']"
330,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['7', '13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20']","['17', '41', '4', '24', '36', '2', '14']","[None, '38']","['18', '23']"
330,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20']","['17', '41', '4', '24', '36', '2', '14']","['7', '38']","['18', '23']"
331,45 added to ready queue,enqueue,45,,"['13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45']","['17', '41', '4', '24', '36', '2', '14']","['7', '38']","['18', '23']"
331,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7']","['17', '41', '4', '24', '36', '2', '14']","[None, '38']","['18', '23']"
331,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['13', '43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38']","['17', '41', '4', '24', '36', '2', '14']","[None, None]","['18', '23']"
331,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['43', '21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38']","['17', '41', '4', '24', '36', '2', '14']","['13', None]","['18', '23']"
331,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38']","['17', '41', '4', '24', '36', '2', '14']","['13', '43']","['18', '23']"
333,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38']","['17', '41', '4', '24', '36', '2', '14', '13']","[None, '43']","['18', '23']"
333,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,"['21', '6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43']","['17', '41', '4', '24', '36', '2', '14', '13']","[None, None]","['18', '23']"
333,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['6', '12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43']","['17', '41', '4', '24', '36', '2', '14', '13']","['21', None]","['18', '23']"
333,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43']","['17', '41', '4', '24', '36', '2', '14', '13']","['21', '6']","['18', '23']"
335,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21']","['17', '41', '4', '24', '36', '2', '14', '13']","[None, '6']","['18', '23']"
335,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6']","['17', '41', '4', '24', '36', '2', '14', '13']","[None, None]","['18', '23']"
335,23 finished I/O → ready queue,io_to_ready,23,IO1,"['12', '19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23']","['17', '41', '4', '24', '36', '2', '14', '13']","[None, None]","['18', None]"
335,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23']","['17', '41', '4', '24', '36', '2', '14', '13']","['12', None]","['18', None]"
335,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23']","['17', '41', '4', '24', '36', '2', '14', '13']","['12', '19']","['18', None]"
335,17 dispatched to IO1,dispatch_io,17,IO1,"['35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23']","['41', '4', '24', '36', '2', '14', '13']","['12', '19']","['18', '17']"
337,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12']","['41', '4', '24', '36', '2', '14', '13']","[None, '19']","['18', '17']"
337,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19']","['41', '4', '24', '36', '2', '14', '13']","[None, None]","['18', '17']"
337,18 finished I/O → ready queue,io_to_ready,18,IO0,"['35', '15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18']","['41', '4', '24', '36', '2', '14', '13']","[None, None]","[None, '17']"
337,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['15', '27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18']","['41', '4', '24', '36', '2', '14', '13']","['35', None]","[None, '17']"
337,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18']","['41', '4', '24', '36', '2', '14', '13']","['35', '15']","[None, '17']"
337,41 dispatched to IO0,dispatch_io,41,IO0,"['27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18']","['4', '24', '36', '2', '14', '13']","['35', '15']","['41', '17']"
338,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['27', '39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15']","['4', '24', '36', '2', '14', '13']","['35', None]","['41', '17']"
338,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15']","['4', '24', '36', '2', '14', '13']","['35', '27']","['41', '17']"
339,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['39', '11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35']","['4', '24', '36', '2', '14', '13']","[None, '27']","['41', '17']"
339,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35']","['4', '24', '36', '2', '14', '13']","['39', '27']","['41', '17']"
340,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['11', '32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27']","['4', '24', '36', '2', '14', '13']","['39', None]","['41', '17']"
340,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27']","['4', '24', '36', '2', '14', '13']","['39', '11']","['41', '17']"
341,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['32', '30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39']","['4', '24', '36', '2', '14', '13']","[None, '11']","['41', '17']"
341,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39']","['4', '24', '36', '2', '14', '13']","['32', '11']","['41', '17']"
342,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['30', '22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11']","['4', '24', '36', '2', '14', '13']","['32', None]","['41', '17']"
342,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11']","['4', '24', '36', '2', '14', '13']","['32', '30']","['41', '17']"
343,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['22', '37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32']","['4', '24', '36', '2', '14', '13']","[None, '30']","['41', '17']"
343,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32']","['4', '24', '36', '2', '14', '13']","['22', '30']","['41', '17']"
344,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['37', '25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30']","['4', '24', '36', '2', '14', '13']","['22', None]","['41', '17']"
344,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30']","['4', '24', '36', '2', '14', '13']","['22', '37']","['41', '17']"
345,46 added to ready queue,enqueue,46,,"['25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46']","['4', '24', '36', '2', '14', '13']","['22', '37']","['41', '17']"
345,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22']","['4', '24', '36', '2', '14', '13']","[None, '37']","['41', '17']"
345,17 finished I/O → ready queue,io_to_ready,17,IO1,"['25', '28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17']","['4', '24', '36', '2', '14', '13']","[None, '37']","['41', None]"
345,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17']","['4', '24', '36', '2', '14', '13']","['25', '37']","['41', None]"
345,4 dispatched to IO1,dispatch_io,4,IO1,"['28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17']","['24', '36', '2', '14', '13']","['25', '37']","['41', '4']"
346,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['28', '26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37']","['24', '36', '2', '14', '13']","['25', None]","['41', '4']"
346,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37']","['24', '36', '2', '14', '13']","['25', '28']","['41', '4']"
347,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['26', '44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37']","['24', '36', '2', '14', '13', '25']","[None, '28']","['41', '4']"
347,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37']","['24', '36', '2', '14', '13', '25']","['26', '28']","['41', '4']"
348,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['44', '8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28']","['24', '36', '2', '14', '13', '25']","['26', None]","['41', '4']"
348,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28']","['24', '36', '2', '14', '13', '25']","['26', '44']","['41', '4']"
349,26 finished CPU → wait queue,cpu_to_io,26,CPU0,"['8', '10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28']","['24', '36', '2', '14', '13', '25', '26']","[None, '44']","['41', '4']"
349,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28']","['24', '36', '2', '14', '13', '25', '26']","['8', '44']","['41', '4']"
350,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44']","['24', '36', '2', '14', '13', '25', '26']","['8', None]","['41', '4']"
350,41 finished I/O → ready queue,io_to_ready,41,IO0,"['10', '16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41']","['24', '36', '2', '14', '13', '25', '26']","['8', None]","[None, '4']"
350,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41']","['24', '36', '2', '14', '13', '25', '26']","['8', '10']","[None, '4']"
350,24 dispatched to IO0,dispatch_io,24,IO0,"['16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41']","['36', '2', '14', '13', '25', '26']","['8', '10']","['24', '4']"
351,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['16', '42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8']","['36', '2', '14', '13', '25', '26']","[None, '10']","['24', '4']"
351,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8']","['36', '2', '14', '13', '25', '26']","['16', '10']","['24', '4']"
352,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['42', '34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10']","['36', '2', '14', '13', '25', '26']","['16', None]","['24', '4']"
352,42 dispatched to CPU1,dispatch_cpu,42,CPU1,"['34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10']","['36', '2', '14', '13', '25', '26']","['16', '42']","['24', '4']"
353,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['34', '29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10']","['36', '2', '14', '13', '25', '26', '16']","[None, '42']","['24', '4']"
353,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10']","['36', '2', '14', '13', '25', '26', '16']","['34', '42']","['24', '4']"
354,42 finished CPU → ready queue,cpu_to_ready,42,CPU1,"['29', '40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42']","['36', '2', '14', '13', '25', '26', '16']","['34', None]","['24', '4']"
354,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42']","['36', '2', '14', '13', '25', '26', '16']","['34', '29']","['24', '4']"
355,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['40', '33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34']","['36', '2', '14', '13', '25', '26', '16']","[None, '29']","['24', '4']"
355,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34']","['36', '2', '14', '13', '25', '26', '16']","['40', '29']","['24', '4']"
356,40 finished CPU → ready queue,cpu_to_ready,40,CPU0,"['33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40']","['36', '2', '14', '13', '25', '26', '16']","[None, '29']","['24', '4']"
356,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['33', '31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29']","['36', '2', '14', '13', '25', '26', '16']","[None, None]","['24', '4']"
356,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['31', '20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29']","['36', '2', '14', '13', '25', '26', '16']","['33', None]","['24', '4']"
356,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29']","['36', '2', '14', '13', '25', '26', '16']","['33', '31']","['24', '4']"
358,33 finished CPU → wait queue,cpu_to_io,33,CPU0,"['20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29']","['36', '2', '14', '13', '25', '26', '16', '33']","[None, '31']","['24', '4']"
358,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['20', '45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31']","['36', '2', '14', '13', '25', '26', '16', '33']","[None, None]","['24', '4']"
358,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['45', '7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31']","['36', '2', '14', '13', '25', '26', '16', '33']","['20', None]","['24', '4']"
358,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31']","['36', '2', '14', '13', '25', '26', '16', '33']","['20', '45']","['24', '4']"
359,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['7', '38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31']","['36', '2', '14', '13', '25', '26', '16', '33', '20']","[None, '45']","['24', '4']"
359,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31']","['36', '2', '14', '13', '25', '26', '16', '33', '20']","['7', '45']","['24', '4']"
360,47 added to ready queue,enqueue,47,,"['38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47']","['36', '2', '14', '13', '25', '26', '16', '33', '20']","['7', '45']","['24', '4']"
360,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45']","['36', '2', '14', '13', '25', '26', '16', '33', '20']","['7', None]","['24', '4']"
360,4 finished I/O → ready queue,io_to_ready,4,IO1,"['38', '43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4']","['36', '2', '14', '13', '25', '26', '16', '33', '20']","['7', None]","['24', None]"
360,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4']","['36', '2', '14', '13', '25', '26', '16', '33', '20']","['7', '38']","['24', None]"
360,36 dispatched to IO1,dispatch_io,36,IO1,"['43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4']","['2', '14', '13', '25', '26', '16', '33', '20']","['7', '38']","['24', '36']"
361,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['43', '21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7']","['2', '14', '13', '25', '26', '16', '33', '20']","[None, '38']","['24', '36']"
361,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7']","['2', '14', '13', '25', '26', '16', '33', '20']","['43', '38']","['24', '36']"
362,38 finished CPU → wait queue,cpu_to_io,38,CPU1,"['21', '6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","['43', None]","['24', '36']"
362,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","['43', '21']","['24', '36']"
363,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['6', '23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","[None, '21']","['24', '36']"
363,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","['6', '21']","['24', '36']"
364,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['23', '12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","['6', None]","['24', '36']"
364,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","['6', '23']","['24', '36']"
365,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['12', '19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","[None, '23']","['24', '36']"
365,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","['12', '23']","['24', '36']"
366,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['19', '18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","['12', None]","['24', '36']"
366,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","['12', '19']","['24', '36']"
367,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","[None, '19']","['24', '36']"
367,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['18', '15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","[None, None]","['24', '36']"
367,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['15', '35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","['18', None]","['24', '36']"
367,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","['18', '15']","['24', '36']"
369,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","[None, '15']","['24', '36']"
369,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","[None, None]","['24', '36']"
369,24 finished I/O → ready queue,io_to_ready,24,IO0,"['35', '27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","[None, None]","[None, '36']"
369,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['27', '39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","['35', None]","[None, '36']"
369,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24']","['2', '14', '13', '25', '26', '16', '33', '20', '38']","['35', '27']","[None, '36']"
369,2 dispatched to IO0,dispatch_io,2,IO0,"['39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24']","['14', '13', '25', '26', '16', '33', '20', '38']","['35', '27']","['2', '36']"
371,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35']","['14', '13', '25', '26', '16', '33', '20', '38']","[None, '27']","['2', '36']"
371,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['39', '11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27']","['14', '13', '25', '26', '16', '33', '20', '38']","[None, None]","['2', '36']"
371,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['11', '32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27']","['14', '13', '25', '26', '16', '33', '20', '38']","['39', None]","['2', '36']"
371,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27']","['14', '13', '25', '26', '16', '33', '20', '38']","['39', '11']","['2', '36']"
372,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['32', '30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27']","['14', '13', '25', '26', '16', '33', '20', '38', '11']","['39', None]","['2', '36']"
372,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27']","['14', '13', '25', '26', '16', '33', '20', '38', '11']","['39', '32']","['2', '36']"
373,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['30', '46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27']","['14', '13', '25', '26', '16', '33', '20', '38', '11', '39']","[None, '32']","['2', '36']"
373,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27']","['14', '13', '25', '26', '16', '33', '20', '38', '11', '39']","['30', '32']","['2', '36']"
374,30 finished CPU → ready queue,cpu_to_ready,30,CPU0,"['46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30']","['14', '13', '25', '26', '16', '33', '20', '38', '11', '39']","[None, '32']","['2', '36']"
374,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32']","['14', '13', '25', '26', '16', '33', '20', '38', '11', '39']","[None, None]","['2', '36']"
374,36 finished I/O → ready queue,io_to_ready,36,IO1,"['46', '22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36']","['14', '13', '25', '26', '16', '33', '20', '38', '11', '39']","[None, None]","['2', None]"
374,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['22', '17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36']","['14', '13', '25', '26', '16', '33', '20', '38', '11', '39']","['46', None]","['2', None]"
374,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36']","['14', '13', '25', '26', '16', '33', '20', '38', '11', '39']","['46', '22']","['2', None]"
374,14 dispatched to IO1,dispatch_io,14,IO1,"['17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36']","['13', '25', '26', '16', '33', '20', '38', '11', '39']","['46', '22']","['2', '14']"
375,48 added to ready queue,enqueue,48,,"['17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48']","['13', '25', '26', '16', '33', '20', '38', '11', '39']","['46', '22']","['2', '14']"
375,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['17', '37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","['46', None]","['2', '14']"
375,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","['46', '17']","['2', '14']"
376,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['37', '28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","[None, '17']","['2', '14']"
376,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","['37', '17']","['2', '14']"
377,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['28', '44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","['37', None]","['2', '14']"
377,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","['37', '28']","['2', '14']"
378,37 finished CPU → ready queue,cpu_to_ready,37,CPU0,"['44', '41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","[None, '28']","['2', '14']"
378,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","['44', '28']","['2', '14']"
379,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['41', '8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","['44', None]","['2', '14']"
379,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","['44', '41']","['2', '14']"
380,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['8', '10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","[None, '41']","['2', '14']"
380,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","['8', '41']","['2', '14']"
381,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['10', '42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","['8', None]","['2', '14']"
381,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","['8', '10']","['2', '14']"
382,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22']","[None, '10']","['2', '14']"
382,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22', '10']","[None, None]","['2', '14']"
382,2 finished I/O → ready queue,io_to_ready,2,IO0,"['42', '34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22', '10']","[None, None]","[None, '14']"
382,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['34', '40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22', '10']","['42', None]","[None, '14']"
382,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2']","['13', '25', '26', '16', '33', '20', '38', '11', '39', '22', '10']","['42', '34']","[None, '14']"
382,13 dispatched to IO0,dispatch_io,13,IO0,"['40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10']","['42', '34']","['13', '14']"
384,42 finished CPU → wait queue,cpu_to_io,42,CPU0,"['40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42']","[None, '34']","['13', '14']"
384,34 finished CPU → wait queue,cpu_to_io,34,CPU1,"['40', '29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","[None, None]","['13', '14']"
384,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['29', '31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","['40', None]","['13', '14']"
384,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","['40', '29']","['13', '14']"
386,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","[None, '29']","['13', '14']"
386,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['31', '47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","[None, None]","['13', '14']"
386,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['47', '45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","['31', None]","['13', '14']"
386,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","['31', '47']","['13', '14']"
388,49 added to ready queue,enqueue,49,,"['45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","['31', '47']","['13', '14']"
388,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","[None, '47']","['13', '14']"
388,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['45', '4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","[None, None]","['13', '14']"
388,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['4', '7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","['45', None]","['13', '14']"
388,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","['45', '4']","['13', '14']"
389,14 finished I/O → ready queue,io_to_ready,14,IO1,"['7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14']","['25', '26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","['45', '4']","['13', None]"
389,25 dispatched to IO1,dispatch_io,25,IO1,"['7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","['45', '4']","['13', '25']"
390,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,"['7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","[None, '4']","['13', '25']"
390,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['7', '43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","[None, None]","['13', '25']"
390,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['43', '21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","['7', None]","['13', '25']"
390,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","['7', '43']","['13', '25']"
392,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34']","[None, '43']","['13', '25']"
392,43 finished CPU → wait queue,cpu_to_io,43,CPU1,"['21', '6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43']","[None, None]","['13', '25']"
392,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['6', '23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43']","['21', None]","['13', '25']"
392,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43']","['21', '6']","['13', '25']"
394,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '6']","['13', '25']"
394,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['23', '12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, None]","['13', '25']"
394,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['23', None]","['13', '25']"
394,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['23', '12']","['13', '25']"
396,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '12']","['13', '25']"
396,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['19', '18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, None]","['13', '25']"
396,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['18', '15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['19', None]","['13', '25']"
396,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['19', '18']","['13', '25']"
398,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '18']","['13', '25']"
398,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, None]","['13', '25']"
398,13 finished I/O → ready queue,io_to_ready,13,IO0,"['15', '24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, None]","[None, '25']"
398,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['24', '35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['15', None]","[None, '25']"
398,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13']","['26', '16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['15', '24']","[None, '25']"
398,26 dispatched to IO0,dispatch_io,26,IO0,"['35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['15', '24']","['26', '25']"
400,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '24']","['26', '25']"
400,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['35', '27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, None]","['26', '25']"
400,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['27', '30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['35', None]","['26', '25']"
400,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['35', '27']","['26', '25']"
401,35 finished CPU → ready queue,cpu_to_ready,35,CPU0,"['30', '32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '27']","['26', '25']"
401,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['30', '27']","['26', '25']"
402,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['32', '36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['30', None]","['26', '25']"
402,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['30', '32']","['26', '25']"
403,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['36', '48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '32']","['26', '25']"
403,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['36', '32']","['26', '25']"
404,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['36', None]","['26', '25']"
404,26 finished I/O → ready queue,io_to_ready,26,IO0,"['48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['36', None]","[None, '25']"
404,25 finished I/O → ready queue,io_to_ready,25,IO1,"['48', '46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['36', None]","[None, None]"
404,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25']","['16', '33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['36', '48']","[None, None]"
404,16 dispatched to IO0,dispatch_io,16,IO0,"['46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25']","['33', '20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['36', '48']","['16', None]"
404,33 dispatched to IO1,dispatch_io,33,IO1,"['46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['36', '48']","['16', '33']"
405,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['46', '17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '48']","['16', '33']"
405,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['46', '48']","['16', '33']"
406,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,"['17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '48']","['16', '33']"
406,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['17', '37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, None]","['16', '33']"
406,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['37', '28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['17', None]","['16', '33']"
406,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['17', '37']","['16', '33']"
407,50 added to ready queue,enqueue,50,,"['28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['17', '37']","['16', '33']"
407,37 finished CPU → ready queue,cpu_to_ready,37,CPU1,"['28', '44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['17', None]","['16', '33']"
407,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['17', '28']","['16', '33']"
408,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['44', '41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '28']","['16', '33']"
408,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['44', '28']","['16', '33']"
409,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['41', '8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['44', None]","['16', '33']"
409,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['44', '41']","['16', '33']"
410,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '41']","['16', '33']"
410,16 finished I/O → ready queue,io_to_ready,16,IO0,"['8', '2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '41']","[None, '33']"
410,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16']","['20', '38', '11', '39', '22', '10', '42', '34', '43', '21']","['8', '41']","[None, '33']"
410,20 dispatched to IO0,dispatch_io,20,IO0,"['2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16']","['38', '11', '39', '22', '10', '42', '34', '43', '21']","['8', '41']","['20', '33']"
411,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8']","['38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '41']","['20', '33']"
411,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['2', '40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41']","['38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, None]","['20', '33']"
411,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['40', '29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41']","['38', '11', '39', '22', '10', '42', '34', '43', '21']","['2', None]","['20', '33']"
411,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41']","['38', '11', '39', '22', '10', '42', '34', '43', '21']","['2', '40']","['20', '33']"
413,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2']","['38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '40']","['20', '33']"
413,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['29', '49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40']","['38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, None]","['20', '33']"
413,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['49', '31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40']","['38', '11', '39', '22', '10', '42', '34', '43', '21']","['29', None]","['20', '33']"
413,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40']","['38', '11', '39', '22', '10', '42', '34', '43', '21']","['29', '49']","['20', '33']"
415,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29']","['38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, '49']","['20', '33']"
415,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['31', '47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49']","['38', '11', '39', '22', '10', '42', '34', '43', '21']","[None, None]","['20', '33']"
415,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['47', '14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49']","['38', '11', '39', '22', '10', '42', '34', '43', '21']","['31', None]","['20', '33']"
415,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49']","['38', '11', '39', '22', '10', '42', '34', '43', '21']","['31', '47']","['20', '33']"
416,31 finished CPU → wait queue,cpu_to_io,31,CPU0,"['14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31']","[None, '47']","['20', '33']"
416,47 finished CPU → ready queue,cpu_to_ready,47,CPU1,"['14', '45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31']","[None, None]","['20', '33']"
416,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['45', '4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31']","['14', None]","['20', '33']"
416,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31']","['14', '45']","['20', '33']"
418,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31']","[None, '45']","['20', '33']"
418,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['4', '7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31']","[None, None]","['20', '33']"
418,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['7', '6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31']","['4', None]","['20', '33']"
418,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31']","['4', '7']","['20', '33']"
420,4 finished all bursts,finished,4,CPU0,"['6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31']","[None, '7']","['20', '33']"
420,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['6', '23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31', '7']","[None, None]","['20', '33']"
420,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['23', '12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31', '7']","['6', None]","['20', '33']"
420,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31', '7']","['6', '23']","['20', '33']"
421,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31', '7']","[None, '23']","['20', '33']"
421,33 finished I/O → ready queue,io_to_ready,33,IO1,"['12', '19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31', '7']","[None, '23']","['20', None]"
421,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33']","['38', '11', '39', '22', '10', '42', '34', '43', '21', '31', '7']","['12', '23']","['20', None]"
421,38 dispatched to IO1,dispatch_io,38,IO1,"['19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7']","['12', '23']","['20', '38']"
422,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['19', '18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7', '23']","['12', None]","['20', '38']"
422,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7', '23']","['12', '19']","['20', '38']"
423,12 finished all bursts,finished,12,CPU0,"['18', '13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7', '23']","[None, '19']","['20', '38']"
423,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7', '23']","['18', '19']","['20', '38']"
424,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['13', '15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7', '23']","['18', None]","['20', '38']"
424,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7', '23']","['18', '13']","['20', '38']"
425,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7', '23']","[None, '13']","['20', '38']"
425,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7', '23']","['15', '13']","['20', '38']"
426,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","[None, '13']","['20', '38']"
426,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","[None, None]","['20', '38']"
426,20 finished I/O → ready queue,io_to_ready,20,IO0,"['24', '35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","[None, None]","[None, '38']"
426,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['35', '27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","['24', None]","[None, '38']"
426,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20']","['11', '39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","['24', '35']","[None, '38']"
426,11 dispatched to IO0,dispatch_io,11,IO0,"['27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","['24', '35']","['11', '38']"
428,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","[None, '35']","['11', '38']"
428,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['27', '30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","[None, None]","['11', '38']"
428,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['30', '32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","['27', None]","['11', '38']"
428,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","['27', '30']","['11', '38']"
430,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","[None, '30']","['11', '38']"
430,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['32', '26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","[None, None]","['11', '38']"
430,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['26', '25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","['32', None]","['11', '38']"
430,26 dispatched to CPU1,dispatch_cpu,26,CPU1,"['25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15']","['32', '26']","['11', '38']"
432,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","[None, '26']","['11', '38']"
432,26 preempted (RR quantum expired),preempt_cpu,26,CPU1,"['25', '36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","[None, None]","['11', '38']"
432,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['36', '46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","['25', None]","['11', '38']"
432,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","['25', '36']","['11', '38']"
434,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","[None, '36']","['11', '38']"
434,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['46', '48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","[None, None]","['11', '38']"
434,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['48', '50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","['46', None]","['11', '38']"
434,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","['46', '48']","['11', '38']"
436,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","[None, '48']","['11', '38']"
436,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['50', '37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","[None, None]","['11', '38']"
436,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['37', '17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","['50', None]","['11', '38']"
436,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","['50', '37']","['11', '38']"
438,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","[None, '37']","['11', '38']"
438,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","[None, None]","['11', '38']"
438,38 finished I/O → ready queue,io_to_ready,38,IO1,"['17', '28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","[None, None]","['11', None]"
438,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['28', '44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","['17', None]","['11', None]"
438,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38']","['39', '22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","['17', '28']","['11', None]"
438,39 dispatched to IO1,dispatch_io,39,IO1,"['44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","['17', '28']","['11', '39']"
440,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","[None, '28']","['11', '39']"
440,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['44', '16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","[None, None]","['11', '39']"
440,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['16', '8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","['44', None]","['11', '39']"
440,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","['44', '16']","['11', '39']"
442,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","[None, '16']","['11', '39']"
442,16 finished all bursts,finished,16,CPU1,"['8', '41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","[None, None]","['11', '39']"
442,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['41', '2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","['8', None]","['11', '39']"
442,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32']","['8', '41']","['11', '39']"
444,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","[None, '41']","['11', '39']"
444,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['2', '40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","[None, None]","['11', '39']"
444,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['40', '29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['2', None]","['11', '39']"
444,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['2', '40']","['11', '39']"
445,40 finished CPU → ready queue,cpu_to_ready,40,CPU1,"['29', '49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['2', None]","['11', '39']"
445,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['2', '29']","['11', '39']"
446,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['49', '47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","[None, '29']","['11', '39']"
446,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['49', '29']","['11', '39']"
447,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['47', '14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['49', None]","['11', '39']"
447,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['49', '47']","['11', '39']"
448,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['14', '45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","[None, '47']","['11', '39']"
448,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['14', '47']","['11', '39']"
449,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['45', '6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['14', None]","['11', '39']"
449,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['14', '45']","['11', '39']"
450,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['6', '33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","[None, '45']","['11', '39']"
450,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['6', '45']","['11', '39']"
451,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['33', '19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['6', None]","['11', '39']"
451,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['6', '33']","['11', '39']"
452,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['19', '18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","[None, '33']","['11', '39']"
452,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['19', '33']","['11', '39']"
453,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['19', None]","['11', '39']"
453,11 finished I/O → ready queue,io_to_ready,11,IO0,"['18', '13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['19', None]","[None, '39']"
453,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11']","['22', '10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['19', '18']","[None, '39']"
453,22 dispatched to IO0,dispatch_io,22,IO0,"['13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11']","['10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['19', '18']","['22', '39']"
454,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19']","['10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","[None, '18']","['22', '39']"
454,39 finished I/O → ready queue,io_to_ready,39,IO1,"['13', '20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39']","['10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","[None, '18']","['22', None]"
454,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39']","['10', '42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['13', '18']","['22', None]"
454,10 dispatched to IO1,dispatch_io,10,IO1,"['20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['13', '18']","['22', '10']"
455,18 finished all bursts,finished,18,CPU1,"['20', '24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['13', None]","['22', '10']"
455,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['13', '20']","['22', '10']"
456,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","[None, '20']","['22', '10']"
456,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['24', '20']","['22', '10']"
457,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['35', '27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['24', None]","['22', '10']"
457,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['24', '35']","['22', '10']"
458,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['27', '30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","[None, '35']","['22', '10']"
458,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['27', '35']","['22', '10']"
459,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['30', '26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['27', None]","['22', '10']"
459,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","['27', '30']","['22', '10']"
460,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8']","[None, '30']","['22', '10']"
460,30 finished CPU → wait queue,cpu_to_io,30,CPU1,"['26', '25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","[None, None]","['22', '10']"
460,26 dispatched to CPU0,dispatch_cpu,26,CPU0,"['25', '36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['26', None]","['22', '10']"
460,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['26', '25']","['22', '10']"
461,26 finished all bursts,finished,26,CPU0,"['36', '46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","[None, '25']","['22', '10']"
461,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['36', '25']","['22', '10']"
462,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['46', '48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['36', None]","['22', '10']"
462,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['36', '46']","['22', '10']"
463,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,"['48', '50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","[None, '46']","['22', '10']"
463,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['48', '46']","['22', '10']"
464,46 finished CPU → ready queue,cpu_to_ready,46,CPU1,"['50', '37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['48', None]","['22', '10']"
464,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['48', '50']","['22', '10']"
465,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['37', '38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","[None, '50']","['22', '10']"
465,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['37', '50']","['22', '10']"
466,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['38', '17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['37', None]","['22', '10']"
466,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['37', '38']","['22', '10']"
467,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","[None, '38']","['22', '10']"
467,10 finished I/O → ready queue,io_to_ready,10,IO1,"['17', '28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","[None, '38']","['22', None]"
467,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10']","['42', '34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['17', '38']","['22', None]"
467,42 dispatched to IO1,dispatch_io,42,IO1,"['28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10']","['34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['17', '38']","['22', '42']"
468,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['28', '44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38']","['34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['17', None]","['22', '42']"
468,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38']","['34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['17', '28']","['22', '42']"
469,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17']","['34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","[None, '28']","['22', '42']"
469,28 finished CPU → ready queue,cpu_to_ready,28,CPU1,"['44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28']","['34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","[None, None]","['22', '42']"
469,22 finished I/O → ready queue,io_to_ready,22,IO0,"['44', '41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22']","['34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","[None, None]","[None, '42']"
469,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['41', '40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22']","['34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['44', None]","[None, '42']"
469,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22']","['34', '43', '21', '31', '7', '23', '15', '32', '8', '30']","['44', '41']","[None, '42']"
469,34 dispatched to IO0,dispatch_io,34,IO0,"['40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22']","['43', '21', '31', '7', '23', '15', '32', '8', '30']","['44', '41']","['34', '42']"
470,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['40', '2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22']","['43', '21', '31', '7', '23', '15', '32', '8', '30', '41']","['44', None]","['34', '42']"
470,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22']","['43', '21', '31', '7', '23', '15', '32', '8', '30', '41']","['44', '40']","['34', '42']"
471,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44']","['43', '21', '31', '7', '23', '15', '32', '8', '30', '41']","[None, '40']","['34', '42']"
471,42 finished I/O → ready queue,io_to_ready,42,IO1,"['2', '29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42']","['43', '21', '31', '7', '23', '15', '32', '8', '30', '41']","[None, '40']","['34', None]"
471,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42']","['43', '21', '31', '7', '23', '15', '32', '8', '30', '41']","['2', '40']","['34', None]"
471,43 dispatched to IO1,dispatch_io,43,IO1,"['29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42']","['21', '31', '7', '23', '15', '32', '8', '30', '41']","['2', '40']","['34', '43']"
472,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['29', '49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40']","['21', '31', '7', '23', '15', '32', '8', '30', '41']","['2', None]","['34', '43']"
472,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40']","['21', '31', '7', '23', '15', '32', '8', '30', '41']","['2', '29']","['34', '43']"
473,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2']","[None, '29']","['34', '43']"
473,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['49', '47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29']","[None, None]","['34', '43']"
473,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['47', '14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29']","['49', None]","['34', '43']"
473,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29']","['49', '47']","['34', '43']"
474,49 finished CPU → wait queue,cpu_to_io,49,CPU0,"['14', '45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","[None, '47']","['34', '43']"
474,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","['14', '47']","['34', '43']"
475,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['45', '6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","['14', None]","['34', '43']"
475,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","['14', '45']","['34', '43']"
476,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['6', '33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","[None, '45']","['34', '43']"
476,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","['6', '45']","['34', '43']"
477,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['33', '11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","['6', None]","['34', '43']"
477,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","['6', '33']","['34', '43']"
478,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['11', '19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","[None, '33']","['34', '43']"
478,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","['11', '33']","['34', '43']"
479,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['19', '39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","['11', None]","['34', '43']"
479,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","['11', '19']","['34', '43']"
480,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['39', '13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","[None, '19']","['34', '43']"
480,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","['39', '19']","['34', '43']"
481,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['13', '20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","['39', None]","['34', '43']"
481,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","['39', '13']","['34', '43']"
482,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['20', '24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","[None, '13']","['34', '43']"
482,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49']","['20', '13']","['34', '43']"
483,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20']","[None, '13']","['34', '43']"
483,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['24', '35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","[None, None]","['34', '43']"
483,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['35', '27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","['24', None]","['34', '43']"
483,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","['24', '35']","['34', '43']"
484,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['27', '25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","[None, '35']","['34', '43']"
484,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","['27', '35']","['34', '43']"
485,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","['27', None]","['34', '43']"
485,43 finished I/O → ready queue,io_to_ready,43,IO1,"['25', '36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","['27', None]","['34', None]"
485,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43']","['21', '31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","['27', '25']","['34', None]"
485,21 dispatched to IO1,dispatch_io,21,IO1,"['36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","['27', '25']","['34', '21']"
486,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","[None, '25']","['34', '21']"
486,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['36', '46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","[None, None]","['34', '21']"
486,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['46', '48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","['36', None]","['34', '21']"
486,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","['36', '46']","['34', '21']"
488,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","[None, '46']","['34', '21']"
488,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['48', '50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","[None, None]","['34', '21']"
488,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['50', '37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","['48', None]","['34', '21']"
488,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13']","['48', '50']","['34', '21']"
489,50 finished CPU → wait queue,cpu_to_io,50,CPU1,"['37', '10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['48', None]","['34', '21']"
489,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['48', '37']","['34', '21']"
490,48 finished CPU → ready queue,cpu_to_ready,48,CPU0,"['10', '38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","[None, '37']","['34', '21']"
490,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['10', '37']","['34', '21']"
491,37 finished CPU → ready queue,cpu_to_ready,37,CPU1,"['38', '17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['10', None]","['34', '21']"
491,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['10', '38']","['34', '21']"
492,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","[None, '38']","['34', '21']"
492,34 finished I/O → ready queue,io_to_ready,34,IO0,"['17', '28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","[None, '38']","[None, '21']"
492,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34']","['31', '7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['17', '38']","[None, '21']"
492,31 dispatched to IO0,dispatch_io,31,IO0,"['28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['17', '38']","['31', '21']"
493,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['28', '22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['17', None]","['31', '21']"
493,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['17', '28']","['31', '21']"
494,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['22', '44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","[None, '28']","['31', '21']"
494,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['22', '28']","['31', '21']"
495,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['44', '42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['22', None]","['31', '21']"
495,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['22', '44']","['31', '21']"
496,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['42', '40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","[None, '44']","['31', '21']"
496,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['42', '44']","['31', '21']"
497,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['40', '47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['42', None]","['31', '21']"
497,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['42', '40']","['31', '21']"
498,42 preempted (RR quantum expired),preempt_cpu,42,CPU0,"['47', '14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","[None, '40']","['31', '21']"
498,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50']","['47', '40']","['31', '21']"
499,47 finished CPU → wait queue,cpu_to_io,47,CPU0,"['14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47']","[None, '40']","['31', '21']"
499,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['14', '45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47']","[None, None]","['31', '21']"
499,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['45', '6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47']","['14', None]","['31', '21']"
499,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47']","['14', '45']","['31', '21']"
501,14 finished all bursts,finished,14,CPU0,"['6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47']","[None, '45']","['31', '21']"
501,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47']","[None, None]","['31', '21']"
501,31 finished I/O → ready queue,io_to_ready,31,IO0,"['6', '33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47']","[None, None]","[None, '21']"
501,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['33', '11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47']","['6', None]","[None, '21']"
501,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31']","['7', '23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47']","['6', '33']","[None, '21']"
501,7 dispatched to IO0,dispatch_io,7,IO0,"['11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31']","['23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47']","['6', '33']","['7', '21']"
503,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31']","['23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","[None, '33']","['7', '21']"
503,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['11', '19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33']","['23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","[None, None]","['7', '21']"
503,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['19', '39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33']","['23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","['11', None]","['7', '21']"
503,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33']","['23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","['11', '19']","['7', '21']"
504,19 finished all bursts,finished,19,CPU1,"['39', '24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33']","['23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","['11', None]","['7', '21']"
504,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33']","['23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","['11', '39']","['7', '21']"
505,11 finished CPU → ready queue,cpu_to_ready,11,CPU0,"['24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11']","['23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","[None, '39']","['7', '21']"
505,21 finished I/O → ready queue,io_to_ready,21,IO1,"['24', '35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21']","['23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","[None, '39']","['7', None]"
505,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21']","['23', '15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","['24', '39']","['7', None]"
505,23 dispatched to IO1,dispatch_io,23,IO1,"['35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","['24', '39']","['7', '23']"
506,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['35', '43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","['24', None]","['7', '23']"
506,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","['24', '35']","['7', '23']"
507,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","[None, '35']","['7', '23']"
507,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['43', '27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","[None, None]","['7', '23']"
507,43 dispatched to CPU0,dispatch_cpu,43,CPU0,"['27', '25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","['43', None]","['7', '23']"
507,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","['43', '27']","['7', '23']"
509,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,"['25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","[None, '27']","['7', '23']"
509,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['25', '36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","[None, None]","['7', '23']"
509,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['36', '46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","['25', None]","['7', '23']"
509,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","['25', '36']","['7', '23']"
511,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6']","[None, '36']","['7', '23']"
511,36 finished CPU → wait queue,cpu_to_io,36,CPU1,"['46', '48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36']","[None, None]","['7', '23']"
511,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['48', '37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36']","['46', None]","['7', '23']"
511,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36']","['46', '48']","['7', '23']"
512,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['37', '10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46']","[None, '48']","['7', '23']"
512,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46']","['37', '48']","['7', '23']"
513,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['10', '34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46']","['37', None]","['7', '23']"
513,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46']","['37', '10']","['7', '23']"
514,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['34', '38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46']","[None, '10']","['7', '23']"
514,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46']","['34', '10']","['7', '23']"
515,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['38', '17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46']","['34', None]","['7', '23']"
515,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46']","['34', '38']","['7', '23']"
516,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['17', '28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46']","[None, '38']","['7', '23']"
516,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46']","['17', '38']","['7', '23']"
517,38 finished CPU → wait queue,cpu_to_io,38,CPU1,"['28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","['17', None]","['7', '23']"
517,7 finished I/O → ready queue,io_to_ready,7,IO0,"['28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","['17', None]","[None, '23']"
517,23 finished I/O → ready queue,io_to_ready,23,IO1,"['28', '22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","['17', None]","[None, None]"
517,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23']","['15', '32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","['17', '28']","[None, None]"
517,15 dispatched to IO0,dispatch_io,15,IO0,"['22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23']","['32', '8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","['17', '28']","['15', None]"
517,32 dispatched to IO1,dispatch_io,32,IO1,"['22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","['17', '28']","['15', '32']"
518,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['22', '44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","[None, '28']","['15', '32']"
518,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","['22', '28']","['15', '32']"
519,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['44', '42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","['22', None]","['15', '32']"
519,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","['22', '44']","['15', '32']"
520,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['42', '40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","[None, '44']","['15', '32']"
520,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","['42', '44']","['15', '32']"
521,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['40', '45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","['42', None]","['15', '32']"
521,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38']","['42', '40']","['15', '32']"
522,42 finished CPU → wait queue,cpu_to_io,42,CPU0,"['45', '31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","[None, '40']","['15', '32']"
522,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","['45', '40']","['15', '32']"
523,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['31', '33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","['45', None]","['15', '32']"
523,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","['45', '31']","['15', '32']"
524,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['33', '11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","[None, '31']","['15', '32']"
524,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","['33', '31']","['15', '32']"
525,33 finished CPU → ready queue,cpu_to_ready,33,CPU0,"['11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","[None, '31']","['15', '32']"
525,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['11', '21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","[None, None]","['15', '32']"
525,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['21', '39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","['11', None]","['15', '32']"
525,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","['11', '21']","['15', '32']"
526,15 finished I/O → ready queue,io_to_ready,15,IO0,"['39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15']","['8', '30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","['11', '21']","[None, '32']"
526,8 dispatched to IO0,dispatch_io,8,IO0,"['39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","['11', '21']","['8', '32']"
527,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","[None, '21']","['8', '32']"
527,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['39', '24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","[None, None]","['8', '32']"
527,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['24', '35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","['39', None]","['8', '32']"
527,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","['39', '24']","['8', '32']"
529,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","[None, '24']","['8', '32']"
529,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['35', '43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","[None, None]","['8', '32']"
529,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['43', '27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","['35', None]","['8', '32']"
529,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","['35', '43']","['8', '32']"
531,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42']","[None, '43']","['8', '32']"
531,43 finished CPU → wait queue,cpu_to_io,43,CPU1,"['27', '25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","[None, None]","['8', '32']"
531,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['25', '48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","['27', None]","['8', '32']"
531,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","['27', '25']","['8', '32']"
532,32 finished I/O → ready queue,io_to_ready,32,IO1,"['48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32']","['30', '41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","['27', '25']","['8', None]"
532,30 dispatched to IO1,dispatch_io,30,IO1,"['48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","['27', '25']","['8', '30']"
533,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","[None, '25']","['8', '30']"
533,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['48', '37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","[None, None]","['8', '30']"
533,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['37', '10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","['48', None]","['8', '30']"
533,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","['48', '37']","['8', '30']"
535,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","[None, '37']","['8', '30']"
535,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['10', '34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","[None, None]","['8', '30']"
535,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['34', '7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","['10', None]","['8', '30']"
535,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","['10', '34']","['8', '30']"
537,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","[None, '34']","['8', '30']"
537,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['7', '23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","[None, None]","['8', '30']"
537,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","['7', None]","['8', '30']"
537,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","['7', '23']","['8', '30']"
539,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","[None, '23']","['8', '30']"
539,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['17', '28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","[None, None]","['8', '30']"
539,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['28', '22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","['17', None]","['8', '30']"
539,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43']","['17', '28']","['8', '30']"
540,28 finished CPU → wait queue,cpu_to_io,28,CPU1,"['22', '44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['17', None]","['8', '30']"
540,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['17', '22']","['8', '30']"
541,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['44', '40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","[None, '22']","['8', '30']"
541,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['44', '22']","['8', '30']"
542,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['40', '45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['44', None]","['8', '30']"
542,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['44', '40']","['8', '30']"
543,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","[None, '40']","['8', '30']"
543,40 finished CPU → ready queue,cpu_to_ready,40,CPU1,"['45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","[None, None]","['8', '30']"
543,8 finished I/O → ready queue,io_to_ready,8,IO0,"['45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","[None, None]","[None, '30']"
543,30 finished I/O → ready queue,io_to_ready,30,IO1,"['45', '33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","[None, None]","[None, None]"
543,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['33', '31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['45', None]","[None, None]"
543,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30']","['41', '2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['45', '33']","[None, None]"
543,41 dispatched to IO0,dispatch_io,41,IO0,"['31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30']","['2', '29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['45', '33']","['41', None]"
543,2 dispatched to IO1,dispatch_io,2,IO1,"['31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['45', '33']","['41', '2']"
545,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","[None, '33']","['41', '2']"
545,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['31', '15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","[None, None]","['41', '2']"
545,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['15', '11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['31', None]","['41', '2']"
545,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['31', '15']","['41', '2']"
547,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","[None, '15']","['41', '2']"
547,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['11', '21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","[None, None]","['41', '2']"
547,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['21', '39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['11', None]","['41', '2']"
547,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['11', '21']","['41', '2']"
549,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","[None, '21']","['41', '2']"
549,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['39', '24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","[None, None]","['41', '2']"
549,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['24', '35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['39', None]","['41', '2']"
549,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28']","['39', '24']","['41', '2']"
550,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['35', '32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['39', None]","['41', '2']"
550,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['39', '35']","['41', '2']"
551,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","[None, '35']","['41', '2']"
551,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['32', '27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","[None, None]","['41', '2']"
551,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['27', '25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['32', None]","['41', '2']"
551,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['32', '27']","['41', '2']"
553,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","[None, '27']","['41', '2']"
553,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['25', '48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","[None, None]","['41', '2']"
553,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['48', '37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['25', None]","['41', '2']"
553,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['25', '48']","['41', '2']"
555,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","[None, '48']","['41', '2']"
555,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['37', '10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","[None, None]","['41', '2']"
555,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['10', '34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['37', None]","['41', '2']"
555,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['37', '10']","['41', '2']"
557,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","[None, '10']","['41', '2']"
557,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['34', '7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","[None, None]","['41', '2']"
557,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['7', '23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['34', None]","['41', '2']"
557,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['34', '7']","['41', '2']"
559,34 finished CPU → ready queue,cpu_to_ready,34,CPU0,"['23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","[None, '7']","['41', '2']"
559,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","[None, None]","['41', '2']"
559,41 finished I/O → ready queue,io_to_ready,41,IO0,"['23', '17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","[None, None]","[None, '2']"
559,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['17', '22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['23', None]","[None, '2']"
559,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41']","['29', '49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['23', '17']","[None, '2']"
559,29 dispatched to IO0,dispatch_io,29,IO0,"['22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41']","['49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['23', '17']","['29', '2']"
560,23 finished all bursts,finished,23,CPU0,"['22', '44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41']","['49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","[None, '17']","['29', '2']"
560,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41']","['49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24']","['22', '17']","['29', '2']"
561,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41']","['49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22']","[None, '17']","['29', '2']"
561,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['44', '40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17']","['49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22']","[None, None]","['29', '2']"
561,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['40', '8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17']","['49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22']","['44', None]","['29', '2']"
561,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17']","['49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22']","['44', '40']","['29', '2']"
562,44 finished CPU → wait queue,cpu_to_io,44,CPU0,"['8', '30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17']","['49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","[None, '40']","['29', '2']"
562,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17']","['49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","['8', '40']","['29', '2']"
563,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40']","['49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","['8', None]","['29', '2']"
563,2 finished I/O → ready queue,io_to_ready,2,IO1,"['30', '45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2']","['49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","['8', None]","['29', None]"
563,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2']","['49', '20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","['8', '30']","['29', None]"
563,49 dispatched to IO1,dispatch_io,49,IO1,"['45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","['8', '30']","['29', '49']"
564,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['45', '33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","[None, '30']","['29', '49']"
564,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","['45', '30']","['29', '49']"
565,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,"['33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","[None, '30']","['29', '49']"
565,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['33', '31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","[None, None]","['29', '49']"
565,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['31', '15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","['33', None]","['29', '49']"
565,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","['33', '31']","['29', '49']"
567,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","[None, '31']","['29', '49']"
567,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['15', '11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","[None, None]","['29', '49']"
567,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['11', '21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","['15', None]","['29', '49']"
567,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","['15', '11']","['29', '49']"
569,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44']","[None, '11']","['29', '49']"
569,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['21', '39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11']","[None, None]","['29', '49']"
569,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['39', '35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11']","['21', None]","['29', '49']"
569,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11']","['21', '39']","['29', '49']"
570,39 finished CPU → wait queue,cpu_to_io,39,CPU1,"['35', '32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39']","['21', None]","['29', '49']"
570,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39']","['21', '35']","['29', '49']"
571,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['32', '27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39']","[None, '35']","['29', '49']"
571,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39']","['32', '35']","['29', '49']"
572,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['27', '25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39']","['32', None]","['29', '49']"
572,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39']","['32', '27']","['29', '49']"
573,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39']","[None, '27']","['29', '49']"
573,29 finished I/O → ready queue,io_to_ready,29,IO0,"['25', '48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39']","[None, '27']","[None, '49']"
573,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29']","['20', '13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39']","['25', '27']","[None, '49']"
573,20 dispatched to IO0,dispatch_io,20,IO0,"['48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39']","['25', '27']","['20', '49']"
574,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25']","[None, '27']","['20', '49']"
574,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['48', '37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25']","[None, None]","['20', '49']"
574,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['37', '10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25']","['48', None]","['20', '49']"
574,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25']","['48', '37']","['20', '49']"
576,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25']","[None, '37']","['20', '49']"
576,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['10', '34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25']","[None, None]","['20', '49']"
576,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['34', '7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25']","['10', None]","['20', '49']"
576,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25']","['10', '34']","['20', '49']"
578,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25']","[None, '34']","['20', '49']"
578,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,"['7', '41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25']","[None, None]","['20', '49']"
578,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['41', '17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25']","['7', None]","['20', '49']"
578,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25']","['7', '41']","['20', '49']"
579,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['17', '40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7']","[None, '41']","['20', '49']"
579,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7']","['17', '41']","['20', '49']"
580,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41']","['17', None]","['20', '49']"
580,49 finished I/O → ready queue,io_to_ready,49,IO1,"['40', '2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41']","['17', None]","['20', None]"
580,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49']","['13', '50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41']","['17', '40']","['20', None]"
580,13 dispatched to IO1,dispatch_io,13,IO1,"['2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41']","['17', '40']","['20', '13']"
581,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","[None, '40']","['20', '13']"
581,40 finished CPU → ready queue,cpu_to_ready,40,CPU1,"['2', '8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","[None, None]","['20', '13']"
581,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","['2', None]","['20', '13']"
581,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","['2', '8']","['20', '13']"
583,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","[None, '8']","['20', '13']"
583,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['45', '30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","[None, None]","['20', '13']"
583,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['30', '33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","['45', None]","['20', '13']"
583,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","['45', '30']","['20', '13']"
585,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","[None, '30']","['20', '13']"
585,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['33', '31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","[None, None]","['20', '13']"
585,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['31', '15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","['33', None]","['20', '13']"
585,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","['33', '31']","['20', '13']"
586,33 finished CPU → ready queue,cpu_to_ready,33,CPU0,"['15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30', '33']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","[None, '31']","['20', '13']"
586,31 finished CPU → ready queue,cpu_to_ready,31,CPU1,"['15', '21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","[None, None]","['20', '13']"
586,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['21', '35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","['15', None]","['20', '13']"
586,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","['15', '21']","['20', '13']"
588,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","[None, '21']","['20', '13']"
588,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['35', '32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","[None, None]","['20', '13']"
588,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['32', '29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","['35', None]","['20', '13']"
588,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17']","['35', '32']","['20', '13']"
590,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35']","[None, '32']","['20', '13']"
590,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['29', '27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35']","[None, None]","['20', '13']"
590,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['27', '48', '37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35']","['29', None]","['20', '13']"
590,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['48', '37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35']","['29', '27']","['20', '13']"
591,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['48', '37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32', '27']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35']","['29', None]","['20', '13']"
591,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32', '27']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35']","['29', '48']","['20', '13']"
592,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32', '27', '29']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35']","[None, '48']","['20', '13']"
592,20 finished I/O → ready queue,io_to_ready,20,IO0,"['37', '10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35']","[None, '48']","[None, '13']"
592,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20']","['50', '47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35']","['37', '48']","[None, '13']"
592,50 dispatched to IO0,dispatch_io,50,IO0,"['10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35']","['37', '48']","['50', '13']"
593,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['10', '34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35']","['37', None]","['50', '13']"
593,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35']","['37', '10']","['50', '13']"
594,37 finished CPU → wait queue,cpu_to_io,37,CPU0,"['34', '49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37']","[None, '10']","['50', '13']"
594,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37']","['34', '10']","['50', '13']"
595,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['49', '40', '2', '8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48', '10']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37']","['34', None]","['50', '13']"
595,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['40', '2', '8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48', '10']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37']","['34', '49']","['50', '13']"
596,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['40', '2', '8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48', '10', '34']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37']","[None, '49']","['50', '13']"
596,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['2', '8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48', '10', '34']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37']","['40', '49']","['50', '13']"
597,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['2', '8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48', '10', '34', '49']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37']","['40', None]","['50', '13']"
597,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48', '10', '34', '49']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37']","['40', '2']","['50', '13']"
598,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['8', '45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48', '10', '34', '49', '40']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37']","[None, '2']","['50', '13']"
598,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48', '10', '34', '49', '40']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37']","['8', '2']","['50', '13']"
599,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48', '10', '34', '49', '40']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8']","[None, '2']","['50', '13']"
599,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['45', '30', '33', '31', '15', '21', '32', '27', '29', '20', '48', '10', '34', '49', '40']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2']","[None, None]","['50', '13']"
599,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['30', '33', '31', '15', '21', '32', '27', '29', '20', '48', '10', '34', '49', '40']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2']","['45', None]","['50', '13']"
599,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['33', '31', '15', '21', '32', '27', '29', '20', '48', '10', '34', '49', '40']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2']","['45', '30']","['50', '13']"
600,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,"['33', '31', '15', '21', '32', '27', '29', '20', '48', '10', '34', '49', '40', '45']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2']","[None, '30']","['50', '13']"
600,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['31', '15', '21', '32', '27', '29', '20', '48', '10', '34', '49', '40', '45']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2']","['33', '30']","['50', '13']"
601,30 finished CPU → ready queue,cpu_to_ready,30,CPU1,"['31', '15', '21', '32', '27', '29', '20', '48', '10', '34', '49', '40', '45', '30']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2']","['33', None]","['50', '13']"
601,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['15', '21', '32', '27', '29', '20', '48', '10', '34', '49', '40', '45', '30']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2']","['33', '31']","['50', '13']"
602,33 finished CPU → ready queue,cpu_to_ready,33,CPU0,"['15', '21', '32', '27', '29', '20', '48', '10', '34', '49', '40', '45', '30', '33']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2']","[None, '31']","['50', '13']"
602,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['21', '32', '27', '29', '20', '48', '10', '34', '49', '40', '45', '30', '33']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2']","['15', '31']","['50', '13']"
603,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['21', '32', '27', '29', '20', '48', '10', '34', '49', '40', '45', '30', '33', '31']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2']","['15', None]","['50', '13']"
603,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['32', '27', '29', '20', '48', '10', '34', '49', '40', '45', '30', '33', '31']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2']","['15', '21']","['50', '13']"
604,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['32', '27', '29', '20', '48', '10', '34', '49', '40', '45', '30', '33', '31', '15']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2']","[None, '21']","['50', '13']"
604,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['32', '27', '29', '20', '48', '10', '34', '49', '40', '45', '30', '33', '31', '15']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","[None, None]","['50', '13']"
604,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['27', '29', '20', '48', '10', '34', '49', '40', '45', '30', '33', '31', '15']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['32', None]","['50', '13']"
604,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['29', '20', '48', '10', '34', '49', '40', '45', '30', '33', '31', '15']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['32', '27']","['50', '13']"
605,50 finished I/O → ready queue,io_to_ready,50,IO0,"['29', '20', '48', '10', '34', '49', '40', '45', '30', '33', '31', '15', '50']","['47', '6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['32', '27']","[None, '13']"
605,47 dispatched to IO0,dispatch_io,47,IO0,"['29', '20', '48', '10', '34', '49', '40', '45', '30', '33', '31', '15', '50']","['6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['32', '27']","['47', '13']"
606,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['29', '20', '48', '10', '34', '49', '40', '45', '30', '33', '31', '15', '50', '32']","['6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","[None, '27']","['47', '13']"
606,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['29', '20', '48', '10', '34', '49', '40', '45', '30', '33', '31', '15', '50', '32', '27']","['6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","[None, None]","['47', '13']"
606,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['20', '48', '10', '34', '49', '40', '45', '30', '33', '31', '15', '50', '32', '27']","['6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['29', None]","['47', '13']"
606,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['48', '10', '34', '49', '40', '45', '30', '33', '31', '15', '50', '32', '27']","['6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['29', '20']","['47', '13']"
607,13 finished I/O → ready queue,io_to_ready,13,IO1,"['48', '10', '34', '49', '40', '45', '30', '33', '31', '15', '50', '32', '27', '13']","['6', '36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['29', '20']","['47', None]"
607,6 dispatched to IO1,dispatch_io,6,IO1,"['48', '10', '34', '49', '40', '45', '30', '33', '31', '15', '50', '32', '27', '13']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['29', '20']","['47', '6']"
608,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['48', '10', '34', '49', '40', '45', '30', '33', '31', '15', '50', '32', '27', '13', '29']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","[None, '20']","['47', '6']"
608,20 finished all bursts,finished,20,CPU1,"['48', '10', '34', '49', '40', '45', '30', '33', '31', '15', '50', '32', '27', '13', '29']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","[None, None]","['47', '6']"
608,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['10', '34', '49', '40', '45', '30', '33', '31', '15', '50', '32', '27', '13', '29']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['48', None]","['47', '6']"
608,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['34', '49', '40', '45', '30', '33', '31', '15', '50', '32', '27', '13', '29']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['48', '10']","['47', '6']"
610,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['34', '49', '40', '45', '30', '33', '31', '15', '50', '32', '27', '13', '29', '48']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","[None, '10']","['47', '6']"
610,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['34', '49', '40', '45', '30', '33', '31', '15', '50', '32', '27', '13', '29', '48', '10']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","[None, None]","['47', '6']"
610,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['49', '40', '45', '30', '33', '31', '15', '50', '32', '27', '13', '29', '48', '10']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['34', None]","['47', '6']"
610,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['40', '45', '30', '33', '31', '15', '50', '32', '27', '13', '29', '48', '10']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['34', '49']","['47', '6']"
612,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['40', '45', '30', '33', '31', '15', '50', '32', '27', '13', '29', '48', '10', '34']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","[None, '49']","['47', '6']"
612,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['40', '45', '30', '33', '31', '15', '50', '32', '27', '13', '29', '48', '10', '34', '49']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","[None, None]","['47', '6']"
612,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['45', '30', '33', '31', '15', '50', '32', '27', '13', '29', '48', '10', '34', '49']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['40', None]","['47', '6']"
612,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['30', '33', '31', '15', '50', '32', '27', '13', '29', '48', '10', '34', '49']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21']","['40', '45']","['47', '6']"
614,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['30', '33', '31', '15', '50', '32', '27', '13', '29', '48', '10', '34', '49']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40']","[None, '45']","['47', '6']"
614,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['30', '33', '31', '15', '50', '32', '27', '13', '29', '48', '10', '34', '49', '45']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40']","[None, None]","['47', '6']"
614,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['33', '31', '15', '50', '32', '27', '13', '29', '48', '10', '34', '49', '45']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40']","['30', None]","['47', '6']"
614,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['31', '15', '50', '32', '27', '13', '29', '48', '10', '34', '49', '45']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40']","['30', '33']","['47', '6']"
616,30 finished CPU → wait queue,cpu_to_io,30,CPU0,"['31', '15', '50', '32', '27', '13', '29', '48', '10', '34', '49', '45']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30']","[None, '33']","['47', '6']"
616,33 preempted (RR quantum expired),preempt_cpu,33,CPU1,"['31', '15', '50', '32', '27', '13', '29', '48', '10', '34', '49', '45', '33']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30']","[None, None]","['47', '6']"
616,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['15', '50', '32', '27', '13', '29', '48', '10', '34', '49', '45', '33']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30']","['31', None]","['47', '6']"
616,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['50', '32', '27', '13', '29', '48', '10', '34', '49', '45', '33']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30']","['31', '15']","['47', '6']"
617,15 finished all bursts,finished,15,CPU1,"['50', '32', '27', '13', '29', '48', '10', '34', '49', '45', '33']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30']","['31', None]","['47', '6']"
617,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['32', '27', '13', '29', '48', '10', '34', '49', '45', '33']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30']","['31', '50']","['47', '6']"
618,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['32', '27', '13', '29', '48', '10', '34', '49', '45', '33', '31']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30']","[None, '50']","['47', '6']"
618,50 finished CPU → wait queue,cpu_to_io,50,CPU1,"['32', '27', '13', '29', '48', '10', '34', '49', '45', '33', '31']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","[None, None]","['47', '6']"
618,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['27', '13', '29', '48', '10', '34', '49', '45', '33', '31']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['32', None]","['47', '6']"
618,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['13', '29', '48', '10', '34', '49', '45', '33', '31']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['32', '27']","['47', '6']"
620,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['13', '29', '48', '10', '34', '49', '45', '33', '31', '32']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","[None, '27']","['47', '6']"
620,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['13', '29', '48', '10', '34', '49', '45', '33', '31', '32', '27']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","[None, None]","['47', '6']"
620,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['29', '48', '10', '34', '49', '45', '33', '31', '32', '27']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['13', None]","['47', '6']"
620,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['48', '10', '34', '49', '45', '33', '31', '32', '27']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['13', '29']","['47', '6']"
622,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['48', '10', '34', '49', '45', '33', '31', '32', '27', '13']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","[None, '29']","['47', '6']"
622,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['48', '10', '34', '49', '45', '33', '31', '32', '27', '13', '29']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","[None, None]","['47', '6']"
622,47 finished I/O → ready queue,io_to_ready,47,IO0,"['48', '10', '34', '49', '45', '33', '31', '32', '27', '13', '29', '47']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","[None, None]","[None, '6']"
622,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['10', '34', '49', '45', '33', '31', '32', '27', '13', '29', '47']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['48', None]","[None, '6']"
622,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['34', '49', '45', '33', '31', '32', '27', '13', '29', '47']","['36', '46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['48', '10']","[None, '6']"
622,36 dispatched to IO0,dispatch_io,36,IO0,"['34', '49', '45', '33', '31', '32', '27', '13', '29', '47']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['48', '10']","['36', '6']"
623,48 finished CPU → ready queue,cpu_to_ready,48,CPU0,"['34', '49', '45', '33', '31', '32', '27', '13', '29', '47', '48']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","[None, '10']","['36', '6']"
623,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['49', '45', '33', '31', '32', '27', '13', '29', '47', '48']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['34', '10']","['36', '6']"
624,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['49', '45', '33', '31', '32', '27', '13', '29', '47', '48', '10']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['34', None]","['36', '6']"
624,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['45', '33', '31', '32', '27', '13', '29', '47', '48', '10']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['34', '49']","['36', '6']"
625,34 finished CPU → ready queue,cpu_to_ready,34,CPU0,"['45', '33', '31', '32', '27', '13', '29', '47', '48', '10', '34']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","[None, '49']","['36', '6']"
625,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['33', '31', '32', '27', '13', '29', '47', '48', '10', '34']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['45', '49']","['36', '6']"
626,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['33', '31', '32', '27', '13', '29', '47', '48', '10', '34', '49']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['45', None]","['36', '6']"
626,33 dispatched to CPU1,dispatch_cpu,33,CPU1,"['31', '32', '27', '13', '29', '47', '48', '10', '34', '49']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['45', '33']","['36', '6']"
627,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['31', '32', '27', '13', '29', '47', '48', '10', '34', '49', '45']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","[None, '33']","['36', '6']"
627,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['32', '27', '13', '29', '47', '48', '10', '34', '49', '45']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50']","['31', '33']","['36', '6']"
628,33 finished CPU → wait queue,cpu_to_io,33,CPU1,"['32', '27', '13', '29', '47', '48', '10', '34', '49', '45']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['31', None]","['36', '6']"
628,32 dispatched to CPU1,dispatch_cpu,32,CPU1,"['27', '13', '29', '47', '48', '10', '34', '49', '45']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['31', '32']","['36', '6']"
629,31 finished CPU → ready queue,cpu_to_ready,31,CPU0,"['27', '13', '29', '47', '48', '10', '34', '49', '45', '31']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","[None, '32']","['36', '6']"
629,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['13', '29', '47', '48', '10', '34', '49', '45', '31']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['27', '32']","['36', '6']"
630,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['13', '29', '47', '48', '10', '34', '49', '45', '31', '32']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['27', None]","['36', '6']"
630,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['29', '47', '48', '10', '34', '49', '45', '31', '32']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['27', '13']","['36', '6']"
631,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['29', '47', '48', '10', '34', '49', '45', '31', '32', '27']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","[None, '13']","['36', '6']"
631,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['47', '48', '10', '34', '49', '45', '31', '32', '27']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['29', '13']","['36', '6']"
632,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['47', '48', '10', '34', '49', '45', '31', '32', '27', '13']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['29', None]","['36', '6']"
632,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['48', '10', '34', '49', '45', '31', '32', '27', '13']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['29', '47']","['36', '6']"
633,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['48', '10', '34', '49', '45', '31', '32', '27', '13', '29']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","[None, '47']","['36', '6']"
633,6 finished I/O → ready queue,io_to_ready,6,IO1,"['48', '10', '34', '49', '45', '31', '32', '27', '13', '29', '6']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","[None, '47']","['36', None]"
633,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['10', '34', '49', '45', '31', '32', '27', '13', '29', '6']","['46', '38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['48', '47']","['36', None]"
633,46 dispatched to IO1,dispatch_io,46,IO1,"['10', '34', '49', '45', '31', '32', '27', '13', '29', '6']","['38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['48', '47']","['36', '46']"
634,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['10', '34', '49', '45', '31', '32', '27', '13', '29', '6', '47']","['38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['48', None]","['36', '46']"
634,36 finished I/O → ready queue,io_to_ready,36,IO0,"['10', '34', '49', '45', '31', '32', '27', '13', '29', '6', '47', '36']","['38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['48', None]","[None, '46']"
634,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['34', '49', '45', '31', '32', '27', '13', '29', '6', '47', '36']","['38', '42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['48', '10']","[None, '46']"
634,38 dispatched to IO0,dispatch_io,38,IO0,"['34', '49', '45', '31', '32', '27', '13', '29', '6', '47', '36']","['42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['48', '10']","['38', '46']"
635,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['34', '49', '45', '31', '32', '27', '13', '29', '6', '47', '36', '48']","['42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","[None, '10']","['38', '46']"
635,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['49', '45', '31', '32', '27', '13', '29', '6', '47', '36', '48']","['42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['34', '10']","['38', '46']"
636,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['49', '45', '31', '32', '27', '13', '29', '6', '47', '36', '48', '10']","['42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['34', None]","['38', '46']"
636,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['45', '31', '32', '27', '13', '29', '6', '47', '36', '48', '10']","['42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['34', '49']","['38', '46']"
637,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['45', '31', '32', '27', '13', '29', '6', '47', '36', '48', '10', '34']","['42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","[None, '49']","['38', '46']"
637,49 finished CPU → ready queue,cpu_to_ready,49,CPU1,"['45', '31', '32', '27', '13', '29', '6', '47', '36', '48', '10', '34', '49']","['42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","[None, None]","['38', '46']"
637,46 finished I/O → ready queue,io_to_ready,46,IO1,"['45', '31', '32', '27', '13', '29', '6', '47', '36', '48', '10', '34', '49', '46']","['42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","[None, None]","['38', None]"
637,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['31', '32', '27', '13', '29', '6', '47', '36', '48', '10', '34', '49', '46']","['42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['45', None]","['38', None]"
637,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['32', '27', '13', '29', '6', '47', '36', '48', '10', '34', '49', '46']","['42', '43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['45', '31']","['38', None]"
637,42 dispatched to IO1,dispatch_io,42,IO1,"['32', '27', '13', '29', '6', '47', '36', '48', '10', '34', '49', '46']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['45', '31']","['38', '42']"
639,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['32', '27', '13', '29', '6', '47', '36', '48', '10', '34', '49', '46', '45']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","[None, '31']","['38', '42']"
639,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['32', '27', '13', '29', '6', '47', '36', '48', '10', '34', '49', '46', '45', '31']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","[None, None]","['38', '42']"
639,32 dispatched to CPU0,dispatch_cpu,32,CPU0,"['27', '13', '29', '6', '47', '36', '48', '10', '34', '49', '46', '45', '31']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['32', None]","['38', '42']"
639,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['13', '29', '6', '47', '36', '48', '10', '34', '49', '46', '45', '31']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33']","['32', '27']","['38', '42']"
640,32 finished CPU → wait queue,cpu_to_io,32,CPU0,"['13', '29', '6', '47', '36', '48', '10', '34', '49', '46', '45', '31']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32']","[None, '27']","['38', '42']"
640,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['29', '6', '47', '36', '48', '10', '34', '49', '46', '45', '31']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32']","['13', '27']","['38', '42']"
641,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['29', '6', '47', '36', '48', '10', '34', '49', '46', '45', '31', '27']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32']","['13', None]","['38', '42']"
641,29 dispatched to CPU1,dispatch_cpu,29,CPU1,"['6', '47', '36', '48', '10', '34', '49', '46', '45', '31', '27']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32']","['13', '29']","['38', '42']"
642,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['6', '47', '36', '48', '10', '34', '49', '46', '45', '31', '27', '13']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32']","[None, '29']","['38', '42']"
642,29 finished CPU → wait queue,cpu_to_io,29,CPU1,"['6', '47', '36', '48', '10', '34', '49', '46', '45', '31', '27', '13']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","[None, None]","['38', '42']"
642,38 finished I/O → ready queue,io_to_ready,38,IO0,"['6', '47', '36', '48', '10', '34', '49', '46', '45', '31', '27', '13', '38']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","[None, None]","[None, '42']"
642,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['47', '36', '48', '10', '34', '49', '46', '45', '31', '27', '13', '38']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['6', None]","[None, '42']"
642,47 dispatched to CPU1,dispatch_cpu,47,CPU1,"['36', '48', '10', '34', '49', '46', '45', '31', '27', '13', '38']","['43', '28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['6', '47']","[None, '42']"
642,43 dispatched to IO0,dispatch_io,43,IO0,"['36', '48', '10', '34', '49', '46', '45', '31', '27', '13', '38']","['28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['6', '47']","['43', '42']"
643,42 finished I/O → ready queue,io_to_ready,42,IO1,"['36', '48', '10', '34', '49', '46', '45', '31', '27', '13', '38', '42']","['28', '24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['6', '47']","['43', None]"
643,28 dispatched to IO1,dispatch_io,28,IO1,"['36', '48', '10', '34', '49', '46', '45', '31', '27', '13', '38', '42']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['6', '47']","['43', '28']"
644,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['36', '48', '10', '34', '49', '46', '45', '31', '27', '13', '38', '42', '6']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","[None, '47']","['43', '28']"
644,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['36', '48', '10', '34', '49', '46', '45', '31', '27', '13', '38', '42', '6', '47']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","[None, None]","['43', '28']"
644,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['48', '10', '34', '49', '46', '45', '31', '27', '13', '38', '42', '6', '47']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['36', None]","['43', '28']"
644,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['10', '34', '49', '46', '45', '31', '27', '13', '38', '42', '6', '47']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['36', '48']","['43', '28']"
645,48 finished CPU → ready queue,cpu_to_ready,48,CPU1,"['10', '34', '49', '46', '45', '31', '27', '13', '38', '42', '6', '47', '48']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['36', None]","['43', '28']"
645,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['34', '49', '46', '45', '31', '27', '13', '38', '42', '6', '47', '48']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['36', '10']","['43', '28']"
646,36 finished CPU → ready queue,cpu_to_ready,36,CPU0,"['34', '49', '46', '45', '31', '27', '13', '38', '42', '6', '47', '48', '36']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","[None, '10']","['43', '28']"
646,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['49', '46', '45', '31', '27', '13', '38', '42', '6', '47', '48', '36']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['34', '10']","['43', '28']"
647,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['49', '46', '45', '31', '27', '13', '38', '42', '6', '47', '48', '36', '10']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['34', None]","['43', '28']"
647,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['46', '45', '31', '27', '13', '38', '42', '6', '47', '48', '36', '10']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['34', '49']","['43', '28']"
648,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['46', '45', '31', '27', '13', '38', '42', '6', '47', '48', '36', '10', '34']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","[None, '49']","['43', '28']"
648,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['45', '31', '27', '13', '38', '42', '6', '47', '48', '36', '10', '34']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['46', '49']","['43', '28']"
649,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['45', '31', '27', '13', '38', '42', '6', '47', '48', '36', '10', '34', '49']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['46', None]","['43', '28']"
649,45 dispatched to CPU1,dispatch_cpu,45,CPU1,"['31', '27', '13', '38', '42', '6', '47', '48', '36', '10', '34', '49']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['46', '45']","['43', '28']"
650,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,"['31', '27', '13', '38', '42', '6', '47', '48', '36', '10', '34', '49', '46']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","[None, '45']","['43', '28']"
650,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['27', '13', '38', '42', '6', '47', '48', '36', '10', '34', '49', '46']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29']","['31', '45']","['43', '28']"
651,45 finished CPU → wait queue,cpu_to_io,45,CPU1,"['27', '13', '38', '42', '6', '47', '48', '36', '10', '34', '49', '46']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45']","['31', None]","['43', '28']"
651,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['13', '38', '42', '6', '47', '48', '36', '10', '34', '49', '46']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45']","['31', '27']","['43', '28']"
652,31 preempted (RR quantum expired),preempt_cpu,31,CPU0,"['13', '38', '42', '6', '47', '48', '36', '10', '34', '49', '46', '31']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45']","[None, '27']","['43', '28']"
652,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['38', '42', '6', '47', '48', '36', '10', '34', '49', '46', '31']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45']","['13', '27']","['43', '28']"
653,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['38', '42', '6', '47', '48', '36', '10', '34', '49', '46', '31', '27']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45']","['13', None]","['43', '28']"
653,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['42', '6', '47', '48', '36', '10', '34', '49', '46', '31', '27']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45']","['13', '38']","['43', '28']"
654,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['42', '6', '47', '48', '36', '10', '34', '49', '46', '31', '27', '13']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45']","[None, '38']","['43', '28']"
654,42 dispatched to CPU0,dispatch_cpu,42,CPU0,"['6', '47', '48', '36', '10', '34', '49', '46', '31', '27', '13']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45']","['42', '38']","['43', '28']"
655,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['6', '47', '48', '36', '10', '34', '49', '46', '31', '27', '13', '38']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45']","['42', None]","['43', '28']"
655,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['47', '48', '36', '10', '34', '49', '46', '31', '27', '13', '38']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45']","['42', '6']","['43', '28']"
656,42 finished CPU → wait queue,cpu_to_io,42,CPU0,"['47', '48', '36', '10', '34', '49', '46', '31', '27', '13', '38']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42']","[None, '6']","['43', '28']"
656,28 finished I/O → ready queue,io_to_ready,28,IO1,"['47', '48', '36', '10', '34', '49', '46', '31', '27', '13', '38', '28']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42']","[None, '6']","['43', None]"
656,47 dispatched to CPU0,dispatch_cpu,47,CPU0,"['48', '36', '10', '34', '49', '46', '31', '27', '13', '38', '28']","['24', '22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42']","['47', '6']","['43', None]"
656,24 dispatched to IO1,dispatch_io,24,IO1,"['48', '36', '10', '34', '49', '46', '31', '27', '13', '38', '28']","['22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42']","['47', '6']","['43', '24']"
657,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['48', '36', '10', '34', '49', '46', '31', '27', '13', '38', '28', '6']","['22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42']","['47', None]","['43', '24']"
657,43 finished I/O → ready queue,io_to_ready,43,IO0,"['48', '36', '10', '34', '49', '46', '31', '27', '13', '38', '28', '6', '43']","['22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42']","['47', None]","[None, '24']"
657,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['36', '10', '34', '49', '46', '31', '27', '13', '38', '28', '6', '43']","['22', '44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42']","['47', '48']","[None, '24']"
657,22 dispatched to IO0,dispatch_io,22,IO0,"['36', '10', '34', '49', '46', '31', '27', '13', '38', '28', '6', '43']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42']","['47', '48']","['22', '24']"
658,47 finished CPU → wait queue,cpu_to_io,47,CPU0,"['36', '10', '34', '49', '46', '31', '27', '13', '38', '28', '6', '43']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47']","[None, '48']","['22', '24']"
658,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['10', '34', '49', '46', '31', '27', '13', '38', '28', '6', '43']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47']","['36', '48']","['22', '24']"
659,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['10', '34', '49', '46', '31', '27', '13', '38', '28', '6', '43', '48']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47']","['36', None]","['22', '24']"
659,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['34', '49', '46', '31', '27', '13', '38', '28', '6', '43', '48']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47']","['36', '10']","['22', '24']"
660,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['34', '49', '46', '31', '27', '13', '38', '28', '6', '43', '48', '36']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47']","[None, '10']","['22', '24']"
660,34 dispatched to CPU0,dispatch_cpu,34,CPU0,"['49', '46', '31', '27', '13', '38', '28', '6', '43', '48', '36']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47']","['34', '10']","['22', '24']"
661,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['49', '46', '31', '27', '13', '38', '28', '6', '43', '48', '36', '10']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47']","['34', None]","['22', '24']"
661,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['46', '31', '27', '13', '38', '28', '6', '43', '48', '36', '10']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47']","['34', '49']","['22', '24']"
662,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,"['46', '31', '27', '13', '38', '28', '6', '43', '48', '36', '10', '34']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47']","[None, '49']","['22', '24']"
662,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['31', '27', '13', '38', '28', '6', '43', '48', '36', '10', '34']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47']","['46', '49']","['22', '24']"
663,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['31', '27', '13', '38', '28', '6', '43', '48', '36', '10', '34', '49']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47']","['46', None]","['22', '24']"
663,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['27', '13', '38', '28', '6', '43', '48', '36', '10', '34', '49']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47']","['46', '31']","['22', '24']"
664,46 finished CPU → wait queue,cpu_to_io,46,CPU0,"['27', '13', '38', '28', '6', '43', '48', '36', '10', '34', '49']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46']","[None, '31']","['22', '24']"
664,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['13', '38', '28', '6', '43', '48', '36', '10', '34', '49']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46']","['27', '31']","['22', '24']"
665,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['13', '38', '28', '6', '43', '48', '36', '10', '34', '49', '31']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46']","['27', None]","['22', '24']"
665,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['38', '28', '6', '43', '48', '36', '10', '34', '49', '31']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46']","['27', '13']","['22', '24']"
666,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['38', '28', '6', '43', '48', '36', '10', '34', '49', '31', '27']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46']","[None, '13']","['22', '24']"
666,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['38', '28', '6', '43', '48', '36', '10', '34', '49', '31', '27']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13']","[None, None]","['22', '24']"
666,38 dispatched to CPU0,dispatch_cpu,38,CPU0,"['28', '6', '43', '48', '36', '10', '34', '49', '31', '27']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13']","['38', None]","['22', '24']"
666,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['6', '43', '48', '36', '10', '34', '49', '31', '27']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13']","['38', '28']","['22', '24']"
667,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,"['6', '43', '48', '36', '10', '34', '49', '31', '27', '38']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13']","[None, '28']","['22', '24']"
667,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['43', '48', '36', '10', '34', '49', '31', '27', '38']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13']","['6', '28']","['22', '24']"
668,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['43', '48', '36', '10', '34', '49', '31', '27', '38', '28']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13']","['6', None]","['22', '24']"
668,43 dispatched to CPU1,dispatch_cpu,43,CPU1,"['48', '36', '10', '34', '49', '31', '27', '38', '28']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13']","['6', '43']","['22', '24']"
669,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['48', '36', '10', '34', '49', '31', '27', '38', '28', '6']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13']","[None, '43']","['22', '24']"
669,24 finished I/O → ready queue,io_to_ready,24,IO1,"['48', '36', '10', '34', '49', '31', '27', '38', '28', '6', '24']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13']","[None, '43']","['22', None]"
669,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['36', '10', '34', '49', '31', '27', '38', '28', '6', '24']","['44', '11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13']","['48', '43']","['22', None]"
669,44 dispatched to IO1,dispatch_io,44,IO1,"['36', '10', '34', '49', '31', '27', '38', '28', '6', '24']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13']","['48', '43']","['22', '44']"
670,43 finished CPU → wait queue,cpu_to_io,43,CPU1,"['36', '10', '34', '49', '31', '27', '38', '28', '6', '24']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43']","['48', None]","['22', '44']"
670,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['10', '34', '49', '31', '27', '38', '28', '6', '24']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43']","['48', '36']","['22', '44']"
671,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['10', '34', '49', '31', '27', '38', '28', '6', '24', '48']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43']","[None, '36']","['22', '44']"
671,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['34', '49', '31', '27', '38', '28', '6', '24', '48']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43']","['10', '36']","['22', '44']"
672,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['34', '49', '31', '27', '38', '28', '6', '24', '48', '36']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43']","['10', None]","['22', '44']"
672,34 dispatched to CPU1,dispatch_cpu,34,CPU1,"['49', '31', '27', '38', '28', '6', '24', '48', '36']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43']","['10', '34']","['22', '44']"
673,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['49', '31', '27', '38', '28', '6', '24', '48', '36', '10']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43']","[None, '34']","['22', '44']"
673,34 finished CPU → wait queue,cpu_to_io,34,CPU1,"['49', '31', '27', '38', '28', '6', '24', '48', '36', '10']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","[None, None]","['22', '44']"
673,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['31', '27', '38', '28', '6', '24', '48', '36', '10']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['49', None]","['22', '44']"
673,31 dispatched to CPU1,dispatch_cpu,31,CPU1,"['27', '38', '28', '6', '24', '48', '36', '10']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['49', '31']","['22', '44']"
675,49 finished CPU → ready queue,cpu_to_ready,49,CPU0,"['27', '38', '28', '6', '24', '48', '36', '10', '49']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","[None, '31']","['22', '44']"
675,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['27', '38', '28', '6', '24', '48', '36', '10', '49', '31']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","[None, None]","['22', '44']"
675,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['38', '28', '6', '24', '48', '36', '10', '49', '31']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['27', None]","['22', '44']"
675,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['28', '6', '24', '48', '36', '10', '49', '31']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['27', '38']","['22', '44']"
676,38 finished CPU → ready queue,cpu_to_ready,38,CPU1,"['28', '6', '24', '48', '36', '10', '49', '31', '38']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['27', None]","['22', '44']"
676,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['6', '24', '48', '36', '10', '49', '31', '38']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['27', '28']","['22', '44']"
677,27 finished CPU → ready queue,cpu_to_ready,27,CPU0,"['6', '24', '48', '36', '10', '49', '31', '38', '27']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","[None, '28']","['22', '44']"
677,28 finished CPU → ready queue,cpu_to_ready,28,CPU1,"['6', '24', '48', '36', '10', '49', '31', '38', '27', '28']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","[None, None]","['22', '44']"
677,22 finished I/O → ready queue,io_to_ready,22,IO0,"['6', '24', '48', '36', '10', '49', '31', '38', '27', '28', '22']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","[None, None]","[None, '44']"
677,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['24', '48', '36', '10', '49', '31', '38', '27', '28', '22']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['6', None]","[None, '44']"
677,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['48', '36', '10', '49', '31', '38', '27', '28', '22']","['11', '39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['6', '24']","[None, '44']"
677,11 dispatched to IO0,dispatch_io,11,IO0,"['48', '36', '10', '49', '31', '38', '27', '28', '22']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['6', '24']","['11', '44']"
679,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['48', '36', '10', '49', '31', '38', '27', '28', '22', '6']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","[None, '24']","['11', '44']"
679,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['48', '36', '10', '49', '31', '38', '27', '28', '22', '6', '24']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","[None, None]","['11', '44']"
679,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['36', '10', '49', '31', '38', '27', '28', '22', '6', '24']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['48', None]","['11', '44']"
679,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['10', '49', '31', '38', '27', '28', '22', '6', '24']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['48', '36']","['11', '44']"
681,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['10', '49', '31', '38', '27', '28', '22', '6', '24', '48']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","[None, '36']","['11', '44']"
681,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['10', '49', '31', '38', '27', '28', '22', '6', '24', '48', '36']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","[None, None]","['11', '44']"
681,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['49', '31', '38', '27', '28', '22', '6', '24', '48', '36']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['10', None]","['11', '44']"
681,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['31', '38', '27', '28', '22', '6', '24', '48', '36']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['10', '49']","['11', '44']"
683,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['31', '38', '27', '28', '22', '6', '24', '48', '36', '10']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","[None, '49']","['11', '44']"
683,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['31', '38', '27', '28', '22', '6', '24', '48', '36', '10', '49']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","[None, None]","['11', '44']"
683,31 dispatched to CPU0,dispatch_cpu,31,CPU0,"['38', '27', '28', '22', '6', '24', '48', '36', '10', '49']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['31', None]","['11', '44']"
683,38 dispatched to CPU1,dispatch_cpu,38,CPU1,"['27', '28', '22', '6', '24', '48', '36', '10', '49']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34']","['31', '38']","['11', '44']"
685,31 finished CPU → wait queue,cpu_to_io,31,CPU0,"['27', '28', '22', '6', '24', '48', '36', '10', '49']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31']","[None, '38']","['11', '44']"
685,38 finished CPU → wait queue,cpu_to_io,38,CPU1,"['27', '28', '22', '6', '24', '48', '36', '10', '49']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38']","[None, None]","['11', '44']"
685,44 finished I/O → ready queue,io_to_ready,44,IO1,"['27', '28', '22', '6', '24', '48', '36', '10', '49', '44']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38']","[None, None]","['11', None]"
685,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['28', '22', '6', '24', '48', '36', '10', '49', '44']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38']","['27', None]","['11', None]"
685,28 dispatched to CPU1,dispatch_cpu,28,CPU1,"['22', '6', '24', '48', '36', '10', '49', '44']","['39', '25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38']","['27', '28']","['11', None]"
685,39 dispatched to IO1,dispatch_io,39,IO1,"['22', '6', '24', '48', '36', '10', '49', '44']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38']","['27', '28']","['11', '39']"
686,28 finished CPU → wait queue,cpu_to_io,28,CPU1,"['22', '6', '24', '48', '36', '10', '49', '44']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['27', None]","['11', '39']"
686,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['6', '24', '48', '36', '10', '49', '44']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['27', '22']","['11', '39']"
687,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,"['6', '24', '48', '36', '10', '49', '44', '27']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '22']","['11', '39']"
687,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['24', '48', '36', '10', '49', '44', '27']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['6', '22']","['11', '39']"
688,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['24', '48', '36', '10', '49', '44', '27', '22']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['6', None]","['11', '39']"
688,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['48', '36', '10', '49', '44', '27', '22']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['6', '24']","['11', '39']"
689,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['48', '36', '10', '49', '44', '27', '22', '6']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '24']","['11', '39']"
689,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['48', '36', '10', '49', '44', '27', '22', '6', '24']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","['11', '39']"
689,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['36', '10', '49', '44', '27', '22', '6', '24']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['48', None]","['11', '39']"
689,36 dispatched to CPU1,dispatch_cpu,36,CPU1,"['10', '49', '44', '27', '22', '6', '24']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['48', '36']","['11', '39']"
691,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['10', '49', '44', '27', '22', '6', '24', '48']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '36']","['11', '39']"
691,36 finished CPU → ready queue,cpu_to_ready,36,CPU1,"['10', '49', '44', '27', '22', '6', '24', '48', '36']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","['11', '39']"
691,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['49', '44', '27', '22', '6', '24', '48', '36']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['10', None]","['11', '39']"
691,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['44', '27', '22', '6', '24', '48', '36']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['10', '49']","['11', '39']"
692,10 finished all bursts,finished,10,CPU0,"['44', '27', '22', '6', '24', '48', '36']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '49']","['11', '39']"
692,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['27', '22', '6', '24', '48', '36']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['44', '49']","['11', '39']"
693,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['27', '22', '6', '24', '48', '36', '49']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['44', None]","['11', '39']"
693,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['22', '6', '24', '48', '36', '49']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['44', '27']","['11', '39']"
694,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['22', '6', '24', '48', '36', '49', '44']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '27']","['11', '39']"
694,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['6', '24', '48', '36', '49', '44']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['22', '27']","['11', '39']"
695,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['6', '24', '48', '36', '49', '44', '27']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['22', None]","['11', '39']"
695,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['24', '48', '36', '49', '44', '27']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['22', '6']","['11', '39']"
696,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['24', '48', '36', '49', '44', '27', '22']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '6']","['11', '39']"
696,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['48', '36', '49', '44', '27', '22']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['24', '6']","['11', '39']"
697,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['48', '36', '49', '44', '27', '22', '6']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['24', None]","['11', '39']"
697,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['36', '49', '44', '27', '22', '6']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['24', '48']","['11', '39']"
698,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['36', '49', '44', '27', '22', '6', '24']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '48']","['11', '39']"
698,48 finished CPU → ready queue,cpu_to_ready,48,CPU1,"['36', '49', '44', '27', '22', '6', '24', '48']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","['11', '39']"
698,11 finished I/O → ready queue,io_to_ready,11,IO0,"['36', '49', '44', '27', '22', '6', '24', '48', '11']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","[None, '39']"
698,39 finished I/O → ready queue,io_to_ready,39,IO1,"['36', '49', '44', '27', '22', '6', '24', '48', '11', '39']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","[None, None]"
698,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['49', '44', '27', '22', '6', '24', '48', '11', '39']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['36', None]","[None, None]"
698,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['44', '27', '22', '6', '24', '48', '11', '39']","['25', '7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['36', '49']","[None, None]"
698,25 dispatched to IO0,dispatch_io,25,IO0,"['44', '27', '22', '6', '24', '48', '11', '39']","['7', '41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['36', '49']","['25', None]"
698,7 dispatched to IO1,dispatch_io,7,IO1,"['44', '27', '22', '6', '24', '48', '11', '39']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['36', '49']","['25', '7']"
700,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['44', '27', '22', '6', '24', '48', '11', '39', '36']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '49']","['25', '7']"
700,49 finished CPU → ready queue,cpu_to_ready,49,CPU1,"['44', '27', '22', '6', '24', '48', '11', '39', '36', '49']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","['25', '7']"
700,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['27', '22', '6', '24', '48', '11', '39', '36', '49']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['44', None]","['25', '7']"
700,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['22', '6', '24', '48', '11', '39', '36', '49']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['44', '27']","['25', '7']"
702,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['22', '6', '24', '48', '11', '39', '36', '49', '44']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '27']","['25', '7']"
702,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['22', '6', '24', '48', '11', '39', '36', '49', '44', '27']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","['25', '7']"
702,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['6', '24', '48', '11', '39', '36', '49', '44', '27']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['22', None]","['25', '7']"
702,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['24', '48', '11', '39', '36', '49', '44', '27']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['22', '6']","['25', '7']"
704,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['24', '48', '11', '39', '36', '49', '44', '27', '22']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '6']","['25', '7']"
704,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['24', '48', '11', '39', '36', '49', '44', '27', '22', '6']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","['25', '7']"
704,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['48', '11', '39', '36', '49', '44', '27', '22', '6']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['24', None]","['25', '7']"
704,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['11', '39', '36', '49', '44', '27', '22', '6']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['24', '48']","['25', '7']"
706,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['11', '39', '36', '49', '44', '27', '22', '6', '24']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '48']","['25', '7']"
706,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['11', '39', '36', '49', '44', '27', '22', '6', '24', '48']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","['25', '7']"
706,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['39', '36', '49', '44', '27', '22', '6', '24', '48']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['11', None]","['25', '7']"
706,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['36', '49', '44', '27', '22', '6', '24', '48']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['11', '39']","['25', '7']"
708,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['36', '49', '44', '27', '22', '6', '24', '48', '11']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '39']","['25', '7']"
708,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['36', '49', '44', '27', '22', '6', '24', '48', '11', '39']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","['25', '7']"
708,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['49', '44', '27', '22', '6', '24', '48', '11', '39']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['36', None]","['25', '7']"
708,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['44', '27', '22', '6', '24', '48', '11', '39']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['36', '49']","['25', '7']"
710,36 preempted (RR quantum expired),preempt_cpu,36,CPU0,"['44', '27', '22', '6', '24', '48', '11', '39', '36']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '49']","['25', '7']"
710,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['44', '27', '22', '6', '24', '48', '11', '39', '36', '49']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","['25', '7']"
710,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['27', '22', '6', '24', '48', '11', '39', '36', '49']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['44', None]","['25', '7']"
710,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['22', '6', '24', '48', '11', '39', '36', '49']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['44', '27']","['25', '7']"
712,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['22', '6', '24', '48', '11', '39', '36', '49', '44']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '27']","['25', '7']"
712,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['22', '6', '24', '48', '11', '39', '36', '49', '44', '27']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","['25', '7']"
712,25 finished I/O → ready queue,io_to_ready,25,IO0,"['22', '6', '24', '48', '11', '39', '36', '49', '44', '27', '25']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","[None, '7']"
712,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['6', '24', '48', '11', '39', '36', '49', '44', '27', '25']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['22', None]","[None, '7']"
712,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['24', '48', '11', '39', '36', '49', '44', '27', '25']","['41', '17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['22', '6']","[None, '7']"
712,41 dispatched to IO0,dispatch_io,41,IO0,"['24', '48', '11', '39', '36', '49', '44', '27', '25']","['17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['22', '6']","['41', '7']"
714,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['24', '48', '11', '39', '36', '49', '44', '27', '25', '22']","['17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '6']","['41', '7']"
714,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['24', '48', '11', '39', '36', '49', '44', '27', '25', '22', '6']","['17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","['41', '7']"
714,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['48', '11', '39', '36', '49', '44', '27', '25', '22', '6']","['17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['24', None]","['41', '7']"
714,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['11', '39', '36', '49', '44', '27', '25', '22', '6']","['17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['24', '48']","['41', '7']"
715,7 finished I/O → ready queue,io_to_ready,7,IO1,"['11', '39', '36', '49', '44', '27', '25', '22', '6', '7']","['17', '35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['24', '48']","['41', None]"
715,17 dispatched to IO1,dispatch_io,17,IO1,"['11', '39', '36', '49', '44', '27', '25', '22', '6', '7']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['24', '48']","['41', '17']"
716,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['11', '39', '36', '49', '44', '27', '25', '22', '6', '7', '24']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '48']","['41', '17']"
716,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['11', '39', '36', '49', '44', '27', '25', '22', '6', '7', '24', '48']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","['41', '17']"
716,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['39', '36', '49', '44', '27', '25', '22', '6', '7', '24', '48']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['11', None]","['41', '17']"
716,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['36', '49', '44', '27', '25', '22', '6', '7', '24', '48']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['11', '39']","['41', '17']"
718,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['36', '49', '44', '27', '25', '22', '6', '7', '24', '48', '11']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, '39']","['41', '17']"
718,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['36', '49', '44', '27', '25', '22', '6', '7', '24', '48', '11', '39']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","[None, None]","['41', '17']"
718,36 dispatched to CPU0,dispatch_cpu,36,CPU0,"['49', '44', '27', '25', '22', '6', '7', '24', '48', '11', '39']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['36', None]","['41', '17']"
718,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['44', '27', '25', '22', '6', '7', '24', '48', '11', '39']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28']","['36', '49']","['41', '17']"
719,36 finished CPU → wait queue,cpu_to_io,36,CPU0,"['44', '27', '25', '22', '6', '7', '24', '48', '11', '39']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36']","[None, '49']","['41', '17']"
719,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['27', '25', '22', '6', '7', '24', '48', '11', '39']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36']","['44', '49']","['41', '17']"
720,49 finished CPU → ready queue,cpu_to_ready,49,CPU1,"['27', '25', '22', '6', '7', '24', '48', '11', '39', '49']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36']","['44', None]","['41', '17']"
720,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['25', '22', '6', '7', '24', '48', '11', '39', '49']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36']","['44', '27']","['41', '17']"
721,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['25', '22', '6', '7', '24', '48', '11', '39', '49', '44']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36']","[None, '27']","['41', '17']"
721,27 finished CPU → ready queue,cpu_to_ready,27,CPU1,"['25', '22', '6', '7', '24', '48', '11', '39', '49', '44', '27']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36']","[None, None]","['41', '17']"
721,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['22', '6', '7', '24', '48', '11', '39', '49', '44', '27']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36']","['25', None]","['41', '17']"
721,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['6', '7', '24', '48', '11', '39', '49', '44', '27']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36']","['25', '22']","['41', '17']"
722,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['6', '7', '24', '48', '11', '39', '49', '44', '27']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22']","['25', None]","['41', '17']"
722,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '24', '48', '11', '39', '49', '44', '27']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22']","['25', '6']","['41', '17']"
723,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['7', '24', '48', '11', '39', '49', '44', '27', '25']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22']","[None, '6']","['41', '17']"
723,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['7', '24', '48', '11', '39', '49', '44', '27', '25']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","[None, None]","['41', '17']"
723,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['24', '48', '11', '39', '49', '44', '27', '25']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['7', None]","['41', '17']"
723,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['48', '11', '39', '49', '44', '27', '25']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['7', '24']","['41', '17']"
725,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['48', '11', '39', '49', '44', '27', '25', '7']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","[None, '24']","['41', '17']"
725,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['48', '11', '39', '49', '44', '27', '25', '7', '24']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","[None, None]","['41', '17']"
725,48 dispatched to CPU0,dispatch_cpu,48,CPU0,"['11', '39', '49', '44', '27', '25', '7', '24']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['48', None]","['41', '17']"
725,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['39', '49', '44', '27', '25', '7', '24']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['48', '11']","['41', '17']"
727,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,"['39', '49', '44', '27', '25', '7', '24', '48']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","[None, '11']","['41', '17']"
727,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['39', '49', '44', '27', '25', '7', '24', '48', '11']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","[None, None]","['41', '17']"
727,41 finished I/O → ready queue,io_to_ready,41,IO0,"['39', '49', '44', '27', '25', '7', '24', '48', '11', '41']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","[None, None]","[None, '17']"
727,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['49', '44', '27', '25', '7', '24', '48', '11', '41']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['39', None]","[None, '17']"
727,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['44', '27', '25', '7', '24', '48', '11', '41']","['35', '37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['39', '49']","[None, '17']"
727,35 dispatched to IO0,dispatch_io,35,IO0,"['44', '27', '25', '7', '24', '48', '11', '41']","['37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['39', '49']","['35', '17']"
728,17 finished I/O → ready queue,io_to_ready,17,IO1,"['44', '27', '25', '7', '24', '48', '11', '41', '17']","['37', '8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['39', '49']","['35', None]"
728,37 dispatched to IO1,dispatch_io,37,IO1,"['44', '27', '25', '7', '24', '48', '11', '41', '17']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['39', '49']","['35', '37']"
729,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['44', '27', '25', '7', '24', '48', '11', '41', '17', '39']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","[None, '49']","['35', '37']"
729,49 preempted (RR quantum expired),preempt_cpu,49,CPU1,"['44', '27', '25', '7', '24', '48', '11', '41', '17', '39', '49']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","[None, None]","['35', '37']"
729,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['27', '25', '7', '24', '48', '11', '41', '17', '39', '49']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['44', None]","['35', '37']"
729,27 dispatched to CPU1,dispatch_cpu,27,CPU1,"['25', '7', '24', '48', '11', '41', '17', '39', '49']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['44', '27']","['35', '37']"
731,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['25', '7', '24', '48', '11', '41', '17', '39', '49', '44']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","[None, '27']","['35', '37']"
731,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,"['25', '7', '24', '48', '11', '41', '17', '39', '49', '44', '27']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","[None, None]","['35', '37']"
731,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['7', '24', '48', '11', '41', '17', '39', '49', '44', '27']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['25', None]","['35', '37']"
731,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['24', '48', '11', '41', '17', '39', '49', '44', '27']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['25', '7']","['35', '37']"
733,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['24', '48', '11', '41', '17', '39', '49', '44', '27', '25']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","[None, '7']","['35', '37']"
733,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['24', '48', '11', '41', '17', '39', '49', '44', '27', '25', '7']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","[None, None]","['35', '37']"
733,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['48', '11', '41', '17', '39', '49', '44', '27', '25', '7']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['24', None]","['35', '37']"
733,48 dispatched to CPU1,dispatch_cpu,48,CPU1,"['11', '41', '17', '39', '49', '44', '27', '25', '7']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","['24', '48']","['35', '37']"
735,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['11', '41', '17', '39', '49', '44', '27', '25', '7', '24']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6']","[None, '48']","['35', '37']"
735,48 finished CPU → wait queue,cpu_to_io,48,CPU1,"['11', '41', '17', '39', '49', '44', '27', '25', '7', '24']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","[None, None]","['35', '37']"
735,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['41', '17', '39', '49', '44', '27', '25', '7', '24']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","['11', None]","['35', '37']"
735,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['17', '39', '49', '44', '27', '25', '7', '24']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","['11', '41']","['35', '37']"
737,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['17', '39', '49', '44', '27', '25', '7', '24', '11']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","[None, '41']","['35', '37']"
737,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['17', '39', '49', '44', '27', '25', '7', '24', '11', '41']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","[None, None]","['35', '37']"
737,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['39', '49', '44', '27', '25', '7', '24', '11', '41']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","['17', None]","['35', '37']"
737,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['49', '44', '27', '25', '7', '24', '11', '41']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","['17', '39']","['35', '37']"
739,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['49', '44', '27', '25', '7', '24', '11', '41', '17']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","[None, '39']","['35', '37']"
739,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['49', '44', '27', '25', '7', '24', '11', '41', '17', '39']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","[None, None]","['35', '37']"
739,49 dispatched to CPU0,dispatch_cpu,49,CPU0,"['44', '27', '25', '7', '24', '11', '41', '17', '39']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","['49', None]","['35', '37']"
739,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['27', '25', '7', '24', '11', '41', '17', '39']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","['49', '44']","['35', '37']"
741,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,"['27', '25', '7', '24', '11', '41', '17', '39', '49']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","[None, '44']","['35', '37']"
741,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['27', '25', '7', '24', '11', '41', '17', '39', '49', '44']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","[None, None]","['35', '37']"
741,35 finished I/O → ready queue,io_to_ready,35,IO0,"['27', '25', '7', '24', '11', '41', '17', '39', '49', '44', '35']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","[None, None]","[None, '37']"
741,27 dispatched to CPU0,dispatch_cpu,27,CPU0,"['25', '7', '24', '11', '41', '17', '39', '49', '44', '35']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","['27', None]","[None, '37']"
741,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['7', '24', '11', '41', '17', '39', '49', '44', '35']","['8', '2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","['27', '25']","[None, '37']"
741,8 dispatched to IO0,dispatch_io,8,IO0,"['7', '24', '11', '41', '17', '39', '49', '44', '35']","['2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48']","['27', '25']","['8', '37']"
743,27 finished CPU → wait queue,cpu_to_io,27,CPU0,"['7', '24', '11', '41', '17', '39', '49', '44', '35']","['2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27']","[None, '25']","['8', '37']"
743,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['7', '24', '11', '41', '17', '39', '49', '44', '35', '25']","['2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27']","[None, None]","['8', '37']"
743,37 finished I/O → ready queue,io_to_ready,37,IO1,"['7', '24', '11', '41', '17', '39', '49', '44', '35', '25', '37']","['2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27']","[None, None]","['8', None]"
743,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['24', '11', '41', '17', '39', '49', '44', '35', '25', '37']","['2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27']","['7', None]","['8', None]"
743,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['11', '41', '17', '39', '49', '44', '35', '25', '37']","['2', '21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27']","['7', '24']","['8', None]"
743,2 dispatched to IO1,dispatch_io,2,IO1,"['11', '41', '17', '39', '49', '44', '35', '25', '37']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27']","['7', '24']","['8', '2']"
744,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['11', '41', '17', '39', '49', '44', '35', '25', '37']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24']","['7', None]","['8', '2']"
744,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['41', '17', '39', '49', '44', '35', '25', '37']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24']","['7', '11']","['8', '2']"
745,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['41', '17', '39', '49', '44', '35', '25', '37', '7']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24']","[None, '11']","['8', '2']"
745,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['41', '17', '39', '49', '44', '35', '25', '37', '7', '11']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24']","[None, None]","['8', '2']"
745,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['17', '39', '49', '44', '35', '25', '37', '7', '11']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24']","['41', None]","['8', '2']"
745,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['39', '49', '44', '35', '25', '37', '7', '11']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24']","['41', '17']","['8', '2']"
747,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['39', '49', '44', '35', '25', '37', '7', '11', '41']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24']","[None, '17']","['8', '2']"
747,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['39', '49', '44', '35', '25', '37', '7', '11', '41', '17']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24']","[None, None]","['8', '2']"
747,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['49', '44', '35', '25', '37', '7', '11', '41', '17']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24']","['39', None]","['8', '2']"
747,49 dispatched to CPU1,dispatch_cpu,49,CPU1,"['44', '35', '25', '37', '7', '11', '41', '17']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24']","['39', '49']","['8', '2']"
748,49 finished CPU → wait queue,cpu_to_io,49,CPU1,"['44', '35', '25', '37', '7', '11', '41', '17']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49']","['39', None]","['8', '2']"
748,44 dispatched to CPU1,dispatch_cpu,44,CPU1,"['35', '25', '37', '7', '11', '41', '17']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49']","['39', '44']","['8', '2']"
749,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['35', '25', '37', '7', '11', '41', '17', '39']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49']","[None, '44']","['8', '2']"
749,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['25', '37', '7', '11', '41', '17', '39']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49']","['35', '44']","['8', '2']"
750,44 preempted (RR quantum expired),preempt_cpu,44,CPU1,"['25', '37', '7', '11', '41', '17', '39', '44']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49']","['35', None]","['8', '2']"
750,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['37', '7', '11', '41', '17', '39', '44']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49']","['35', '25']","['8', '2']"
751,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,"['37', '7', '11', '41', '17', '39', '44', '35']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49']","[None, '25']","['8', '2']"
751,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['37', '7', '11', '41', '17', '39', '44', '35']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25']","[None, None]","['8', '2']"
751,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['7', '11', '41', '17', '39', '44', '35']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25']","['37', None]","['8', '2']"
751,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['11', '41', '17', '39', '44', '35']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25']","['37', '7']","['8', '2']"
752,2 finished all bursts,finished,2,IO1,"['11', '41', '17', '39', '44', '35']","['21', '40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25']","['37', '7']","['8', None]"
752,21 dispatched to IO1,dispatch_io,21,IO1,"['11', '41', '17', '39', '44', '35']","['40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25']","['37', '7']","['8', '21']"
753,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['11', '41', '17', '39', '44', '35', '37']","['40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25']","[None, '7']","['8', '21']"
753,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['11', '41', '17', '39', '44', '35', '37']","['40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, None]","['8', '21']"
753,8 finished I/O → ready queue,io_to_ready,8,IO0,"['11', '41', '17', '39', '44', '35', '37', '8']","['40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, None]","[None, '21']"
753,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['41', '17', '39', '44', '35', '37', '8']","['40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['11', None]","[None, '21']"
753,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['17', '39', '44', '35', '37', '8']","['40', '30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['11', '41']","[None, '21']"
753,40 dispatched to IO0,dispatch_io,40,IO0,"['17', '39', '44', '35', '37', '8']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['11', '41']","['40', '21']"
755,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['17', '39', '44', '35', '37', '8', '11']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, '41']","['40', '21']"
755,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['17', '39', '44', '35', '37', '8', '11', '41']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, None]","['40', '21']"
755,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['39', '44', '35', '37', '8', '11', '41']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['17', None]","['40', '21']"
755,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['44', '35', '37', '8', '11', '41']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['17', '39']","['40', '21']"
756,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['44', '35', '37', '8', '11', '41', '17']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, '39']","['40', '21']"
756,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['35', '37', '8', '11', '41', '17']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['44', '39']","['40', '21']"
757,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['35', '37', '8', '11', '41', '17', '39']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['44', None]","['40', '21']"
757,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['37', '8', '11', '41', '17', '39']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['44', '35']","['40', '21']"
758,44 finished CPU → ready queue,cpu_to_ready,44,CPU0,"['37', '8', '11', '41', '17', '39', '44']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, '35']","['40', '21']"
758,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['8', '11', '41', '17', '39', '44']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['37', '35']","['40', '21']"
759,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['8', '11', '41', '17', '39', '44', '35']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['37', None]","['40', '21']"
759,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['11', '41', '17', '39', '44', '35']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['37', '8']","['40', '21']"
760,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['11', '41', '17', '39', '44', '35', '37']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, '8']","['40', '21']"
760,8 finished all bursts,finished,8,CPU1,"['11', '41', '17', '39', '44', '35', '37']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, None]","['40', '21']"
760,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['41', '17', '39', '44', '35', '37']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['11', None]","['40', '21']"
760,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['17', '39', '44', '35', '37']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['11', '41']","['40', '21']"
762,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['17', '39', '44', '35', '37', '11']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, '41']","['40', '21']"
762,41 finished CPU → ready queue,cpu_to_ready,41,CPU1,"['17', '39', '44', '35', '37', '11', '41']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, None]","['40', '21']"
762,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['39', '44', '35', '37', '11', '41']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['17', None]","['40', '21']"
762,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['44', '35', '37', '11', '41']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['17', '39']","['40', '21']"
764,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['44', '35', '37', '11', '41', '17']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, '39']","['40', '21']"
764,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['44', '35', '37', '11', '41', '17', '39']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, None]","['40', '21']"
764,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['35', '37', '11', '41', '17', '39']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['44', None]","['40', '21']"
764,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['37', '11', '41', '17', '39']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['44', '35']","['40', '21']"
765,40 finished I/O → ready queue,io_to_ready,40,IO0,"['37', '11', '41', '17', '39', '40']","['30', '50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['44', '35']","[None, '21']"
765,30 dispatched to IO0,dispatch_io,30,IO0,"['37', '11', '41', '17', '39', '40']","['50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['44', '35']","['30', '21']"
766,44 preempted (RR quantum expired),preempt_cpu,44,CPU0,"['37', '11', '41', '17', '39', '40', '44']","['50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, '35']","['30', '21']"
766,35 finished CPU → ready queue,cpu_to_ready,35,CPU1,"['37', '11', '41', '17', '39', '40', '44', '35']","['50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, None]","['30', '21']"
766,21 finished I/O → ready queue,io_to_ready,21,IO1,"['37', '11', '41', '17', '39', '40', '44', '35', '21']","['50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, None]","['30', None]"
766,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['11', '41', '17', '39', '40', '44', '35', '21']","['50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['37', None]","['30', None]"
766,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['41', '17', '39', '40', '44', '35', '21']","['50', '33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['37', '11']","['30', None]"
766,50 dispatched to IO1,dispatch_io,50,IO1,"['41', '17', '39', '40', '44', '35', '21']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['37', '11']","['30', '50']"
768,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['41', '17', '39', '40', '44', '35', '21', '37']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, '11']","['30', '50']"
768,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['41', '17', '39', '40', '44', '35', '21', '37', '11']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, None]","['30', '50']"
768,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['17', '39', '40', '44', '35', '21', '37', '11']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['41', None]","['30', '50']"
768,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['39', '40', '44', '35', '21', '37', '11']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['41', '17']","['30', '50']"
770,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['39', '40', '44', '35', '21', '37', '11', '41']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, '17']","['30', '50']"
770,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['39', '40', '44', '35', '21', '37', '11', '41', '17']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, None]","['30', '50']"
770,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['40', '44', '35', '21', '37', '11', '41', '17']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['39', None]","['30', '50']"
770,40 dispatched to CPU1,dispatch_cpu,40,CPU1,"['44', '35', '21', '37', '11', '41', '17']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['39', '40']","['30', '50']"
772,39 finished CPU → ready queue,cpu_to_ready,39,CPU0,"['44', '35', '21', '37', '11', '41', '17', '39']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, '40']","['30', '50']"
772,40 preempted (RR quantum expired),preempt_cpu,40,CPU1,"['44', '35', '21', '37', '11', '41', '17', '39', '40']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, None]","['30', '50']"
772,44 dispatched to CPU0,dispatch_cpu,44,CPU0,"['35', '21', '37', '11', '41', '17', '39', '40']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['44', None]","['30', '50']"
772,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['21', '37', '11', '41', '17', '39', '40']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['44', '35']","['30', '50']"
774,44 finished all bursts,finished,44,CPU0,"['21', '37', '11', '41', '17', '39', '40']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, '35']","['30', '50']"
774,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['21', '37', '11', '41', '17', '39', '40', '35']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, None]","['30', '50']"
774,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['37', '11', '41', '17', '39', '40', '35']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['21', None]","['30', '50']"
774,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['11', '41', '17', '39', '40', '35']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['21', '37']","['30', '50']"
776,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['11', '41', '17', '39', '40', '35', '21']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, '37']","['30', '50']"
776,37 preempted (RR quantum expired),preempt_cpu,37,CPU1,"['11', '41', '17', '39', '40', '35', '21', '37']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","[None, None]","['30', '50']"
776,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['41', '17', '39', '40', '35', '21', '37']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['11', None]","['30', '50']"
776,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['17', '39', '40', '35', '21', '37']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7']","['11', '41']","['30', '50']"
777,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['17', '39', '40', '35', '21', '37']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","[None, '41']","['30', '50']"
777,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['39', '40', '35', '21', '37']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['17', '41']","['30', '50']"
778,41 preempted (RR quantum expired),preempt_cpu,41,CPU1,"['39', '40', '35', '21', '37', '41']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['17', None]","['30', '50']"
778,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['40', '35', '21', '37', '41']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['17', '39']","['30', '50']"
779,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['40', '35', '21', '37', '41', '17']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","[None, '39']","['30', '50']"
779,30 finished I/O → ready queue,io_to_ready,30,IO0,"['40', '35', '21', '37', '41', '17', '30']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","[None, '39']","[None, '50']"
779,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['35', '21', '37', '41', '17', '30']","['33', '32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['40', '39']","[None, '50']"
779,33 dispatched to IO0,dispatch_io,33,IO0,"['35', '21', '37', '41', '17', '30']","['32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['40', '39']","['33', '50']"
780,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['35', '21', '37', '41', '17', '30', '39']","['32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['40', None]","['33', '50']"
780,35 dispatched to CPU1,dispatch_cpu,35,CPU1,"['21', '37', '41', '17', '30', '39']","['32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['40', '35']","['33', '50']"
781,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,"['21', '37', '41', '17', '30', '39', '40']","['32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","[None, '35']","['33', '50']"
781,50 finished I/O → ready queue,io_to_ready,50,IO1,"['21', '37', '41', '17', '30', '39', '40', '50']","['32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","[None, '35']","['33', None]"
781,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['37', '41', '17', '30', '39', '40', '50']","['32', '29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['21', '35']","['33', None]"
781,32 dispatched to IO1,dispatch_io,32,IO1,"['37', '41', '17', '30', '39', '40', '50']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['21', '35']","['33', '32']"
782,35 preempted (RR quantum expired),preempt_cpu,35,CPU1,"['37', '41', '17', '30', '39', '40', '50', '35']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['21', None]","['33', '32']"
782,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['41', '17', '30', '39', '40', '50', '35']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['21', '37']","['33', '32']"
783,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['41', '17', '30', '39', '40', '50', '35', '21']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","[None, '37']","['33', '32']"
783,41 dispatched to CPU0,dispatch_cpu,41,CPU0,"['17', '30', '39', '40', '50', '35', '21']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['41', '37']","['33', '32']"
784,37 finished CPU → ready queue,cpu_to_ready,37,CPU1,"['17', '30', '39', '40', '50', '35', '21', '37']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['41', None]","['33', '32']"
784,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['30', '39', '40', '50', '35', '21', '37']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['41', '17']","['33', '32']"
785,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,"['30', '39', '40', '50', '35', '21', '37', '41']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","[None, '17']","['33', '32']"
785,17 finished all bursts,finished,17,CPU1,"['30', '39', '40', '50', '35', '21', '37', '41']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","[None, None]","['33', '32']"
785,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['39', '40', '50', '35', '21', '37', '41']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['30', None]","['33', '32']"
785,39 dispatched to CPU1,dispatch_cpu,39,CPU1,"['40', '50', '35', '21', '37', '41']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['30', '39']","['33', '32']"
787,30 preempted (RR quantum expired),preempt_cpu,30,CPU0,"['40', '50', '35', '21', '37', '41', '30']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","[None, '39']","['33', '32']"
787,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['40', '50', '35', '21', '37', '41', '30', '39']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","[None, None]","['33', '32']"
787,40 dispatched to CPU0,dispatch_cpu,40,CPU0,"['50', '35', '21', '37', '41', '30', '39']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['40', None]","['33', '32']"
787,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['35', '21', '37', '41', '30', '39']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11']","['40', '50']","['33', '32']"
789,40 finished CPU → wait queue,cpu_to_io,40,CPU0,"['35', '21', '37', '41', '30', '39']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40']","[None, '50']","['33', '32']"
789,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['35', '21', '37', '41', '30', '39', '50']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40']","[None, None]","['33', '32']"
789,35 dispatched to CPU0,dispatch_cpu,35,CPU0,"['21', '37', '41', '30', '39', '50']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40']","['35', None]","['33', '32']"
789,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['37', '41', '30', '39', '50']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40']","['35', '21']","['33', '32']"
791,35 finished CPU → wait queue,cpu_to_io,35,CPU0,"['37', '41', '30', '39', '50']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35']","[None, '21']","['33', '32']"
791,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['37', '41', '30', '39', '50']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21']","[None, None]","['33', '32']"
791,37 dispatched to CPU0,dispatch_cpu,37,CPU0,"['41', '30', '39', '50']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21']","['37', None]","['33', '32']"
791,41 dispatched to CPU1,dispatch_cpu,41,CPU1,"['30', '39', '50']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21']","['37', '41']","['33', '32']"
792,41 finished CPU → wait queue,cpu_to_io,41,CPU1,"['30', '39', '50']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41']","['37', None]","['33', '32']"
792,33 finished I/O → ready queue,io_to_ready,33,IO0,"['30', '39', '50', '33']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41']","['37', None]","[None, '32']"
792,30 dispatched to CPU1,dispatch_cpu,30,CPU1,"['39', '50', '33']","['29', '45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41']","['37', '30']","[None, '32']"
792,29 dispatched to IO0,dispatch_io,29,IO0,"['39', '50', '33']","['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41']","['37', '30']","['29', '32']"
793,37 preempted (RR quantum expired),preempt_cpu,37,CPU0,"['39', '50', '33', '37']","['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41']","[None, '30']","['29', '32']"
793,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['50', '33', '37']","['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41']","['39', '30']","['29', '32']"
794,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,"['50', '33', '37', '30']","['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41']","['39', None]","['29', '32']"
794,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['33', '37', '30']","['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41']","['39', '50']","['29', '32']"
795,39 finished CPU → wait queue,cpu_to_io,39,CPU0,"['33', '37', '30']","['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39']","[None, '50']","['29', '32']"
795,33 dispatched to CPU0,dispatch_cpu,33,CPU0,"['37', '30']","['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39']","['33', '50']","['29', '32']"
796,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['37', '30', '50']","['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39']","['33', None]","['29', '32']"
796,37 dispatched to CPU1,dispatch_cpu,37,CPU1,"['30', '50']","['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39']","['33', '37']","['29', '32']"
797,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,"['30', '50', '33']","['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39']","[None, '37']","['29', '32']"
797,30 dispatched to CPU0,dispatch_cpu,30,CPU0,"['50', '33']","['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39']","['30', '37']","['29', '32']"
798,37 finished all bursts,finished,37,CPU1,"['50', '33']","['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39']","['30', None]","['29', '32']"
798,50 dispatched to CPU1,dispatch_cpu,50,CPU1,['33'],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39']","['30', '50']","['29', '32']"
799,30 finished CPU → ready queue,cpu_to_ready,30,CPU0,"['33', '30']","['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39']","[None, '50']","['29', '32']"
799,33 dispatched to CPU0,dispatch_cpu,33,CPU0,['30'],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39']","['33', '50']","['29', '32']"
800,50 finished CPU → wait queue,cpu_to_io,50,CPU1,['30'],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['33', None]","['29', '32']"
800,30 dispatched to CPU1,dispatch_cpu,30,CPU1,[],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['33', '30']","['29', '32']"
801,33 preempted (RR quantum expired),preempt_cpu,33,CPU0,['33'],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, '30']","['29', '32']"
801,33 dispatched to CPU0,dispatch_cpu,33,CPU0,[],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['33', '30']","['29', '32']"
802,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,['30'],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['33', None]","['29', '32']"
802,30 dispatched to CPU1,dispatch_cpu,30,CPU1,[],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['33', '30']","['29', '32']"
803,33 finished all bursts,finished,33,CPU0,[],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, '30']","['29', '32']"
804,30 preempted (RR quantum expired),preempt_cpu,30,CPU1,['30'],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, None]","['29', '32']"
804,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['30', None]","['29', '32']"
805,30 finished CPU → ready queue,cpu_to_ready,30,CPU0,['30'],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, None]","['29', '32']"
805,30 dispatched to CPU0,dispatch_cpu,30,CPU0,[],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['30', None]","['29', '32']"
807,30 finished all bursts,finished,30,CPU0,[],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, None]","['29', '32']"
808,32 finished I/O → ready queue,io_to_ready,32,IO1,['32'],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, None]","['29', None]"
808,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['45', '42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['32', None]","['29', None]"
808,45 dispatched to IO1,dispatch_io,45,IO1,[],"['42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['32', None]","['29', '45']"
810,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, None]","['29', '45']"
810,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['32', None]","['29', '45']"
811,29 finished I/O → ready queue,io_to_ready,29,IO0,['29'],"['42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['32', None]","[None, '45']"
811,29 dispatched to CPU1,dispatch_cpu,29,CPU1,[],"['42', '47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['32', '29']","[None, '45']"
811,42 dispatched to IO0,dispatch_io,42,IO0,[],"['47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['32', '29']","['42', '45']"
812,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, '29']","['42', '45']"
812,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['32', '29']","['42', '45']"
813,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,['29'],"['47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['32', None]","['42', '45']"
813,29 dispatched to CPU1,dispatch_cpu,29,CPU1,[],"['47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['32', '29']","['42', '45']"
814,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, '29']","['42', '45']"
814,42 finished I/O → ready queue,io_to_ready,42,IO0,"['32', '42']","['47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, '29']","[None, '45']"
814,32 dispatched to CPU0,dispatch_cpu,32,CPU0,['42'],"['47', '46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['32', '29']","[None, '45']"
814,47 dispatched to IO0,dispatch_io,47,IO0,['42'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['32', '29']","['47', '45']"
815,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['42', '29']","['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['32', None]","['47', '45']"
815,42 dispatched to CPU1,dispatch_cpu,42,CPU1,['29'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['32', '42']","['47', '45']"
816,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['29', '32']","['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, '42']","['47', '45']"
816,29 dispatched to CPU0,dispatch_cpu,29,CPU0,['32'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['29', '42']","['47', '45']"
817,42 preempted (RR quantum expired),preempt_cpu,42,CPU1,"['32', '42']","['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['29', None]","['47', '45']"
817,32 dispatched to CPU1,dispatch_cpu,32,CPU1,['42'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['29', '32']","['47', '45']"
818,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['42', '29']","['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, '32']","['47', '45']"
818,42 dispatched to CPU0,dispatch_cpu,42,CPU0,['29'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['42', '32']","['47', '45']"
819,42 finished all bursts,finished,42,CPU0,['29'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, '32']","['47', '45']"
819,32 finished CPU → ready queue,cpu_to_ready,32,CPU1,"['29', '32']","['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","[None, None]","['47', '45']"
819,29 dispatched to CPU0,dispatch_cpu,29,CPU0,['32'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['29', None]","['47', '45']"
819,32 dispatched to CPU1,dispatch_cpu,32,CPU1,[],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50']","['29', '32']","['47', '45']"
820,29 finished CPU → wait queue,cpu_to_io,29,CPU0,[],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","[None, '32']","['47', '45']"
821,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,['32'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","[None, None]","['47', '45']"
821,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","['32', None]","['47', '45']"
823,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","[None, None]","['47', '45']"
823,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","['32', None]","['47', '45']"
825,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","[None, None]","['47', '45']"
825,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","['32', None]","['47', '45']"
827,32 finished CPU → ready queue,cpu_to_ready,32,CPU0,['32'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","[None, None]","['47', '45']"
827,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","['32', None]","['47', '45']"
829,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","[None, None]","['47', '45']"
829,32 dispatched to CPU0,dispatch_cpu,32,CPU0,[],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","['32', None]","['47', '45']"
831,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,['32'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","[None, None]","['47', '45']"
831,47 finished I/O → ready queue,io_to_ready,47,IO0,"['32', '47']","['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","[None, None]","[None, '45']"
831,32 dispatched to CPU0,dispatch_cpu,32,CPU0,['47'],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","['32', None]","[None, '45']"
831,47 dispatched to CPU1,dispatch_cpu,47,CPU1,[],"['46', '13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","['32', '47']","[None, '45']"
831,46 dispatched to IO0,dispatch_io,46,IO0,[],"['13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","['32', '47']","['46', '45']"
832,45 finished I/O → ready queue,io_to_ready,45,IO1,['45'],"['13', '43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","['32', '47']","['46', None]"
832,13 dispatched to IO1,dispatch_io,13,IO1,['45'],"['43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","['32', '47']","['46', '13']"
833,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['45', '32']","['43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","[None, '47']","['46', '13']"
833,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['45', '32', '47']","['43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","[None, None]","['46', '13']"
833,45 dispatched to CPU0,dispatch_cpu,45,CPU0,"['32', '47']","['43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","['45', None]","['46', '13']"
833,32 dispatched to CPU1,dispatch_cpu,32,CPU1,['47'],"['43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","['45', '32']","['46', '13']"
835,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['47', '45']","['43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29']","[None, '32']","['46', '13']"
835,32 finished CPU → wait queue,cpu_to_io,32,CPU1,"['47', '45']","['43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32']","[None, None]","['46', '13']"
835,47 dispatched to CPU0,dispatch_cpu,47,CPU0,['45'],"['43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32']","['47', None]","['46', '13']"
835,45 dispatched to CPU1,dispatch_cpu,45,CPU1,[],"['43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32']","['47', '45']","['46', '13']"
836,46 finished I/O → ready queue,io_to_ready,46,IO0,['46'],"['43', '34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32']","['47', '45']","[None, '13']"
836,43 dispatched to IO0,dispatch_io,43,IO0,['46'],"['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32']","['47', '45']","['43', '13']"
837,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['46', '47']","['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32']","[None, '45']","['43', '13']"
837,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['46', '47', '45']","['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32']","[None, None]","['43', '13']"
837,46 dispatched to CPU0,dispatch_cpu,46,CPU0,"['47', '45']","['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32']","['46', None]","['43', '13']"
837,47 dispatched to CPU1,dispatch_cpu,47,CPU1,['45'],"['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32']","['46', '47']","['43', '13']"
838,46 finished CPU → wait queue,cpu_to_io,46,CPU0,['45'],"['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46']","[None, '47']","['43', '13']"
838,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46']","['45', '47']","['43', '13']"
839,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,['47'],"['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46']","['45', None]","['43', '13']"
839,47 dispatched to CPU1,dispatch_cpu,47,CPU1,[],"['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46']","['45', '47']","['43', '13']"
840,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,['45'],"['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46']","[None, '47']","['43', '13']"
840,47 finished CPU → wait queue,cpu_to_io,47,CPU1,['45'],"['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47']","[None, None]","['43', '13']"
840,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47']","['45', None]","['43', '13']"
841,45 finished CPU → wait queue,cpu_to_io,45,CPU0,[],"['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","[None, None]","['43', '13']"
848,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","[None, None]","['43', None]"
848,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['34', '31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","['13', None]","['43', None]"
848,34 dispatched to IO1,dispatch_io,34,IO1,[],"['31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","['13', None]","['43', '34']"
850,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","[None, None]","['43', '34']"
850,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","['13', None]","['43', '34']"
852,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","[None, None]","['43', '34']"
852,43 finished I/O → ready queue,io_to_ready,43,IO0,"['13', '43']","['31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","[None, None]","[None, '34']"
852,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['43'],"['31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","['13', None]","[None, '34']"
852,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['31', '38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","['13', '43']","[None, '34']"
852,31 dispatched to IO0,dispatch_io,31,IO0,[],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","['13', '43']","['31', '34']"
853,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,['13'],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","[None, '43']","['31', '34']"
853,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","['13', '43']","['31', '34']"
854,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,['43'],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","['13', None]","['31', '34']"
854,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","['13', '43']","['31', '34']"
855,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","[None, '43']","['31', '34']"
855,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","['13', '43']","['31', '34']"
856,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,['43'],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","['13', None]","['31', '34']"
856,43 dispatched to CPU1,dispatch_cpu,43,CPU1,[],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45']","['13', '43']","['31', '34']"
857,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13']","[None, '43']","['31', '34']"
858,43 preempted (RR quantum expired),preempt_cpu,43,CPU1,['43'],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13']","[None, None]","['31', '34']"
858,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13']","['43', None]","['31', '34']"
860,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13']","[None, None]","['31', '34']"
860,31 finished I/O → ready queue,io_to_ready,31,IO0,"['43', '31']","['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13']","[None, None]","[None, '34']"
860,43 dispatched to CPU0,dispatch_cpu,43,CPU0,['31'],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13']","['43', None]","[None, '34']"
860,31 dispatched to CPU1,dispatch_cpu,31,CPU1,[],"['38', '28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13']","['43', '31']","[None, '34']"
860,38 dispatched to IO0,dispatch_io,38,IO0,[],"['28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13']","['43', '31']","['38', '34']"
862,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13']","[None, '31']","['38', '34']"
862,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,"['43', '31']","['28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13']","[None, None]","['38', '34']"
862,43 dispatched to CPU0,dispatch_cpu,43,CPU0,['31'],"['28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13']","['43', None]","['38', '34']"
862,31 dispatched to CPU1,dispatch_cpu,31,CPU1,[],"['28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13']","['43', '31']","['38', '34']"
863,43 finished CPU → wait queue,cpu_to_io,43,CPU0,[],"['28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43']","[None, '31']","['38', '34']"
863,34 finished I/O → ready queue,io_to_ready,34,IO1,['34'],"['28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43']","[None, '31']","['38', None]"
863,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['28', '36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43']","['34', '31']","['38', None]"
863,28 dispatched to IO1,dispatch_io,28,IO1,[],"['36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43']","['34', '31']","['38', '28']"
864,31 preempted (RR quantum expired),preempt_cpu,31,CPU1,['31'],"['36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43']","['34', None]","['38', '28']"
864,31 dispatched to CPU1,dispatch_cpu,31,CPU1,[],"['36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43']","['34', '31']","['38', '28']"
865,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],"['36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43']","[None, '31']","['38', '28']"
865,31 finished all bursts,finished,31,CPU1,['34'],"['36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43']","[None, None]","['38', '28']"
865,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43']","['34', None]","['38', '28']"
867,34 preempted (RR quantum expired),preempt_cpu,34,CPU0,['34'],"['36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43']","[None, None]","['38', '28']"
867,34 dispatched to CPU0,dispatch_cpu,34,CPU0,[],"['36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43']","['34', None]","['38', '28']"
869,34 finished CPU → wait queue,cpu_to_io,34,CPU0,[],"['36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, None]","['38', '28']"
876,38 finished I/O → ready queue,io_to_ready,38,IO0,['38'],"['36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, None]","[None, '28']"
876,28 finished I/O → ready queue,io_to_ready,28,IO1,"['38', '28']","['36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, None]","[None, None]"
876,38 dispatched to CPU0,dispatch_cpu,38,CPU0,['28'],"['36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', None]","[None, None]"
876,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['36', '22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', '28']","[None, None]"
876,36 dispatched to IO0,dispatch_io,36,IO0,[],"['22', '6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', '28']","['36', None]"
876,22 dispatched to IO1,dispatch_io,22,IO1,[],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', '28']","['36', '22']"
878,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, '28']","['36', '22']"
878,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['38', '28']","['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, None]","['36', '22']"
878,38 dispatched to CPU0,dispatch_cpu,38,CPU0,['28'],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', None]","['36', '22']"
878,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', '28']","['36', '22']"
880,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, '28']","['36', '22']"
880,28 preempted (RR quantum expired),preempt_cpu,28,CPU1,"['38', '28']","['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, None]","['36', '22']"
880,38 dispatched to CPU0,dispatch_cpu,38,CPU0,['28'],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', None]","['36', '22']"
880,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', '28']","['36', '22']"
881,28 finished CPU → ready queue,cpu_to_ready,28,CPU1,['28'],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', None]","['36', '22']"
881,28 dispatched to CPU1,dispatch_cpu,28,CPU1,[],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', '28']","['36', '22']"
882,38 finished CPU → ready queue,cpu_to_ready,38,CPU0,['38'],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, '28']","['36', '22']"
882,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', '28']","['36', '22']"
883,28 finished all bursts,finished,28,CPU1,[],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', None]","['36', '22']"
884,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, None]","['36', '22']"
884,36 finished I/O → ready queue,io_to_ready,36,IO0,"['38', '36']","['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, None]","[None, '22']"
884,38 dispatched to CPU0,dispatch_cpu,38,CPU0,['36'],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', None]","[None, '22']"
884,36 dispatched to CPU1,dispatch_cpu,36,CPU1,[],"['6', '48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', '36']","[None, '22']"
884,6 dispatched to IO0,dispatch_io,6,IO0,[],"['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', '36']","['6', '22']"
886,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, '36']","['6', '22']"
886,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['38', '36']","['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, None]","['6', '22']"
886,38 dispatched to CPU0,dispatch_cpu,38,CPU0,['36'],"['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', None]","['6', '22']"
886,36 dispatched to CPU1,dispatch_cpu,36,CPU1,[],"['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', '36']","['6', '22']"
888,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],"['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, '36']","['6', '22']"
888,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,"['38', '36']","['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","[None, None]","['6', '22']"
888,38 dispatched to CPU0,dispatch_cpu,38,CPU0,['36'],"['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', None]","['6', '22']"
888,36 dispatched to CPU1,dispatch_cpu,36,CPU1,[],"['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34']","['38', '36']","['6', '22']"
889,38 finished CPU → wait queue,cpu_to_io,38,CPU0,[],"['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38']","[None, '36']","['6', '22']"
890,36 preempted (RR quantum expired),preempt_cpu,36,CPU1,['36'],"['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38']","[None, None]","['6', '22']"
890,36 dispatched to CPU0,dispatch_cpu,36,CPU0,[],"['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38']","['36', None]","['6', '22']"
891,36 finished all bursts,finished,36,CPU0,[],"['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38']","[None, None]","['6', '22']"
895,22 finished I/O → ready queue,io_to_ready,22,IO1,['22'],"['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38']","[None, None]","['6', None]"
895,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['48', '27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38']","['22', None]","['6', None]"
895,48 dispatched to IO1,dispatch_io,48,IO1,[],"['27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38']","['22', None]","['6', '48']"
897,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38']","[None, None]","['6', '48']"
897,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38']","['22', None]","['6', '48']"
899,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38']","[None, None]","['6', '48']"
899,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38']","['22', None]","['6', '48']"
901,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38']","[None, None]","['6', '48']"
901,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38']","['22', None]","['6', '48']"
902,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","[None, None]","['6', '48']"
910,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","[None, None]","[None, '48']"
910,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['27', '24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', None]","[None, '48']"
910,27 dispatched to IO0,dispatch_io,27,IO0,[],"['24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', None]","['27', '48']"
912,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","[None, None]","['27', '48']"
912,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', None]","['27', '48']"
914,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","[None, None]","['27', '48']"
914,48 finished I/O → ready queue,io_to_ready,48,IO1,"['6', '48']","['24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","[None, None]","['27', None]"
914,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['48'],"['24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', None]","['27', None]"
914,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['24', '49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', '48']","['27', None]"
914,24 dispatched to IO1,dispatch_io,24,IO1,[],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', '48']","['27', '24']"
916,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","[None, '48']","['27', '24']"
916,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['6', '48']","['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","[None, None]","['27', '24']"
916,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['48'],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', None]","['27', '24']"
916,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', '48']","['27', '24']"
918,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","[None, '48']","['27', '24']"
918,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['6', '48']","['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","[None, None]","['27', '24']"
918,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['48'],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', None]","['27', '24']"
918,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', '48']","['27', '24']"
920,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","[None, '48']","['27', '24']"
920,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['6', '48']","['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","[None, None]","['27', '24']"
920,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['48'],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', None]","['27', '24']"
920,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', '48']","['27', '24']"
922,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","[None, '48']","['27', '24']"
922,48 preempted (RR quantum expired),preempt_cpu,48,CPU1,"['6', '48']","['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","[None, None]","['27', '24']"
922,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['48'],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', None]","['27', '24']"
922,48 dispatched to CPU1,dispatch_cpu,48,CPU1,[],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22']","['6', '48']","['27', '24']"
923,48 finished CPU → wait queue,cpu_to_io,48,CPU1,[],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48']","['6', None]","['27', '24']"
924,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48']","[None, None]","['27', '24']"
924,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48']","['6', None]","['27', '24']"
926,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48']","[None, None]","['27', '24']"
926,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48']","['6', None]","['27', '24']"
927,27 finished I/O → ready queue,io_to_ready,27,IO0,['27'],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48']","['6', None]","[None, '24']"
927,27 dispatched to CPU1,dispatch_cpu,27,CPU1,[],"['49', '25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48']","['6', '27']","[None, '24']"
927,49 dispatched to IO0,dispatch_io,49,IO0,[],"['25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48']","['6', '27']","['49', '24']"
928,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48']","[None, '27']","['49', '24']"
928,27 finished CPU → wait queue,cpu_to_io,27,CPU1,['6'],"['25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['49', '24']"
928,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['6', None]","['49', '24']"
930,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['49', '24']"
930,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['6', None]","['49', '24']"
932,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],"['25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['49', '24']"
932,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['6', None]","['49', '24']"
933,6 finished all bursts,finished,6,CPU0,[],"['25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['49', '24']"
933,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['49', None]"
933,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['25', '7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['24', None]","['49', None]"
933,25 dispatched to IO1,dispatch_io,25,IO1,[],"['7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['24', None]","['49', '25']"
935,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['49', '25']"
935,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['24', None]","['49', '25']"
936,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['49', '25']"
936,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['24', None]","['49', '25']"
938,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['49', '25']"
938,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['24', None]","['49', '25']"
939,24 finished all bursts,finished,24,CPU0,[],"['7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['49', '25']"
940,49 finished I/O → ready queue,io_to_ready,49,IO0,['49'],"['7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","[None, '25']"
940,49 dispatched to CPU0,dispatch_cpu,49,CPU0,[],"['7', '11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['49', None]","[None, '25']"
940,7 dispatched to IO0,dispatch_io,7,IO0,[],"['11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['49', None]","['7', '25']"
942,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,['49'],"['11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['7', '25']"
942,49 dispatched to CPU0,dispatch_cpu,49,CPU0,[],"['11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['49', None]","['7', '25']"
944,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,['49'],"['11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['7', '25']"
944,49 dispatched to CPU0,dispatch_cpu,49,CPU0,[],"['11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['49', None]","['7', '25']"
946,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,['49'],"['11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['7', '25']"
946,49 dispatched to CPU0,dispatch_cpu,49,CPU0,[],"['11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['49', None]","['7', '25']"
947,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],"['11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['49', None]","['7', None]"
947,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['11', '40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['49', '25']","['7', None]"
947,11 dispatched to IO1,dispatch_io,11,IO1,[],"['40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['49', '25']","['7', '11']"
948,49 preempted (RR quantum expired),preempt_cpu,49,CPU0,['49'],"['40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, '25']","['7', '11']"
948,49 dispatched to CPU0,dispatch_cpu,49,CPU0,[],"['40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['49', '25']","['7', '11']"
949,49 finished all bursts,finished,49,CPU0,[],"['40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, '25']","['7', '11']"
949,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['7', '11']"
949,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['25', None]","['7', '11']"
951,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['7', '11']"
951,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['25', None]","['7', '11']"
953,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['7', '11']"
953,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['25', None]","['7', '11']"
954,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['25', None]","[None, '11']"
954,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['40', '35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['25', '7']","[None, '11']"
954,40 dispatched to IO0,dispatch_io,40,IO0,[],"['35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['25', '7']","['40', '11']"
955,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, '7']","['40', '11']"
955,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['25', '7']","['40', '11']"
956,25 finished all bursts,finished,25,CPU0,[],"['35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, '7']","['40', '11']"
956,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['40', '11']"
956,11 finished I/O → ready queue,io_to_ready,11,IO1,"['7', '11']","['35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","[None, None]","['40', None]"
956,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['11'],"['35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['7', None]","['40', None]"
956,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['35', '21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['7', '11']","['40', None]"
956,35 dispatched to IO1,dispatch_io,35,IO1,[],"['21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27']","['7', '11']","['40', '35']"
957,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7']","[None, '11']","['40', '35']"
958,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7']","[None, None]","['40', '35']"
958,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7']","['11', None]","['40', '35']"
960,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,['11'],"['21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7']","[None, None]","['40', '35']"
960,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7']","['11', None]","['40', '35']"
962,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11']","[None, None]","['40', '35']"
969,40 finished I/O → ready queue,io_to_ready,40,IO0,['40'],"['21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11']","[None, None]","[None, '35']"
969,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['21', '41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11']","['40', None]","[None, '35']"
969,21 dispatched to IO0,dispatch_io,21,IO0,[],"['41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11']","['40', None]","['21', '35']"
971,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11']","[None, None]","['21', '35']"
971,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11']","['40', None]","['21', '35']"
973,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11']","[None, None]","['21', '35']"
973,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11']","['40', None]","['21', '35']"
975,40 finished CPU → wait queue,cpu_to_io,40,CPU0,[],"['41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40']","[None, None]","['21', '35']"
976,35 finished I/O → ready queue,io_to_ready,35,IO1,['35'],"['41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40']","[None, None]","['21', None]"
976,35 dispatched to CPU0,dispatch_cpu,35,CPU0,[],"['41', '39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40']","['35', None]","['21', None]"
976,41 dispatched to IO1,dispatch_io,41,IO1,[],"['39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40']","['35', None]","['21', '41']"
978,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,['35'],"['39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40']","[None, None]","['21', '41']"
978,35 dispatched to CPU0,dispatch_cpu,35,CPU0,[],"['39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40']","['35', None]","['21', '41']"
980,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,['35'],"['39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40']","[None, None]","['21', '41']"
980,21 finished I/O → ready queue,io_to_ready,21,IO0,"['35', '21']","['39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40']","[None, None]","[None, '41']"
980,35 dispatched to CPU0,dispatch_cpu,35,CPU0,['21'],"['39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40']","['35', None]","[None, '41']"
980,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['39', '50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40']","['35', '21']","[None, '41']"
980,39 dispatched to IO0,dispatch_io,39,IO0,[],"['50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40']","['35', '21']","['39', '41']"
981,35 finished CPU → wait queue,cpu_to_io,35,CPU0,[],"['50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '21']","['39', '41']"
982,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],"['50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['39', '41']"
982,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['21', None]","['39', '41']"
984,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['39', '41']"
984,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['21', None]","['39', '41']"
985,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,['21'],"['50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['39', '41']"
985,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['21', None]","['39', '41']"
986,21 finished all bursts,finished,21,CPU0,[],"['50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['39', '41']"
986,41 finished I/O → ready queue,io_to_ready,41,IO1,['41'],"['50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['39', None]"
986,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['50', '29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', None]","['39', None]"
986,50 dispatched to IO1,dispatch_io,50,IO1,[],"['29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', None]","['39', '50']"
988,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['39', '50']"
988,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', None]","['39', '50']"
990,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['39', '50']"
990,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', None]","['39', '50']"
991,41 finished CPU → ready queue,cpu_to_ready,41,CPU0,['41'],"['29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['39', '50']"
991,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', None]","['39', '50']"
993,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['39', '50']"
993,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', None]","['39', '50']"
994,39 finished I/O → ready queue,io_to_ready,39,IO0,['39'],"['29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', None]","[None, '50']"
994,39 dispatched to CPU1,dispatch_cpu,39,CPU1,[],"['29', '32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', '39']","[None, '50']"
994,29 dispatched to IO0,dispatch_io,29,IO0,[],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', '39']","['29', '50']"
995,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '39']","['29', '50']"
995,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', '39']","['29', '50']"
996,41 finished CPU → ready queue,cpu_to_ready,41,CPU0,['41'],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '39']","['29', '50']"
996,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['41', '39']","['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['29', '50']"
996,41 dispatched to CPU0,dispatch_cpu,41,CPU0,['39'],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', None]","['29', '50']"
996,39 dispatched to CPU1,dispatch_cpu,39,CPU1,[],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', '39']","['29', '50']"
998,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '39']","['29', '50']"
998,39 finished CPU → ready queue,cpu_to_ready,39,CPU1,"['41', '39']","['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['29', '50']"
998,41 dispatched to CPU0,dispatch_cpu,41,CPU0,['39'],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', None]","['29', '50']"
998,39 dispatched to CPU1,dispatch_cpu,39,CPU1,[],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', '39']","['29', '50']"
1000,41 preempted (RR quantum expired),preempt_cpu,41,CPU0,['41'],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '39']","['29', '50']"
1000,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['41', '39']","['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['29', '50']"
1000,41 dispatched to CPU0,dispatch_cpu,41,CPU0,['39'],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', None]","['29', '50']"
1000,39 dispatched to CPU1,dispatch_cpu,39,CPU1,[],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', '39']","['29', '50']"
1001,41 finished CPU → ready queue,cpu_to_ready,41,CPU0,['41'],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '39']","['29', '50']"
1001,41 dispatched to CPU0,dispatch_cpu,41,CPU0,[],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', '39']","['29', '50']"
1002,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,['39'],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', None]","['29', '50']"
1002,39 dispatched to CPU1,dispatch_cpu,39,CPU1,[],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['41', '39']","['29', '50']"
1003,41 finished all bursts,finished,41,CPU0,[],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '39']","['29', '50']"
1004,39 finished CPU → ready queue,cpu_to_ready,39,CPU1,['39'],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['29', '50']"
1004,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['39', None]","['29', '50']"
1006,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,['39'],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['29', '50']"
1006,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['39', None]","['29', '50']"
1007,50 finished I/O → ready queue,io_to_ready,50,IO1,['50'],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['39', None]","['29', None]"
1007,50 dispatched to CPU1,dispatch_cpu,50,CPU1,[],"['32', '46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['39', '50']","['29', None]"
1007,32 dispatched to IO1,dispatch_io,32,IO1,[],"['46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['39', '50']","['29', '32']"
1008,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,['39'],"['46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '50']","['29', '32']"
1008,29 finished I/O → ready queue,io_to_ready,29,IO0,"['39', '29']","['46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '50']","[None, '32']"
1008,39 dispatched to CPU0,dispatch_cpu,39,CPU0,['29'],"['46', '47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['39', '50']","[None, '32']"
1008,46 dispatched to IO0,dispatch_io,46,IO0,['29'],"['47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['39', '50']","['46', '32']"
1009,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['29', '50']","['47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['39', None]","['46', '32']"
1009,29 dispatched to CPU1,dispatch_cpu,29,CPU1,['50'],"['47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['39', '29']","['46', '32']"
1010,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['50', '39']","['47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '29']","['46', '32']"
1010,50 dispatched to CPU0,dispatch_cpu,50,CPU0,['39'],"['47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['50', '29']","['46', '32']"
1011,29 preempted (RR quantum expired),preempt_cpu,29,CPU1,"['39', '29']","['47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['50', None]","['46', '32']"
1011,39 dispatched to CPU1,dispatch_cpu,39,CPU1,['29'],"['47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['50', '39']","['46', '32']"
1012,50 preempted (RR quantum expired),preempt_cpu,50,CPU0,"['29', '50']","['47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '39']","['46', '32']"
1012,29 dispatched to CPU0,dispatch_cpu,29,CPU0,['50'],"['47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['29', '39']","['46', '32']"
1013,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['50', '39']","['47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['29', None]","['46', '32']"
1013,46 finished I/O → ready queue,io_to_ready,46,IO0,"['50', '39', '46']","['47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['29', None]","[None, '32']"
1013,50 dispatched to CPU1,dispatch_cpu,50,CPU1,"['39', '46']","['47', '45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['29', '50']","[None, '32']"
1013,47 dispatched to IO0,dispatch_io,47,IO0,"['39', '46']","['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['29', '50']","['47', '32']"
1014,29 preempted (RR quantum expired),preempt_cpu,29,CPU0,"['39', '46', '29']","['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '50']","['47', '32']"
1014,39 dispatched to CPU0,dispatch_cpu,39,CPU0,"['46', '29']","['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['39', '50']","['47', '32']"
1015,50 preempted (RR quantum expired),preempt_cpu,50,CPU1,"['46', '29', '50']","['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['39', None]","['47', '32']"
1015,46 dispatched to CPU1,dispatch_cpu,46,CPU1,"['29', '50']","['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['39', '46']","['47', '32']"
1016,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['29', '50', '39']","['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '46']","['47', '32']"
1016,29 dispatched to CPU0,dispatch_cpu,29,CPU0,"['50', '39']","['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['29', '46']","['47', '32']"
1017,29 finished all bursts,finished,29,CPU0,"['50', '39']","['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, '46']","['47', '32']"
1017,46 preempted (RR quantum expired),preempt_cpu,46,CPU1,"['50', '39', '46']","['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","[None, None]","['47', '32']"
1017,50 dispatched to CPU0,dispatch_cpu,50,CPU0,"['39', '46']","['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['50', None]","['47', '32']"
1017,39 dispatched to CPU1,dispatch_cpu,39,CPU1,['46'],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35']","['50', '39']","['47', '32']"
1018,50 finished CPU → wait queue,cpu_to_io,50,CPU0,['46'],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","[None, '39']","['47', '32']"
1018,39 finished CPU → ready queue,cpu_to_ready,39,CPU1,"['46', '39']","['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","[None, None]","['47', '32']"
1018,46 dispatched to CPU0,dispatch_cpu,46,CPU0,['39'],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['46', None]","['47', '32']"
1018,39 dispatched to CPU1,dispatch_cpu,39,CPU1,[],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['46', '39']","['47', '32']"
1019,46 finished CPU → ready queue,cpu_to_ready,46,CPU0,['46'],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","[None, '39']","['47', '32']"
1019,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['46', '39']","['47', '32']"
1020,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,['39'],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['46', None]","['47', '32']"
1020,39 dispatched to CPU1,dispatch_cpu,39,CPU1,[],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['46', '39']","['47', '32']"
1021,46 preempted (RR quantum expired),preempt_cpu,46,CPU0,['46'],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","[None, '39']","['47', '32']"
1021,46 dispatched to CPU0,dispatch_cpu,46,CPU0,[],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['46', '39']","['47', '32']"
1022,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,['39'],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['46', None]","['47', '32']"
1022,39 dispatched to CPU1,dispatch_cpu,39,CPU1,[],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['46', '39']","['47', '32']"
1023,46 finished all bursts,finished,46,CPU0,[],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","[None, '39']","['47', '32']"
1023,47 finished I/O → ready queue,io_to_ready,47,IO0,['47'],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","[None, '39']","[None, '32']"
1023,47 dispatched to CPU0,dispatch_cpu,47,CPU0,[],"['45', '13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['47', '39']","[None, '32']"
1023,45 dispatched to IO0,dispatch_io,45,IO0,[],"['13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['47', '39']","['45', '32']"
1024,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,['39'],"['13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['47', None]","['45', '32']"
1024,39 dispatched to CPU1,dispatch_cpu,39,CPU1,[],"['13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['47', '39']","['45', '32']"
1025,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,['47'],"['13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","[None, '39']","['45', '32']"
1025,32 finished I/O → ready queue,io_to_ready,32,IO1,"['47', '32']","['13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","[None, '39']","['45', None]"
1025,47 dispatched to CPU0,dispatch_cpu,47,CPU0,['32'],"['13', '43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['47', '39']","['45', None]"
1025,13 dispatched to IO1,dispatch_io,13,IO1,['32'],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['47', '39']","['45', '13']"
1026,39 preempted (RR quantum expired),preempt_cpu,39,CPU1,"['32', '39']","['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['47', None]","['45', '13']"
1026,32 dispatched to CPU1,dispatch_cpu,32,CPU1,['39'],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['47', '32']","['45', '13']"
1027,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,"['39', '47']","['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","[None, '32']","['45', '13']"
1027,39 dispatched to CPU0,dispatch_cpu,39,CPU0,['47'],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['39', '32']","['45', '13']"
1028,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,"['47', '32']","['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['39', None]","['45', '13']"
1028,47 dispatched to CPU1,dispatch_cpu,47,CPU1,['32'],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['39', '47']","['45', '13']"
1029,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,"['32', '39']","['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","[None, '47']","['45', '13']"
1029,32 dispatched to CPU0,dispatch_cpu,32,CPU0,['39'],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['32', '47']","['45', '13']"
1030,47 preempted (RR quantum expired),preempt_cpu,47,CPU1,"['39', '47']","['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['32', None]","['45', '13']"
1030,39 dispatched to CPU1,dispatch_cpu,39,CPU1,['47'],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","['32', '39']","['45', '13']"
1031,32 preempted (RR quantum expired),preempt_cpu,32,CPU0,"['47', '32']","['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50']","[None, '39']","['45', '13']"
1031,39 finished CPU → wait queue,cpu_to_io,39,CPU1,"['47', '32']","['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39']","[None, None]","['45', '13']"
1031,47 dispatched to CPU0,dispatch_cpu,47,CPU0,['32'],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39']","['47', None]","['45', '13']"
1031,32 dispatched to CPU1,dispatch_cpu,32,CPU1,[],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39']","['47', '32']","['45', '13']"
1032,47 finished CPU → ready queue,cpu_to_ready,47,CPU0,['47'],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39']","[None, '32']","['45', '13']"
1032,47 dispatched to CPU0,dispatch_cpu,47,CPU0,[],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39']","['47', '32']","['45', '13']"
1033,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,['32'],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39']","['47', None]","['45', '13']"
1033,32 dispatched to CPU1,dispatch_cpu,32,CPU1,[],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39']","['47', '32']","['45', '13']"
1034,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,['47'],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39']","[None, '32']","['45', '13']"
1034,47 dispatched to CPU0,dispatch_cpu,47,CPU0,[],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39']","['47', '32']","['45', '13']"
1035,32 preempted (RR quantum expired),preempt_cpu,32,CPU1,['32'],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39']","['47', None]","['45', '13']"
1035,32 dispatched to CPU1,dispatch_cpu,32,CPU1,[],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39']","['47', '32']","['45', '13']"
1036,47 finished CPU → wait queue,cpu_to_io,47,CPU0,[],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47']","[None, '32']","['45', '13']"
1037,32 finished CPU → wait queue,cpu_to_io,32,CPU1,[],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32']","[None, None]","['45', '13']"
1038,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32']","[None, None]","['45', None]"
1038,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['43', '34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32']","['13', None]","['45', None]"
1038,43 dispatched to IO1,dispatch_io,43,IO1,[],"['34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32']","['13', None]","['45', '43']"
1040,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32']","[None, None]","['45', '43']"
1040,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32']","['13', None]","['45', '43']"
1042,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32']","[None, None]","['45', '43']"
1042,45 finished I/O → ready queue,io_to_ready,45,IO0,"['13', '45']","['34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32']","[None, None]","[None, '43']"
1042,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['45'],"['34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32']","['13', None]","[None, '43']"
1042,45 dispatched to CPU1,dispatch_cpu,45,CPU1,[],"['34', '38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32']","['13', '45']","[None, '43']"
1042,34 dispatched to IO0,dispatch_io,34,IO0,[],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32']","['13', '45']","['34', '43']"
1044,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, '45']","['34', '43']"
1044,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,['45'],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, None]","['34', '43']"
1044,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', None]","['34', '43']"
1046,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,['45'],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, None]","['34', '43']"
1046,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', None]","['34', '43']"
1048,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,['45'],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, None]","['34', '43']"
1048,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', None]","['34', '43']"
1050,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,['45'],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, None]","['34', '43']"
1050,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', None]","['34', '43']"
1052,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,['45'],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, None]","['34', '43']"
1052,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', None]","['34', '43']"
1053,34 finished I/O → ready queue,io_to_ready,34,IO0,['34'],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', None]","[None, '43']"
1053,34 dispatched to CPU1,dispatch_cpu,34,CPU1,[],"['38', '22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', '34']","[None, '43']"
1053,38 dispatched to IO0,dispatch_io,38,IO0,[],"['22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', '34']","['38', '43']"
1054,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,['45'],"['22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, '34']","['38', '43']"
1054,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', '34']","['38', '43']"
1055,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,['34'],"['22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', None]","['38', '43']"
1055,34 dispatched to CPU1,dispatch_cpu,34,CPU1,[],"['22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', '34']","['38', '43']"
1056,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,['45'],"['22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, '34']","['38', '43']"
1056,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', '34']","['38', '43']"
1057,34 preempted (RR quantum expired),preempt_cpu,34,CPU1,['34'],"['22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', None]","['38', '43']"
1057,43 finished I/O → ready queue,io_to_ready,43,IO1,"['34', '43']","['22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', None]","['38', None]"
1057,34 dispatched to CPU1,dispatch_cpu,34,CPU1,['43'],"['22', '48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', '34']","['38', None]"
1057,22 dispatched to IO1,dispatch_io,22,IO1,['43'],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['45', '34']","['38', '22']"
1058,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,"['43', '45']","['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, '34']","['38', '22']"
1058,34 finished all bursts,finished,34,CPU1,"['43', '45']","['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, None]","['38', '22']"
1058,43 dispatched to CPU0,dispatch_cpu,43,CPU0,['45'],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['43', None]","['38', '22']"
1058,45 dispatched to CPU1,dispatch_cpu,45,CPU1,[],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['43', '45']","['38', '22']"
1060,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, '45']","['38', '22']"
1060,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['43', '45']","['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, None]","['38', '22']"
1060,43 dispatched to CPU0,dispatch_cpu,43,CPU0,['45'],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['43', None]","['38', '22']"
1060,45 dispatched to CPU1,dispatch_cpu,45,CPU1,[],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['43', '45']","['38', '22']"
1062,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, '45']","['38', '22']"
1062,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,"['43', '45']","['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, None]","['38', '22']"
1062,43 dispatched to CPU0,dispatch_cpu,43,CPU0,['45'],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['43', None]","['38', '22']"
1062,45 dispatched to CPU1,dispatch_cpu,45,CPU1,[],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['43', '45']","['38', '22']"
1063,43 finished CPU → ready queue,cpu_to_ready,43,CPU0,['43'],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, '45']","['38', '22']"
1063,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['43', '45']","['38', '22']"
1064,45 preempted (RR quantum expired),preempt_cpu,45,CPU1,['45'],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['43', None]","['38', '22']"
1064,45 dispatched to CPU1,dispatch_cpu,45,CPU1,[],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['43', '45']","['38', '22']"
1065,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","[None, '45']","['38', '22']"
1065,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13']","['43', '45']","['38', '22']"
1066,45 finished CPU → wait queue,cpu_to_io,45,CPU1,[],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","['43', None]","['38', '22']"
1067,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","[None, None]","['38', '22']"
1067,38 finished I/O → ready queue,io_to_ready,38,IO0,"['43', '38']","['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","[None, None]","[None, '22']"
1067,43 dispatched to CPU0,dispatch_cpu,43,CPU0,['38'],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","['43', None]","[None, '22']"
1067,38 dispatched to CPU1,dispatch_cpu,38,CPU1,[],"['48', '27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","['43', '38']","[None, '22']"
1067,48 dispatched to IO0,dispatch_io,48,IO0,[],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","['43', '38']","['48', '22']"
1068,43 finished CPU → ready queue,cpu_to_ready,43,CPU0,['43'],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","[None, '38']","['48', '22']"
1068,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","['43', '38']","['48', '22']"
1069,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,['38'],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","['43', None]","['48', '22']"
1069,38 dispatched to CPU1,dispatch_cpu,38,CPU1,[],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","['43', '38']","['48', '22']"
1070,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","[None, '38']","['48', '22']"
1070,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","['43', '38']","['48', '22']"
1071,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,['38'],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","['43', None]","['48', '22']"
1071,38 dispatched to CPU1,dispatch_cpu,38,CPU1,[],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","['43', '38']","['48', '22']"
1072,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","[None, '38']","['48', '22']"
1072,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45']","['43', '38']","['48', '22']"
1073,38 finished CPU → wait queue,cpu_to_io,38,CPU1,[],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","['43', None]","['48', '22']"
1074,43 finished CPU → ready queue,cpu_to_ready,43,CPU0,['43'],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","[None, None]","['48', '22']"
1074,22 finished I/O → ready queue,io_to_ready,22,IO1,"['43', '22']","['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","[None, None]","['48', None]"
1074,43 dispatched to CPU0,dispatch_cpu,43,CPU0,['22'],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","['43', None]","['48', None]"
1074,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['27', '7', '11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","['43', '22']","['48', None]"
1074,27 dispatched to IO1,dispatch_io,27,IO1,[],"['7', '11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","['43', '22']","['48', '27']"
1075,22 finished all bursts,finished,22,CPU1,[],"['7', '11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","['43', None]","['48', '27']"
1076,43 preempted (RR quantum expired),preempt_cpu,43,CPU0,['43'],"['7', '11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","[None, None]","['48', '27']"
1076,43 dispatched to CPU0,dispatch_cpu,43,CPU0,[],"['7', '11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","['43', None]","['48', '27']"
1077,43 finished all bursts,finished,43,CPU0,[],"['7', '11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","[None, None]","['48', '27']"
1079,48 finished I/O → ready queue,io_to_ready,48,IO0,['48'],"['7', '11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","[None, None]","[None, '27']"
1079,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['7', '11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","['48', None]","[None, '27']"
1079,7 dispatched to IO0,dispatch_io,7,IO0,[],"['11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","['48', None]","['7', '27']"
1081,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","[None, None]","['7', '27']"
1081,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","['48', None]","['7', '27']"
1083,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","[None, None]","['7', '27']"
1083,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","['48', None]","['7', '27']"
1085,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","[None, None]","['7', '27']"
1085,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","['48', None]","['7', '27']"
1087,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","[None, None]","['7', '27']"
1087,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['11', '40', '35', '50', '39', '47', '32', '13', '45', '38']","['48', None]","['7', '27']"
1088,48 finished CPU → wait queue,cpu_to_io,48,CPU0,[],"['11', '40', '35', '50', '39', '47', '32', '13', '45', '38', '48']","[None, None]","['7', '27']"
1098,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['11', '40', '35', '50', '39', '47', '32', '13', '45', '38', '48']","[None, None]","[None, '27']"
1098,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['11', '40', '35', '50', '39', '47', '32', '13', '45', '38', '48']","['7', None]","[None, '27']"
1098,11 dispatched to IO0,dispatch_io,11,IO0,[],"['40', '35', '50', '39', '47', '32', '13', '45', '38', '48']","['7', None]","['11', '27']"
1100,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['40', '35', '50', '39', '47', '32', '13', '45', '38', '48']","[None, None]","['11', '27']"
1100,27 finished I/O → ready queue,io_to_ready,27,IO1,"['7', '27']","['40', '35', '50', '39', '47', '32', '13', '45', '38', '48']","[None, None]","['11', None]"
1100,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['27'],"['40', '35', '50', '39', '47', '32', '13', '45', '38', '48']","['7', None]","['11', None]"
1100,27 dispatched to CPU1,dispatch_cpu,27,CPU1,[],"['40', '35', '50', '39', '47', '32', '13', '45', '38', '48']","['7', '27']","['11', None]"
1100,40 dispatched to IO1,dispatch_io,40,IO1,[],"['35', '50', '39', '47', '32', '13', '45', '38', '48']","['7', '27']","['11', '40']"
1102,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['35', '50', '39', '47', '32', '13', '45', '38', '48', '7']","[None, '27']","['11', '40']"
1102,27 preempted (RR quantum expired),preempt_cpu,27,CPU1,['27'],"['35', '50', '39', '47', '32', '13', '45', '38', '48', '7']","[None, None]","['11', '40']"
1102,27 dispatched to CPU0,dispatch_cpu,27,CPU0,[],"['35', '50', '39', '47', '32', '13', '45', '38', '48', '7']","['27', None]","['11', '40']"
1104,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,['27'],"['35', '50', '39', '47', '32', '13', '45', '38', '48', '7']","[None, None]","['11', '40']"
1104,27 dispatched to CPU0,dispatch_cpu,27,CPU0,[],"['35', '50', '39', '47', '32', '13', '45', '38', '48', '7']","['27', None]","['11', '40']"
1106,27 preempted (RR quantum expired),preempt_cpu,27,CPU0,['27'],"['35', '50', '39', '47', '32', '13', '45', '38', '48', '7']","[None, None]","['11', '40']"
1106,27 dispatched to CPU0,dispatch_cpu,27,CPU0,[],"['35', '50', '39', '47', '32', '13', '45', '38', '48', '7']","['27', None]","['11', '40']"
1107,27 finished all bursts,finished,27,CPU0,[],"['35', '50', '39', '47', '32', '13', '45', '38', '48', '7']","[None, None]","['11', '40']"
1111,40 finished I/O → ready queue,io_to_ready,40,IO1,['40'],"['35', '50', '39', '47', '32', '13', '45', '38', '48', '7']","[None, None]","['11', None]"
1111,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['35', '50', '39', '47', '32', '13', '45', '38', '48', '7']","['40', None]","['11', None]"
1111,35 dispatched to IO1,dispatch_io,35,IO1,[],"['50', '39', '47', '32', '13', '45', '38', '48', '7']","['40', None]","['11', '35']"
1113,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['50', '39', '47', '32', '13', '45', '38', '48', '7']","[None, None]","['11', '35']"
1113,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['50', '39', '47', '32', '13', '45', '38', '48', '7']","['40', None]","['11', '35']"
1115,40 preempted (RR quantum expired),preempt_cpu,40,CPU0,['40'],"['50', '39', '47', '32', '13', '45', '38', '48', '7']","[None, None]","['11', '35']"
1115,40 dispatched to CPU0,dispatch_cpu,40,CPU0,[],"['50', '39', '47', '32', '13', '45', '38', '48', '7']","['40', None]","['11', '35']"
1116,40 finished all bursts,finished,40,CPU0,[],"['50', '39', '47', '32', '13', '45', '38', '48', '7']","[None, None]","['11', '35']"
1125,11 finished all bursts,finished,11,IO0,[],"['50', '39', '47', '32', '13', '45', '38', '48', '7']","[None, None]","[None, '35']"
1125,50 dispatched to IO0,dispatch_io,50,IO0,[],"['39', '47', '32', '13', '45', '38', '48', '7']","[None, None]","['50', '35']"
1129,35 finished I/O → ready queue,io_to_ready,35,IO1,['35'],"['39', '47', '32', '13', '45', '38', '48', '7']","[None, None]","['50', None]"
1129,35 dispatched to CPU0,dispatch_cpu,35,CPU0,[],"['39', '47', '32', '13', '45', '38', '48', '7']","['35', None]","['50', None]"
1129,39 dispatched to IO1,dispatch_io,39,IO1,[],"['47', '32', '13', '45', '38', '48', '7']","['35', None]","['50', '39']"
1130,50 finished I/O → ready queue,io_to_ready,50,IO0,['50'],"['47', '32', '13', '45', '38', '48', '7']","['35', None]","[None, '39']"
1130,50 dispatched to CPU1,dispatch_cpu,50,CPU1,[],"['47', '32', '13', '45', '38', '48', '7']","['35', '50']","[None, '39']"
1130,47 dispatched to IO0,dispatch_io,47,IO0,[],"['32', '13', '45', '38', '48', '7']","['35', '50']","['47', '39']"
1131,35 preempted (RR quantum expired),preempt_cpu,35,CPU0,['35'],"['32', '13', '45', '38', '48', '7']","[None, '50']","['47', '39']"
1131,35 dispatched to CPU0,dispatch_cpu,35,CPU0,[],"['32', '13', '45', '38', '48', '7']","['35', '50']","['47', '39']"
1132,35 finished all bursts,finished,35,CPU0,[],"['32', '13', '45', '38', '48', '7']","[None, '50']","['47', '39']"
1132,50 finished CPU → wait queue,cpu_to_io,50,CPU1,[],"['32', '13', '45', '38', '48', '7', '50']","[None, None]","['47', '39']"
1140,39 finished I/O → ready queue,io_to_ready,39,IO1,['39'],"['32', '13', '45', '38', '48', '7', '50']","[None, None]","['47', None]"
1140,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],"['32', '13', '45', '38', '48', '7', '50']","['39', None]","['47', None]"
1140,32 dispatched to IO1,dispatch_io,32,IO1,[],"['13', '45', '38', '48', '7', '50']","['39', None]","['47', '32']"
1142,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,['39'],"['13', '45', '38', '48', '7', '50']","[None, None]","['47', '32']"
1142,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],"['13', '45', '38', '48', '7', '50']","['39', None]","['47', '32']"
1144,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,['39'],"['13', '45', '38', '48', '7', '50']","[None, None]","['47', '32']"
1144,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],"['13', '45', '38', '48', '7', '50']","['39', None]","['47', '32']"
1146,39 preempted (RR quantum expired),preempt_cpu,39,CPU0,['39'],"['13', '45', '38', '48', '7', '50']","[None, None]","['47', '32']"
1146,39 dispatched to CPU0,dispatch_cpu,39,CPU0,[],"['13', '45', '38', '48', '7', '50']","['39', None]","['47', '32']"
1147,39 finished CPU → wait queue,cpu_to_io,39,CPU0,[],"['13', '45', '38', '48', '7', '50', '39']","[None, None]","['47', '32']"
1150,47 finished I/O → ready queue,io_to_ready,47,IO0,['47'],"['13', '45', '38', '48', '7', '50', '39']","[None, None]","[None, '32']"
1150,47 dispatched to CPU0,dispatch_cpu,47,CPU0,[],"['13', '45', '38', '48', '7', '50', '39']","['47', None]","[None, '32']"
1150,13 dispatched to IO0,dispatch_io,13,IO0,[],"['45', '38', '48', '7', '50', '39']","['47', None]","['13', '32']"
1152,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,['47'],"['45', '38', '48', '7', '50', '39']","[None, None]","['13', '32']"
1152,47 dispatched to CPU0,dispatch_cpu,47,CPU0,[],"['45', '38', '48', '7', '50', '39']","['47', None]","['13', '32']"
1154,47 preempted (RR quantum expired),preempt_cpu,47,CPU0,['47'],"['45', '38', '48', '7', '50', '39']","[None, None]","['13', '32']"
1154,47 dispatched to CPU0,dispatch_cpu,47,CPU0,[],"['45', '38', '48', '7', '50', '39']","['47', None]","['13', '32']"
1155,47 finished CPU → ready queue,cpu_to_ready,47,CPU0,['47'],"['45', '38', '48', '7', '50', '39']","[None, None]","['13', '32']"
1155,47 dispatched to CPU0,dispatch_cpu,47,CPU0,[],"['45', '38', '48', '7', '50', '39']","['47', None]","['13', '32']"
1156,32 finished I/O → ready queue,io_to_ready,32,IO1,['32'],"['45', '38', '48', '7', '50', '39']","['47', None]","['13', None]"
1156,32 dispatched to CPU1,dispatch_cpu,32,CPU1,[],"['45', '38', '48', '7', '50', '39']","['47', '32']","['13', None]"
1156,45 dispatched to IO1,dispatch_io,45,IO1,[],"['38', '48', '7', '50', '39']","['47', '32']","['13', '45']"
1157,47 finished all bursts,finished,47,CPU0,[],"['38', '48', '7', '50', '39']","[None, '32']","['13', '45']"
1158,32 finished all bursts,finished,32,CPU1,[],"['38', '48', '7', '50', '39']","[None, None]","['13', '45']"
1166,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['38', '48', '7', '50', '39']","[None, None]","[None, '45']"
1166,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['38', '48', '7', '50', '39']","['13', None]","[None, '45']"
1166,38 dispatched to IO0,dispatch_io,38,IO0,[],"['48', '7', '50', '39']","['13', None]","['38', '45']"
1168,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['48', '7', '50', '39']","[None, None]","['38', '45']"
1168,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['48', '7', '50', '39']","['13', None]","['38', '45']"
1170,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['48', '7', '50', '39']","[None, None]","['38', '45']"
1170,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['48', '7', '50', '39']","['13', None]","['38', '45']"
1172,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['48', '7', '50', '39', '13']","[None, None]","['38', '45']"
1177,45 finished I/O → ready queue,io_to_ready,45,IO1,['45'],"['48', '7', '50', '39', '13']","[None, None]","['38', None]"
1177,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['48', '7', '50', '39', '13']","['45', None]","['38', None]"
1177,48 dispatched to IO1,dispatch_io,48,IO1,[],"['7', '50', '39', '13']","['45', None]","['38', '48']"
1179,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,['45'],"['7', '50', '39', '13']","[None, None]","['38', '48']"
1179,45 dispatched to CPU0,dispatch_cpu,45,CPU0,[],"['7', '50', '39', '13']","['45', None]","['38', '48']"
1181,45 finished CPU → ready queue,cpu_to_ready,45,CPU0,['45'],"['7', '50', '39', '13']","[None, None]","['38', '48']"
1181,38 finished I/O → ready queue,io_to_ready,38,IO0,"['45', '38']","['7', '50', '39', '13']","[None, None]","[None, '48']"
1181,45 dispatched to CPU0,dispatch_cpu,45,CPU0,['38'],"['7', '50', '39', '13']","['45', None]","[None, '48']"
1181,38 dispatched to CPU1,dispatch_cpu,38,CPU1,[],"['7', '50', '39', '13']","['45', '38']","[None, '48']"
1181,7 dispatched to IO0,dispatch_io,7,IO0,[],"['50', '39', '13']","['45', '38']","['7', '48']"
1183,45 preempted (RR quantum expired),preempt_cpu,45,CPU0,['45'],"['50', '39', '13']","[None, '38']","['7', '48']"
1183,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,"['45', '38']","['50', '39', '13']","[None, None]","['7', '48']"
1183,45 dispatched to CPU0,dispatch_cpu,45,CPU0,['38'],"['50', '39', '13']","['45', None]","['7', '48']"
1183,38 dispatched to CPU1,dispatch_cpu,38,CPU1,[],"['50', '39', '13']","['45', '38']","['7', '48']"
1184,45 finished all bursts,finished,45,CPU0,[],"['50', '39', '13']","[None, '38']","['7', '48']"
1185,38 preempted (RR quantum expired),preempt_cpu,38,CPU1,['38'],"['50', '39', '13']","[None, None]","['7', '48']"
1185,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],"['50', '39', '13']","['38', None]","['7', '48']"
1186,38 finished CPU → wait queue,cpu_to_io,38,CPU0,[],"['50', '39', '13', '38']","[None, None]","['7', '48']"
1187,48 finished I/O → ready queue,io_to_ready,48,IO1,['48'],"['50', '39', '13', '38']","[None, None]","['7', None]"
1187,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['50', '39', '13', '38']","['48', None]","['7', None]"
1187,50 dispatched to IO1,dispatch_io,50,IO1,[],"['39', '13', '38']","['48', None]","['7', '50']"
1189,48 preempted (RR quantum expired),preempt_cpu,48,CPU0,['48'],"['39', '13', '38']","[None, None]","['7', '50']"
1189,48 dispatched to CPU0,dispatch_cpu,48,CPU0,[],"['39', '13', '38']","['48', None]","['7', '50']"
1190,48 finished all bursts,finished,48,CPU0,[],"['39', '13', '38']","[None, None]","['7', '50']"
1194,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['39', '13', '38']","[None, None]","[None, '50']"
1194,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['39', '13', '38']","['7', None]","[None, '50']"
1194,39 dispatched to IO0,dispatch_io,39,IO0,[],"['13', '38']","['7', None]","['39', '50']"
1196,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['13', '38']","[None, None]","['39', '50']"
1196,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['13', '38']","['7', None]","['39', '50']"
1198,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['13', '38']","[None, None]","['39', '50']"
1198,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['13', '38']","['7', None]","['39', '50']"
1199,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['13', '38', '7']","[None, None]","['39', '50']"
1207,50 finished I/O → ready queue,io_to_ready,50,IO1,['50'],"['13', '38', '7']","[None, None]","['39', None]"
1207,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],"['13', '38', '7']","['50', None]","['39', None]"
1207,13 dispatched to IO1,dispatch_io,13,IO1,[],"['38', '7']","['50', None]","['39', '13']"
1208,50 finished CPU → wait queue,cpu_to_io,50,CPU0,[],"['38', '7', '50']","[None, None]","['39', '13']"
1214,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['38', '7', '50']","[None, None]","['39', None]"
1214,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['38', '7', '50']","['13', None]","['39', None]"
1214,38 dispatched to IO1,dispatch_io,38,IO1,[],"['7', '50']","['13', None]","['39', '38']"
1216,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['7', '50']","[None, None]","['39', '38']"
1216,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['7', '50']","['13', None]","['39', '38']"
1218,13 finished all bursts,finished,13,CPU0,[],"['7', '50']","[None, None]","['39', '38']"
1221,39 finished all bursts,finished,39,IO0,[],"['7', '50']","[None, None]","[None, '38']"
1221,7 dispatched to IO0,dispatch_io,7,IO0,[],['50'],"[None, None]","['7', '38']"
1225,38 finished I/O → ready queue,io_to_ready,38,IO1,['38'],['50'],"[None, None]","['7', None]"
1225,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],['50'],"['38', None]","['7', None]"
1225,50 dispatched to IO1,dispatch_io,50,IO1,[],[],"['38', None]","['7', '50']"
1227,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],[],"[None, None]","['7', '50']"
1227,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],[],"['38', None]","['7', '50']"
1229,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],[],"[None, None]","['7', '50']"
1229,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],[],"['38', None]","['7', '50']"
1231,38 preempted (RR quantum expired),preempt_cpu,38,CPU0,['38'],[],"[None, None]","['7', '50']"
1231,7 finished all bursts,finished,7,IO0,['38'],[],"[None, None]","[None, '50']"
1231,38 dispatched to CPU0,dispatch_cpu,38,CPU0,[],[],"['38', None]","[None, '50']"
1232,38 finished all bursts,finished,38,CPU0,[],[],"[None, None]","[None, '50']"
1243,50 finished I/O → ready queue,io_to_ready,50,IO1,['50'],[],"[None, None]","[None, None]"
1243,50 dispatched to CPU0,dispatch_cpu,50,CPU0,[],[],"['50', None]","[None, None]"
1244,50 finished all bursts,finished,50,CPU0,[],[],"[None, None]","[None, None]"
