<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1523" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1523{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1523{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1523{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1523{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1523{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1523{left:360px;bottom:661px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1523{left:70px;bottom:524px;letter-spacing:0.13px;}
#t8_1523{left:70px;bottom:499px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t9_1523{left:70px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1523{left:70px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_1523{left:70px;bottom:441px;letter-spacing:-0.17px;word-spacing:-1.22px;}
#tc_1523{left:70px;bottom:425px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#td_1523{left:70px;bottom:408px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#te_1523{left:70px;bottom:391px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_1523{left:70px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_1523{left:70px;bottom:351px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#th_1523{left:70px;bottom:328px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#ti_1523{left:70px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_1523{left:70px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_1523{left:70px;bottom:270px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#tl_1523{left:70px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_1523{left:70px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_1523{left:70px;bottom:212px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_1523{left:70px;bottom:195px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tp_1523{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#tq_1523{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tr_1523{left:382px;bottom:1065px;letter-spacing:-0.14px;word-spacing:0.06px;}
#ts_1523{left:432px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tt_1523{left:432px;bottom:1050px;letter-spacing:-0.14px;}
#tu_1523{left:432px;bottom:1034px;letter-spacing:-0.13px;}
#tv_1523{left:505px;bottom:1065px;letter-spacing:-0.12px;}
#tw_1523{left:505px;bottom:1050px;letter-spacing:-0.12px;}
#tx_1523{left:505px;bottom:1034px;letter-spacing:-0.12px;}
#ty_1523{left:584px;bottom:1065px;letter-spacing:-0.13px;}
#tz_1523{left:75px;bottom:1011px;letter-spacing:-0.12px;}
#t10_1523{left:137px;bottom:1011px;}
#t11_1523{left:145px;bottom:1011px;letter-spacing:-0.06px;}
#t12_1523{left:155px;bottom:1018px;}
#t13_1523{left:75px;bottom:990px;letter-spacing:-0.14px;}
#t14_1523{left:382px;bottom:1011px;}
#t15_1523{left:432px;bottom:1011px;letter-spacing:-0.16px;}
#t16_1523{left:505px;bottom:1011px;letter-spacing:-0.16px;}
#t17_1523{left:584px;bottom:1011px;letter-spacing:-0.12px;}
#t18_1523{left:584px;bottom:995px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t19_1523{left:584px;bottom:978px;letter-spacing:-0.14px;}
#t1a_1523{left:75px;bottom:955px;letter-spacing:-0.12px;}
#t1b_1523{left:136px;bottom:955px;}
#t1c_1523{left:145px;bottom:955px;letter-spacing:-0.06px;}
#t1d_1523{left:75px;bottom:933px;letter-spacing:-0.14px;}
#t1e_1523{left:382px;bottom:955px;}
#t1f_1523{left:432px;bottom:955px;letter-spacing:-0.16px;}
#t1g_1523{left:505px;bottom:955px;letter-spacing:-0.15px;}
#t1h_1523{left:584px;bottom:955px;letter-spacing:-0.12px;}
#t1i_1523{left:584px;bottom:938px;letter-spacing:-0.12px;}
#t1j_1523{left:75px;bottom:910px;letter-spacing:-0.12px;}
#t1k_1523{left:75px;bottom:889px;letter-spacing:-0.14px;}
#t1l_1523{left:382px;bottom:910px;}
#t1m_1523{left:432px;bottom:910px;}
#t1n_1523{left:441px;bottom:917px;}
#t1o_1523{left:447px;bottom:910px;letter-spacing:-0.12px;}
#t1p_1523{left:505px;bottom:910px;letter-spacing:-0.15px;}
#t1q_1523{left:584px;bottom:910px;letter-spacing:-0.12px;}
#t1r_1523{left:584px;bottom:894px;letter-spacing:-0.12px;}
#t1s_1523{left:584px;bottom:877px;letter-spacing:-0.12px;}
#t1t_1523{left:75px;bottom:854px;letter-spacing:-0.12px;}
#t1u_1523{left:75px;bottom:837px;letter-spacing:-0.14px;}
#t1v_1523{left:382px;bottom:854px;}
#t1w_1523{left:432px;bottom:854px;letter-spacing:-0.16px;}
#t1x_1523{left:505px;bottom:854px;letter-spacing:-0.18px;}
#t1y_1523{left:584px;bottom:854px;letter-spacing:-0.12px;}
#t1z_1523{left:584px;bottom:837px;letter-spacing:-0.12px;}
#t20_1523{left:584px;bottom:820px;letter-spacing:-0.12px;}
#t21_1523{left:75px;bottom:797px;letter-spacing:-0.15px;}
#t22_1523{left:75px;bottom:776px;letter-spacing:-0.11px;}
#t23_1523{left:656px;bottom:783px;}
#t24_1523{left:671px;bottom:776px;letter-spacing:-0.11px;}
#t25_1523{left:75px;bottom:759px;letter-spacing:-0.12px;}
#t26_1523{left:75px;bottom:742px;letter-spacing:-0.11px;}
#t27_1523{left:203px;bottom:749px;}
#t28_1523{left:218px;bottom:742px;letter-spacing:-0.12px;}
#t29_1523{left:75px;bottom:721px;letter-spacing:-0.12px;}
#t2a_1523{left:87px;bottom:640px;letter-spacing:-0.15px;}
#t2b_1523{left:157px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2c_1523{left:281px;bottom:640px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2d_1523{left:432px;bottom:640px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2e_1523{left:590px;bottom:640px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2f_1523{left:745px;bottom:640px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2g_1523{left:102px;bottom:616px;}
#t2h_1523{left:180px;bottom:616px;letter-spacing:-0.15px;}
#t2i_1523{left:270px;bottom:616px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2j_1523{left:424px;bottom:616px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2k_1523{left:606px;bottom:616px;letter-spacing:-0.15px;}
#t2l_1523{left:766px;bottom:616px;letter-spacing:-0.12px;}
#t2m_1523{left:102px;bottom:591px;}
#t2n_1523{left:180px;bottom:591px;letter-spacing:-0.16px;}
#t2o_1523{left:270px;bottom:591px;letter-spacing:-0.13px;}
#t2p_1523{left:429px;bottom:591px;letter-spacing:-0.12px;}
#t2q_1523{left:581px;bottom:591px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_1523{left:761px;bottom:591px;letter-spacing:-0.17px;}
#t2s_1523{left:102px;bottom:567px;}
#t2t_1523{left:152px;bottom:567px;letter-spacing:-0.12px;}
#t2u_1523{left:270px;bottom:567px;letter-spacing:-0.13px;}
#t2v_1523{left:425px;bottom:567px;letter-spacing:-0.11px;}
#t2w_1523{left:581px;bottom:567px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_1523{left:761px;bottom:567px;letter-spacing:-0.17px;}

.s1_1523{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1523{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1523{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1523{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1523{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1523{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1523{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1523{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s9_1523{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_1523{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1523" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1523Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1523" style="-webkit-user-select: none;"><object width="935" height="1210" data="1523/1523.svg" type="image/svg+xml" id="pdf1523" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1523" class="t s1_1523">PINSRW—Insert Word </span>
<span id="t2_1523" class="t s2_1523">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1523" class="t s1_1523">Vol. 2B </span><span id="t4_1523" class="t s1_1523">4-303 </span>
<span id="t5_1523" class="t s3_1523">PINSRW—Insert Word </span>
<span id="t6_1523" class="t s4_1523">Instruction Operand Encoding </span>
<span id="t7_1523" class="t s4_1523">Description </span>
<span id="t8_1523" class="t s5_1523">Three operand MMX and SSE instructions: </span>
<span id="t9_1523" class="t s5_1523">Copies a word from the source operand and inserts it in the destination operand at the location specified with the </span>
<span id="ta_1523" class="t s5_1523">count operand. (The other words in the destination register are left untouched.) The source operand can be a </span>
<span id="tb_1523" class="t s5_1523">general-purpose register or a 16-bit memory location. (When the source operand is a general-purpose register, the </span>
<span id="tc_1523" class="t s5_1523">low word of the register is copied.) The destination operand can be an MMX technology register or an XMM register. </span>
<span id="td_1523" class="t s5_1523">The count operand is an 8-bit immediate. When specifying a word location in an MMX technology register, the 2 </span>
<span id="te_1523" class="t s5_1523">least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits </span>
<span id="tf_1523" class="t s5_1523">specify the location. </span>
<span id="tg_1523" class="t s5_1523">Bits (MAXVL-1:128) of the corresponding YMM destination register remain unchanged. </span>
<span id="th_1523" class="t s5_1523">Four operand AVX and AVX-512 instructions: </span>
<span id="ti_1523" class="t s5_1523">Combines a word from the first source operand with the second source operand, and inserts it in the destination </span>
<span id="tj_1523" class="t s5_1523">operand at the location specified with the count operand. The second source operand can be a general-purpose </span>
<span id="tk_1523" class="t s5_1523">register or a 16-bit memory location. (When the source operand is a general-purpose register, the low word of the </span>
<span id="tl_1523" class="t s5_1523">register is copied.) The first source and destination operands are XMM registers. The count operand is an 8-bit </span>
<span id="tm_1523" class="t s5_1523">immediate. When specifying a word location, the 3 least-significant bits specify the location. </span>
<span id="tn_1523" class="t s5_1523">Bits (MAXVL-1:128) of the destination YMM register are zeroed. VEX.L/EVEX.L’L must be 0, otherwise the instruc- </span>
<span id="to_1523" class="t s5_1523">tion will #UD. </span>
<span id="tp_1523" class="t s6_1523">Opcode/ </span>
<span id="tq_1523" class="t s6_1523">Instruction </span>
<span id="tr_1523" class="t s6_1523">Op/ En </span><span id="ts_1523" class="t s6_1523">64/32 bit </span>
<span id="tt_1523" class="t s6_1523">Mode </span>
<span id="tu_1523" class="t s6_1523">Support </span>
<span id="tv_1523" class="t s6_1523">CPUID </span>
<span id="tw_1523" class="t s6_1523">Feature </span>
<span id="tx_1523" class="t s6_1523">Flag </span>
<span id="ty_1523" class="t s6_1523">Description </span>
<span id="tz_1523" class="t s7_1523">NP 0F C4 /</span><span id="t10_1523" class="t s8_1523">r </span><span id="t11_1523" class="t s7_1523">ib </span>
<span id="t12_1523" class="t s9_1523">1 </span>
<span id="t13_1523" class="t s7_1523">PINSRW mm, r32/m16, imm8 </span>
<span id="t14_1523" class="t s7_1523">A </span><span id="t15_1523" class="t s7_1523">V/V </span><span id="t16_1523" class="t s7_1523">SSE </span><span id="t17_1523" class="t s7_1523">Insert the low word from r32 or from m16 </span>
<span id="t18_1523" class="t s7_1523">into mm at the word position specified by </span>
<span id="t19_1523" class="t s7_1523">imm8. </span>
<span id="t1a_1523" class="t s7_1523">66 0F C4 /</span><span id="t1b_1523" class="t s8_1523">r </span><span id="t1c_1523" class="t s7_1523">ib </span>
<span id="t1d_1523" class="t s7_1523">PINSRW xmm, r32/m16, imm8 </span>
<span id="t1e_1523" class="t s7_1523">A </span><span id="t1f_1523" class="t s7_1523">V/V </span><span id="t1g_1523" class="t s7_1523">SSE2 </span><span id="t1h_1523" class="t s7_1523">Move the low word of r32 or from m16 into </span>
<span id="t1i_1523" class="t s7_1523">xmm at the word position specified by imm8. </span>
<span id="t1j_1523" class="t s7_1523">VEX.128.66.0F.W0 C4 /r ib </span>
<span id="t1k_1523" class="t s7_1523">VPINSRW xmm1, xmm2, r32/m16, imm8 </span>
<span id="t1l_1523" class="t s7_1523">B </span><span id="t1m_1523" class="t s7_1523">V </span>
<span id="t1n_1523" class="t s9_1523">2 </span>
<span id="t1o_1523" class="t s7_1523">/V </span><span id="t1p_1523" class="t s7_1523">AVX </span><span id="t1q_1523" class="t s7_1523">Insert the word from r32/m16 at the offset </span>
<span id="t1r_1523" class="t s7_1523">indicated by imm8 into the value from xmm2 </span>
<span id="t1s_1523" class="t s7_1523">and store result in xmm1. </span>
<span id="t1t_1523" class="t s7_1523">EVEX.128.66.0F.WIG C4 /r ib </span>
<span id="t1u_1523" class="t s7_1523">VPINSRW xmm1, xmm2, r32/m16, imm8 </span>
<span id="t1v_1523" class="t s7_1523">C </span><span id="t1w_1523" class="t s7_1523">V/V </span><span id="t1x_1523" class="t s7_1523">AVX512BW </span><span id="t1y_1523" class="t s7_1523">Insert the word from r32/m16 at the offset </span>
<span id="t1z_1523" class="t s7_1523">indicated by imm8 into the value from xmm2 </span>
<span id="t20_1523" class="t s7_1523">and store result in xmm1. </span>
<span id="t21_1523" class="t s2_1523">NOTES: </span>
<span id="t22_1523" class="t s7_1523">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="t23_1523" class="t sa_1523">® </span>
<span id="t24_1523" class="t s7_1523">64 and IA-32 Architectures </span>
<span id="t25_1523" class="t s7_1523">Software Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX </span>
<span id="t26_1523" class="t s7_1523">Registers,” in the Intel </span>
<span id="t27_1523" class="t sa_1523">® </span>
<span id="t28_1523" class="t s7_1523">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t29_1523" class="t s7_1523">2. In 64-bit mode, VEX.W1 is ignored for VPINSRW (similar to legacy REX.W=1 prefix in PINSRW). </span>
<span id="t2a_1523" class="t s6_1523">Op/En </span><span id="t2b_1523" class="t s6_1523">Tuple Type </span><span id="t2c_1523" class="t s6_1523">Operand 1 </span><span id="t2d_1523" class="t s6_1523">Operand 2 </span><span id="t2e_1523" class="t s6_1523">Operand 3 </span><span id="t2f_1523" class="t s6_1523">Operand 4 </span>
<span id="t2g_1523" class="t s7_1523">A </span><span id="t2h_1523" class="t s7_1523">N/A </span><span id="t2i_1523" class="t s7_1523">ModRM:reg (w) </span><span id="t2j_1523" class="t s7_1523">ModRM:r/m (r) </span><span id="t2k_1523" class="t s7_1523">imm8 </span><span id="t2l_1523" class="t s7_1523">N/A </span>
<span id="t2m_1523" class="t s7_1523">B </span><span id="t2n_1523" class="t s7_1523">N/A </span><span id="t2o_1523" class="t s7_1523">ModRM:reg (w) </span><span id="t2p_1523" class="t s7_1523">VEX.vvvv (r) </span><span id="t2q_1523" class="t s7_1523">ModRM:r/m (r) </span><span id="t2r_1523" class="t s7_1523">imm8 </span>
<span id="t2s_1523" class="t s7_1523">C </span><span id="t2t_1523" class="t s7_1523">Tuple1 Scalar </span><span id="t2u_1523" class="t s7_1523">ModRM:reg (w) </span><span id="t2v_1523" class="t s7_1523">EVEX.vvvv (r) </span><span id="t2w_1523" class="t s7_1523">ModRM:r/m (r) </span><span id="t2x_1523" class="t s7_1523">imm8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
