git clone --depth 1 --no-tags https://github.com/Adam-D-Sanchez/master-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77408605
git clone --depth 1 --no-tags https://github.com/eclipsevl/dig_synth_polytech_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77176187
git clone --depth 1 --no-tags https://github.com/Twood1130/Verilog_VGA_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76891913
git clone --depth 1 --no-tags https://github.com/navyas321/PacMan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77251570
git clone --depth 1 --no-tags https://github.com/Poojabafnaprakash/SPI_InterfaceForSRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77582235
git clone --depth 1 --no-tags https://github.com/mhfGit/Billiards.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77968423
git clone --depth 1 --no-tags https://github.com/JuanIgnacioOchoa/Mips_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77938225
git clone --depth 1 --no-tags https://github.com/Nishithshah24/NIOS-II-WITH-DATA-FORWARDING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77962615
git clone --depth 1 --no-tags https://github.com/manalshah/Nios2-Altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79198936
git clone --depth 1 --no-tags https://github.com/mikefeneley/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78967537
git clone --depth 1 --no-tags https://github.com/k0079898/2016-Hardware-Lab-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79699698
git clone --depth 1 --no-tags https://github.com/LiuHaolan/VerilogMipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79554119
git clone --depth 1 --no-tags https://github.com/nicolasfredesfranco/ac3e-fpga-converter-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79575707
git clone --depth 1 --no-tags https://github.com/shantanu5092/NOC-Bus-master-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75577620
git clone --depth 1 --no-tags https://github.com/ssaini4/ECE385_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75576588
git clone --depth 1 --no-tags https://github.com/arebeil17/PROJECT_ARTEMIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75445381
git clone --depth 1 --no-tags https://github.com/shajinihubert/BattleBlob.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75964560
git clone --depth 1 --no-tags https://github.com/alaksana96/VERILab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75960419
git clone --depth 1 --no-tags https://github.com/vVvDAPPA/Graduation-Thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76099059
git clone --depth 1 --no-tags https://github.com/bladeath860620/1051_F721000_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77823518
git clone --depth 1 --no-tags https://github.com/hare1039/last-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78808225
git clone --depth 1 --no-tags https://github.com/peggieya/VerilogLabsProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78870832
git clone --depth 1 --no-tags https://github.com/sufex00/NibbleVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74082008
git clone --depth 1 --no-tags https://github.com/Serene1017/CORDIC_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74406376
git clone --depth 1 --no-tags https://github.com/liu115/pipeline-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75599997
git clone --depth 1 --no-tags https://github.com/yura03101995/Diplom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75563089
git clone --depth 1 --no-tags https://github.com/CA-ntu/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75598978
git clone --depth 1 --no-tags https://github.com/ronnieday/echo_for_ee108.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75590409
git clone --depth 1 --no-tags https://github.com/LeoFengShou/FSM-for-Morse-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74918936
git clone --depth 1 --no-tags https://github.com/dwhisler/FPGA_flappy_bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75150660
git clone --depth 1 --no-tags https://github.com/vucu/Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74522886
git clone --depth 1 --no-tags https://github.com/k0079898/2016-Hardware-Lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79699302
git clone --depth 1 --no-tags https://github.com/sherlockkenan/Digital-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79635039
git clone --depth 1 --no-tags https://github.com/sandeep-lingambhotla/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79610102
git clone --depth 1 --no-tags https://github.com/NPO-IT/Verilog_LOMO-imitator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77119354
git clone --depth 1 --no-tags https://github.com/Adam-D-Sanchez/Small-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77410102
git clone --depth 1 --no-tags https://github.com/chaitanya6629/medicine_reminder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78312739
git clone --depth 1 --no-tags https://github.com/TArong/Hardware-Platform-for-Computer-Vision-Algorithms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80060719
git clone --depth 1 --no-tags https://github.com/Maria-UET/MIPS-Single-Cycle-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80021362
git clone --depth 1 --no-tags https://github.com/manalshah/5-stage-32-bit-add-sub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78488484
git clone --depth 1 --no-tags https://github.com/andrew-cc-chen/reversi_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76757568
git clone --depth 1 --no-tags https://github.com/akhilpen/CSE341.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76824277
git clone --depth 1 --no-tags https://github.com/open-design/mips32r1-soc-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76807617
git clone --depth 1 --no-tags https://github.com/Tobbe0430/Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76829687
git clone --depth 1 --no-tags https://github.com/avikbag/ASIC-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76314489
git clone --depth 1 --no-tags https://github.com/mrdoowan/EECS373_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76922796
git clone --depth 1 --no-tags https://github.com/HaythamMetawie/Graduation-Project-CSE17.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77280467
git clone --depth 1 --no-tags https://github.com/epaniketh/singlecycleprocessorMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77259190
git clone --depth 1 --no-tags https://github.com/NPO-IT/Verilog_A-03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76029170
git clone --depth 1 --no-tags https://github.com/cosmoschen94/CSM152A-Slot-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75958368
git clone --depth 1 --no-tags https://github.com/lihr/digital-watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75375087
git clone --depth 1 --no-tags https://github.com/javacasm/EjemplosTutorialVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75505393
git clone --depth 1 --no-tags https://github.com/awilhite/ece337project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75019465
git clone --depth 1 --no-tags https://github.com/irsyadhanif/EE480-Assignment-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75569564
git clone --depth 1 --no-tags https://github.com/mahinmirshams/Logic_Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75116074
git clone --depth 1 --no-tags https://github.com/arebeil17/PROJECT_ARTEMIS_2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75575310
git clone --depth 1 --no-tags https://github.com/nolderosw/Wesley_uC_PEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74537711
git clone --depth 1 --no-tags https://github.com/kirinzloh/Comp-Structures-1D-Game-Design---Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74666156
git clone --depth 1 --no-tags https://github.com/vanbuong/FPGA_Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74184487
git clone --depth 1 --no-tags https://github.com/monizla/Snake-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76386652
git clone --depth 1 --no-tags https://github.com/secretformula/comp-arch-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75676202
git clone --depth 1 --no-tags https://github.com/fuyao-wong/openrisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75803266
git clone --depth 1 --no-tags https://github.com/esvm/Projeto2SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76263156
git clone --depth 1 --no-tags https://github.com/groenebm/ece287.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76495927
git clone --depth 1 --no-tags https://github.com/rrrrssss00/MyNote.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79918084
git clone --depth 1 --no-tags https://github.com/wustl-ese566/lab1_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/80003344
git clone --depth 1 --no-tags https://github.com/robertarenally/MIPS_multiciclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76902888
git clone --depth 1 --no-tags https://github.com/k0079898/2016-Hardware-Lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79699529
git clone --depth 1 --no-tags https://github.com/jjose3/vendingmachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79284505
git clone --depth 1 --no-tags https://github.com/gulzadaiisaeva/Structural-Verilog-FPGA-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79497232
git clone --depth 1 --no-tags https://github.com/anojalax/Motion-Estimator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78162707
git clone --depth 1 --no-tags https://github.com/milkrong/FPGA-Snake-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78405895
git clone --depth 1 --no-tags https://github.com/ASTEKUS/secundomer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78408853
git clone --depth 1 --no-tags https://github.com/WyattLiu/LS193-Binary-Counters-SN74LS193N.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77723252
git clone --depth 1 --no-tags https://github.com/ashutosh233/Machine-Translation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77290605
git clone --depth 1 --no-tags https://github.com/meeraramesh-sjsu/SPIforSRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75494016
git clone --depth 1 --no-tags https://github.com/JCScheunemann/Safe-house.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76551795
git clone --depth 1 --no-tags https://github.com/mizemg/Simon-Says.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76665383
git clone --depth 1 --no-tags https://github.com/Guillermo2013/MultiplicadorDe32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74858803
git clone --depth 1 --no-tags https://github.com/brennan49/ece552Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/74913895
git clone --depth 1 --no-tags https://github.com/jasonjasontu/CPU-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77000166
git clone --depth 1 --no-tags https://github.com/shubham43/Single-cycle-CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77024669
git clone --depth 1 --no-tags https://github.com/tejeswinijayaramareddy/FPGA-Implementation-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76677139
git clone --depth 1 --no-tags https://github.com/alexbhandari/ReedMuller_1-4_FPGA_Matlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76507991
git clone --depth 1 --no-tags https://github.com/RajanPatel97/FPGA-Verilog-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/76488688
git clone --depth 1 --no-tags https://github.com/lostangles/pipeline_datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77171433
git clone --depth 1 --no-tags https://github.com/toshichi/Password-box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77289347
git clone --depth 1 --no-tags https://github.com/der3318/ntucsie-ca2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/77320994
git clone --depth 1 --no-tags https://github.com/ajermaky/Senior_Design_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78326802
git clone --depth 1 --no-tags https://github.com/LiuShihHung/Pipeline_synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78876969
git clone --depth 1 --no-tags https://github.com/manalshah/Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79622645
git clone --depth 1 --no-tags https://github.com/akhileshmalini/Addi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79820436
git clone --depth 1 --no-tags https://github.com/a19c97/csc258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79943887
git clone --depth 1 --no-tags https://github.com/alon21034/Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/78609491
git clone --depth 1 --no-tags https://github.com/malloc82/Mux_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79371942
git clone --depth 1 --no-tags https://github.com/npeng/FPGA-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/79398383
git clone --depth 1 --no-tags https://github.com/kandation/CPE212-Project-ComparerGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75906261
git clone --depth 1 --no-tags https://github.com/tinghuili/m32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/75831150
