
---------- Begin Simulation Statistics ----------
final_tick                               359103646109500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  19779                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807240                       # Number of bytes of host memory used
host_op_rate                                    33379                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   505.60                       # Real time elapsed on the host
host_tick_rate                               18074124                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009138                       # Number of seconds simulated
sim_ticks                                  9138269500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156648                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        321953                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1367562                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77494                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1401354                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1019876                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1367562                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       347686                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1500953                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           48814                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        20208                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6486878                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4456432                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77562                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1448872                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3044231                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17792823                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.948491                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.337177                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14374889     80.79%     80.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       877761      4.93%     85.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       136880      0.77%     86.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       218915      1.23%     87.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       390385      2.19%     89.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       210988      1.19%     91.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78325      0.44%     91.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        55808      0.31%     91.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1448872      8.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17792823                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.827652                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.827652                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13968362                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20848887                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1192573                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2165867                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77824                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        817634                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3215990                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15599                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              368885                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1276                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1500953                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1742767                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16334293                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17179                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13073429                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3241                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          155648                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.082125                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1806724                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1068690                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.715313                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18222264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.215904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.616658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14465952     79.39%     79.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           277746      1.52%     80.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           210884      1.16%     82.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           226239      1.24%     83.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           323497      1.78%     85.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           387705      2.13%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           493462      2.71%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109221      0.60%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1727558      9.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18222264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14831520                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8823860                       # number of floating regfile writes
system.switch_cpus.idleCycles                   54255                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87506                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1166765                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.035716                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3667401                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             368816                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7599172                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3306164                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           23                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6808                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       430175                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19917596                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3298585                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       142112                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18929287                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          80134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        601312                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77824                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        728971                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28895                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        52821                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          346                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          323                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          234                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       562975                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       109775                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          323                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        30159                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24058510                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18619373                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596840                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14359070                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.018759                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18653125                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17194039                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8231566                       # number of integer regfile writes
system.switch_cpus.ipc                       0.547150                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.547150                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39082      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8767833     45.97%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          203      0.00%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            86      0.00%     46.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       966820      5.07%     51.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1448755      7.60%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35253      0.18%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317074      6.91%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15454      0.08%     66.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1408871      7.39%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352071      7.09%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1366590      7.17%     87.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       330579      1.73%     89.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1976729     10.36%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45993      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19071401                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9277800                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18352505                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8912384                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9718913                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              352779                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018498                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          106420     30.17%     30.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61461     17.42%     47.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        83778     23.75%     71.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        22858      6.48%     77.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3301      0.94%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          33166      9.40%     88.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6452      1.83%     89.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35262     10.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           81      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10107298                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     38413431                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9706989                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13240137                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19917531                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19071401                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           65                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3041157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        48093                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4229862                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18222264                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.046599                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.917569                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12416550     68.14%     68.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1482643      8.14%     76.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1060759      5.82%     82.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       907079      4.98%     87.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       787555      4.32%     91.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       563578      3.09%     94.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       473068      2.60%     97.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       308771      1.69%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       222261      1.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18222264                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.043492                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1743092                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   362                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        51748                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20984                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3306164                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       430175                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6133218                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18276519                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11355298                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1414652                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1537168                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         544594                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        145497                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49440992                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20481703                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23736281                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2582291                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         448054                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77824                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2669668                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4321783                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15639694                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19392116                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4296586                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36264510                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40271559                       # The number of ROB writes
system.switch_cpus.timesIdled                     619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205716                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7044                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       412919                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7044                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             156906                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15307                       # Transaction distribution
system.membus.trans_dist::CleanEvict           141341                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8398                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8398                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        156907                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       487257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       487257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 487257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11559104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11559104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11559104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            165305                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  165305    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              165305                       # Request fanout histogram
system.membus.reqLayer2.occupancy           416909000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          884944500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9138269500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197125                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          473                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          315860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10076                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           934                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196193                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       617779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15292416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15382464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          158601                       # Total snoops (count)
system.tol2bus.snoopTraffic                    979648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           365804                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019256                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.137424                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 358760     98.07%     98.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7044      1.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             365804                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          239607000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309396000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1398998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           92                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        41805                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41897                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           92                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        41805                       # number of overall hits
system.l2.overall_hits::total                   41897                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          840                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       164461                       # number of demand (read+write) misses
system.l2.demand_misses::total                 165306                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          840                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       164461                       # number of overall misses
system.l2.overall_misses::total                165306                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     69777000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  13667838500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13737615500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     69777000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  13667838500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13737615500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206266                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207203                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206266                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207203                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.901288                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.797325                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.797797                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.901288                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.797325                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.797797                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83067.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83106.867282                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83104.155324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83067.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83106.867282                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83104.155324                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               15307                       # number of writebacks
system.l2.writebacks::total                     15307                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       164461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            165301                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       164461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           165301                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     61377000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12023248500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12084625500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     61377000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12023248500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12084625500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.901288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.797325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.797773                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.901288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.797325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.797773                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73067.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73106.988891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73106.790038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73067.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73106.988891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73106.790038                       # average overall mshr miss latency
system.l2.replacements                         158601                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        32677                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32677                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        32677                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32677                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          473                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              473                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          473                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          473                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5091                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5091                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1678                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1678                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8398                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8398                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    690866000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     690866000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.833466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.833466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82265.539414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82265.539414                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8398                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8398                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    606886000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    606886000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.833466                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.833466                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72265.539414                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72265.539414                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          840                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              842                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     69777000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69777000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            934                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.901288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.901499                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83067.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82870.546318                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          840                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          840                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     61377000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61377000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.901288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.899358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73067.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73067.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        40127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             40127                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       156063                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          156066                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12976972500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12976972500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.795469                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.795472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83152.140482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83150.542078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       156063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       156063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11416362500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11416362500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.795469                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.795457                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73152.268635                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73152.268635                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7983.023956                       # Cycle average of tags in use
system.l2.tags.total_refs                      392457                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    158601                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.474493                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.870007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.033032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.098619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    41.393722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7875.628577                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.005053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.961380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974490                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1737                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6266                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    992631                       # Number of tag accesses
system.l2.tags.data_accesses                   992631                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        53760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10525376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10579456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       979648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          979648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       164459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              165304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15307                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15307                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             21011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5882952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1151790938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1157708908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5882952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5896959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107202792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107202792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107202792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            21011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5882952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1151790938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1264911699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    164161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000843334250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          949                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          949                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              336905                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14359                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      165300                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      15307                       # Number of write requests accepted
system.mem_ctrls.readBursts                    165300                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    15307                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    299                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              677                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2170481000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  825005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5264249750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13154.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31904.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   124394                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12132                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                165300                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                15307                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.681112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.582599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.540142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19232     43.96%     43.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9260     21.16%     65.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4360      9.97%     75.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2960      6.77%     81.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1933      4.42%     86.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1299      2.97%     89.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1038      2.37%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          632      1.44%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3038      6.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43752                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     173.844046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.863159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    540.095919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           859     90.52%     90.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           62      6.53%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           16      1.69%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            5      0.53%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.11%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.11%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.11%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           949                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.103267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.097293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.456874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              899     94.73%     94.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.95%     95.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               34      3.58%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           949                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10560064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  978048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10579200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               979648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1155.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1157.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9138183000                       # Total gap between requests
system.mem_ctrls.avgGap                      50597.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        53760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10506304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       978048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5882951.909002026543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1149703890.873430490494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107027703.658772587776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       164460                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        15307                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     26782000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5237467750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 224953109000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31883.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31846.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14696093.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            138087600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             73387710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           554885100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           36774900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     720972720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4003979820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        137289600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5665377450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.961739                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    322170000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    304980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8511109500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            174337380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             92651130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           623222040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           42997140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     720972720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4025955030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        118789920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5798925360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.575875                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    271620500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    304980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8561659000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9138259500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1741556                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1741566                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1741556                       # number of overall hits
system.cpu.icache.overall_hits::total         1741566                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1211                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1213                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1211                       # number of overall misses
system.cpu.icache.overall_misses::total          1213                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     88678499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     88678499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     88678499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     88678499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1742767                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1742779                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1742767                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1742779                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000695                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000696                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000695                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000696                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73227.497110                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73106.759275                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73227.497110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73106.759275                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          438                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          473                       # number of writebacks
system.cpu.icache.writebacks::total               473                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          279                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          279                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          932                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     72174499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72174499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     72174499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72174499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000535                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000535                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000535                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000535                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 77440.449571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77440.449571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 77440.449571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77440.449571                       # average overall mshr miss latency
system.cpu.icache.replacements                    473                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1741556                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1741566                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1211                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1213                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     88678499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     88678499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1742767                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1742779                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000696                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73227.497110                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73106.759275                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     72174499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72174499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000535                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000535                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 77440.449571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77440.449571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008096                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1107071                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               473                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2340.530655                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000051                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3486492                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3486492                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2666011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2666012                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2666011                       # number of overall hits
system.cpu.dcache.overall_hits::total         2666012                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       803560                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         803563                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       803560                       # number of overall misses
system.cpu.dcache.overall_misses::total        803563                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  51525226717                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51525226717                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  51525226717                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51525226717                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3469571                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3469575                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3469571                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3469575                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.231602                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.231603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.231602                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.231603                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64121.194083                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64120.954694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64121.194083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64120.954694                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1016840                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30593                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.237669                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32677                       # number of writebacks
system.cpu.dcache.writebacks::total             32677                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       597294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       597294                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       597294                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       597294                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206266                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206266                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206266                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14442646218                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14442646218                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14442646218                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14442646218                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059450                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059450                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059450                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059450                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70019.519543                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70019.519543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70019.519543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70019.519543                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205243                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2355691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2355692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       793428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        793431                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  50788127500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  50788127500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3149119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3149123                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.251952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.251953                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64011.009821                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64010.767792                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       597236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       597236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13718555000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13718555000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062301                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69924.130444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69924.130444                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310320                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10132                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    737099217                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    737099217                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031618                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031618                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72749.626629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72749.626629                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           58                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           58                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10074                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10074                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    724091218                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    724091218                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71877.230296                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71877.230296                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359103646109500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.025978                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2786451                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205243                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.576351                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.025976                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          832                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7145417                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7145417                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359131260628500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  20496                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807896                       # Number of bytes of host memory used
host_op_rate                                    34621                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1951.64                       # Real time elapsed on the host
host_tick_rate                               14149380                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027615                       # Number of seconds simulated
sim_ticks                                 27614519000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       494643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        989310                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4238988                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       239226                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4304383                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3099774                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4238988                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1139214                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4625079                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          150816                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        66150                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19956714                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13596488                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       239226                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4336504                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9219974                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     53819979                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.941882                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.327965                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     43511118     80.85%     80.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2649698      4.92%     85.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       437076      0.81%     86.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       691327      1.28%     87.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1156807      2.15%     90.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       626011      1.16%     91.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       235140      0.44%     91.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       176298      0.33%     91.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4336504      8.06%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     53819979                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.840968                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.840968                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      42294000                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62797852                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3586284                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6568041                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         240058                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2434226                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9657776                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51298                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1211400                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4673                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4625079                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5239380                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              49459697                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52669                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39443583                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes               2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          124                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          480116                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 22                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.083744                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5422619                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3250590                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.714182                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     55122609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.213362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.615332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         43771322     79.41%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           833008      1.51%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           658851      1.20%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           708404      1.29%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1006655      1.83%     85.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1124341      2.04%     87.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1430949      2.60%     89.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           338913      0.61%     90.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5250166      9.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     55122609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42750819                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25406142                       # number of floating regfile writes
system.switch_cpus.idleCycles                  106429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       269290                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3562187                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.028755                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11140933                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1211060                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23490737                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9962632                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           58                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        21418                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1418506                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59901698                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9929873                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       440438                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56817158                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         245668                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1883505                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         240058                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2275735                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        88460                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       185212                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          943                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1029                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1224                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1690686                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       359920                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1029                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        91477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       177813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72176802                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55870295                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596800                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43075132                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.011611                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55975113                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         53034114                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25611939                       # number of integer regfile writes
system.switch_cpus.ipc                       0.543193                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.543193                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       114887      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27005541     47.16%     47.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          857      0.00%     47.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           251      0.00%     47.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2767286      4.83%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4165484      7.27%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101476      0.18%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795874      6.63%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44888      0.08%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058476      7.09%     73.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896854      6.81%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4371348      7.63%     87.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1096968      1.92%     89.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5697161      9.95%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140215      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57257598                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26743643                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52885840                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25666767                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27861441                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1092662                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019083                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          352310     32.24%     32.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         179560     16.43%     48.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     48.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     48.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       247827     22.68%     71.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        68057      6.23%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9835      0.90%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         111168     10.17%     88.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         18458      1.69%     90.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       105088      9.62%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          359      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31491730                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118003272                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30203528                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41250841                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59901528                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57257598                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          170                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9209640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       158647                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          170                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13235522                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     55122609                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.038732                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.913075                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     37708607     68.41%     68.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4438548      8.05%     76.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3192958      5.79%     82.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2700001      4.90%     87.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2356925      4.28%     91.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1695874      3.08%     94.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1435086      2.60%     97.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       941335      1.71%     98.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       653275      1.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     55122609                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.036730                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5239392                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    13                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       192464                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        87771                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9962632                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1418506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18677309                       # number of misc regfile reads
system.switch_cpus.numCycles                 55229038                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        34633159                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4220149                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4615725                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1478450                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        424241                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149499229                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61666134                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71545122                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7799445                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1353303                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         240058                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7834216                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13161974                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45036489                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60102762                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            6                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12834459                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            109395521                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121129348                       # The number of ROB writes
system.switch_cpus.timesIdled                    1310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       629743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        21084                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1259488                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          21084                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27614519000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             469073                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49203                       # Transaction distribution
system.membus.trans_dist::CleanEvict           445440                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25595                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25595                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        469072                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1483978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1483978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1483978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34807744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     34807744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34807744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            494667                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  494667    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              494667                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1287841500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2648214500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27614519000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27614519000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27614519000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27614519000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            598701                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       155349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2205                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          972430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31046                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31046                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2209                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       596490                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1882612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1889235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       282496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     46955776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               47238272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          500241                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3148992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1129986                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018659                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.135316                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1108902     98.13%     98.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21084      1.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1129986                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          738095000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         941307998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3314997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27614519000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          549                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       134530                       # number of demand (read+write) hits
system.l2.demand_hits::total                   135079                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          549                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       134530                       # number of overall hits
system.l2.overall_hits::total                  135079                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1660                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       493006                       # number of demand (read+write) misses
system.l2.demand_misses::total                 494666                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1660                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       493006                       # number of overall misses
system.l2.overall_misses::total                494666                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    141432000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  41039185000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      41180617000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    141432000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  41039185000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     41180617000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2209                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       627536                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629745                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2209                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       627536                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629745                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.751471                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.785622                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.785502                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.751471                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.785622                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.785502                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        85200                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83242.769865                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83249.337937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        85200                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83242.769865                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83249.337937                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               49203                       # number of writebacks
system.l2.writebacks::total                     49203                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       493006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            494666                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       493006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           494666                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    124832000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  36109105000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36233937000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    124832000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  36109105000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36233937000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.751471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.785622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.785502                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.751471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.785622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.785502                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        75200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73242.729297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73249.297506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        75200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73242.729297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73249.297506                       # average overall mshr miss latency
system.l2.replacements                         500241                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       106146                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           106146                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       106146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       106146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2205                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2205                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2205                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2205                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        15486                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         15486                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5451                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5451                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        25595                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25595                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2107342500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2107342500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        31046                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31046                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.824422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.824422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82334.147294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82334.147294                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        25595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1851392500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1851392500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.824422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.824422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72334.147294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72334.147294                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          549                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                549                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    141432000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    141432000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2209                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2209                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.751471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.751471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        85200                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        85200                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    124832000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    124832000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.751471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.751471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        75200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        75200                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       129079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            129079                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       467411                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          467411                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  38931842500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  38931842500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       596490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        596490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.783602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.783602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83292.525208                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83292.525208                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       467411                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       467411                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  34257712500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  34257712500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.783602                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.783602                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73292.482419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73292.482419                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27614519000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1259373                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    508433                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.476969                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      78.780534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    28.713178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8084.506288                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.986878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1591                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3019217                       # Number of tag accesses
system.l2.tags.data_accesses                  3019217                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27614519000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       106240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     31552512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31658752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       106240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        106240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3148992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3148992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       493008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              494668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49203                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49203                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3847252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1142605888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1146453139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3847252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3847252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      114033925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            114033925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      114033925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3847252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1142605888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1260487065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    492135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000844344250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3046                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3046                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1010573                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      494667                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      49203                       # Number of write requests accepted
system.mem_ctrls.readBursts                    494667                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    49203                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    872                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             32791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             31151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2286                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6561984000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2468975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15820640250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13288.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32038.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   370395                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38802                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                494667                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                49203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  282498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  161398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       133790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.750355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.612386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.607079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        58446     43.68%     43.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29028     21.70%     65.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13819     10.33%     75.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9011      6.74%     82.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5703      4.26%     86.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4053      3.03%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3084      2.31%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1988      1.49%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8658      6.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       133790                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.810900                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.286661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    522.254618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2801     91.96%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          152      4.99%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           56      1.84%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           18      0.59%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            4      0.13%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.07%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            5      0.16%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            6      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3046                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.142083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.560475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2817     92.48%     92.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      1.31%     93.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              155      5.09%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               28      0.92%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3046                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31602880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   55808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3148544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31658688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3148992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1144.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1146.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27614453500                       # Total gap between requests
system.mem_ctrls.avgGap                      50774.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       106240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     31496640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3148544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3847251.512872630265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1140582604.390103578568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 114017702.064627662301                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       493007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        49203                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     56397250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15764243000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 679621414250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33974.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31975.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13812601.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            429785160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            228424845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1674679860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          119564100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2180128080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12099660180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        414787680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17147029905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.942552                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    971515000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    922220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25720784000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            525504000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            279308205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1851016440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          137239020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2180128080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12149001660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        373236960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17495434365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.559265                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    855174750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    922220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25837124250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    36752778500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359131260628500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6978158                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6978168                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6978158                       # number of overall hits
system.cpu.icache.overall_hits::total         6978168                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         3989                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3991                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         3989                       # number of overall misses
system.cpu.icache.overall_misses::total          3991                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    271460999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    271460999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    271460999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    271460999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6982147                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6982159                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6982147                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6982159                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000571                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000572                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000571                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000572                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68052.393833                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68018.290905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68052.393833                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68018.290905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          925                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    61.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2678                       # number of writebacks
system.cpu.icache.writebacks::total              2678                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          848                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          848                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          848                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          848                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3141                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3141                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3141                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3141                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    222759499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    222759499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    222759499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    222759499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 70919.929640                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70919.929640                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 70919.929640                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70919.929640                       # average overall mshr miss latency
system.cpu.icache.replacements                   2678                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6978158                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6978168                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         3989                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3991                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    271460999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    271460999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6982147                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6982159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000571                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68052.393833                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68018.290905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          848                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          848                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3141                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3141                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    222759499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    222759499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 70919.929640                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70919.929640                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359131260628500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.043784                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6981311                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3143                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2221.225262                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000205                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.043580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000085                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13967461                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13967461                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359131260628500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359131260628500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359131260628500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359131260628500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359131260628500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359131260628500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359131260628500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10764919                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10764920                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10764919                       # number of overall hits
system.cpu.dcache.overall_hits::total        10764920                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3191783                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3191786                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3191783                       # number of overall misses
system.cpu.dcache.overall_misses::total       3191786                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 204686305628                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 204686305628                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 204686305628                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 204686305628                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13956702                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13956706                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956702                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956706                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.228692                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.228692                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.228692                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.228692                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64129.142122                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64129.081846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64129.142122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64129.081846                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4103788                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            124682                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.914037                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       138823                       # number of writebacks
system.cpu.dcache.writebacks::total            138823                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2357981                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2357981                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2357981                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2357981                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833802                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833802                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  57919865131                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  57919865131                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  57919865131                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  57919865131                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059742                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059742                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059742                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059742                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 69464.771170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69464.771170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 69464.771170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69464.771170                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832781                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9427041                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9427042                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3150388                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3150391                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 201695090000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 201695090000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12577429                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12577433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.250479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.250480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64022.301380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64022.240414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2357703                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2357703                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792685                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792685                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  54982332500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  54982332500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.063024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 69362.145745                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69362.145745                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2991215628                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2991215628                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72260.312308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72260.312308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          278                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          278                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41117                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41117                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2937532631                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2937532631                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029811                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71443.262665                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71443.262665                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359131260628500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.104714                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11598725                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833805                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.910597                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.104712                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000102                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000102                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          709                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28747217                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28747217                       # Number of data accesses

---------- End Simulation Statistics   ----------
