INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bmhav/OneDrive/Desktop/college/~SPR24/ECE4375/vivado_projects/homework/homework_6/homework_5.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bmhav/OneDrive/Desktop/college/~SPR24/ECE4375/vivado_projects/homework/homework_6/homework_5.srcs/sources_1/new/function_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module function_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bmhav/OneDrive/Desktop/college/~SPR24/ECE4375/vivado_projects/homework/homework_6/homework_5.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bmhav/OneDrive/Desktop/college/~SPR24/ECE4375/vivado_projects/homework/homework_6/homework_5.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bmhav/OneDrive/Desktop/college/~SPR24/ECE4375/vivado_projects/homework/homework_6/homework_5.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bmhav/OneDrive/Desktop/college/~SPR24/ECE4375/vivado_projects/homework/homework_6/homework_5.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bmhav/OneDrive/Desktop/college/~SPR24/ECE4375/vivado_projects/homework/homework_6/homework_5.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
