{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575998214934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575998214942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 10:16:54 2019 " "Processing started: Tue Dec 10 10:16:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575998214942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998214942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_System -c DE10Nano_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_System -c DE10Nano_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998214942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575998221179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575998221179 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998234756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:21 Progress: Loading EELE467_FinalProject/soc_system.qsys " "2019.12.10.10:17:21 Progress: Loading EELE467_FinalProject/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998241099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:22 Progress: Reading input file " "2019.12.10.10:17:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998242395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:22 Progress: Adding PLL_using_AD1939_MCLK \[altera_pll 18.1\] " "2019.12.10.10:17:22 Progress: Adding PLL_using_AD1939_MCLK \[altera_pll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998242546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:24 Progress: Parameterizing module PLL_using_AD1939_MCLK " "2019.12.10.10:17:24 Progress: Parameterizing module PLL_using_AD1939_MCLK" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998244418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:24 Progress: Adding SystemID \[altera_avalon_sysid_qsys 18.1\] " "2019.12.10.10:17:24 Progress: Adding SystemID \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998244465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:25 Progress: Parameterizing module SystemID " "2019.12.10.10:17:25 Progress: Parameterizing module SystemID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998245099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:25 Progress: Adding clk_AD1939_ABCLK \[clock_source 18.1\] " "2019.12.10.10:17:25 Progress: Adding clk_AD1939_ABCLK \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998245103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:25 Progress: Parameterizing module clk_AD1939_ABCLK " "2019.12.10.10:17:25 Progress: Parameterizing module clk_AD1939_ABCLK" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998245307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:25 Progress: Adding clk_AD1939_ALRCLK \[clock_source 18.1\] " "2019.12.10.10:17:25 Progress: Adding clk_AD1939_ALRCLK \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998245307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:25 Progress: Parameterizing module clk_AD1939_ALRCLK " "2019.12.10.10:17:25 Progress: Parameterizing module clk_AD1939_ALRCLK" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998245307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:25 Progress: Adding clk_hps \[clock_source 18.1\] " "2019.12.10.10:17:25 Progress: Adding clk_hps \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998245307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:25 Progress: Parameterizing module clk_hps " "2019.12.10.10:17:25 Progress: Parameterizing module clk_hps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998245307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:25 Progress: Adding hps \[altera_hps 18.1\] " "2019.12.10.10:17:25 Progress: Adding hps \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998245307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:27 Progress: Parameterizing module hps " "2019.12.10.10:17:27 Progress: Parameterizing module hps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998247160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:27 Progress: Adding jtag_mm1 \[altera_jtag_avalon_master 18.1\] " "2019.12.10.10:17:27 Progress: Adding jtag_mm1 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998247172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:27 Progress: Parameterizing module jtag_mm1 " "2019.12.10.10:17:27 Progress: Parameterizing module jtag_mm1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998247204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:27 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2019.12.10.10:17:27 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998247208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:27 Progress: Parameterizing module jtag_uart " "2019.12.10.10:17:27 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998247224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:27 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2019.12.10.10:17:27 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998247224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:27 Progress: Parameterizing module onchip_memory " "2019.12.10.10:17:27 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998247232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:27 Progress: Adding top_alu_0 \[top_alu 1.0\] " "2019.12.10.10:17:27 Progress: Adding top_alu_0 \[top_alu 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998247236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:27 Progress: Parameterizing module top_alu_0 " "2019.12.10.10:17:27 Progress: Parameterizing module top_alu_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998247284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:27 Progress: Building connections " "2019.12.10.10:17:27 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998247288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:27 Progress: Parameterizing connections " "2019.12.10.10:17:27 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998247336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:27 Progress: Validating " "2019.12.10.10:17:27 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998247340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.10.10:17:43 Progress: Done reading input file " "2019.12.10.10:17:43 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998263762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz " "Soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998269278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings " "Soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998269278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998269282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.SystemID: Time stamp will be automatically updated when this component is generated. " "Soc_system.SystemID: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998269282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63 " "Soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998269282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998269282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998269286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998272695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998280149 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.f2h_irq0: Cannot connect clock for irq_mapper.sender " "Hps.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998284699 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.f2h_irq0: Cannot connect reset for irq_mapper.sender " "Hps.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998284699 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "Hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998284699 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "Hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998284699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL_using_AD1939_MCLK: \"soc_system\" instantiated altera_pll \"PLL_using_AD1939_MCLK\" " "PLL_using_AD1939_MCLK: \"soc_system\" instantiated altera_pll \"PLL_using_AD1939_MCLK\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998292810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SystemID: \"soc_system\" instantiated altera_avalon_sysid_qsys \"SystemID\" " "SystemID: \"soc_system\" instantiated altera_avalon_sysid_qsys \"SystemID\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998292814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: \"Running  for module: hps\" " "Hps: \"Running  for module: hps\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998292822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: HPS Main PLL counter settings: n = 0  m = 63 " "Hps: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998293516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998294249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: \"soc_system\" instantiated altera_hps \"hps\" " "Hps: \"soc_system\" instantiated altera_hps \"hps\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998299516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_mm1: \"soc_system\" instantiated altera_jtag_avalon_master \"jtag_mm1\" " "Jtag_mm1: \"soc_system\" instantiated altera_jtag_avalon_master \"jtag_mm1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998301198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998301266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8240_6315115977658312174.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8240_6315115977658312174.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8240_6315115977658312174.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8240_6315115977658312174.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998301266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'soc_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998301585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998301589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'soc_system_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'soc_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998301669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8240_6315115977658312174.dir/0005_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8240_6315115977658312174.dir/0005_onchip_memory_gen//soc_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8240_6315115977658312174.dir/0005_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8240_6315115977658312174.dir/0005_onchip_memory_gen//soc_system_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998301669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'soc_system_onchip_memory' " "Onchip_memory: Done RTL generation for module 'soc_system_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998302109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998302113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Top_alu_0: \"soc_system\" instantiated top_alu \"top_alu_0\" " "Top_alu_0: \"soc_system\" instantiated top_alu \"top_alu_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998302117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998305010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998306769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998311800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998312636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998313606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998317136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998317144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998317148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998317152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998317248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"jtag_mm1\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"jtag_mm1\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"jtag_mm1\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"jtag_mm1\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"jtag_mm1\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"jtag_mm1\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"jtag_mm1\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"jtag_mm1\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"jtag_mm1\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"jtag_mm1\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"jtag_mm1\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"jtag_mm1\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"jtag_mm1\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"jtag_mm1\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"jtag_mm1\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"jtag_mm1\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory_s1_translator\" " "Onchip_memory_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_h2f_axi_master_agent\" " "Hps_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory_s1_agent\" " "Onchip_memory_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory_s1_burst_adapter\" " "Onchip_memory_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998319393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_mm1_master_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"jtag_mm1_master_translator\" " "Jtag_mm1_master_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"jtag_mm1_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_mm1_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"jtag_mm1_master_agent\" " "Jtag_mm1_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"jtag_mm1_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"hps_h2f_lw_axi_master_wr_limiter\" " "Hps_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"hps_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998321177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998323142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998355976 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998356000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998356008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 53 modules, 121 files " "Soc_system: Done \"soc_system\" with 53 modules, 121 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998356008 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998358459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366310 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366310 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/mux.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1575998366314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arch " "Found design unit 1: mux-mux_arch" {  } { { "mux.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/mux.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366314 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10nano_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10nano_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10Nano_System-DE10Nano_arch " "Found design unit 1: DE10Nano_System-DE10Nano_arch" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 205 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366322 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10Nano_System " "Found entity 1: DE10Nano_System" {  } { { "DE10Nano_System.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/DE10Nano_System.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366326 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366353 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366353 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366353 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366353 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366353 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366353 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366424 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366424 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/soc_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/soc_system/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366469 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366501 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366501 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366501 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366501 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998366505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366537 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998366585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_PLL_using_AD1939_MCLK " "Found entity 1: soc_system_PLL_using_AD1939_MCLK" {  } { { "db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_pll_using_ad1939_mclk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_systemid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_systemid.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_SystemID " "Found entity 1: soc_system_SystemID" {  } { { "db/ip/soc_system/submodules/soc_system_systemid.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_systemid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps " "Found entity 1: soc_system_hps" {  } { { "db/ip/soc_system/submodules/soc_system_hps.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_fpga_interfaces " "Found entity 1: soc_system_hps_fpga_interfaces" {  } { { "db/ip/soc_system/submodules/soc_system_hps_fpga_interfaces.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_hps_io " "Found entity 1: soc_system_hps_hps_io" {  } { { "db/ip/soc_system/submodules/soc_system_hps_hps_io.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_hps_io_border " "Found entity 1: soc_system_hps_hps_io_border" {  } { { "db/ip/soc_system/submodules/soc_system_hps_hps_io_border.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_mm1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_mm1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_mm1 " "Found entity 1: soc_system_jtag_mm1" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_mm1_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_mm1_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_mm1_b2p_adapter " "Found entity 1: soc_system_jtag_mm1_b2p_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1_b2p_adapter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_mm1_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_mm1_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_mm1_p2b_adapter " "Found entity 1: soc_system_jtag_mm1_p2b_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1_p2b_adapter.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_mm1_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_mm1_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_mm1_timing_adt " "Found entity 1: soc_system_jtag_mm1_timing_adt" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_mm1_timing_adt.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_mm1_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366853 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366853 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366853 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366853 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998366893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998366897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366907 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998366911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998366911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366921 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998366993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998366993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998367014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998367014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367026 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998367030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998367030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367042 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998367042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998367042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_003_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367054 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_003 " "Found entity 2: soc_system_mm_interconnect_1_router_003" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998367054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575998367054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_005_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367066 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_005 " "Found entity 2: soc_system_mm_interconnect_1_router_005" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory " "Found entity 1: soc_system_onchip_memory" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory.v" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/soc_system_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367120 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "db/ip/soc_system/submodules/top.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575998367120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367120 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sum_unsigned alu.vhd(46) " "VHDL error at alu.vhd(46): object \"sum_unsigned\" is used but not declared" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 46 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1575998367120 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "std_logic_vector alu.vhd(46) " "VHDL Type Conversion error at alu.vhd(46): can't determine type of object or expression near text or symbol \"std_logic_vector\"" {  } { { "alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/alu.vhd" 46 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998367120 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/mc_gr/Desktop/EELE467_FinalProject/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575998367120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mc_gr/Desktop/EELE467_FinalProject/output_files/DE10Nano_System.map.smsg " "Generated suppressed messages file C:/Users/mc_gr/Desktop/EELE467_FinalProject/output_files/DE10Nano_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367250 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575998367629 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 10 10:19:27 2019 " "Processing ended: Tue Dec 10 10:19:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575998367629 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:33 " "Elapsed time: 00:02:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575998367629 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:47 " "Total CPU time (on all processors): 00:03:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575998367629 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998367629 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575998368276 ""}
