// Seed: 4033516470
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    output wand id_2,
    output tri1 id_3,
    output wor id_4,
    output tri0 id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri id_8,
    output tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    input wire id_12
    , id_26,
    input supply1 id_13,
    input wand id_14,
    output uwire id_15,
    output tri1 id_16,
    input wand id_17,
    input tri1 id_18,
    input wire id_19,
    input wor id_20,
    output wor id_21,
    input tri0 id_22,
    input supply1 id_23,
    output tri0 id_24
);
  supply0 id_27 = 1;
  assign id_5 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  wand  id_3,
    input  tri0  id_4,
    output wand  id_5,
    output tri1  id_6,
    input  wand  id_7,
    input  tri   id_8
    , id_13,
    input  uwire id_9,
    output tri0  id_10,
    input  tri   id_11
);
  wire id_14;
  wire id_15;
  wire id_16, id_17;
  module_0(
      id_6,
      id_11,
      id_6,
      id_5,
      id_5,
      id_5,
      id_8,
      id_5,
      id_2,
      id_10,
      id_9,
      id_9,
      id_3,
      id_0,
      id_1,
      id_6,
      id_10,
      id_7,
      id_1,
      id_4,
      id_2,
      id_6,
      id_3,
      id_0,
      id_10
  );
endmodule
