{"Source Block": ["hdl/library/axi_dmac/data_mover.v@237:255@HdlStmProcess", "  end else if (bl_ready) begin\n    bl_valid <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    active <= 1'b0;\n  end else if (req_valid == 1'b1 && req_ready == 1'b1) begin\n    active <= 1'b1;\n  end else if (last_load == 1'b1) begin\n    active <= 1'b0;\n  end\nend\n\nalways @(*)\nbegin\n  if (m_axi_valid == 1'b1 && (last == 1'b1 || early_tlast == 1'b1))\n    id_next <= inc_id(id);\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@181:200", "always @(posedge clk) begin\n  if (cmd_ready & cmd_valid)\n   cmd_d1 <= cmd;\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    active <= 1'b0;\n  end else begin\n    if (exec_cmd == 1'b1)\n      active <= 1'b1;\n    else if (sync_ready == 1'b1 && sync_valid == 1'b1)\n      active <= 1'b0;\n  end\nend\n\n// Load the interface configurations from the 'Configuration Write'\n// instruction\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n"], ["hdl/library/axi_dmac/data_mover.v@228:245", "  end else if (m_axi_valid == 1'b1) begin\n    beat_counter_minus_one <= beat_counter;\n  end\nend\n\nalways @(posedge clk) begin\n  if (last_load || early_tlast) begin\n    bl_valid <= 1'b1;\n    measured_last_burst_length <= beat_counter_minus_one;\n  end else if (bl_ready) begin\n    bl_valid <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    active <= 1'b0;\n  end else if (req_valid == 1'b1 && req_ready == 1'b1) begin\n"]], "Diff Content": {"Delete": [[242, "always @(posedge clk) begin\n"], [243, "  if (resetn == 1'b0) begin\n"], [244, "    active <= 1'b0;\n"], [245, "  end else if (req_valid == 1'b1 && req_ready == 1'b1) begin\n"], [246, "    active <= 1'b1;\n"], [247, "  end else if (last_load == 1'b1) begin\n"], [248, "    active <= 1'b0;\n"], [249, "  end\n"], [250, "end\n"]], "Add": []}}