var class_u_a_r_t___d___s_m_o_d_u_l_e =
[
    [ "UART_D_SMODULE.RTL", "class_u_a_r_t___d___s_m_o_d_u_l_e_1_1_r_t_l.html", null ],
    [ "clk", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#a50da91b765765ac486df1b41692e962f", null ],
    [ "g_address", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#abdd428974acbf08b924bc0481b45450b", null ],
    [ "g_buffer_width", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#aaf23aa6cb4b9fb1b19a2a932c2ecf8f0", null ],
    [ "g_clk_frequency", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#a9f9a5fd4521034f647e07e58f1f61931", null ],
    [ "g_data_width", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#a1d165d60a671987f9a0a2612ef43635e", null ],
    [ "g_msbf", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#a9793e3bf6202aaa86128797bb685b41c", null ],
    [ "g_parity_bit", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#a137e4bb1369fda51e47ac3cc9fee93ce", null ],
    [ "g_parity_even", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#a46d5cfd63e8c298984899ec43116a11b", null ],
    [ "g_stop_bits", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#a3e65d4180ee5c4031178b68f4fd94027", null ],
    [ "IEEE", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#ae4f03c286607f3181e16b9aa12d0c6d4", null ],
    [ "p_rx", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#ad19bfd7845041f4471e08d53a8dc2f78", null ],
    [ "p_rx_available", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#a00916c7f09384051bf1f31d479462ced", null ],
    [ "p_rx_error", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#a7135a4ec7b9c5d08111ef4900781f89a", null ],
    [ "p_tx", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#a4e59e69b8c9b75b171f6333929764d77", null ],
    [ "rst", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#ae106f17a2b73445119c8eb039d3e102e", null ],
    [ "sys_bus_i", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#a4963e5c98dbc97d69eaae7e81ab50421", null ],
    [ "sys_bus_o", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#aa8e747c848c25f68efaf90724f012c86", null ],
    [ "work", "class_u_a_r_t___d___s_m_o_d_u_l_e.html#a9f49de6f5eed5b4488cba6c9cdd1c215", null ]
];