Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 13 14:12:22 2021
| Host         : OliversXPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file temp_top_timing_summary_routed.rpt -pb temp_top_timing_summary_routed.pb -rpx temp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : temp_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.680        0.000                      0                  156        0.200        0.000                      0                  156        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.680        0.000                      0                  156        0.200        0.000                      0                  156        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 FSM/one_half_Hz_hb/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/roomTemp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.952ns (18.696%)  route 4.140ns (81.304%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.625     5.146    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  FSM/one_half_Hz_hb/count_reg[9]/Q
                         net (fo=2, routed)           0.835     6.438    FSM/one_half_Hz_hb/count_reg[9]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.562 r  FSM/one_half_Hz_hb/count[0]_i_8__0/O
                         net (fo=1, routed)           0.821     7.383    FSM/one_half_Hz_hb/count[0]_i_8__0_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  FSM/one_half_Hz_hb/count[0]_i_4__0/O
                         net (fo=1, routed)           1.198     8.705    FSM/one_half_Hz_hb/count[0]_i_4__0_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.829 r  FSM/one_half_Hz_hb/count[0]_i_1__0/O
                         net (fo=32, routed)          0.625     9.454    FSM/one_Hz_hb/halfHzbeat
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.124     9.578 r  FSM/one_Hz_hb/roomTemp[3]_i_1/O
                         net (fo=4, routed)           0.661    10.238    FSM/one_Hz_hb_n_0
    SLICE_X60Y20         FDRE                                         r  FSM/roomTemp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.507    14.848    FSM/sysclk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  FSM/roomTemp_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.918    FSM/roomTemp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 FSM/one_half_Hz_hb/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/roomTemp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.952ns (18.696%)  route 4.140ns (81.304%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.625     5.146    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  FSM/one_half_Hz_hb/count_reg[9]/Q
                         net (fo=2, routed)           0.835     6.438    FSM/one_half_Hz_hb/count_reg[9]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.562 r  FSM/one_half_Hz_hb/count[0]_i_8__0/O
                         net (fo=1, routed)           0.821     7.383    FSM/one_half_Hz_hb/count[0]_i_8__0_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  FSM/one_half_Hz_hb/count[0]_i_4__0/O
                         net (fo=1, routed)           1.198     8.705    FSM/one_half_Hz_hb/count[0]_i_4__0_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.829 r  FSM/one_half_Hz_hb/count[0]_i_1__0/O
                         net (fo=32, routed)          0.625     9.454    FSM/one_Hz_hb/halfHzbeat
    SLICE_X60Y17         LUT4 (Prop_lut4_I2_O)        0.124     9.578 r  FSM/one_Hz_hb/roomTemp[3]_i_1/O
                         net (fo=4, routed)           0.661    10.238    FSM/one_Hz_hb_n_0
    SLICE_X60Y20         FDRE                                         r  FSM/roomTemp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.507    14.848    FSM/sysclk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  FSM/roomTemp_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.918    FSM/roomTemp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 FSM/one_half_Hz_hb/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_half_Hz_hb/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.828ns (17.209%)  route 3.983ns (82.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.625     5.146    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  FSM/one_half_Hz_hb/count_reg[9]/Q
                         net (fo=2, routed)           0.835     6.438    FSM/one_half_Hz_hb/count_reg[9]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.562 r  FSM/one_half_Hz_hb/count[0]_i_8__0/O
                         net (fo=1, routed)           0.821     7.383    FSM/one_half_Hz_hb/count[0]_i_8__0_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  FSM/one_half_Hz_hb/count[0]_i_4__0/O
                         net (fo=1, routed)           1.198     8.705    FSM/one_half_Hz_hb/count[0]_i_4__0_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.829 r  FSM/one_half_Hz_hb/count[0]_i_1__0/O
                         net (fo=32, routed)          1.129     9.958    FSM/one_half_Hz_hb/halfHzbeat
    SLICE_X59Y17         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[0]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    FSM/one_half_Hz_hb/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 FSM/one_half_Hz_hb/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_half_Hz_hb/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.828ns (17.209%)  route 3.983ns (82.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.625     5.146    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  FSM/one_half_Hz_hb/count_reg[9]/Q
                         net (fo=2, routed)           0.835     6.438    FSM/one_half_Hz_hb/count_reg[9]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.562 r  FSM/one_half_Hz_hb/count[0]_i_8__0/O
                         net (fo=1, routed)           0.821     7.383    FSM/one_half_Hz_hb/count[0]_i_8__0_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  FSM/one_half_Hz_hb/count[0]_i_4__0/O
                         net (fo=1, routed)           1.198     8.705    FSM/one_half_Hz_hb/count[0]_i_4__0_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.829 r  FSM/one_half_Hz_hb/count[0]_i_1__0/O
                         net (fo=32, routed)          1.129     9.958    FSM/one_half_Hz_hb/halfHzbeat
    SLICE_X59Y17         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[1]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    FSM/one_half_Hz_hb/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 FSM/one_half_Hz_hb/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_half_Hz_hb/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.828ns (17.209%)  route 3.983ns (82.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.625     5.146    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  FSM/one_half_Hz_hb/count_reg[9]/Q
                         net (fo=2, routed)           0.835     6.438    FSM/one_half_Hz_hb/count_reg[9]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.562 r  FSM/one_half_Hz_hb/count[0]_i_8__0/O
                         net (fo=1, routed)           0.821     7.383    FSM/one_half_Hz_hb/count[0]_i_8__0_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  FSM/one_half_Hz_hb/count[0]_i_4__0/O
                         net (fo=1, routed)           1.198     8.705    FSM/one_half_Hz_hb/count[0]_i_4__0_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.829 r  FSM/one_half_Hz_hb/count[0]_i_1__0/O
                         net (fo=32, routed)          1.129     9.958    FSM/one_half_Hz_hb/halfHzbeat
    SLICE_X59Y17         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[2]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    FSM/one_half_Hz_hb/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 FSM/one_half_Hz_hb/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_half_Hz_hb/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.828ns (17.209%)  route 3.983ns (82.791%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.625     5.146    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  FSM/one_half_Hz_hb/count_reg[9]/Q
                         net (fo=2, routed)           0.835     6.438    FSM/one_half_Hz_hb/count_reg[9]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.562 r  FSM/one_half_Hz_hb/count[0]_i_8__0/O
                         net (fo=1, routed)           0.821     7.383    FSM/one_half_Hz_hb/count[0]_i_8__0_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  FSM/one_half_Hz_hb/count[0]_i_4__0/O
                         net (fo=1, routed)           1.198     8.705    FSM/one_half_Hz_hb/count[0]_i_4__0_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.829 r  FSM/one_half_Hz_hb/count[0]_i_1__0/O
                         net (fo=32, routed)          1.129     9.958    FSM/one_half_Hz_hb/halfHzbeat
    SLICE_X59Y17         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.510    14.851    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[3]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_R)       -0.429    14.661    FSM/one_half_Hz_hb/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  4.703    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 FSM/one_half_Hz_hb/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_half_Hz_hb/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 0.828ns (17.386%)  route 3.934ns (82.614%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.625     5.146    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  FSM/one_half_Hz_hb/count_reg[9]/Q
                         net (fo=2, routed)           0.835     6.438    FSM/one_half_Hz_hb/count_reg[9]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.562 r  FSM/one_half_Hz_hb/count[0]_i_8__0/O
                         net (fo=1, routed)           0.821     7.383    FSM/one_half_Hz_hb/count[0]_i_8__0_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  FSM/one_half_Hz_hb/count[0]_i_4__0/O
                         net (fo=1, routed)           1.198     8.705    FSM/one_half_Hz_hb/count[0]_i_4__0_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.829 r  FSM/one_half_Hz_hb/count[0]_i_1__0/O
                         net (fo=32, routed)          1.080     9.909    FSM/one_half_Hz_hb/halfHzbeat
    SLICE_X59Y18         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.508    14.849    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDRE (Setup_fdre_C_R)       -0.429    14.659    FSM/one_half_Hz_hb/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 FSM/one_half_Hz_hb/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_half_Hz_hb/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 0.828ns (17.386%)  route 3.934ns (82.614%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.625     5.146    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  FSM/one_half_Hz_hb/count_reg[9]/Q
                         net (fo=2, routed)           0.835     6.438    FSM/one_half_Hz_hb/count_reg[9]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.562 r  FSM/one_half_Hz_hb/count[0]_i_8__0/O
                         net (fo=1, routed)           0.821     7.383    FSM/one_half_Hz_hb/count[0]_i_8__0_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  FSM/one_half_Hz_hb/count[0]_i_4__0/O
                         net (fo=1, routed)           1.198     8.705    FSM/one_half_Hz_hb/count[0]_i_4__0_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.829 r  FSM/one_half_Hz_hb/count[0]_i_1__0/O
                         net (fo=32, routed)          1.080     9.909    FSM/one_half_Hz_hb/halfHzbeat
    SLICE_X59Y18         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.508    14.849    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDRE (Setup_fdre_C_R)       -0.429    14.659    FSM/one_half_Hz_hb/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 FSM/one_half_Hz_hb/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_half_Hz_hb/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 0.828ns (17.386%)  route 3.934ns (82.614%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.625     5.146    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  FSM/one_half_Hz_hb/count_reg[9]/Q
                         net (fo=2, routed)           0.835     6.438    FSM/one_half_Hz_hb/count_reg[9]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.562 r  FSM/one_half_Hz_hb/count[0]_i_8__0/O
                         net (fo=1, routed)           0.821     7.383    FSM/one_half_Hz_hb/count[0]_i_8__0_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  FSM/one_half_Hz_hb/count[0]_i_4__0/O
                         net (fo=1, routed)           1.198     8.705    FSM/one_half_Hz_hb/count[0]_i_4__0_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.829 r  FSM/one_half_Hz_hb/count[0]_i_1__0/O
                         net (fo=32, routed)          1.080     9.909    FSM/one_half_Hz_hb/halfHzbeat
    SLICE_X59Y18         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.508    14.849    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDRE (Setup_fdre_C_R)       -0.429    14.659    FSM/one_half_Hz_hb/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 FSM/one_half_Hz_hb/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_half_Hz_hb/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 0.828ns (17.386%)  route 3.934ns (82.614%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.625     5.146    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  FSM/one_half_Hz_hb/count_reg[9]/Q
                         net (fo=2, routed)           0.835     6.438    FSM/one_half_Hz_hb/count_reg[9]
    SLICE_X60Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.562 r  FSM/one_half_Hz_hb/count[0]_i_8__0/O
                         net (fo=1, routed)           0.821     7.383    FSM/one_half_Hz_hb/count[0]_i_8__0_n_0
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  FSM/one_half_Hz_hb/count[0]_i_4__0/O
                         net (fo=1, routed)           1.198     8.705    FSM/one_half_Hz_hb/count[0]_i_4__0_n_0
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.829 r  FSM/one_half_Hz_hb/count[0]_i_1__0/O
                         net (fo=32, routed)          1.080     9.909    FSM/one_half_Hz_hb/halfHzbeat
    SLICE_X59Y18         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.508    14.849    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X59Y18         FDRE (Setup_fdre_C_R)       -0.429    14.659    FSM/one_half_Hz_hb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  4.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 spot_Center/delayed_spot_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    spot_Center/sysclk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  spot_Center/delayed_spot_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  spot_Center/delayed_spot_in_reg/Q
                         net (fo=2, routed)           0.074     1.668    FSM/delayed_spot_in
    SLICE_X56Y16         LUT6 (Prop_lut6_I2_O)        0.098     1.766 r  FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    FSM/FSM_sequential_state[1]_i_1_n_0
    SLICE_X56Y16         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.830     1.957    FSM/sysclk_IBUF_BUFG
    SLICE_X56Y16         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X56Y16         FDRE (Hold_fdre_C_D)         0.120     1.566    FSM/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 FSM/roomTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/roomTemp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    FSM/sysclk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  FSM/roomTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  FSM/roomTemp_reg[2]/Q
                         net (fo=8, routed)           0.128     1.760    FSM/one_half_Hz_hb/Q[0]
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.805 r  FSM/one_half_Hz_hb/roomTemp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.805    FSM/roomTemp[3]
    SLICE_X61Y20         FDRE                                         r  FSM/roomTemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    FSM/sysclk_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  FSM/roomTemp_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.091     1.572    FSM/roomTemp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FSM/roomTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/roomTemp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.221%)  route 0.184ns (49.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.586     1.469    FSM/sysclk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  FSM/roomTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  FSM/roomTemp_reg[0]/Q
                         net (fo=7, routed)           0.184     1.794    FSM/one_Hz_hb/Q[0]
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.839 r  FSM/one_Hz_hb/roomTemp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    FSM/roomTemp[2]
    SLICE_X60Y20         FDRE                                         r  FSM/roomTemp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    FSM/sysclk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  FSM/roomTemp_reg[2]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.120     1.602    FSM/roomTemp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FSM/one_half_Hz_hb/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_half_Hz_hb/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.467    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  FSM/one_half_Hz_hb/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.725    FSM/one_half_Hz_hb/count_reg[23]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  FSM/one_half_Hz_hb/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.833    FSM/one_half_Hz_hb/count_reg[20]_i_1__0_n_4
    SLICE_X59Y22         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.851     1.978    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[23]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y22         FDRE (Hold_fdre_C_D)         0.105     1.572    FSM/one_half_Hz_hb/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 displayCtrl/one_kHz_beat/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayCtrl/one_kHz_beat/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.470    displayCtrl/one_kHz_beat/sysclk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  displayCtrl/one_kHz_beat/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.730    displayCtrl/one_kHz_beat/count_reg[15]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  displayCtrl/one_kHz_beat/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.838    displayCtrl/one_kHz_beat/count_reg[12]_i_1__1_n_4
    SLICE_X63Y19         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.856     1.983    displayCtrl/one_kHz_beat/sysclk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[15]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    displayCtrl/one_kHz_beat/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FSM/one_half_Hz_hb/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_half_Hz_hb/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.467    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  FSM/one_half_Hz_hb/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.728    FSM/one_half_Hz_hb/count_reg[19]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  FSM/one_half_Hz_hb/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.836    FSM/one_half_Hz_hb/count_reg[16]_i_1__0_n_4
    SLICE_X59Y21         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.852     1.979    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[19]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    FSM/one_half_Hz_hb/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FSM/one_half_Hz_hb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_half_Hz_hb/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.471    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  FSM/one_half_Hz_hb/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.732    FSM/one_half_Hz_hb/count_reg[3]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  FSM/one_half_Hz_hb/count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.840    FSM/one_half_Hz_hb/count_reg[0]_i_2__0_n_4
    SLICE_X59Y17         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.856     1.983    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    FSM/one_half_Hz_hb/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FSM/one_half_Hz_hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_half_Hz_hb/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.470    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  FSM/one_half_Hz_hb/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.731    FSM/one_half_Hz_hb/count_reg[7]
    SLICE_X59Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  FSM/one_half_Hz_hb/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    FSM/one_half_Hz_hb/count_reg[4]_i_1__0_n_4
    SLICE_X59Y18         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     1.982    FSM/one_half_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  FSM/one_half_Hz_hb/count_reg[7]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDRE (Hold_fdre_C_D)         0.105     1.575    FSM/one_half_Hz_hb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 displayCtrl/one_kHz_beat/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayCtrl/one_kHz_beat/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.471    displayCtrl/one_kHz_beat/sysclk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  displayCtrl/one_kHz_beat/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.732    displayCtrl/one_kHz_beat/count_reg[11]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  displayCtrl/one_kHz_beat/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.840    displayCtrl/one_kHz_beat/count_reg[8]_i_1__1_n_4
    SLICE_X63Y18         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     1.984    displayCtrl/one_kHz_beat/sysclk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    displayCtrl/one_kHz_beat/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 displayCtrl/one_kHz_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayCtrl/one_kHz_beat/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.590     1.473    displayCtrl/one_kHz_beat/sysclk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  displayCtrl/one_kHz_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.734    displayCtrl/one_kHz_beat/count_reg[3]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  displayCtrl/one_kHz_beat/count_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.842    displayCtrl/one_kHz_beat/count_reg[0]_i_2__1_n_4
    SLICE_X63Y16         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.859     1.986    displayCtrl/one_kHz_beat/sysclk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    displayCtrl/one_kHz_beat/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   FSM/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   FSM/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y15   FSM/one_Hz_hb/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   FSM/one_Hz_hb/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   FSM/one_Hz_hb/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   FSM/one_Hz_hb/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   FSM/one_Hz_hb/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   FSM/one_Hz_hb/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y18   FSM/one_Hz_hb/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   FSM/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   FSM/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   FSM/one_Hz_hb/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   FSM/one_Hz_hb/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   FSM/one_Hz_hb/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   FSM/one_Hz_hb/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   FSM/one_Hz_hb/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   FSM/one_Hz_hb/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   FSM/one_Hz_hb/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   FSM/one_Hz_hb/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   FSM/one_Hz_hb/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   FSM/one_Hz_hb/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   FSM/one_Hz_hb/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   FSM/one_Hz_hb/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   FSM/one_Hz_hb/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   FSM/one_Hz_hb/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   FSM/one_Hz_hb/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   FSM/one_Hz_hb/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   FSM/one_Hz_hb/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   FSM/one_Hz_hb/count_reg[3]/C



