
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c880.ckt: 0.0s 0.0s
T'111000111011111011000111010010111100111111000111010101010010 0'
T'111001110111110001100001100110000000111111000100010010100101 1'
T'111010010011110001000100000010011011110110111111001011011110 1'
T'011100011110100011110011000111010110111110101100011010100110 0'
T'111100000110000101000001010110000111111011011010010000100101 0'
T'011101010111100110100100101101000010100111001110111101101010 1'
T'100110110110011010111000101100111111110100001100001101100011 0'
T'111000101101010010010100110110110001010111011010101111111001 1'
T'111000001100001010101000100011011110110101101100111011101110 1'
T'111111010100011100001010100000011100011000001101101010100101 1'
T'011110110101110011001000000011001110011001001000101111101101 1'
T'111011011110101100111101001110000101001010000111100100000111 1'
T'111001000100111011101101000111000100100100110011001101000001 1'
T'010111111000100100001101111000010010101001111100010100010101 1'
T'110101101001111000011010010110110110111010101101100000011101 1'
T'111100111101101100011111001010111000101100011101100000100100 1'
T'101100000100010010100111111101111011010000101110100011110001 1'
T'111110110110010110111010100001011000010001000101110001011010 1'
T'111101100000101100011000101100000010000001011100011111001110 1'
T'011110010010011111011000001001101101000011110001111011011010 1'
T'011100001001110010010001000110110000000100010011000001101011 1'
T'101001001100100110111010011010010010001001001010111010011110 1'
T'011111001111001010101011100111001001101110011010010110010000 1'
T'111100000011011101111010111011011110110101001011100100101000 1'
T'110100111110011010110010100110010011001000010010001111101000 1'
T'100110000011111000001000101100011110101000100001100111000000 1'
T'111101111100001110010011011101110000111000011101000111111000 1'
T'111100110101111101100011111111000011101011011011100111000001 1'
T'110111011000011110001011001111010000100001011101100010111111 1'
T'001110111000011101010111001111110000100000000011011110011110 1'
T'001110110000111101011100001101010101000001001001010111010111 1'
T'000101110100011011110010101111110101001100000000001011110100 1'
T'101101010111100001001111100110011100101100100111001010110101 1'
T'101100010100011111011001000100001101111001001101101011111000 1'
T'010011100110001011000010011110100100011000101000100001000110 0'
T'100111110101011001010100011110111101000010111000101111100010 1'
T'000111111110011111011110111010101100111010110101001100111010 0'
T'001011000000111100101000111101110110010010010010001101110010 0'
T'000111110110100000011010111100111111100111110010011110101110 0'
T'110011101011101111101110100011100011000101111001111011001001 1'
T'100011111010001011000000110100111101000111111110001101110001 1'
T'100111111101010101001100001111110001011101000000100010110010 1'
T'001111100111110011010010100000011001110101000101011010000100 1'
T'001111100110100110111000000010110100011100111000000100110110 0'
T'110011101101010101111111110000000111110000101100011010101101 1'
T'100001110100011111100111000001011001011011010111000011011010 0'
T'111100110100001011001011110000000011101000110010001011001101 1'
T'101110110111111101111110011000100010111011100101101010101001 1'
T'101111010110111000000111011111100010101011000000001111101101 1'
T'111101011100110101110000011010000110011011001001001111100001 1'
T'001111111100001110010100111000010111001010000110111110010100 1'
T'100110110101111101111110000000001000101111100000010011010100 1'
T'111111010101111101111110000000001000101111100000010011010101 1'
T'011111111001101111010110000000011000100001000000010110010001 1'
T'010100101111100010000100010000110100110101101111001001111010 1'
T'101100110110110110001100000101011111110011110101110000100100 0'
T'101011000111110010011011111110111110011110101110011110001110 0'
T'011101111010000010100110010011100100001101101011001110101100 1'
T'101100100111100111110010011110111010101101111110000001011000 1'
T'011001100111101101001110001111111111000100010011001000111101 1'
T'011110010000111100011000001011000101100010010100101010101011 1'
T'010001100111101101010010000101100101001111000110110101101011 0'
T'110000010110001111010101100110111110011000010101000101011001 0'
T'101110010000101011010110001001100001001100010000001111010011 1'
T'110110110011110001001011110110001110100101000110110110001010 0'
T'110010001101010111001111010000001110100100101000011101000001 1'
T'000000010100110001101010100111000000000010001011100000010111 0'
T'001100100110110001000100101100110000011110101010100001010000 1'
T'110101010110111101010101010101001000011001010110100001011011 0'
T'001100000110100010000100010010010001000000101110100001001011 1'
T'010111111101001000100100100010010100101011100001001010100101 1'
T'111111110110110101101000100010101101111010101100100100000100 1'
T'101111110100100100001000110001111010001000101110001100011000 1'
T'101110010111111010010110011001111011001100001101100100011000 1'
T'001100110100100100011101101100001101011000011010101100010001 1'
T'111110010110110101100010001000001001011001011011001100111001 1'
T'000101011111110000000011001001100000111011001100001011001001 1'
T'001110110100111101011111011100100011011101111110001100000101 1'
T'101111110110111100000110101100100101111100001111100100000001 1'
T'101100010101101011101110100110100101100110101001001111010101 1'
T'111111111110000000010000001000100010101101001111001101011100 1'
T'000010000010010010101000000010100101001010101010101100000100 1'
T'100010110010111000000110011000100001001000111010010000011110 0'
T'111011010000110111100001110000000000111010111110001001011001 0'
T'011111010010101101000110110001010001011100011110101001000001 1'
T'000011110000111101110100010000110010100101010100101001100001 0'
T'000010000111110101010110111001000100110110101110101000100101 1'
T'000011010111101011110010110001011100111100011011110001010001 1'
T'000111010001110110100010100100010111001110100111001000111000 1'
T'101111010100111110000101010110111101010111101110111010110100 1'
T'100111101101111001101000110110111100100110001010000001111101 1'
T'000000110100110000100111101100111011101111101110111011110010 0'
T'001111010000011111010000000000110001001100111100000011110001 1'
T'111000110100110111101001000001000101000001111110110010000111 0'
T'111110010110110100101011111100010001101011111100001010001000 1'
T'110111111100001100111011100000110000101110100000111011010100 1'
T'101111110101101111011010011101010001111010011111101110000000 1'
T'111101111101111001010110100111000011011001010111101110100000 1'
T'001110011100101101001010111000001000101001101100000010101001 1'
T'101010001100110111101011100010100100111101101110100110101001 1'
T'110011001101010010101111001000000101111000110101100110000000 1'
T'110011101110001100001101011100000100010110000010001111110101 1'
T'111111111101101110100110011011100011011001010110100010111101 1'
T'011101000110101010011011001111010010010110010101011010101110 1'
T'100011001111011110011110111010110100101000101011001010010001 0'
T'001111111010101111100000110000001111101110010110000101110001 1'
T'100111011010101101001100110111100010011100101011101100000100 0'
T'110111001100000111001100111101010000011100010111110011010111 0'
T'110110100100001000011001001111000111110100100100011101010000 1'
T'000011110100101010100011010010111101100000111110111001101001 0'
T'000111011001011101111001010111110101110110100110010000010101 0'
T'011100100001100111011111101100100110000000100110010000001101 1'

#FAULT COVERAGE RESULTS :
#number of test vectors = 112
#total number of gate faults (uncollapsed) = 2104
#total number of detected faults = 1031
#total gate fault coverage = 49.00%
#number of equivalent gate faults (collapsed) = 2002
#number of equivalent detected faults = 1025
#equivalent gate fault coverage = 51.20%

#atpg: cputime for test pattern generation ../sample_circuits/c880.ckt: 0.9s 0.9s
