/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2014 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.5 last modified on Tuesday 7/29/14 09:09:34
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -C -S fxr_rx_hiarb -o /p/slx/pvesv/fxr_autogen/fxr /p/slx/pvesv/fxr_autogen/Fox_River/xml/300_Memory_Map.xml /p/slx/pvesv/fxr_autogen/Fox_River/xml/334_Memory_Map_RX_HIARB.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_FXR_RX_HIARB_SW_DEF
#define DEF_FXR_RX_HIARB_SW_DEF

#define FXR_NUM_CONTEXTS					256
#define FXR_NUM_PIDS						4096
#define FXR_MAX_CONTEXT						255
#define FXR_TX_CONTEXT_ENTRIES					128
#define FXR_TX_CONTEXT_MAX					127
#define FXR_RX_CONTEXT_ENTRIES					16
#define FXR_RX_CONTEXT_MAX					15
#define FXR_NUM_SL						32
#define FXR_MAX_SL						31
#define RX_HIARB_BASE						0
/*
* Table #3 of 334_Memory_Map_RX_HIARB.xml - rx_cfg_hiarb_credit_max
* Max credit settings for Address Translation Interface and Host 
* Interface.
*/
#define FXR_RX_CFG_HIARB_CREDIT_MAX				(FXR_RX_HIARB_CSRS + 0x000000000000)
#define FXR_RX_CFG_HIARB_CREDIT_MAX_RESETCSR			0x0000000000000000ull
#define FXR_RX_CFG_HIARB_CREDIT_MAX_AT_CREDIT_MAX_SHIFT		8
#define FXR_RX_CFG_HIARB_CREDIT_MAX_AT_CREDIT_MAX_MASK		0xFFull
#define FXR_RX_CFG_HIARB_CREDIT_MAX_AT_CREDIT_MAX_SMASK		0xFF00ull
#define FXR_RX_CFG_HIARB_CREDIT_MAX_HI_CREDIT_MAX_SHIFT		0
#define FXR_RX_CFG_HIARB_CREDIT_MAX_HI_CREDIT_MAX_MASK		0xFFull
#define FXR_RX_CFG_HIARB_CREDIT_MAX_HI_CREDIT_MAX_SMASK		0xFFull
/*
* Table #4 of 334_Memory_Map_RX_HIARB.xml - rx_cfg_hiarb_pcb_base
* Base address for the PCB in Host Memory.
*/
#define FXR_RX_CFG_HIARB_PCB_BASE				(FXR_RX_HIARB_CSRS + 0x000000000008)
#define FXR_RX_CFG_HIARB_PCB_BASE_RESETCSR			0x0000000000000000ull
#define FXR_RX_CFG_HIARB_PCB_BASE_PHYSICAL_SHIFT		57
#define FXR_RX_CFG_HIARB_PCB_BASE_PHYSICAL_MASK			0x1ull
#define FXR_RX_CFG_HIARB_PCB_BASE_PHYSICAL_SMASK		0x200000000000000ull
#define FXR_RX_CFG_HIARB_PCB_BASE_BASE_ADDRESS_SHIFT		0
#define FXR_RX_CFG_HIARB_PCB_BASE_BASE_ADDRESS_MASK		0x1FFFFFFFFFFFFFFull
#define FXR_RX_CFG_HIARB_PCB_BASE_BASE_ADDRESS_SMASK		0x1FFFFFFFFFFFFFFull
/*
* Table #5 of 334_Memory_Map_RX_HIARB.xml - rx_cfg_hiarb_cache_hints
* Settings for the cache hints to the Host Interface for various command type. 
* Each hint pair is of the form {Allocating L1, Temporal L1/LLC}.
*/
#define FXR_RX_CFG_HIARB_CACHE_HINTS				(FXR_RX_HIARB_CSRS + 0x000000000010)
#define FXR_RX_CFG_HIARB_CACHE_HINTS_RESETCSR			0x000020200001E448ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_WR_CREDIT_THRESH_SHIFT	40
#define FXR_RX_CFG_HIARB_CACHE_HINTS_WR_CREDIT_THRESH_MASK	0xFFull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_WR_CREDIT_THRESH_SMASK	0xFF0000000000ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_RD_CREDIT_THRESH_SHIFT	32
#define FXR_RX_CFG_HIARB_CACHE_HINTS_RD_CREDIT_THRESH_MASK	0xFFull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_RD_CREDIT_THRESH_SMASK	0xFF00000000ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_HFI_HINTS_SHIFT		16
#define FXR_RX_CFG_HIARB_CACHE_HINTS_HFI_HINTS_MASK		0x3ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_HFI_HINTS_SMASK		0x30000ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_CT_HINTS_SHIFT		14
#define FXR_RX_CFG_HIARB_CACHE_HINTS_CT_HINTS_MASK		0x3ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_CT_HINTS_SMASK		0xC000ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_EQ_HINTS_SHIFT		12
#define FXR_RX_CFG_HIARB_CACHE_HINTS_EQ_HINTS_MASK		0x3ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_EQ_HINTS_SMASK		0x3000ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_LARGE_WR_HINTS_SHIFT	10
#define FXR_RX_CFG_HIARB_CACHE_HINTS_LARGE_WR_HINTS_MASK	0x3ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_LARGE_WR_HINTS_SMASK	0xC00ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_LARGE_RD_HINTS_SHIFT	8
#define FXR_RX_CFG_HIARB_CACHE_HINTS_LARGE_RD_HINTS_MASK	0x3ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_LARGE_RD_HINTS_SMASK	0x300ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_MED_WR_HINTS_SHIFT		6
#define FXR_RX_CFG_HIARB_CACHE_HINTS_MED_WR_HINTS_MASK		0x3ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_MED_WR_HINTS_SMASK		0xC0ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_MED_RD_HINTS_SHIFT		4
#define FXR_RX_CFG_HIARB_CACHE_HINTS_MED_RD_HINTS_MASK		0x3ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_MED_RD_HINTS_SMASK		0x30ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_SMALL_WR_HINTS_SHIFT	2
#define FXR_RX_CFG_HIARB_CACHE_HINTS_SMALL_WR_HINTS_MASK	0x3ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_SMALL_WR_HINTS_SMASK	0xCull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_SMALL_RD_HINTS_SHIFT	0
#define FXR_RX_CFG_HIARB_CACHE_HINTS_SMALL_RD_HINTS_MASK	0x3ull
#define FXR_RX_CFG_HIARB_CACHE_HINTS_SMALL_RD_HINTS_SMASK	0x3ull
/*
* Table #6 of 334_Memory_Map_RX_HIARB.xml - rx_hiarb_error_mbe
* MBE error counts from all sources.
*/
#define FXR_RX_HIARB_ERROR_MBE					(FXR_RX_HIARB_CSRS + 0x000000000018)
#define FXR_RX_HIARB_ERROR_MBE_RESETCSR				0x0000000000000000ull
#define FXR_RX_HIARB_ERROR_MBE_MBE_CNT_SHIFT			17
#define FXR_RX_HIARB_ERROR_MBE_MBE_CNT_MASK			0xFFull
#define FXR_RX_HIARB_ERROR_MBE_MBE_CNT_SMASK			0x1FE0000ull
#define FXR_RX_HIARB_ERROR_MBE_SRC_INTERFACE_SHIFT		13
#define FXR_RX_HIARB_ERROR_MBE_SRC_INTERFACE_MASK		0xFull
#define FXR_RX_HIARB_ERROR_MBE_SRC_INTERFACE_SMASK		0x1E000ull
#define FXR_RX_HIARB_ERROR_MBE_QWORD_SHIFT			11
#define FXR_RX_HIARB_ERROR_MBE_QWORD_MASK			0x3ull
#define FXR_RX_HIARB_ERROR_MBE_QWORD_SMASK			0x1800ull
#define FXR_RX_HIARB_ERROR_MBE_ADDRESS_SHIFT			8
#define FXR_RX_HIARB_ERROR_MBE_ADDRESS_MASK			0x7ull
#define FXR_RX_HIARB_ERROR_MBE_ADDRESS_SMASK			0x700ull
#define FXR_RX_HIARB_ERROR_MBE_SYNDROME_SHIFT			0
#define FXR_RX_HIARB_ERROR_MBE_SYNDROME_MASK			0xFFull
#define FXR_RX_HIARB_ERROR_MBE_SYNDROME_SMASK			0xFFull

#endif 		/* DEF_FXR_RX_HIARB_SW_DEF */
