// Seed: 3756827629
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  inout wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_30;
  wor id_31 = 1'h0;
  assign id_3  = {1{1}};
  assign id_7  = id_4;
  assign id_31 = 1'b0;
  assign id_16 = id_22;
  assign id_28 = id_24;
  id_32(
      1 - id_30, 1, 1'b0, (1 | 1 | id_29)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  module_0(
      id_3,
      id_2,
      id_4,
      id_2,
      id_1,
      id_4,
      id_4,
      id_5,
      id_4,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_5,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_2,
      id_4,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
