---
layout: archive
title: "Publications ([Link](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9917492))"
permalink: /publications/
author_profile: true
---

Journal 
=================
[3] Zhong Gao, Jingchu He, Martin Fritz, Jiang Gong, Yiyu Shen, Zhirui Zong, Peng Chen, Gerd Spalink, Ben Eitel, Morteza S Alavi, Robert Bogdan Staszewski, Masoud Babaie, “A Low-Spur Fractional-N PLL Based on a Time-Mode Arithmetic Unit,” IEEE J. Solid-State Circuits (**JSSC**), vol. 58, no. 6, pp. 1552-1571, June 2023. ([Link](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9917492))

[2]

Conference 
==================
[5] Xiaolong Liu, Zhiqiang Huang, Jun Yin, Howard C Luong, “Magnetic-Tuning Millimeter-Wave CMOS Oscillators,” IEEE Custom Integrated Circuits Conference (CICC), April 2019  

[4] Zhiqiang Huang , Howard C. Luong, “An 82-to-108GHz -181dB-FOMT ADPLL Employing a DCO with Split-Transformer and Dual-Path Switched-Capacitor Ladder and a Clock-Skew-Sampling Delta-Sigma TDC,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers,  Feb. 2018  

[3] Zhiqiang Huang , Bingwei Jiang, Lianming Li, Howard C. Luong, “A 4.2μs-Settling-Time 3rd-Order 2.1GHz Phase-Noise-Rejection PLL Using a Cascaded Time-Amplified Clock-Skew Sub-Sampling DLL,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2016 

[2] Zhiqiang Huang , Howard C. Luong, “A Dithering-Less 54.79-to-63.16GHz DCO with 4-Hz Frequency Resolution Using An Exponentially-Scaling C-2C Switched-Capacitor Ladder,” IEEE Symposium on VLSI Circuits (VLSI), June 2015 

[1] Zhiqiang Huang , Howard C. Luong, Baoyong Chi, Zhihua Wang and Haikun Jia, “A 70.5-to-85.5GHz 65nm Phase-Locked Loop with Passive Scaling of Loop Filter,” IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2015 
