|2019510083_Ata_Can_Yaymaci_Deuniac
Q <= Instruction_Register:IR.q[10]
IR_out[0] <= Instruction_Register:IR.q[0]
IR_out[1] <= Instruction_Register:IR.q[1]
IR_out[2] <= Instruction_Register:IR.q[2]
IR_out[3] <= Instruction_Register:IR.q[3]
IR_out[4] <= Instruction_Register:IR.q[4]
IR_out[5] <= Instruction_Register:IR.q[5]
IR_out[6] <= Instruction_Register:IR.q[6]
IR_out[7] <= Instruction_Register:IR.q[7]
IR_out[8] <= Instruction_Register:IR.q[8]
IR_out[9] <= Instruction_Register:IR.q[9]
IR_out[10] <= Instruction_Register:IR.q[10]
LD_IR <= 2019510083_Ata_Can_Yaymaci_Control_Unit:CU.LD_IR
V_out <= Overflow_Register:OVR.q[0]
Clock => Overflow_Register:OVR.clock
Clock => Register:R0.clock
Clock => Register:R1.clock
Clock => Register:R2.clock
Clock => 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit.CLK
Clock => Register:INPR.clock
Clock => 2019510083_Ata_Can_Yaymaci_Control_Unit:CU.Clock
Clock => Instruction_Register:IR.clock
Clock => 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit.CLK
Clock => 2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit.CLK
Clock => Register:OUTR.clock
R0_out[0] <= Register:R0.q[0]
R0_out[1] <= Register:R0.q[1]
R0_out[2] <= Register:R0.q[2]
R0_out[3] <= Register:R0.q[3]
LD_Rd <= 2019510083_Ata_Can_Yaymaci_Control_Unit:CU.LD_Rd
Rd[0] <= 2019510083_Ata_Can_Yaymaci_Control_Unit:CU.Rd[0]
Rd[1] <= 2019510083_Ata_Can_Yaymaci_Control_Unit:CU.Rd[1]
Write_data[0] <= Deuniac_mux1:Write_Selection.result[0]
Write_data[1] <= Deuniac_mux1:Write_Selection.result[1]
Write_data[2] <= Deuniac_mux1:Write_Selection.result[2]
Write_data[3] <= Deuniac_mux1:Write_Selection.result[3]
R1_out[0] <= Register:R1.q[0]
R1_out[1] <= Register:R1.q[1]
R1_out[2] <= Register:R1.q[2]
R1_out[3] <= Register:R1.q[3]
R2_out[0] <= Register:R2.q[0]
R2_out[1] <= Register:R2.q[1]
R2_out[2] <= Register:R2.q[2]
R2_out[3] <= Register:R2.q[3]
S1S2[0] <= 2019510083_Ata_Can_Yaymaci_Control_Unit:CU.S1S2[0]
S1S2[1] <= 2019510083_Ata_Can_Yaymaci_Control_Unit:CU.S1S2[1]
S1S2[2] <= 2019510083_Ata_Can_Yaymaci_Control_Unit:CU.S1S2[2]
S1S2[3] <= 2019510083_Ata_Can_Yaymaci_Control_Unit:CU.S1S2[3]
DM_out[0] <= 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit.DM_out[0]
DM_out[1] <= 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit.DM_out[1]
DM_out[2] <= 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit.DM_out[2]
DM_out[3] <= 2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit.DM_out[3]
DM_out[4] <= <GND>
LD_AR <= 2019510083_Ata_Can_Yaymaci_Control_Unit:CU.LD_AR
Input[0] => Register:INPR.data[0]
Input[1] => Register:INPR.data[1]
Input[2] => Register:INPR.data[2]
Input[3] => Register:INPR.data[3]
LD_PC <= 2019510083_Ata_Can_Yaymaci_Control_Unit:CU.LD_PC
Write_PC[0] <= Deuniac_mux2:PC_select.result[0]
Write_PC[1] <= Deuniac_mux2:PC_select.result[1]
Write_PC[2] <= Deuniac_mux2:PC_select.result[2]
Write_PC[3] <= Deuniac_mux2:PC_select.result[3]
Write_PC[4] <= Deuniac_mux2:PC_select.result[4]
SM_out[0] <= 2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit.SM_out[0]
SM_out[1] <= 2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit.SM_out[1]
SM_out[2] <= 2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit.SM_out[2]
SM_out[3] <= 2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit.SM_out[3]
SM_out[4] <= 2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit.SM_out[4]
PC_out[0] <= 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit.PC_out[0]
PC_out[1] <= 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit.PC_out[1]
PC_out[2] <= 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit.PC_out[2]
PC_out[3] <= 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit.PC_out[3]
PC_out[4] <= 2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit.PC_out[4]
OUTR_out[0] <= Register:OUTR.q[0]
OUTR_out[1] <= Register:OUTR.q[1]
OUTR_out[2] <= Register:OUTR.q[2]
OUTR_out[3] <= Register:OUTR.q[3]
SC[0] <= Sequance[0].DB_MAX_OUTPUT_PORT_TYPE
SC[1] <= Sequance[1].DB_MAX_OUTPUT_PORT_TYPE
SC[2] <= Sequance[2].DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|Instruction_Register:IR
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
data[4] => lpm_counter:LPM_COUNTER_component.data[4]
data[5] => lpm_counter:LPM_COUNTER_component.data[5]
data[6] => lpm_counter:LPM_COUNTER_component.data[6]
data[7] => lpm_counter:LPM_COUNTER_component.data[7]
data[8] => lpm_counter:LPM_COUNTER_component.data[8]
data[9] => lpm_counter:LPM_COUNTER_component.data[9]
data[10] => lpm_counter:LPM_COUNTER_component.data[10]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]


|2019510083_Ata_Can_Yaymaci_Deuniac|Instruction_Register:IR|lpm_counter:LPM_COUNTER_component
clock => cntr_jdj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_jdj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_jdj:auto_generated.sload
data[0] => cntr_jdj:auto_generated.data[0]
data[1] => cntr_jdj:auto_generated.data[1]
data[2] => cntr_jdj:auto_generated.data[2]
data[3] => cntr_jdj:auto_generated.data[3]
data[4] => cntr_jdj:auto_generated.data[4]
data[5] => cntr_jdj:auto_generated.data[5]
data[6] => cntr_jdj:auto_generated.data[6]
data[7] => cntr_jdj:auto_generated.data[7]
data[8] => cntr_jdj:auto_generated.data[8]
data[9] => cntr_jdj:auto_generated.data[9]
data[10] => cntr_jdj:auto_generated.data[10]
cin => ~NO_FANOUT~
q[0] <= cntr_jdj:auto_generated.q[0]
q[1] <= cntr_jdj:auto_generated.q[1]
q[2] <= cntr_jdj:auto_generated.q[2]
q[3] <= cntr_jdj:auto_generated.q[3]
q[4] <= cntr_jdj:auto_generated.q[4]
q[5] <= cntr_jdj:auto_generated.q[5]
q[6] <= cntr_jdj:auto_generated.q[6]
q[7] <= cntr_jdj:auto_generated.q[7]
q[8] <= cntr_jdj:auto_generated.q[8]
q[9] <= cntr_jdj:auto_generated.q[9]
q[10] <= cntr_jdj:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|Instruction_Register:IR|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~37.IN1
data[0] => _~23.IN1
data[1] => _~22.IN1
data[2] => _~21.IN1
data[3] => _~20.IN1
data[4] => _~19.IN1
data[5] => _~18.IN1
data[6] => _~17.IN1
data[7] => _~16.IN1
data[8] => _~15.IN1
data[9] => _~14.IN1
data[10] => _~13.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sload => _~36.IN1
sload => counter_reg_bit[10]~13.IN1


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU
LD_AR <= LOAD_AR.DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION[0] => INScontrol1.IN0
INSTRUCTION[0] => Address[0].DATAIN
INSTRUCTION[0] => S1S2[0].DATAIN
INSTRUCTION[1] => INScontrol1.IN2
INSTRUCTION[1] => Address[1].DATAIN
INSTRUCTION[1] => S1S2[1].DATAIN
INSTRUCTION[2] => INScontrol1.IN1
INSTRUCTION[2] => Address[2].DATAIN
INSTRUCTION[2] => S1S2[2].DATAIN
INSTRUCTION[3] => INScontrol1.IN3
INSTRUCTION[3] => Address[3].DATAIN
INSTRUCTION[3] => S1S2[3].DATAIN
INSTRUCTION[4] => INScontrol1.IN5
INSTRUCTION[4] => Address[4].DATAIN
INSTRUCTION[4] => Rd[0].DATAIN
INSTRUCTION[5] => INScontrol1.IN4
INSTRUCTION[5] => Rd[1].DATAIN
INSTRUCTION[6] => lpm_decode2:Data_transfer.data[0]
INSTRUCTION[6] => lpm_decode1:Arithmetic_logic_op.data[0]
INSTRUCTION[6] => INScontrol1.IN6
INSTRUCTION[6] => lpm_decode2:Program_control.data[0]
INSTRUCTION[6] => OPR[0].DATAIN
INSTRUCTION[7] => lpm_decode2:Data_transfer.data[1]
INSTRUCTION[7] => lpm_decode1:Arithmetic_logic_op.data[1]
INSTRUCTION[7] => INScontrol1.IN7
INSTRUCTION[7] => lpm_decode2:Program_control.data[1]
INSTRUCTION[7] => OPR[1].DATAIN
INSTRUCTION[8] => lpm_decode0:decode1.data[0]
INSTRUCTION[8] => lpm_decode1:Arithmetic_logic_op.data[2]
INSTRUCTION[8] => INScontrol2.IN2
INSTRUCTION[8] => OPR[2].DATAIN
INSTRUCTION[9] => lpm_decode5:decode0.data[0]
INSTRUCTION[9] => INScontrol2.IN0
INSTRUCTION[9] => OPR[3].DATAIN
INSTRUCTION[10] => INScontrol2.IN1
INSTRUCTION[10] => lpm_decode4:Qselection.data[0]
Clock => lpm_counter0:Fetch_decode_execute.clock
LD_PC <= load_PC2.DB_MAX_OUTPUT_PORT_TYPE
V => inst37.IN1
INR_SP <= CAL2op.DB_MAX_OUTPUT_PORT_TYPE
DCR_SP <= RETop.DB_MAX_OUTPUT_PORT_TYPE
INR_PC <= T1.DB_MAX_OUTPUT_PORT_TYPE
In <= IO2op.DB_MAX_OUTPUT_PORT_TYPE
Out <= IO1op.DB_MAX_OUTPUT_PORT_TYPE
DMR <= inst14.DB_MAX_OUTPUT_PORT_TYPE
DMW <= DMW_open.DB_MAX_OUTPUT_PORT_TYPE
SMW <= CALop.DB_MAX_OUTPUT_PORT_TYPE
SMR <= RET2op.DB_MAX_OUTPUT_PORT_TYPE
LD_Rd <= inst1.DB_MAX_OUTPUT_PORT_TYPE
CLR_PC <= HLTop.DB_MAX_OUTPUT_PORT_TYPE
CLR_AR <= T0.DB_MAX_OUTPUT_PORT_TYPE
LD_IR <= T0.DB_MAX_OUTPUT_PORT_TYPE
Address[0] <= INSTRUCTION[0].DB_MAX_OUTPUT_PORT_TYPE
Address[1] <= INSTRUCTION[1].DB_MAX_OUTPUT_PORT_TYPE
Address[2] <= INSTRUCTION[2].DB_MAX_OUTPUT_PORT_TYPE
Address[3] <= INSTRUCTION[3].DB_MAX_OUTPUT_PORT_TYPE
Address[4] <= INSTRUCTION[4].DB_MAX_OUTPUT_PORT_TYPE
OPR[0] <= INSTRUCTION[6].DB_MAX_OUTPUT_PORT_TYPE
OPR[1] <= INSTRUCTION[7].DB_MAX_OUTPUT_PORT_TYPE
OPR[2] <= INSTRUCTION[8].DB_MAX_OUTPUT_PORT_TYPE
OPR[3] <= INSTRUCTION[9].DB_MAX_OUTPUT_PORT_TYPE
Rd[0] <= INSTRUCTION[4].DB_MAX_OUTPUT_PORT_TYPE
Rd[1] <= INSTRUCTION[5].DB_MAX_OUTPUT_PORT_TYPE
S1S2[0] <= INSTRUCTION[0].DB_MAX_OUTPUT_PORT_TYPE
S1S2[1] <= INSTRUCTION[1].DB_MAX_OUTPUT_PORT_TYPE
S1S2[2] <= INSTRUCTION[2].DB_MAX_OUTPUT_PORT_TYPE
S1S2[3] <= INSTRUCTION[3].DB_MAX_OUTPUT_PORT_TYPE
Sel_PC1 <= ainst58.DB_MAX_OUTPUT_PORT_TYPE
Sel_PC0 <= inast59.DB_MAX_OUTPUT_PORT_TYPE
Sel_write[0] <= inst56.DB_MAX_OUTPUT_PORT_TYPE
Sel_write[1] <= inst55.DB_MAX_OUTPUT_PORT_TYPE
Sel_write[2] <= inst57.DB_MAX_OUTPUT_PORT_TYPE
Sequance[0] <= Tselect[0].DB_MAX_OUTPUT_PORT_TYPE
Sequance[1] <= Tselect[1].DB_MAX_OUTPUT_PORT_TYPE
Sequance[2] <= Tselect[2].DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode2:Data_transfer
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode2:Data_transfer|lpm_decode:LPM_DECODE_component
data[0] => decode_7uf:auto_generated.data[0]
data[1] => decode_7uf:auto_generated.data[1]
enable => decode_7uf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_7uf:auto_generated.eq[0]
eq[1] <= decode_7uf:auto_generated.eq[1]
eq[2] <= decode_7uf:auto_generated.eq[2]
eq[3] <= decode_7uf:auto_generated.eq[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode2:Data_transfer|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode0:decode1
data[0] => lpm_decode:LPM_DECODE_component.data[0]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode0:decode1|lpm_decode:LPM_DECODE_component
data[0] => decode_4uf:auto_generated.data[0]
enable => decode_4uf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_4uf:auto_generated.eq[0]
eq[1] <= decode_4uf:auto_generated.eq[1]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode0:decode1|lpm_decode:LPM_DECODE_component|decode_4uf:auto_generated
data[0] => eq_node[1].IN0
data[0] => eq_node[0]~0.IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode5:decode0
data[0] => lpm_decode:LPM_DECODE_component.data[0]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode5:decode0|lpm_decode:LPM_DECODE_component
data[0] => decode_t9f:auto_generated.data[0]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_t9f:auto_generated.eq[0]
eq[1] <= decode_t9f:auto_generated.eq[1]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode5:decode0|lpm_decode:LPM_DECODE_component|decode_t9f:auto_generated
data[0] => eq_node[1].IN0
data[0] => eq_node[0]~0.IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode3:Tdecode
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode3:Tdecode|lpm_decode:LPM_DECODE_component
data[0] => decode_cuf:auto_generated.data[0]
data[1] => decode_cuf:auto_generated.data[1]
data[2] => decode_cuf:auto_generated.data[2]
enable => decode_cuf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_cuf:auto_generated.eq[0]
eq[1] <= decode_cuf:auto_generated.eq[1]
eq[2] <= decode_cuf:auto_generated.eq[2]
eq[3] <= decode_cuf:auto_generated.eq[3]
eq[4] <= decode_cuf:auto_generated.eq[4]
eq[5] <= decode_cuf:auto_generated.eq[5]
eq[6] <= decode_cuf:auto_generated.eq[6]
eq[7] <= decode_cuf:auto_generated.eq[7]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode3:Tdecode|lpm_decode:LPM_DECODE_component|decode_cuf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode28w[1]~1.IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1]~0.IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2]~0.IN0
data[1] => w_anode58w[2]~0.IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode28w[3]~0.IN0
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode1:Arithmetic_logic_op
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode1:Arithmetic_logic_op|lpm_decode:LPM_DECODE_component
data[0] => decode_cuf:auto_generated.data[0]
data[1] => decode_cuf:auto_generated.data[1]
data[2] => decode_cuf:auto_generated.data[2]
enable => decode_cuf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_cuf:auto_generated.eq[0]
eq[1] <= decode_cuf:auto_generated.eq[1]
eq[2] <= decode_cuf:auto_generated.eq[2]
eq[3] <= decode_cuf:auto_generated.eq[3]
eq[4] <= decode_cuf:auto_generated.eq[4]
eq[5] <= decode_cuf:auto_generated.eq[5]
eq[6] <= decode_cuf:auto_generated.eq[6]
eq[7] <= decode_cuf:auto_generated.eq[7]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode1:Arithmetic_logic_op|lpm_decode:LPM_DECODE_component|decode_cuf:auto_generated
data[0] => w_anode18w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode28w[1]~1.IN0
data[0] => w_anode38w[1].IN1
data[0] => w_anode48w[1]~1.IN0
data[0] => w_anode58w[1].IN1
data[0] => w_anode68w[1]~0.IN0
data[0] => w_anode78w[1].IN1
data[1] => w_anode18w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode28w[2].IN1
data[1] => w_anode38w[2].IN1
data[1] => w_anode48w[2]~0.IN0
data[1] => w_anode58w[2]~0.IN0
data[1] => w_anode68w[2].IN1
data[1] => w_anode78w[2].IN1
data[2] => w_anode18w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode28w[3]~0.IN0
data[2] => w_anode38w[3]~0.IN0
data[2] => w_anode48w[3].IN1
data[2] => w_anode58w[3].IN1
data[2] => w_anode68w[3].IN1
data[2] => w_anode78w[3].IN1
enable => w_anode18w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode28w[1].IN0
enable => w_anode38w[1].IN0
enable => w_anode48w[1].IN0
enable => w_anode58w[1].IN0
enable => w_anode68w[1].IN0
enable => w_anode78w[1].IN0
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode18w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode28w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode38w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode48w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode58w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode68w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode78w[3].DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute
clock => lpm_counter:LPM_COUNTER_component.clock
sclr => lpm_counter:LPM_COUNTER_component.sclr
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute|lpm_counter:LPM_COUNTER_component
clock => cntr_k6i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_k6i:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_k6i:auto_generated.q[0]
q[1] <= cntr_k6i:auto_generated.q[1]
q[2] <= cntr_k6i:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_counter0:Fetch_decode_execute|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~11.IN0
sclr => _~14.IN0


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode4:Qselection
data[0] => lpm_decode:LPM_DECODE_component.data[0]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode4:Qselection|lpm_decode:LPM_DECODE_component
data[0] => decode_t9f:auto_generated.data[0]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_t9f:auto_generated.eq[0]
eq[1] <= decode_t9f:auto_generated.eq[1]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode4:Qselection|lpm_decode:LPM_DECODE_component|decode_t9f:auto_generated
data[0] => eq_node[1].IN0
data[0] => eq_node[0]~0.IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode2:Program_control
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode2:Program_control|lpm_decode:LPM_DECODE_component
data[0] => decode_7uf:auto_generated.data[0]
data[1] => decode_7uf:auto_generated.data[1]
enable => decode_7uf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_7uf:auto_generated.eq[0]
eq[1] <= decode_7uf:auto_generated.eq[1]
eq[2] <= decode_7uf:auto_generated.eq[2]
eq[3] <= decode_7uf:auto_generated.eq[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_Control_Unit:CU|lpm_decode2:Program_control|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|Overflow_Register:OVR
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]


|2019510083_Ata_Can_Yaymaci_Deuniac|Overflow_Register:OVR|lpm_counter:LPM_COUNTER_component
clock => cntr_2cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_2cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_2cj:auto_generated.sload
data[0] => cntr_2cj:auto_generated.data[0]
cin => ~NO_FANOUT~
q[0] <= cntr_2cj:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|Overflow_Register:OVR|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated
clock => counter_reg_bit[0].CLK
cnt_en => _~7.IN1
data[0] => _~3.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sload => _~6.IN1
sload => counter_reg_bit[0]~3.IN1


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU
overflow <= ALU_mux0:inst1.result
Opr[0] => inst8[0].IN0
Opr[0] => inst9[0].IN0
Opr[0] => ALU_mux0:inst1.sel[0]
Opr[0] => ALU_mux1:inst2.sel[0]
Opr[1] => inst8[1].IN0
Opr[1] => inst9[1].IN0
Opr[1] => ALU_mux0:inst1.sel[1]
Opr[1] => ALU_mux1:inst2.sel[1]
Opr[2] => inst8[2].IN0
Opr[2] => inst9[2].IN0
Opr[2] => ALU_mux0:inst1.sel[2]
Opr[2] => ALU_mux1:inst2.sel[2]
Opr[3] => inst8[3].IN0
Opr[3] => inst9[3].IN0
InputA[0] => lpm_add_sub0:INC.dataa[0]
InputA[0] => lpm_add_sub0:ADD.dataa[0]
InputA[0] => lpm_clshift0:inst4.data[0]
InputA[0] => lpm_clshift1:inst5.data[0]
InputA[0] => and[0].IN0
InputA[0] => inst[0].IN0
InputA[0] => inst3[0].IN0
InputA[1] => lpm_add_sub0:INC.dataa[1]
InputA[1] => lpm_add_sub0:ADD.dataa[1]
InputA[1] => lpm_clshift0:inst4.data[1]
InputA[1] => lpm_clshift1:inst5.data[1]
InputA[1] => and[1].IN0
InputA[1] => inst[1].IN0
InputA[1] => inst3[1].IN0
InputA[2] => lpm_add_sub0:INC.dataa[2]
InputA[2] => lpm_add_sub0:ADD.dataa[2]
InputA[2] => lpm_clshift0:inst4.data[2]
InputA[2] => lpm_clshift1:inst5.data[2]
InputA[2] => and[2].IN0
InputA[2] => inst[2].IN0
InputA[2] => inst3[2].IN0
InputA[3] => lpm_add_sub0:INC.dataa[3]
InputA[3] => lpm_add_sub0:ADD.dataa[3]
InputA[3] => lpm_clshift0:inst4.data[3]
InputA[3] => lpm_clshift1:inst5.data[3]
InputA[3] => and[3].IN0
InputA[3] => inst[3].IN0
InputA[3] => inst3[3].IN0
InputB[0] => lpm_add_sub0:ADD.datab[0]
InputB[0] => and[0].IN1
InputB[0] => inst3[0].IN1
InputB[1] => lpm_add_sub0:ADD.datab[1]
InputB[1] => and[1].IN1
InputB[1] => inst3[1].IN1
InputB[2] => lpm_add_sub0:ADD.datab[2]
InputB[2] => and[2].IN1
InputB[2] => inst3[2].IN1
InputB[3] => lpm_add_sub0:ADD.datab[3]
InputB[3] => and[3].IN1
InputB[3] => inst3[3].IN1
ALU_Output[0] <= ALU_mux1:inst2.result[0]
ALU_Output[1] <= ALU_mux1:inst2.result[1]
ALU_Output[2] <= ALU_mux1:inst2.result[2]
ALU_Output[3] <= ALU_mux1:inst2.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux0:inst1
data0 => lpm_mux:LPM_MUX_component.data[0][0]
data1 => lpm_mux:LPM_MUX_component.data[1][0]
data2 => lpm_mux:LPM_MUX_component.data[2][0]
data3 => lpm_mux:LPM_MUX_component.data[3][0]
data4 => lpm_mux:LPM_MUX_component.data[4][0]
data5 => lpm_mux:LPM_MUX_component.data[5][0]
data6 => lpm_mux:LPM_MUX_component.data[6][0]
data7 => lpm_mux:LPM_MUX_component.data[7][0]
sel[0] => lpm_mux:LPM_MUX_component.sel[0]
sel[1] => lpm_mux:LPM_MUX_component.sel[1]
sel[2] => lpm_mux:LPM_MUX_component.sel[2]
result <= lpm_mux:LPM_MUX_component.result[0]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux0:inst1|lpm_mux:LPM_MUX_component
data[0][0] => mux_6qc:auto_generated.data[0]
data[1][0] => mux_6qc:auto_generated.data[1]
data[2][0] => mux_6qc:auto_generated.data[2]
data[3][0] => mux_6qc:auto_generated.data[3]
data[4][0] => mux_6qc:auto_generated.data[4]
data[5][0] => mux_6qc:auto_generated.data[5]
data[6][0] => mux_6qc:auto_generated.data[6]
data[7][0] => mux_6qc:auto_generated.data[7]
sel[0] => mux_6qc:auto_generated.sel[0]
sel[1] => mux_6qc:auto_generated.sel[1]
sel[2] => mux_6qc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_6qc:auto_generated.result[0]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux0:inst1|lpm_mux:LPM_MUX_component|mux_6qc:auto_generated
data[0] => _~24.IN0
data[0] => _~33.IN0
data[1] => _~22.IN0
data[2] => _~27.IN1
data[2] => _~36.IN1
data[3] => _~40.IN0
data[4] => _~2.IN0
data[4] => _~11.IN0
data[5] => _~0.IN0
data[6] => _~5.IN1
data[6] => _~14.IN1
data[7] => _~18.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[2] => result_node[0]~0.IN0
sel[2] => _~21.IN0


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:INC
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:INC|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_vui:auto_generated.dataa[0]
dataa[1] => add_sub_vui:auto_generated.dataa[1]
dataa[2] => add_sub_vui:auto_generated.dataa[2]
dataa[3] => add_sub_vui:auto_generated.dataa[3]
datab[0] => add_sub_vui:auto_generated.datab[0]
datab[1] => add_sub_vui:auto_generated.datab[1]
datab[2] => add_sub_vui:auto_generated.datab[2]
datab[3] => add_sub_vui:auto_generated.datab[3]
cin => add_sub_vui:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vui:auto_generated.result[0]
result[1] <= add_sub_vui:auto_generated.result[1]
result[2] <= add_sub_vui:auto_generated.result[2]
result[3] <= add_sub_vui:auto_generated.result[3]
cout <= <GND>
overflow <= add_sub_vui:auto_generated.overflow


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:INC|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated
cin => op_1.IN10
cin => op_1.IN11
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
overflow <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD
cin => lpm_add_sub:LPM_ADD_SUB_component.cin
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
overflow <= lpm_add_sub:LPM_ADD_SUB_component.overflow
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_vui:auto_generated.dataa[0]
dataa[1] => add_sub_vui:auto_generated.dataa[1]
dataa[2] => add_sub_vui:auto_generated.dataa[2]
dataa[3] => add_sub_vui:auto_generated.dataa[3]
datab[0] => add_sub_vui:auto_generated.datab[0]
datab[1] => add_sub_vui:auto_generated.datab[1]
datab[2] => add_sub_vui:auto_generated.datab[2]
datab[3] => add_sub_vui:auto_generated.datab[3]
cin => add_sub_vui:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vui:auto_generated.result[0]
result[1] <= add_sub_vui:auto_generated.result[1]
result[2] <= add_sub_vui:auto_generated.result[2]
result[3] <= add_sub_vui:auto_generated.result[3]
cout <= <GND>
overflow <= add_sub_vui:auto_generated.overflow


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_add_sub0:ADD|lpm_add_sub:LPM_ADD_SUB_component|add_sub_vui:auto_generated
cin => op_1.IN10
cin => op_1.IN11
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
overflow <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_clshift0:inst4
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
distance => lpm_clshift:LPM_CLSHIFT_component.distance[0]
overflow <= lpm_clshift:LPM_CLSHIFT_component.overflow
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_clshift0:inst4|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_tfc:auto_generated.data[0]
data[1] => lpm_clshift_tfc:auto_generated.data[1]
data[2] => lpm_clshift_tfc:auto_generated.data[2]
data[3] => lpm_clshift_tfc:auto_generated.data[3]
direction => ~NO_FANOUT~
distance[0] => lpm_clshift_tfc:auto_generated.distance[0]
overflow <= lpm_clshift_tfc:auto_generated.overflow
result[0] <= lpm_clshift_tfc:auto_generated.result[0]
result[1] <= lpm_clshift_tfc:auto_generated.result[1]
result[2] <= lpm_clshift_tfc:auto_generated.result[2]
result[3] <= lpm_clshift_tfc:auto_generated.result[3]
underflow <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_clshift0:inst4|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_tfc:auto_generated
data[0] => _~6.IN1
data[0] => sbit_w[4]~7.IN1
data[1] => _~5.IN1
data[1] => _~12.IN1
data[1] => sbit_w[5]~6.IN1
data[2] => _~4.IN1
data[2] => _~11.IN1
data[2] => sbit_w[6]~5.IN1
data[3] => ov_w[1]~0.IN1
data[3] => _~10.IN1
data[3] => sbit_w[7]~4.IN1
distance[0] => ov_w[1]~0.IN0
distance[0] => _~3.IN0
distance[0] => _~8.IN0
distance[0] => _~13.IN0
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= sbit_w[4].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[5].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[6].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[7].DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2
data0x[0] => lpm_mux:LPM_MUX_component.data[0][0]
data0x[1] => lpm_mux:LPM_MUX_component.data[0][1]
data0x[2] => lpm_mux:LPM_MUX_component.data[0][2]
data0x[3] => lpm_mux:LPM_MUX_component.data[0][3]
data1x[0] => lpm_mux:LPM_MUX_component.data[1][0]
data1x[1] => lpm_mux:LPM_MUX_component.data[1][1]
data1x[2] => lpm_mux:LPM_MUX_component.data[1][2]
data1x[3] => lpm_mux:LPM_MUX_component.data[1][3]
data2x[0] => lpm_mux:LPM_MUX_component.data[2][0]
data2x[1] => lpm_mux:LPM_MUX_component.data[2][1]
data2x[2] => lpm_mux:LPM_MUX_component.data[2][2]
data2x[3] => lpm_mux:LPM_MUX_component.data[2][3]
data3x[0] => lpm_mux:LPM_MUX_component.data[3][0]
data3x[1] => lpm_mux:LPM_MUX_component.data[3][1]
data3x[2] => lpm_mux:LPM_MUX_component.data[3][2]
data3x[3] => lpm_mux:LPM_MUX_component.data[3][3]
data4x[0] => lpm_mux:LPM_MUX_component.data[4][0]
data4x[1] => lpm_mux:LPM_MUX_component.data[4][1]
data4x[2] => lpm_mux:LPM_MUX_component.data[4][2]
data4x[3] => lpm_mux:LPM_MUX_component.data[4][3]
data5x[0] => lpm_mux:LPM_MUX_component.data[5][0]
data5x[1] => lpm_mux:LPM_MUX_component.data[5][1]
data5x[2] => lpm_mux:LPM_MUX_component.data[5][2]
data5x[3] => lpm_mux:LPM_MUX_component.data[5][3]
data6x[0] => lpm_mux:LPM_MUX_component.data[6][0]
data6x[1] => lpm_mux:LPM_MUX_component.data[6][1]
data6x[2] => lpm_mux:LPM_MUX_component.data[6][2]
data6x[3] => lpm_mux:LPM_MUX_component.data[6][3]
data7x[0] => lpm_mux:LPM_MUX_component.data[7][0]
data7x[1] => lpm_mux:LPM_MUX_component.data[7][1]
data7x[2] => lpm_mux:LPM_MUX_component.data[7][2]
data7x[3] => lpm_mux:LPM_MUX_component.data[7][3]
sel[0] => lpm_mux:LPM_MUX_component.sel[0]
sel[1] => lpm_mux:LPM_MUX_component.sel[1]
sel[2] => lpm_mux:LPM_MUX_component.sel[2]
result[0] <= lpm_mux:LPM_MUX_component.result[0]
result[1] <= lpm_mux:LPM_MUX_component.result[1]
result[2] <= lpm_mux:LPM_MUX_component.result[2]
result[3] <= lpm_mux:LPM_MUX_component.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component
data[0][0] => mux_9qc:auto_generated.data[0]
data[0][1] => mux_9qc:auto_generated.data[1]
data[0][2] => mux_9qc:auto_generated.data[2]
data[0][3] => mux_9qc:auto_generated.data[3]
data[1][0] => mux_9qc:auto_generated.data[4]
data[1][1] => mux_9qc:auto_generated.data[5]
data[1][2] => mux_9qc:auto_generated.data[6]
data[1][3] => mux_9qc:auto_generated.data[7]
data[2][0] => mux_9qc:auto_generated.data[8]
data[2][1] => mux_9qc:auto_generated.data[9]
data[2][2] => mux_9qc:auto_generated.data[10]
data[2][3] => mux_9qc:auto_generated.data[11]
data[3][0] => mux_9qc:auto_generated.data[12]
data[3][1] => mux_9qc:auto_generated.data[13]
data[3][2] => mux_9qc:auto_generated.data[14]
data[3][3] => mux_9qc:auto_generated.data[15]
data[4][0] => mux_9qc:auto_generated.data[16]
data[4][1] => mux_9qc:auto_generated.data[17]
data[4][2] => mux_9qc:auto_generated.data[18]
data[4][3] => mux_9qc:auto_generated.data[19]
data[5][0] => mux_9qc:auto_generated.data[20]
data[5][1] => mux_9qc:auto_generated.data[21]
data[5][2] => mux_9qc:auto_generated.data[22]
data[5][3] => mux_9qc:auto_generated.data[23]
data[6][0] => mux_9qc:auto_generated.data[24]
data[6][1] => mux_9qc:auto_generated.data[25]
data[6][2] => mux_9qc:auto_generated.data[26]
data[6][3] => mux_9qc:auto_generated.data[27]
data[7][0] => mux_9qc:auto_generated.data[28]
data[7][1] => mux_9qc:auto_generated.data[29]
data[7][2] => mux_9qc:auto_generated.data[30]
data[7][3] => mux_9qc:auto_generated.data[31]
sel[0] => mux_9qc:auto_generated.sel[0]
sel[1] => mux_9qc:auto_generated.sel[1]
sel[2] => mux_9qc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9qc:auto_generated.result[0]
result[1] <= mux_9qc:auto_generated.result[1]
result[2] <= mux_9qc:auto_generated.result[2]
result[3] <= mux_9qc:auto_generated.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|ALU_mux1:inst2|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated
data[0] => _~153.IN0
data[0] => _~162.IN0
data[1] => _~110.IN0
data[1] => _~119.IN0
data[2] => _~67.IN0
data[2] => _~76.IN0
data[3] => _~24.IN0
data[3] => _~33.IN0
data[4] => _~151.IN0
data[5] => _~108.IN0
data[6] => _~65.IN0
data[7] => _~22.IN0
data[8] => _~156.IN1
data[8] => _~165.IN1
data[9] => _~113.IN1
data[9] => _~122.IN1
data[10] => _~70.IN1
data[10] => _~79.IN1
data[11] => _~27.IN1
data[11] => _~36.IN1
data[12] => _~169.IN0
data[13] => _~126.IN0
data[14] => _~83.IN0
data[15] => _~40.IN0
data[16] => _~131.IN0
data[16] => _~140.IN0
data[17] => _~88.IN0
data[17] => _~97.IN0
data[18] => _~45.IN0
data[18] => _~54.IN0
data[19] => _~2.IN0
data[19] => _~11.IN0
data[20] => _~129.IN0
data[21] => _~86.IN0
data[22] => _~43.IN0
data[23] => _~0.IN0
data[24] => _~134.IN1
data[24] => _~143.IN1
data[25] => _~91.IN1
data[25] => _~100.IN1
data[26] => _~48.IN1
data[26] => _~57.IN1
data[27] => _~5.IN1
data[27] => _~14.IN1
data[28] => _~147.IN0
data[29] => _~104.IN0
data[30] => _~61.IN0
data[31] => _~18.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~86.IN1
sel[0] => _~89.IN0
sel[0] => _~91.IN0
sel[0] => _~98.IN0
sel[0] => _~100.IN0
sel[0] => _~103.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~120.IN0
sel[0] => _~122.IN0
sel[0] => _~125.IN0
sel[0] => _~43.IN1
sel[0] => _~46.IN0
sel[0] => _~48.IN0
sel[0] => _~55.IN0
sel[0] => _~57.IN0
sel[0] => _~60.IN0
sel[0] => _~65.IN1
sel[0] => _~68.IN0
sel[0] => _~70.IN0
sel[0] => _~77.IN0
sel[0] => _~79.IN0
sel[0] => _~82.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[0] => _~129.IN1
sel[0] => _~132.IN0
sel[0] => _~134.IN0
sel[0] => _~141.IN0
sel[0] => _~143.IN0
sel[0] => _~146.IN0
sel[0] => _~151.IN1
sel[0] => _~154.IN0
sel[0] => _~156.IN0
sel[0] => _~163.IN0
sel[0] => _~165.IN0
sel[0] => _~168.IN0
sel[1] => _~87.IN0
sel[1] => _~92.IN0
sel[1] => _~96.IN0
sel[1] => _~101.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~118.IN0
sel[1] => _~123.IN0
sel[1] => _~44.IN0
sel[1] => _~49.IN0
sel[1] => _~53.IN0
sel[1] => _~58.IN0
sel[1] => _~66.IN0
sel[1] => _~71.IN0
sel[1] => _~75.IN0
sel[1] => _~80.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~130.IN0
sel[1] => _~135.IN0
sel[1] => _~139.IN0
sel[1] => _~144.IN0
sel[1] => _~152.IN0
sel[1] => _~157.IN0
sel[1] => _~161.IN0
sel[1] => _~166.IN0
sel[2] => result_node[3]~0.IN0
sel[2] => _~21.IN0
sel[2] => result_node[2]~2.IN0
sel[2] => _~64.IN0
sel[2] => result_node[1]~4.IN0
sel[2] => _~107.IN0
sel[2] => result_node[0]~6.IN0
sel[2] => _~150.IN0


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_clshift1:inst5
data[0] => lpm_clshift:LPM_CLSHIFT_component.data[0]
data[1] => lpm_clshift:LPM_CLSHIFT_component.data[1]
data[2] => lpm_clshift:LPM_CLSHIFT_component.data[2]
data[3] => lpm_clshift:LPM_CLSHIFT_component.data[3]
distance => lpm_clshift:LPM_CLSHIFT_component.distance[0]
result[0] <= lpm_clshift:LPM_CLSHIFT_component.result[0]
result[1] <= lpm_clshift:LPM_CLSHIFT_component.result[1]
result[2] <= lpm_clshift:LPM_CLSHIFT_component.result[2]
result[3] <= lpm_clshift:LPM_CLSHIFT_component.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_clshift1:inst5|lpm_clshift:LPM_CLSHIFT_component
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_aic:auto_generated.data[0]
data[1] => lpm_clshift_aic:auto_generated.data[1]
data[2] => lpm_clshift_aic:auto_generated.data[2]
data[3] => lpm_clshift_aic:auto_generated.data[3]
direction => lpm_clshift_aic:auto_generated.direction
distance[0] => lpm_clshift_aic:auto_generated.distance[0]
overflow <= <GND>
result[0] <= lpm_clshift_aic:auto_generated.result[0]
result[1] <= lpm_clshift_aic:auto_generated.result[1]
result[2] <= lpm_clshift_aic:auto_generated.result[2]
result[3] <= lpm_clshift_aic:auto_generated.result[3]
underflow <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_ALU:ALU|lpm_clshift1:inst5|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_aic:auto_generated
data[0] => _~5.IN1
data[0] => sbit_w[4]~7.IN1
data[1] => _~4.IN1
data[1] => _~11.IN1
data[1] => sbit_w[5]~6.IN1
data[2] => _~3.IN1
data[2] => _~10.IN1
data[2] => sbit_w[6]~5.IN1
data[3] => _~9.IN1
data[3] => sbit_w[7]~4.IN1
direction => _~1.IN0
direction => _~7.IN1
distance[0] => _~2.IN0
distance[0] => _~7.IN0
distance[0] => _~12.IN0
result[0] <= sbit_w[4].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[5].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[6].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[7].DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:S1_select
data0x[0] => lpm_mux:LPM_MUX_component.data[0][0]
data0x[1] => lpm_mux:LPM_MUX_component.data[0][1]
data0x[2] => lpm_mux:LPM_MUX_component.data[0][2]
data0x[3] => lpm_mux:LPM_MUX_component.data[0][3]
data1x[0] => lpm_mux:LPM_MUX_component.data[1][0]
data1x[1] => lpm_mux:LPM_MUX_component.data[1][1]
data1x[2] => lpm_mux:LPM_MUX_component.data[1][2]
data1x[3] => lpm_mux:LPM_MUX_component.data[1][3]
data2x[0] => lpm_mux:LPM_MUX_component.data[2][0]
data2x[1] => lpm_mux:LPM_MUX_component.data[2][1]
data2x[2] => lpm_mux:LPM_MUX_component.data[2][2]
data2x[3] => lpm_mux:LPM_MUX_component.data[2][3]
sel[0] => lpm_mux:LPM_MUX_component.sel[0]
sel[1] => lpm_mux:LPM_MUX_component.sel[1]
result[0] <= lpm_mux:LPM_MUX_component.result[0]
result[1] <= lpm_mux:LPM_MUX_component.result[1]
result[2] <= lpm_mux:LPM_MUX_component.result[2]
result[3] <= lpm_mux:LPM_MUX_component.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:S1_select|lpm_mux:LPM_MUX_component
data[0][0] => mux_3qc:auto_generated.data[0]
data[0][1] => mux_3qc:auto_generated.data[1]
data[0][2] => mux_3qc:auto_generated.data[2]
data[0][3] => mux_3qc:auto_generated.data[3]
data[1][0] => mux_3qc:auto_generated.data[4]
data[1][1] => mux_3qc:auto_generated.data[5]
data[1][2] => mux_3qc:auto_generated.data[6]
data[1][3] => mux_3qc:auto_generated.data[7]
data[2][0] => mux_3qc:auto_generated.data[8]
data[2][1] => mux_3qc:auto_generated.data[9]
data[2][2] => mux_3qc:auto_generated.data[10]
data[2][3] => mux_3qc:auto_generated.data[11]
sel[0] => mux_3qc:auto_generated.sel[0]
sel[1] => mux_3qc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3qc:auto_generated.result[0]
result[1] <= mux_3qc:auto_generated.result[1]
result[2] <= mux_3qc:auto_generated.result[2]
result[3] <= mux_3qc:auto_generated.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:S1_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data1_wire[0].IN0
data[5] => data1_wire[1].IN0
data[6] => data1_wire[2].IN0
data[7] => data1_wire[3].IN0
data[8] => data2_wire[0].IN0
data[9] => data2_wire[1].IN0
data[10] => data2_wire[2].IN0
data[11] => data2_wire[3].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[3]~0.IN0
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _~4.IN0


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:R0
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:R0|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:R0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_decode6:Load_Rd
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
enable => lpm_decode:LPM_DECODE_component.enable
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_decode6:Load_Rd|lpm_decode:LPM_DECODE_component
data[0] => decode_7uf:auto_generated.data[0]
data[1] => decode_7uf:auto_generated.data[1]
enable => decode_7uf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_7uf:auto_generated.eq[0]
eq[1] <= decode_7uf:auto_generated.eq[1]
eq[2] <= decode_7uf:auto_generated.eq[2]
eq[3] <= decode_7uf:auto_generated.eq[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_decode6:Load_Rd|lpm_decode:LPM_DECODE_component|decode_7uf:auto_generated
data[0] => w_anode14w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode22w[1]~0.IN0
data[0] => w_anode30w[1].IN1
data[1] => w_anode14w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode22w[2].IN1
data[1] => w_anode30w[2].IN1
enable => w_anode14w[1].IN0
enable => w_anode1w[1].IN0
enable => w_anode22w[1].IN0
enable => w_anode30w[1].IN0
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode14w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode22w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux1:Write_Selection
data0x[0] => lpm_mux:LPM_MUX_component.data[0][0]
data0x[1] => lpm_mux:LPM_MUX_component.data[0][1]
data0x[2] => lpm_mux:LPM_MUX_component.data[0][2]
data0x[3] => lpm_mux:LPM_MUX_component.data[0][3]
data1x[0] => lpm_mux:LPM_MUX_component.data[1][0]
data1x[1] => lpm_mux:LPM_MUX_component.data[1][1]
data1x[2] => lpm_mux:LPM_MUX_component.data[1][2]
data1x[3] => lpm_mux:LPM_MUX_component.data[1][3]
data2x[0] => lpm_mux:LPM_MUX_component.data[2][0]
data2x[1] => lpm_mux:LPM_MUX_component.data[2][1]
data2x[2] => lpm_mux:LPM_MUX_component.data[2][2]
data2x[3] => lpm_mux:LPM_MUX_component.data[2][3]
data3x[0] => lpm_mux:LPM_MUX_component.data[3][0]
data3x[1] => lpm_mux:LPM_MUX_component.data[3][1]
data3x[2] => lpm_mux:LPM_MUX_component.data[3][2]
data3x[3] => lpm_mux:LPM_MUX_component.data[3][3]
data4x[0] => lpm_mux:LPM_MUX_component.data[4][0]
data4x[1] => lpm_mux:LPM_MUX_component.data[4][1]
data4x[2] => lpm_mux:LPM_MUX_component.data[4][2]
data4x[3] => lpm_mux:LPM_MUX_component.data[4][3]
data5x[0] => lpm_mux:LPM_MUX_component.data[5][0]
data5x[1] => lpm_mux:LPM_MUX_component.data[5][1]
data5x[2] => lpm_mux:LPM_MUX_component.data[5][2]
data5x[3] => lpm_mux:LPM_MUX_component.data[5][3]
sel[0] => lpm_mux:LPM_MUX_component.sel[0]
sel[1] => lpm_mux:LPM_MUX_component.sel[1]
sel[2] => lpm_mux:LPM_MUX_component.sel[2]
result[0] <= lpm_mux:LPM_MUX_component.result[0]
result[1] <= lpm_mux:LPM_MUX_component.result[1]
result[2] <= lpm_mux:LPM_MUX_component.result[2]
result[3] <= lpm_mux:LPM_MUX_component.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component
data[0][0] => mux_7qc:auto_generated.data[0]
data[0][1] => mux_7qc:auto_generated.data[1]
data[0][2] => mux_7qc:auto_generated.data[2]
data[0][3] => mux_7qc:auto_generated.data[3]
data[1][0] => mux_7qc:auto_generated.data[4]
data[1][1] => mux_7qc:auto_generated.data[5]
data[1][2] => mux_7qc:auto_generated.data[6]
data[1][3] => mux_7qc:auto_generated.data[7]
data[2][0] => mux_7qc:auto_generated.data[8]
data[2][1] => mux_7qc:auto_generated.data[9]
data[2][2] => mux_7qc:auto_generated.data[10]
data[2][3] => mux_7qc:auto_generated.data[11]
data[3][0] => mux_7qc:auto_generated.data[12]
data[3][1] => mux_7qc:auto_generated.data[13]
data[3][2] => mux_7qc:auto_generated.data[14]
data[3][3] => mux_7qc:auto_generated.data[15]
data[4][0] => mux_7qc:auto_generated.data[16]
data[4][1] => mux_7qc:auto_generated.data[17]
data[4][2] => mux_7qc:auto_generated.data[18]
data[4][3] => mux_7qc:auto_generated.data[19]
data[5][0] => mux_7qc:auto_generated.data[20]
data[5][1] => mux_7qc:auto_generated.data[21]
data[5][2] => mux_7qc:auto_generated.data[22]
data[5][3] => mux_7qc:auto_generated.data[23]
sel[0] => mux_7qc:auto_generated.sel[0]
sel[1] => mux_7qc:auto_generated.sel[1]
sel[2] => mux_7qc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7qc:auto_generated.result[0]
result[1] <= mux_7qc:auto_generated.result[1]
result[2] <= mux_7qc:auto_generated.result[2]
result[3] <= mux_7qc:auto_generated.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux1:Write_Selection|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated
data[0] => _~153.IN0
data[0] => _~162.IN0
data[1] => _~110.IN0
data[1] => _~119.IN0
data[2] => _~67.IN0
data[2] => _~76.IN0
data[3] => _~24.IN0
data[3] => _~33.IN0
data[4] => _~151.IN0
data[5] => _~108.IN0
data[6] => _~65.IN0
data[7] => _~22.IN0
data[8] => _~156.IN1
data[8] => _~165.IN1
data[9] => _~113.IN1
data[9] => _~122.IN1
data[10] => _~70.IN1
data[10] => _~79.IN1
data[11] => _~27.IN1
data[11] => _~36.IN1
data[12] => _~169.IN0
data[13] => _~126.IN0
data[14] => _~83.IN0
data[15] => _~40.IN0
data[16] => _~131.IN0
data[16] => _~140.IN0
data[17] => _~88.IN0
data[17] => _~97.IN0
data[18] => _~45.IN0
data[18] => _~54.IN0
data[19] => _~2.IN0
data[19] => _~11.IN0
data[20] => _~129.IN0
data[21] => _~86.IN0
data[22] => _~43.IN0
data[23] => _~0.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~86.IN1
sel[0] => _~89.IN0
sel[0] => _~91.IN0
sel[0] => _~98.IN0
sel[0] => _~100.IN0
sel[0] => _~103.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~120.IN0
sel[0] => _~122.IN0
sel[0] => _~125.IN0
sel[0] => _~43.IN1
sel[0] => _~46.IN0
sel[0] => _~48.IN0
sel[0] => _~55.IN0
sel[0] => _~57.IN0
sel[0] => _~60.IN0
sel[0] => _~65.IN1
sel[0] => _~68.IN0
sel[0] => _~70.IN0
sel[0] => _~77.IN0
sel[0] => _~79.IN0
sel[0] => _~82.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[0] => _~129.IN1
sel[0] => _~132.IN0
sel[0] => _~134.IN0
sel[0] => _~141.IN0
sel[0] => _~143.IN0
sel[0] => _~146.IN0
sel[0] => _~151.IN1
sel[0] => _~154.IN0
sel[0] => _~156.IN0
sel[0] => _~163.IN0
sel[0] => _~165.IN0
sel[0] => _~168.IN0
sel[1] => _~87.IN0
sel[1] => _~92.IN0
sel[1] => _~96.IN0
sel[1] => _~101.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~118.IN0
sel[1] => _~123.IN0
sel[1] => _~44.IN0
sel[1] => _~49.IN0
sel[1] => _~53.IN0
sel[1] => _~58.IN0
sel[1] => _~66.IN0
sel[1] => _~71.IN0
sel[1] => _~75.IN0
sel[1] => _~80.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~130.IN0
sel[1] => _~135.IN0
sel[1] => _~139.IN0
sel[1] => _~144.IN0
sel[1] => _~152.IN0
sel[1] => _~157.IN0
sel[1] => _~161.IN0
sel[1] => _~166.IN0
sel[2] => result_node[3]~0.IN0
sel[2] => _~21.IN0
sel[2] => result_node[2]~2.IN0
sel[2] => _~64.IN0
sel[2] => result_node[1]~4.IN0
sel[2] => _~107.IN0
sel[2] => result_node[0]~6.IN0
sel[2] => _~150.IN0


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:Rd_select
data0x[0] => lpm_mux:LPM_MUX_component.data[0][0]
data0x[1] => lpm_mux:LPM_MUX_component.data[0][1]
data0x[2] => lpm_mux:LPM_MUX_component.data[0][2]
data0x[3] => lpm_mux:LPM_MUX_component.data[0][3]
data1x[0] => lpm_mux:LPM_MUX_component.data[1][0]
data1x[1] => lpm_mux:LPM_MUX_component.data[1][1]
data1x[2] => lpm_mux:LPM_MUX_component.data[1][2]
data1x[3] => lpm_mux:LPM_MUX_component.data[1][3]
data2x[0] => lpm_mux:LPM_MUX_component.data[2][0]
data2x[1] => lpm_mux:LPM_MUX_component.data[2][1]
data2x[2] => lpm_mux:LPM_MUX_component.data[2][2]
data2x[3] => lpm_mux:LPM_MUX_component.data[2][3]
sel[0] => lpm_mux:LPM_MUX_component.sel[0]
sel[1] => lpm_mux:LPM_MUX_component.sel[1]
result[0] <= lpm_mux:LPM_MUX_component.result[0]
result[1] <= lpm_mux:LPM_MUX_component.result[1]
result[2] <= lpm_mux:LPM_MUX_component.result[2]
result[3] <= lpm_mux:LPM_MUX_component.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:Rd_select|lpm_mux:LPM_MUX_component
data[0][0] => mux_3qc:auto_generated.data[0]
data[0][1] => mux_3qc:auto_generated.data[1]
data[0][2] => mux_3qc:auto_generated.data[2]
data[0][3] => mux_3qc:auto_generated.data[3]
data[1][0] => mux_3qc:auto_generated.data[4]
data[1][1] => mux_3qc:auto_generated.data[5]
data[1][2] => mux_3qc:auto_generated.data[6]
data[1][3] => mux_3qc:auto_generated.data[7]
data[2][0] => mux_3qc:auto_generated.data[8]
data[2][1] => mux_3qc:auto_generated.data[9]
data[2][2] => mux_3qc:auto_generated.data[10]
data[2][3] => mux_3qc:auto_generated.data[11]
sel[0] => mux_3qc:auto_generated.sel[0]
sel[1] => mux_3qc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3qc:auto_generated.result[0]
result[1] <= mux_3qc:auto_generated.result[1]
result[2] <= mux_3qc:auto_generated.result[2]
result[3] <= mux_3qc:auto_generated.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:Rd_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data1_wire[0].IN0
data[5] => data1_wire[1].IN0
data[6] => data1_wire[2].IN0
data[7] => data1_wire[3].IN0
data[8] => data2_wire[0].IN0
data[9] => data2_wire[1].IN0
data[10] => data2_wire[2].IN0
data[11] => data2_wire[3].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[3]~0.IN0
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _~4.IN0


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:R1
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:R1|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:R1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:R2
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:R2|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:R2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit
DM_out[0] <= DataMemory:DM.q[0]
DM_out[1] <= DataMemory:DM.q[1]
DM_out[2] <= DataMemory:DM.q[2]
DM_out[3] <= DataMemory:DM.q[3]
DMW => DataMemory:DM.wren
DMR => DataMemory:DM.rden
CLK => DataMemory:DM.clock
CLK => Address_Register:AR.clock
CLR_AR => Address_Register:AR.sclr
LD_AR => Address_Register:AR.sload
Data_AR[0] => Address_Register:AR.data[0]
Data_AR[1] => Address_Register:AR.data[1]
Data_AR[2] => Address_Register:AR.data[2]
Data_AR[3] => Address_Register:AR.data[3]
Data_DM[0] => DataMemory:DM.data[0]
Data_DM[1] => DataMemory:DM.data[1]
Data_DM[2] => DataMemory:DM.data[2]
Data_DM[3] => DataMemory:DM.data[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|DataMemory:DM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|DataMemory:DM|altsyncram:altsyncram_component
wren_a => altsyncram_31k1:auto_generated.wren_a
rden_a => altsyncram_31k1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_31k1:auto_generated.data_a[0]
data_a[1] => altsyncram_31k1:auto_generated.data_a[1]
data_a[2] => altsyncram_31k1:auto_generated.data_a[2]
data_a[3] => altsyncram_31k1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_31k1:auto_generated.address_a[0]
address_a[1] => altsyncram_31k1:auto_generated.address_a[1]
address_a[2] => altsyncram_31k1:auto_generated.address_a[2]
address_a[3] => altsyncram_31k1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_31k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_31k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_31k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_31k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_31k1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|DataMemory:DM|altsyncram:altsyncram_component|altsyncram_31k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component
clock => cntr_pqj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_pqj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_pqj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_pqj:auto_generated.sload
data[0] => cntr_pqj:auto_generated.data[0]
data[1] => cntr_pqj:auto_generated.data[1]
data[2] => cntr_pqj:auto_generated.data[2]
data[3] => cntr_pqj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_pqj:auto_generated.q[0]
q[1] <= cntr_pqj:auto_generated.q[1]
q[2] <= cntr_pqj:auto_generated.q[2]
q[3] <= cntr_pqj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_DMU:Data_Memory_Unit|Address_Register:AR|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:INPR
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:INPR|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:INPR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:S2_select
data0x[0] => lpm_mux:LPM_MUX_component.data[0][0]
data0x[1] => lpm_mux:LPM_MUX_component.data[0][1]
data0x[2] => lpm_mux:LPM_MUX_component.data[0][2]
data0x[3] => lpm_mux:LPM_MUX_component.data[0][3]
data1x[0] => lpm_mux:LPM_MUX_component.data[1][0]
data1x[1] => lpm_mux:LPM_MUX_component.data[1][1]
data1x[2] => lpm_mux:LPM_MUX_component.data[1][2]
data1x[3] => lpm_mux:LPM_MUX_component.data[1][3]
data2x[0] => lpm_mux:LPM_MUX_component.data[2][0]
data2x[1] => lpm_mux:LPM_MUX_component.data[2][1]
data2x[2] => lpm_mux:LPM_MUX_component.data[2][2]
data2x[3] => lpm_mux:LPM_MUX_component.data[2][3]
sel[0] => lpm_mux:LPM_MUX_component.sel[0]
sel[1] => lpm_mux:LPM_MUX_component.sel[1]
result[0] <= lpm_mux:LPM_MUX_component.result[0]
result[1] <= lpm_mux:LPM_MUX_component.result[1]
result[2] <= lpm_mux:LPM_MUX_component.result[2]
result[3] <= lpm_mux:LPM_MUX_component.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:S2_select|lpm_mux:LPM_MUX_component
data[0][0] => mux_3qc:auto_generated.data[0]
data[0][1] => mux_3qc:auto_generated.data[1]
data[0][2] => mux_3qc:auto_generated.data[2]
data[0][3] => mux_3qc:auto_generated.data[3]
data[1][0] => mux_3qc:auto_generated.data[4]
data[1][1] => mux_3qc:auto_generated.data[5]
data[1][2] => mux_3qc:auto_generated.data[6]
data[1][3] => mux_3qc:auto_generated.data[7]
data[2][0] => mux_3qc:auto_generated.data[8]
data[2][1] => mux_3qc:auto_generated.data[9]
data[2][2] => mux_3qc:auto_generated.data[10]
data[2][3] => mux_3qc:auto_generated.data[11]
sel[0] => mux_3qc:auto_generated.sel[0]
sel[1] => mux_3qc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_3qc:auto_generated.result[0]
result[1] <= mux_3qc:auto_generated.result[1]
result[2] <= mux_3qc:auto_generated.result[2]
result[3] <= mux_3qc:auto_generated.result[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux0:S2_select|lpm_mux:LPM_MUX_component|mux_3qc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data1_wire[0].IN0
data[5] => data1_wire[1].IN0
data[6] => data1_wire[2].IN0
data[7] => data1_wire[3].IN0
data[8] => data2_wire[0].IN0
data[9] => data2_wire[1].IN0
data[10] => data2_wire[2].IN0
data[11] => data2_wire[3].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[3]~0.IN0
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _~4.IN0


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit
IM_out[0] <= InstructionMemory:IM.q[0]
IM_out[1] <= InstructionMemory:IM.q[1]
IM_out[2] <= InstructionMemory:IM.q[2]
IM_out[3] <= InstructionMemory:IM.q[3]
IM_out[4] <= InstructionMemory:IM.q[4]
IM_out[5] <= InstructionMemory:IM.q[5]
IM_out[6] <= InstructionMemory:IM.q[6]
IM_out[7] <= InstructionMemory:IM.q[7]
IM_out[8] <= InstructionMemory:IM.q[8]
IM_out[9] <= InstructionMemory:IM.q[9]
IM_out[10] <= InstructionMemory:IM.q[10]
CLK => InstructionMemory:IM.clock
CLK => Program_Counter:PC.clock
PC_out[0] <= Program_Counter:PC.q[0]
PC_out[1] <= Program_Counter:PC.q[1]
PC_out[2] <= Program_Counter:PC.q[2]
PC_out[3] <= Program_Counter:PC.q[3]
PC_out[4] <= Program_Counter:PC.q[4]
CLR_PC => Program_Counter:PC.sclr
LD_PC => Program_Counter:PC.sload
INR_PC => Program_Counter:PC.cnt_en
PC_data[0] => Program_Counter:PC.data[0]
PC_data[1] => Program_Counter:PC.data[1]
PC_data[2] => Program_Counter:PC.data[2]
PC_data[3] => Program_Counter:PC.data[3]
PC_data[4] => Program_Counter:PC.data[4]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_rmc1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rmc1:auto_generated.address_a[0]
address_a[1] => altsyncram_rmc1:auto_generated.address_a[1]
address_a[2] => altsyncram_rmc1:auto_generated.address_a[2]
address_a[3] => altsyncram_rmc1:auto_generated.address_a[3]
address_a[4] => altsyncram_rmc1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rmc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rmc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rmc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_rmc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_rmc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_rmc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_rmc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_rmc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_rmc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_rmc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_rmc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_rmc1:auto_generated.q_a[10]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|InstructionMemory:IM|altsyncram:altsyncram_component|altsyncram_rmc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
data[4] => lpm_counter:LPM_COUNTER_component.data[4]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component
clock => cntr_qqj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_qqj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_qqj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_qqj:auto_generated.sload
data[0] => cntr_qqj:auto_generated.data[0]
data[1] => cntr_qqj:auto_generated.data[1]
data[2] => cntr_qqj:auto_generated.data[2]
data[3] => cntr_qqj:auto_generated.data[3]
data[4] => cntr_qqj:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_qqj:auto_generated.q[0]
q[1] <= cntr_qqj:auto_generated.q[1]
q[2] <= cntr_qqj:auto_generated.q[2]
q[3] <= cntr_qqj:auto_generated.q[3]
q[4] <= cntr_qqj:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_IMU:Instruction_Memory_Unit|Program_Counter:PC|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~19.IN1
data[0] => _~11.IN1
data[1] => _~10.IN1
data[2] => _~9.IN1
data[3] => _~8.IN1
data[4] => _~7.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~17.IN0
sclr => _~20.IN0
sload => _~18.IN1
sload => counter_reg_bit[4]~7.IN1


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux2:PC_select
data0x[0] => lpm_mux:LPM_MUX_component.data[0][0]
data0x[1] => lpm_mux:LPM_MUX_component.data[0][1]
data0x[2] => lpm_mux:LPM_MUX_component.data[0][2]
data0x[3] => lpm_mux:LPM_MUX_component.data[0][3]
data0x[4] => lpm_mux:LPM_MUX_component.data[0][4]
data1x[0] => lpm_mux:LPM_MUX_component.data[1][0]
data1x[1] => lpm_mux:LPM_MUX_component.data[1][1]
data1x[2] => lpm_mux:LPM_MUX_component.data[1][2]
data1x[3] => lpm_mux:LPM_MUX_component.data[1][3]
data1x[4] => lpm_mux:LPM_MUX_component.data[1][4]
data2x[0] => lpm_mux:LPM_MUX_component.data[2][0]
data2x[1] => lpm_mux:LPM_MUX_component.data[2][1]
data2x[2] => lpm_mux:LPM_MUX_component.data[2][2]
data2x[3] => lpm_mux:LPM_MUX_component.data[2][3]
data2x[4] => lpm_mux:LPM_MUX_component.data[2][4]
data3x[0] => lpm_mux:LPM_MUX_component.data[3][0]
data3x[1] => lpm_mux:LPM_MUX_component.data[3][1]
data3x[2] => lpm_mux:LPM_MUX_component.data[3][2]
data3x[3] => lpm_mux:LPM_MUX_component.data[3][3]
data3x[4] => lpm_mux:LPM_MUX_component.data[3][4]
sel[0] => lpm_mux:LPM_MUX_component.sel[0]
sel[1] => lpm_mux:LPM_MUX_component.sel[1]
result[0] <= lpm_mux:LPM_MUX_component.result[0]
result[1] <= lpm_mux:LPM_MUX_component.result[1]
result[2] <= lpm_mux:LPM_MUX_component.result[2]
result[3] <= lpm_mux:LPM_MUX_component.result[3]
result[4] <= lpm_mux:LPM_MUX_component.result[4]


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[1][0] => mux_5qc:auto_generated.data[5]
data[1][1] => mux_5qc:auto_generated.data[6]
data[1][2] => mux_5qc:auto_generated.data[7]
data[1][3] => mux_5qc:auto_generated.data[8]
data[1][4] => mux_5qc:auto_generated.data[9]
data[2][0] => mux_5qc:auto_generated.data[10]
data[2][1] => mux_5qc:auto_generated.data[11]
data[2][2] => mux_5qc:auto_generated.data[12]
data[2][3] => mux_5qc:auto_generated.data[13]
data[2][4] => mux_5qc:auto_generated.data[14]
data[3][0] => mux_5qc:auto_generated.data[15]
data[3][1] => mux_5qc:auto_generated.data[16]
data[3][2] => mux_5qc:auto_generated.data[17]
data[3][3] => mux_5qc:auto_generated.data[18]
data[3][4] => mux_5qc:auto_generated.data[19]
sel[0] => mux_5qc:auto_generated.sel[0]
sel[1] => mux_5qc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_mux2:PC_select|lpm_mux:LPM_MUX_component|mux_5qc:auto_generated
data[0] => _~74.IN0
data[0] => _~82.IN0
data[1] => _~56.IN0
data[1] => _~64.IN0
data[2] => _~38.IN0
data[2] => _~46.IN0
data[3] => _~20.IN0
data[3] => _~28.IN0
data[4] => _~2.IN0
data[4] => _~10.IN0
data[5] => _~72.IN0
data[6] => _~54.IN0
data[7] => _~36.IN0
data[8] => _~18.IN0
data[9] => _~0.IN0
data[10] => _~77.IN1
data[10] => _~85.IN1
data[11] => _~59.IN1
data[11] => _~67.IN1
data[12] => _~41.IN1
data[12] => _~49.IN1
data[13] => _~23.IN1
data[13] => _~31.IN1
data[14] => _~5.IN1
data[14] => _~13.IN1
data[15] => _~89.IN0
data[16] => _~71.IN0
data[17] => _~53.IN0
data[18] => _~35.IN0
data[19] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[0] => _~72.IN1
sel[0] => _~75.IN0
sel[0] => _~77.IN0
sel[0] => _~83.IN0
sel[0] => _~85.IN0
sel[0] => _~88.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0
sel[1] => _~73.IN0
sel[1] => _~78.IN0
sel[1] => _~81.IN0
sel[1] => _~86.IN0


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit
SM_out[0] <= StackMemory:SM.q[0]
SM_out[1] <= StackMemory:SM.q[1]
SM_out[2] <= StackMemory:SM.q[2]
SM_out[3] <= StackMemory:SM.q[3]
SM_out[4] <= StackMemory:SM.q[4]
SMW => StackMemory:SM.wren
SMR => StackMemory:SM.rden
CLK => StackMemory:SM.clock
CLK => Stack_Pointer:SP.clock
CLR_SP => Stack_Pointer:SP.sclr
INR_SP => Stack_Pointer:SP.updown
INR_SP => count.IN1
DCR_SP => count.IN0
Data_SM[0] => StackMemory:SM.data[0]
Data_SM[1] => StackMemory:SM.data[1]
Data_SM[2] => StackMemory:SM.data[2]
Data_SM[3] => StackMemory:SM.data[3]
Data_SM[4] => StackMemory:SM.data[4]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM|altsyncram:altsyncram_component
wren_a => altsyncram_05k1:auto_generated.wren_a
rden_a => altsyncram_05k1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_05k1:auto_generated.data_a[0]
data_a[1] => altsyncram_05k1:auto_generated.data_a[1]
data_a[2] => altsyncram_05k1:auto_generated.data_a[2]
data_a[3] => altsyncram_05k1:auto_generated.data_a[3]
data_a[4] => altsyncram_05k1:auto_generated.data_a[4]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_05k1:auto_generated.address_a[0]
address_a[1] => altsyncram_05k1:auto_generated.address_a[1]
address_a[2] => altsyncram_05k1:auto_generated.address_a[2]
address_a[3] => altsyncram_05k1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_05k1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_05k1:auto_generated.q_a[0]
q_a[1] <= altsyncram_05k1:auto_generated.q_a[1]
q_a[2] <= altsyncram_05k1:auto_generated.q_a[2]
q_a[3] <= altsyncram_05k1:auto_generated.q_a[3]
q_a[4] <= altsyncram_05k1:auto_generated.q_a[4]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|StackMemory:SM|altsyncram:altsyncram_component|altsyncram_05k1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|Stack_Pointer:SP
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|Stack_Pointer:SP|lpm_counter:LPM_COUNTER_component
clock => cntr_nih:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_nih:auto_generated.cnt_en
updown => cntr_nih:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_nih:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_nih:auto_generated.q[0]
q[1] <= cntr_nih:auto_generated.q[1]
q[2] <= cntr_nih:auto_generated.q[2]
q[3] <= cntr_nih:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|2019510083_Ata_Can_Yaymaci_SMU:Stack_Memory_Unit|Stack_Pointer:SP|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_add_sub1:Offset_add
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_hlg:auto_generated.dataa[0]
dataa[1] => add_sub_hlg:auto_generated.dataa[1]
dataa[2] => add_sub_hlg:auto_generated.dataa[2]
dataa[3] => add_sub_hlg:auto_generated.dataa[3]
dataa[4] => add_sub_hlg:auto_generated.dataa[4]
datab[0] => add_sub_hlg:auto_generated.datab[0]
datab[1] => add_sub_hlg:auto_generated.datab[1]
datab[2] => add_sub_hlg:auto_generated.datab[2]
datab[3] => add_sub_hlg:auto_generated.datab[3]
datab[4] => add_sub_hlg:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => add_sub_hlg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_hlg:auto_generated.result[0]
result[1] <= add_sub_hlg:auto_generated.result[1]
result[2] <= add_sub_hlg:auto_generated.result[2]
result[3] <= add_sub_hlg:auto_generated.result[3]
result[4] <= add_sub_hlg:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|Deuniac_add_sub1:Offset_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_hlg:auto_generated
add_sub => _~0.IN0
add_sub => _~1.IN0
add_sub => _~7.IN0
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => _~6.IN1
datab[1] => _~5.IN1
datab[2] => _~4.IN1
datab[3] => _~3.IN1
datab[4] => _~2.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:OUTR
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:OUTR|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|2019510083_Ata_Can_Yaymaci_Deuniac|Register:OUTR|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


