# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/MatchEngine_3_0_s.v" \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/MatchEngine_3_0_sbkb.v" \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/MatchEngineTopL1_cud.v" \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/MatchEngineTopL1_dEe.v" \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/MatchEngineTopL1.v" \
"../../../../PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/sim/MatchEngineTopL3_0.v" \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/MatchCalculator.v" \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/MatchCalculator_Lbkb.v" \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/MatchCalculator_Lcud.v" \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/MatchCalculatorTodEe.v" \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/MatchCalculatorTop.v" \
"../../../../PRMEMC_Test.srcs/sources_1/ip/MC_L3PHIC/sim/MC_L3PHIC.v" \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/ProjectionRouterTbkb.v" \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/read_inmem.v" \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/read_inmem_1.v" \
"../../../../PRMEMC_Test.ip_user_files/ipstatic/hdl/verilog/ProjectionRouterTop.v" \
"../../../../PRMEMC_Test.srcs/sources_1/ip/PR_L3PHIC_1/sim/PR_L3PHIC.v" \
"../../../../../../../TrackletAlgorithm/Memory.v" \
"../../../../../../../TrackletAlgorithm/MemoryBinned.v" \

sv xil_defaultlib  \
"../../../../../sourceFiles/SectorProcessor.v" \
"../../../../../sourceFiles/SectorProcessor_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
