
Clock Cycle 1:
sw
DRAM Request(Write) Issued for sw 3056 0 on Line 1

Clock Cycle 2:

Started sw 3056 0 on Line 1
Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 208 0 on Line 2

Clock Cycle 3:

Completed 2/12
addi
addi$t0,$t4,972
$t0 = 972

Clock Cycle 4:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 2644 0 on Line 4

Clock Cycle 5:

Completed 4/12
addi
addi$t4,$t3,1988
$t4 = 1988

Clock Cycle 6:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 3816 $t0 on Line 6

Clock Cycle 7:
$t0 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 3792 $t4 on Line 7

Clock Cycle 8:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 9:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 10:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 11:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 12:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 13:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 3056 0 on Line 1

Clock Cycle 14:
$t0 -> 1, $t4 -> 1, 
Started sw 2644 0 on Line 4
Completed 1/2

Clock Cycle 15:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2644 0 on Line 4

Clock Cycle 16:
$t0 -> 1, $t4 -> 1, 
Started sw 208 0 on Line 2
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 17:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 18:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 19:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 20:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 21:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 22:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 23:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 24:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 25:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 26:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 27:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 28:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 29:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 30:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 31:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 32:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 33:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 34:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 35:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 36:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 37:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 208 0 on Line 2

Clock Cycle 38:
$t0 -> 1, $t4 -> 1, 
Started lw 3816 $t0 on Line 6
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 39:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 40:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 41:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 42:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 43:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 44:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 45:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 46:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 47:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 48:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 49:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 50:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 51:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 52:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 53:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 54:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 55:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 56:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 57:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 58:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 59:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3816 $t0 on Line 6

Clock Cycle 60:
$t4 -> 1, 
Started lw 3792 $t4 on Line 7
Completed 1/2

Clock Cycle 61:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3792 $t4 on Line 7

Clock Cycle 62:
lw
DRAM Request(Read) Issued for lw 2092 $t4 on Line 8

Clock Cycle 63:
$t4 -> 1, 
Started lw 2092 $t4 on Line 8
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 64:
$t4 -> 1, 
Completed 2/12

Clock Cycle 65:
$t4 -> 1, 
Completed 3/12

Clock Cycle 66:
$t4 -> 1, 
Completed 4/12

Clock Cycle 67:
$t4 -> 1, 
Completed 5/12

Clock Cycle 68:
$t4 -> 1, 
Completed 6/12

Clock Cycle 69:
$t4 -> 1, 
Completed 7/12

Clock Cycle 70:
$t4 -> 1, 
Completed 8/12

Clock Cycle 71:
$t4 -> 1, 
Completed 9/12

Clock Cycle 72:
$t4 -> 1, 
Completed 10/12

Clock Cycle 73:
$t4 -> 1, 
Completed 11/12

Clock Cycle 74:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2092 $t4 on Line 8

Clock Cycle 75:
addi
addi$t4,$t4,3644
$t4 = 3644

Clock Cycle 76:
lw
DRAM Request(Read) Issued for lw 2052 $t4 on Line 10

Clock Cycle 77:
$t4 -> 1, 
Started lw 2052 $t4 on Line 10
Completed 1/2
lw
DRAM Request(Read) Issued for lw 320 $t3 on Line 11

Clock Cycle 78:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2052 $t4 on Line 10
sw
DRAM Request(Write) Issued for sw 2992 0 on Line 12

Clock Cycle 79:
$t3 -> 1, 
Started lw 320 $t3 on Line 11
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 948 0 on Line 13

Clock Cycle 80:
$t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1244 0 on Line 14

Clock Cycle 81:
$t3 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 3228 $t1 on Line 15

Clock Cycle 82:
$t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 83:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 84:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 85:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 86:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 87:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 88:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 89:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 90:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 320 $t3 on Line 11

Clock Cycle 91:
$t1 -> 1, 
Started sw 948 0 on Line 13
Completed 1/2
addi
addi$t3,$t0,2436
$t3 = 2436

Clock Cycle 92:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 948 0 on Line 13

Clock Cycle 93:
$t1 -> 1, 
Started sw 2992 0 on Line 12
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 94:
$t1 -> 1, 
Completed 2/22

Clock Cycle 95:
$t1 -> 1, 
Completed 3/22

Clock Cycle 96:
$t1 -> 1, 
Completed 4/22

Clock Cycle 97:
$t1 -> 1, 
Completed 5/22

Clock Cycle 98:
$t1 -> 1, 
Completed 6/22

Clock Cycle 99:
$t1 -> 1, 
Completed 7/22

Clock Cycle 100:
$t1 -> 1, 
Completed 8/22

Clock Cycle 101:
$t1 -> 1, 
Completed 9/22

Clock Cycle 102:
$t1 -> 1, 
Completed 10/22

Clock Cycle 103:
$t1 -> 1, 
Completed 11/22

Clock Cycle 104:
$t1 -> 1, 
Completed 12/22

Clock Cycle 105:
$t1 -> 1, 
Completed 13/22

Clock Cycle 106:
$t1 -> 1, 
Completed 14/22

Clock Cycle 107:
$t1 -> 1, 
Completed 15/22

Clock Cycle 108:
$t1 -> 1, 
Completed 16/22

Clock Cycle 109:
$t1 -> 1, 
Completed 17/22

Clock Cycle 110:
$t1 -> 1, 
Completed 18/22

Clock Cycle 111:
$t1 -> 1, 
Completed 19/22

Clock Cycle 112:
$t1 -> 1, 
Completed 20/22

Clock Cycle 113:
$t1 -> 1, 
Completed 21/22

Clock Cycle 114:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2992 0 on Line 12

Clock Cycle 115:
$t1 -> 1, 
Started sw 1244 0 on Line 14
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 116:
$t1 -> 1, 
Completed 2/22

Clock Cycle 117:
$t1 -> 1, 
Completed 3/22

Clock Cycle 118:
$t1 -> 1, 
Completed 4/22

Clock Cycle 119:
$t1 -> 1, 
Completed 5/22

Clock Cycle 120:
$t1 -> 1, 
Completed 6/22

Clock Cycle 121:
$t1 -> 1, 
Completed 7/22

Clock Cycle 122:
$t1 -> 1, 
Completed 8/22

Clock Cycle 123:
$t1 -> 1, 
Completed 9/22

Clock Cycle 124:
$t1 -> 1, 
Completed 10/22

Clock Cycle 125:
$t1 -> 1, 
Completed 11/22

Clock Cycle 126:
$t1 -> 1, 
Completed 12/22

Clock Cycle 127:
$t1 -> 1, 
Completed 13/22

Clock Cycle 128:
$t1 -> 1, 
Completed 14/22

Clock Cycle 129:
$t1 -> 1, 
Completed 15/22

Clock Cycle 130:
$t1 -> 1, 
Completed 16/22

Clock Cycle 131:
$t1 -> 1, 
Completed 17/22

Clock Cycle 132:
$t1 -> 1, 
Completed 18/22

Clock Cycle 133:
$t1 -> 1, 
Completed 19/22

Clock Cycle 134:
$t1 -> 1, 
Completed 20/22

Clock Cycle 135:
$t1 -> 1, 
Completed 21/22

Clock Cycle 136:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 1244 0 on Line 14

Clock Cycle 137:
$t1 -> 1, 
Started lw 3228 $t1 on Line 15
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 138:
$t1 -> 1, 
Completed 2/22

Clock Cycle 139:
$t1 -> 1, 
Completed 3/22

Clock Cycle 140:
$t1 -> 1, 
Completed 4/22

Clock Cycle 141:
$t1 -> 1, 
Completed 5/22

Clock Cycle 142:
$t1 -> 1, 
Completed 6/22

Clock Cycle 143:
$t1 -> 1, 
Completed 7/22

Clock Cycle 144:
$t1 -> 1, 
Completed 8/22

Clock Cycle 145:
$t1 -> 1, 
Completed 9/22

Clock Cycle 146:
$t1 -> 1, 
Completed 10/22

Clock Cycle 147:
$t1 -> 1, 
Completed 11/22

Clock Cycle 148:
$t1 -> 1, 
Completed 12/22

Clock Cycle 149:
$t1 -> 1, 
Completed 13/22

Clock Cycle 150:
$t1 -> 1, 
Completed 14/22

Clock Cycle 151:
$t1 -> 1, 
Completed 15/22

Clock Cycle 152:
$t1 -> 1, 
Completed 16/22

Clock Cycle 153:
$t1 -> 1, 
Completed 17/22

Clock Cycle 154:
$t1 -> 1, 
Completed 18/22

Clock Cycle 155:
$t1 -> 1, 
Completed 19/22

Clock Cycle 156:
$t1 -> 1, 
Completed 20/22

Clock Cycle 157:
$t1 -> 1, 
Completed 21/22

Clock Cycle 158:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3228 $t1 on Line 15

Clock Cycle 159:
addi
addi$t1,$t0,224
$t1 = 224

Clock Cycle 160:
addi
addi$t3,$t4,1736
$t3 = 1736

Clock Cycle 161:
lw
DRAM Request(Read) Issued for lw 2768 $t3 on Line 19

Clock Cycle 162:
$t3 -> 1, 
Started lw 2768 $t3 on Line 19
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 163:
$t3 -> 1, 
Completed 2/12

Clock Cycle 164:
$t3 -> 1, 
Completed 3/12

Clock Cycle 165:
$t3 -> 1, 
Completed 4/12

Clock Cycle 166:
$t3 -> 1, 
Completed 5/12

Clock Cycle 167:
$t3 -> 1, 
Completed 6/12

Clock Cycle 168:
$t3 -> 1, 
Completed 7/12

Clock Cycle 169:
$t3 -> 1, 
Completed 8/12

Clock Cycle 170:
$t3 -> 1, 
Completed 9/12

Clock Cycle 171:
$t3 -> 1, 
Completed 10/12

Clock Cycle 172:
$t3 -> 1, 
Completed 11/12

Clock Cycle 173:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2768 $t3 on Line 19

Clock Cycle 174:
lw
DRAM Request(Read) Issued for lw 2004 $t3 on Line 20

Clock Cycle 175:
$t3 -> 1, 
Started lw 2004 $t3 on Line 20
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t1,$t1,432
$t1 = 656

Clock Cycle 176:
$t3 -> 1, 
Completed 2/12
addi
addi$t4,$t0,2004
$t4 = 2004

Clock Cycle 177:
$t3 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 1272 $t1 on Line 23

Clock Cycle 178:
$t1 -> 1, $t3 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 2664 $t2 on Line 24

Clock Cycle 179:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 180:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 181:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 182:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 183:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 184:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 185:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 186:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2004 $t3 on Line 20

Clock Cycle 187:
$t1 -> 1, $t2 -> 1, 
Started lw 1272 $t1 on Line 23
Completed 1/2

Clock Cycle 188:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1272 $t1 on Line 23

Clock Cycle 189:
$t2 -> 1, 
Started lw 2664 $t2 on Line 24
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2996 $t1 on Line 25

Clock Cycle 190:
$t1 -> 1, $t2 -> 1, 
Completed 2/12
addi
addi$t0,$t4,2332
$t0 = 4336

Clock Cycle 191:
$t1 -> 1, $t2 -> 1, 
Completed 3/12
addi
addi$t3,$t4,1128
$t3 = 3132

Clock Cycle 192:
$t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 193:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 194:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 195:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 196:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 197:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 198:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 199:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 200:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 2664 $t2 on Line 24

Clock Cycle 201:
$t1 -> 1, 
Started lw 2996 $t1 on Line 25
Completed 1/2
lw
DRAM Request(Read) Issued for lw 984 $t2 on Line 28

Clock Cycle 202:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2996 $t1 on Line 25
lw
DRAM Request(Read) Issued for lw 3240 $t0 on Line 29

Clock Cycle 203:
$t0 -> 1, $t2 -> 1, 
Started lw 984 $t2 on Line 28
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 720 2004 on Line 30

Clock Cycle 204:
$t0 -> 1, $t2 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3216 0 on Line 31

Clock Cycle 205:
$t0 -> 1, $t2 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 3676 $t1 on Line 32

Clock Cycle 206:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 207:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 208:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 209:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 210:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 211:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 212:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 213:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 214:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 984 $t2 on Line 28

Clock Cycle 215:
$t0 -> 1, $t1 -> 1, 
Started sw 720 2004 on Line 30
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2104 0 on Line 33

Clock Cycle 216:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 720 2004 on Line 30
lw
DRAM Request(Read) Issued for lw 1156 $t4 on Line 34

Clock Cycle 217:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Started lw 3240 $t0 on Line 29
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3720 3132 on Line 35

Clock Cycle 218:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 219:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 220:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 221:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 222:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 223:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 224:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 225:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 226:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 720 = 2004

Clock Cycle 227:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 228:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 229:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 230:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 231:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 232:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 233:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 234:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 235:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 236:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 237:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 238:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3240 $t0 on Line 29

Clock Cycle 239:
$t1 -> 1, $t4 -> 1, 
Started sw 3216 0 on Line 31
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3076 0 on Line 36

Clock Cycle 240:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3216 0 on Line 31

Clock Cycle 241:
$t1 -> 1, $t4 -> 1, 
Started lw 3676 $t1 on Line 32
Completed 1/2

Clock Cycle 242:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3676 $t1 on Line 32

Clock Cycle 243:
$t4 -> 1, 
Started sw 3720 3132 on Line 35
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2160 0 on Line 37

Clock Cycle 244:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3720 3132 on Line 35
sw
DRAM Request(Write) Issued for sw 1100 0 on Line 38

Clock Cycle 245:
$t4 -> 1, 
Started sw 3076 0 on Line 36
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2732 $t3 on Line 39

Clock Cycle 246:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3076 0 on Line 36
addi
addi$t1,$t2,3152
$t1 = 3152

Clock Cycle 247:
$t3 -> 1, $t4 -> 1, 
Started sw 2104 0 on Line 33
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 952 $t1 on Line 41

Clock Cycle 248:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 249:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 250:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 251:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 252:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 253:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 254:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 255:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 256:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3720 = 3132

Clock Cycle 257:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 258:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 259:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 260:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 261:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 262:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 263:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 264:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 265:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 266:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 267:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 268:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2104 0 on Line 33

Clock Cycle 269:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 2160 0 on Line 37
Completed 1/2

Clock Cycle 270:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2160 0 on Line 37

Clock Cycle 271:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 2732 $t3 on Line 39
Completed 1/2

Clock Cycle 272:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2732 $t3 on Line 39

Clock Cycle 273:
$t1 -> 1, $t4 -> 1, 
Started lw 1156 $t4 on Line 34
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 274:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 275:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 276:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 277:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 278:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 279:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 280:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 281:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 282:
$t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 283:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 284:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 285:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 286:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 287:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 288:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 289:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 290:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 291:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 292:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 293:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 294:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1156 $t4 on Line 34

Clock Cycle 295:
$t1 -> 1, 
Started sw 1100 0 on Line 38
Completed 1/2
addi
addi$t2,$t4,1276
$t2 = 1276

Clock Cycle 296:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 1100 0 on Line 38

Clock Cycle 297:
$t1 -> 1, 
Started lw 952 $t1 on Line 41
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 298:
$t1 -> 1, 
Completed 2/22

Clock Cycle 299:
$t1 -> 1, 
Completed 3/22

Clock Cycle 300:
$t1 -> 1, 
Completed 4/22

Clock Cycle 301:
$t1 -> 1, 
Completed 5/22

Clock Cycle 302:
$t1 -> 1, 
Completed 6/22

Clock Cycle 303:
$t1 -> 1, 
Completed 7/22

Clock Cycle 304:
$t1 -> 1, 
Completed 8/22

Clock Cycle 305:
$t1 -> 1, 
Completed 9/22

Clock Cycle 306:
$t1 -> 1, 
Completed 10/22

Clock Cycle 307:
$t1 -> 1, 
Completed 11/22

Clock Cycle 308:
$t1 -> 1, 
Completed 12/22

Clock Cycle 309:
$t1 -> 1, 
Completed 13/22

Clock Cycle 310:
$t1 -> 1, 
Completed 14/22

Clock Cycle 311:
$t1 -> 1, 
Completed 15/22

Clock Cycle 312:
$t1 -> 1, 
Completed 16/22

Clock Cycle 313:
$t1 -> 1, 
Completed 17/22

Clock Cycle 314:
$t1 -> 1, 
Completed 18/22

Clock Cycle 315:
$t1 -> 1, 
Completed 19/22

Clock Cycle 316:
$t1 -> 1, 
Completed 20/22

Clock Cycle 317:
$t1 -> 1, 
Completed 21/22

Clock Cycle 318:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 952 $t1 on Line 41

Clock Cycle 319:
sw
DRAM Request(Write) Issued for sw 3052 0 on Line 43

Clock Cycle 320:

Started sw 3052 0 on Line 43
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t4,$t0,3884
$t4 = 3884

Clock Cycle 321:

Completed 2/12
addi
addi$t2,$t2,688
$t2 = 1964

Clock Cycle 322:

Completed 3/12
addi
addi$t1,$t0,2732
$t1 = 2732

Clock Cycle 323:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 2544 3884 on Line 47

Clock Cycle 324:

Completed 5/12
addi
addi$t1,$t3,1332
$t1 = 1332

Clock Cycle 325:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 328 $t3 on Line 49

Clock Cycle 326:
$t3 -> 1, 
Completed 7/12

Clock Cycle 327:
$t3 -> 1, 
Completed 8/12

Clock Cycle 328:
$t3 -> 1, 
Completed 9/12

Clock Cycle 329:
$t3 -> 1, 
Completed 10/12

Clock Cycle 330:
$t3 -> 1, 
Completed 11/12

Clock Cycle 331:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 3052 0 on Line 43

Clock Cycle 332:
$t3 -> 1, 
Started sw 2544 3884 on Line 47
Completed 1/2

Clock Cycle 333:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2544 3884 on Line 47

Clock Cycle 334:
$t3 -> 1, 
Started lw 328 $t3 on Line 49
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 335:
$t3 -> 1, 
Completed 2/22

Clock Cycle 336:
$t3 -> 1, 
Completed 3/22

Clock Cycle 337:
$t3 -> 1, 
Completed 4/22

Clock Cycle 338:
$t3 -> 1, 
Completed 5/22

Clock Cycle 339:
$t3 -> 1, 
Completed 6/22

Clock Cycle 340:
$t3 -> 1, 
Completed 7/22

Clock Cycle 341:
$t3 -> 1, 
Completed 8/22

Clock Cycle 342:
$t3 -> 1, 
Completed 9/22

Clock Cycle 343:
$t3 -> 1, 
Completed 10/22
Memory at 2544 = 3884

Clock Cycle 344:
$t3 -> 1, 
Completed 11/22

Clock Cycle 345:
$t3 -> 1, 
Completed 12/22

Clock Cycle 346:
$t3 -> 1, 
Completed 13/22

Clock Cycle 347:
$t3 -> 1, 
Completed 14/22

Clock Cycle 348:
$t3 -> 1, 
Completed 15/22

Clock Cycle 349:
$t3 -> 1, 
Completed 16/22

Clock Cycle 350:
$t3 -> 1, 
Completed 17/22

Clock Cycle 351:
$t3 -> 1, 
Completed 18/22

Clock Cycle 352:
$t3 -> 1, 
Completed 19/22

Clock Cycle 353:
$t3 -> 1, 
Completed 20/22

Clock Cycle 354:
$t3 -> 1, 
Completed 21/22

Clock Cycle 355:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 328 $t3 on Line 49

Clock Cycle 356:
addi
addi$t3,$t0,376
$t3 = 376

Clock Cycle 357:
lw
DRAM Request(Read) Issued for lw 3120 $t0 on Line 51

Clock Cycle 358:
$t0 -> 1, 
Started lw 3120 $t0 on Line 51
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 359:
$t0 -> 1, 
Completed 2/12

Clock Cycle 360:
$t0 -> 1, 
Completed 3/12

Clock Cycle 361:
$t0 -> 1, 
Completed 4/12

Clock Cycle 362:
$t0 -> 1, 
Completed 5/12

Clock Cycle 363:
$t0 -> 1, 
Completed 6/12

Clock Cycle 364:
$t0 -> 1, 
Completed 7/12

Clock Cycle 365:
$t0 -> 1, 
Completed 8/12

Clock Cycle 366:
$t0 -> 1, 
Completed 9/12

Clock Cycle 367:
$t0 -> 1, 
Completed 10/12

Clock Cycle 368:
$t0 -> 1, 
Completed 11/12

Clock Cycle 369:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3120 $t0 on Line 51

Clock Cycle 370:
sw
DRAM Request(Write) Issued for sw 736 0 on Line 52

Clock Cycle 371:

Started sw 736 0 on Line 52
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t0,$t0,3944
$t0 = 3944

Clock Cycle 372:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1208 $t0 on Line 54

Clock Cycle 373:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 3332 376 on Line 55

Clock Cycle 374:
$t0 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 2748 $t3 on Line 56

Clock Cycle 375:
$t0 -> 1, $t3 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 1820 1332 on Line 57

Clock Cycle 376:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 377:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 378:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 379:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 380:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 381:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 382:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 736 0 on Line 52

Clock Cycle 383:
$t0 -> 1, $t3 -> 1, 
Started lw 1208 $t0 on Line 54
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 384:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 385:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 386:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 387:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 388:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 389:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 390:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 391:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 392:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 393:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 394:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 395:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 396:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 397:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 398:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 399:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 400:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 401:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 402:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 403:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 404:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1208 $t0 on Line 54

Clock Cycle 405:
$t3 -> 1, 
Started sw 1820 1332 on Line 57
Completed 1/2

Clock Cycle 406:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1820 1332 on Line 57

Clock Cycle 407:
$t3 -> 1, 
Started sw 3332 376 on Line 55
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 408:
$t3 -> 1, 
Completed 2/22

Clock Cycle 409:
$t3 -> 1, 
Completed 3/22

Clock Cycle 410:
$t3 -> 1, 
Completed 4/22

Clock Cycle 411:
$t3 -> 1, 
Completed 5/22

Clock Cycle 412:
$t3 -> 1, 
Completed 6/22

Clock Cycle 413:
$t3 -> 1, 
Completed 7/22

Clock Cycle 414:
$t3 -> 1, 
Completed 8/22

Clock Cycle 415:
$t3 -> 1, 
Completed 9/22

Clock Cycle 416:
$t3 -> 1, 
Completed 10/22
Memory at 1820 = 1332

Clock Cycle 417:
$t3 -> 1, 
Completed 11/22

Clock Cycle 418:
$t3 -> 1, 
Completed 12/22

Clock Cycle 419:
$t3 -> 1, 
Completed 13/22

Clock Cycle 420:
$t3 -> 1, 
Completed 14/22

Clock Cycle 421:
$t3 -> 1, 
Completed 15/22

Clock Cycle 422:
$t3 -> 1, 
Completed 16/22

Clock Cycle 423:
$t3 -> 1, 
Completed 17/22

Clock Cycle 424:
$t3 -> 1, 
Completed 18/22

Clock Cycle 425:
$t3 -> 1, 
Completed 19/22

Clock Cycle 426:
$t3 -> 1, 
Completed 20/22

Clock Cycle 427:
$t3 -> 1, 
Completed 21/22

Clock Cycle 428:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3332 376 on Line 55

Clock Cycle 429:
$t3 -> 1, 
Started lw 2748 $t3 on Line 56
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 430:
$t3 -> 1, 
Completed 2/22

Clock Cycle 431:
$t3 -> 1, 
Completed 3/22

Clock Cycle 432:
$t3 -> 1, 
Completed 4/22

Clock Cycle 433:
$t3 -> 1, 
Completed 5/22

Clock Cycle 434:
$t3 -> 1, 
Completed 6/22

Clock Cycle 435:
$t3 -> 1, 
Completed 7/22

Clock Cycle 436:
$t3 -> 1, 
Completed 8/22

Clock Cycle 437:
$t3 -> 1, 
Completed 9/22

Clock Cycle 438:
$t3 -> 1, 
Completed 10/22
Memory at 3332 = 376

Clock Cycle 439:
$t3 -> 1, 
Completed 11/22

Clock Cycle 440:
$t3 -> 1, 
Completed 12/22

Clock Cycle 441:
$t3 -> 1, 
Completed 13/22

Clock Cycle 442:
$t3 -> 1, 
Completed 14/22

Clock Cycle 443:
$t3 -> 1, 
Completed 15/22

Clock Cycle 444:
$t3 -> 1, 
Completed 16/22

Clock Cycle 445:
$t3 -> 1, 
Completed 17/22

Clock Cycle 446:
$t3 -> 1, 
Completed 18/22

Clock Cycle 447:
$t3 -> 1, 
Completed 19/22

Clock Cycle 448:
$t3 -> 1, 
Completed 20/22

Clock Cycle 449:
$t3 -> 1, 
Completed 21/22

Clock Cycle 450:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2748 $t3 on Line 56

Clock Cycle 451:
addi
addi$t3,$t2,2752
$t3 = 4716

Clock Cycle 452:
addi
addi$t4,$t2,2668
$t4 = 4632

Clock Cycle 453:
addi
addi$t0,$t1,2648
$t0 = 3980

Clock Cycle 454:
sw
DRAM Request(Write) Issued for sw 1404 4716 on Line 61

Clock Cycle 455:

Started sw 1404 4716 on Line 61
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t0,$t0,1780
$t0 = 5760

Clock Cycle 456:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1952 $t3 on Line 63

Clock Cycle 457:
$t3 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 32 1964 on Line 64

Clock Cycle 458:
$t3 -> 1, 
Completed 4/12
addi
addi$t4,$t1,648
$t4 = 1980

Clock Cycle 459:
$t3 -> 1, 
Completed 5/12

Clock Cycle 460:
$t3 -> 1, 
Completed 6/12

Clock Cycle 461:
$t3 -> 1, 
Completed 7/12

Clock Cycle 462:
$t3 -> 1, 
Completed 8/12

Clock Cycle 463:
$t3 -> 1, 
Completed 9/12

Clock Cycle 464:
$t3 -> 1, 
Completed 10/12

Clock Cycle 465:
$t3 -> 1, 
Completed 11/12

Clock Cycle 466:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 1404 4716 on Line 61

Clock Cycle 467:
$t3 -> 1, 
Started lw 1952 $t3 on Line 63
Completed 1/2

Clock Cycle 468:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1952 $t3 on Line 63

Clock Cycle 469:

Started sw 32 1964 on Line 64
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t4,$t3,1848
$t4 = 1848

Clock Cycle 470:

Completed 2/22
addi
addi$t4,$t1,48
$t4 = 1380

Clock Cycle 471:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 616 1964 on Line 68

Clock Cycle 472:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 1200 $t0 on Line 69

Clock Cycle 473:
$t0 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 2440 1332 on Line 70

Clock Cycle 474:
$t0 -> 1, 
Completed 6/22

Clock Cycle 475:
$t0 -> 1, 
Completed 7/22

Clock Cycle 476:
$t0 -> 1, 
Completed 8/22

Clock Cycle 477:
$t0 -> 1, 
Completed 9/22

Clock Cycle 478:
$t0 -> 1, 
Completed 10/22
Memory at 1404 = 4716

Clock Cycle 479:
$t0 -> 1, 
Completed 11/22

Clock Cycle 480:
$t0 -> 1, 
Completed 12/22

Clock Cycle 481:
$t0 -> 1, 
Completed 13/22

Clock Cycle 482:
$t0 -> 1, 
Completed 14/22

Clock Cycle 483:
$t0 -> 1, 
Completed 15/22

Clock Cycle 484:
$t0 -> 1, 
Completed 16/22

Clock Cycle 485:
$t0 -> 1, 
Completed 17/22

Clock Cycle 486:
$t0 -> 1, 
Completed 18/22

Clock Cycle 487:
$t0 -> 1, 
Completed 19/22

Clock Cycle 488:
$t0 -> 1, 
Completed 20/22

Clock Cycle 489:
$t0 -> 1, 
Completed 21/22

Clock Cycle 490:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 32 1964 on Line 64

Clock Cycle 491:
$t0 -> 1, 
Started sw 616 1964 on Line 68
Completed 1/2

Clock Cycle 492:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 616 1964 on Line 68

Clock Cycle 493:
$t0 -> 1, 
Started lw 1200 $t0 on Line 69
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 494:
$t0 -> 1, 
Completed 2/22

Clock Cycle 495:
$t0 -> 1, 
Completed 3/22

Clock Cycle 496:
$t0 -> 1, 
Completed 4/22

Clock Cycle 497:
$t0 -> 1, 
Completed 5/22

Clock Cycle 498:
$t0 -> 1, 
Completed 6/22

Clock Cycle 499:
$t0 -> 1, 
Completed 7/22

Clock Cycle 500:
$t0 -> 1, 
Completed 8/22

Clock Cycle 501:
$t0 -> 1, 
Completed 9/22

Clock Cycle 502:
$t0 -> 1, 
Completed 10/22
Memory at 32 = 1964
Memory at 616 = 1964

Clock Cycle 503:
$t0 -> 1, 
Completed 11/22

Clock Cycle 504:
$t0 -> 1, 
Completed 12/22

Clock Cycle 505:
$t0 -> 1, 
Completed 13/22

Clock Cycle 506:
$t0 -> 1, 
Completed 14/22

Clock Cycle 507:
$t0 -> 1, 
Completed 15/22

Clock Cycle 508:
$t0 -> 1, 
Completed 16/22

Clock Cycle 509:
$t0 -> 1, 
Completed 17/22

Clock Cycle 510:
$t0 -> 1, 
Completed 18/22

Clock Cycle 511:
$t0 -> 1, 
Completed 19/22

Clock Cycle 512:
$t0 -> 1, 
Completed 20/22

Clock Cycle 513:
$t0 -> 1, 
Completed 21/22

Clock Cycle 514:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1200 $t0 on Line 69

Clock Cycle 515:

Started sw 2440 1332 on Line 70
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2696 0 on Line 71

Clock Cycle 516:

Completed 2/12
addi
addi$t2,$t4,3228
$t2 = 4608

Clock Cycle 517:

Completed 3/12
addi
addi$t4,$t2,1976
$t4 = 6584

Clock Cycle 518:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 3948 $t1 on Line 74

Clock Cycle 519:
$t1 -> 1, 
Completed 5/12
addi
addi$t2,$t0,3128
$t2 = 3128

Clock Cycle 520:
$t1 -> 1, 
Completed 6/12

Clock Cycle 521:
$t1 -> 1, 
Completed 7/12

Clock Cycle 522:
$t1 -> 1, 
Completed 8/12

Clock Cycle 523:
$t1 -> 1, 
Completed 9/12

Clock Cycle 524:
$t1 -> 1, 
Completed 10/12

Clock Cycle 525:
$t1 -> 1, 
Completed 11/12

Clock Cycle 526:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 2440 1332 on Line 70

Clock Cycle 527:
$t1 -> 1, 
Started sw 2696 0 on Line 71
Completed 1/2

Clock Cycle 528:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 2696 0 on Line 71

Clock Cycle 529:
$t1 -> 1, 
Started lw 3948 $t1 on Line 74
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 530:
$t1 -> 1, 
Completed 2/22

Clock Cycle 531:
$t1 -> 1, 
Completed 3/22

Clock Cycle 532:
$t1 -> 1, 
Completed 4/22

Clock Cycle 533:
$t1 -> 1, 
Completed 5/22

Clock Cycle 534:
$t1 -> 1, 
Completed 6/22

Clock Cycle 535:
$t1 -> 1, 
Completed 7/22

Clock Cycle 536:
$t1 -> 1, 
Completed 8/22

Clock Cycle 537:
$t1 -> 1, 
Completed 9/22

Clock Cycle 538:
$t1 -> 1, 
Completed 10/22
Memory at 2440 = 1332

Clock Cycle 539:
$t1 -> 1, 
Completed 11/22

Clock Cycle 540:
$t1 -> 1, 
Completed 12/22

Clock Cycle 541:
$t1 -> 1, 
Completed 13/22

Clock Cycle 542:
$t1 -> 1, 
Completed 14/22

Clock Cycle 543:
$t1 -> 1, 
Completed 15/22

Clock Cycle 544:
$t1 -> 1, 
Completed 16/22

Clock Cycle 545:
$t1 -> 1, 
Completed 17/22

Clock Cycle 546:
$t1 -> 1, 
Completed 18/22

Clock Cycle 547:
$t1 -> 1, 
Completed 19/22

Clock Cycle 548:
$t1 -> 1, 
Completed 20/22

Clock Cycle 549:
$t1 -> 1, 
Completed 21/22

Clock Cycle 550:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3948 $t1 on Line 74

Clock Cycle 551:
sw
DRAM Request(Write) Issued for sw 3972 0 on Line 76

Clock Cycle 552:

Started sw 3972 0 on Line 76
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1792 $t4 on Line 77

Clock Cycle 553:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3972 0 on Line 76
addi
addi$t3,$t3,3448
$t3 = 3448

Clock Cycle 554:
$t4 -> 1, 
Started lw 1792 $t4 on Line 77
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 524 $t0 on Line 79

Clock Cycle 555:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 556:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 557:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 558:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 559:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 560:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 561:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 562:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 563:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 564:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 565:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 566:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 567:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 568:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 569:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 570:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 571:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 572:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 573:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 574:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 575:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1792 $t4 on Line 77

Clock Cycle 576:
$t0 -> 1, 
Started lw 524 $t0 on Line 79
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 577:
$t0 -> 1, 
Completed 2/12

Clock Cycle 578:
$t0 -> 1, 
Completed 3/12

Clock Cycle 579:
$t0 -> 1, 
Completed 4/12

Clock Cycle 580:
$t0 -> 1, 
Completed 5/12

Clock Cycle 581:
$t0 -> 1, 
Completed 6/12

Clock Cycle 582:
$t0 -> 1, 
Completed 7/12

Clock Cycle 583:
$t0 -> 1, 
Completed 8/12

Clock Cycle 584:
$t0 -> 1, 
Completed 9/12

Clock Cycle 585:
$t0 -> 1, 
Completed 10/12

Clock Cycle 586:
$t0 -> 1, 
Completed 11/12

Clock Cycle 587:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 524 $t0 on Line 79

Clock Cycle 588:
sw
DRAM Request(Write) Issued for sw 1916 0 on Line 80

Clock Cycle 589:

Started sw 1916 0 on Line 80
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2328 $t4 on Line 81

Clock Cycle 590:
$t4 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 2480 0 on Line 82

Clock Cycle 591:
$t4 -> 1, 
Completed 3/12

Clock Cycle 592:
$t4 -> 1, 
Completed 4/12

Clock Cycle 593:
$t4 -> 1, 
Completed 5/12

Clock Cycle 594:
$t4 -> 1, 
Completed 6/12

Clock Cycle 595:
$t4 -> 1, 
Completed 7/12

Clock Cycle 596:
$t4 -> 1, 
Completed 8/12

Clock Cycle 597:
$t4 -> 1, 
Completed 9/12

Clock Cycle 598:
$t4 -> 1, 
Completed 10/12

Clock Cycle 599:
$t4 -> 1, 
Completed 11/12

Clock Cycle 600:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 1916 0 on Line 80

Clock Cycle 601:
$t4 -> 1, 
Started lw 2328 $t4 on Line 81
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 602:
$t4 -> 1, 
Completed 2/22

Clock Cycle 603:
$t4 -> 1, 
Completed 3/22

Clock Cycle 604:
$t4 -> 1, 
Completed 4/22

Clock Cycle 605:
$t4 -> 1, 
Completed 5/22

Clock Cycle 606:
$t4 -> 1, 
Completed 6/22

Clock Cycle 607:
$t4 -> 1, 
Completed 7/22

Clock Cycle 608:
$t4 -> 1, 
Completed 8/22

Clock Cycle 609:
$t4 -> 1, 
Completed 9/22

Clock Cycle 610:
$t4 -> 1, 
Completed 10/22

Clock Cycle 611:
$t4 -> 1, 
Completed 11/22

Clock Cycle 612:
$t4 -> 1, 
Completed 12/22

Clock Cycle 613:
$t4 -> 1, 
Completed 13/22

Clock Cycle 614:
$t4 -> 1, 
Completed 14/22

Clock Cycle 615:
$t4 -> 1, 
Completed 15/22

Clock Cycle 616:
$t4 -> 1, 
Completed 16/22

Clock Cycle 617:
$t4 -> 1, 
Completed 17/22

Clock Cycle 618:
$t4 -> 1, 
Completed 18/22

Clock Cycle 619:
$t4 -> 1, 
Completed 19/22

Clock Cycle 620:
$t4 -> 1, 
Completed 20/22

Clock Cycle 621:
$t4 -> 1, 
Completed 21/22

Clock Cycle 622:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2328 $t4 on Line 81

Clock Cycle 623:

Started sw 2480 0 on Line 82
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3256 $t4 on Line 83

Clock Cycle 624:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 2480 0 on Line 82

Clock Cycle 625:
$t4 -> 1, 
Started lw 3256 $t4 on Line 83
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 626:
$t4 -> 1, 
Completed 2/22

Clock Cycle 627:
$t4 -> 1, 
Completed 3/22

Clock Cycle 628:
$t4 -> 1, 
Completed 4/22

Clock Cycle 629:
$t4 -> 1, 
Completed 5/22

Clock Cycle 630:
$t4 -> 1, 
Completed 6/22

Clock Cycle 631:
$t4 -> 1, 
Completed 7/22

Clock Cycle 632:
$t4 -> 1, 
Completed 8/22

Clock Cycle 633:
$t4 -> 1, 
Completed 9/22

Clock Cycle 634:
$t4 -> 1, 
Completed 10/22

Clock Cycle 635:
$t4 -> 1, 
Completed 11/22

Clock Cycle 636:
$t4 -> 1, 
Completed 12/22

Clock Cycle 637:
$t4 -> 1, 
Completed 13/22

Clock Cycle 638:
$t4 -> 1, 
Completed 14/22

Clock Cycle 639:
$t4 -> 1, 
Completed 15/22

Clock Cycle 640:
$t4 -> 1, 
Completed 16/22

Clock Cycle 641:
$t4 -> 1, 
Completed 17/22

Clock Cycle 642:
$t4 -> 1, 
Completed 18/22

Clock Cycle 643:
$t4 -> 1, 
Completed 19/22

Clock Cycle 644:
$t4 -> 1, 
Completed 20/22

Clock Cycle 645:
$t4 -> 1, 
Completed 21/22

Clock Cycle 646:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3256 $t4 on Line 83

Clock Cycle 647:
addi
addi$t4,$t0,1116
$t4 = 1116

Clock Cycle 648:
addi
addi$t3,$t0,3168
$t3 = 3168

Clock Cycle 649:
addi
addi$t2,$t4,1344
$t2 = 2460

Clock Cycle 650:
sw
DRAM Request(Write) Issued for sw 3820 3168 on Line 87

Clock Cycle 651:

Started sw 3820 3168 on Line 87
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3160 $t4 on Line 88

Clock Cycle 652:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3820 3168 on Line 87
lw
DRAM Request(Read) Issued for lw 2800 $t3 on Line 89

Clock Cycle 653:
$t3 -> 1, $t4 -> 1, 
Started lw 3160 $t4 on Line 88
Completed 1/2

Clock Cycle 654:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3160 $t4 on Line 88

Clock Cycle 655:
$t3 -> 1, 
Started lw 2800 $t3 on Line 89
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 656:
$t3 -> 1, 
Completed 2/22

Clock Cycle 657:
$t3 -> 1, 
Completed 3/22

Clock Cycle 658:
$t3 -> 1, 
Completed 4/22

Clock Cycle 659:
$t3 -> 1, 
Completed 5/22

Clock Cycle 660:
$t3 -> 1, 
Completed 6/22

Clock Cycle 661:
$t3 -> 1, 
Completed 7/22

Clock Cycle 662:
$t3 -> 1, 
Completed 8/22

Clock Cycle 663:
$t3 -> 1, 
Completed 9/22

Clock Cycle 664:
$t3 -> 1, 
Completed 10/22
Memory at 3820 = 3168

Clock Cycle 665:
$t3 -> 1, 
Completed 11/22

Clock Cycle 666:
$t3 -> 1, 
Completed 12/22

Clock Cycle 667:
$t3 -> 1, 
Completed 13/22

Clock Cycle 668:
$t3 -> 1, 
Completed 14/22

Clock Cycle 669:
$t3 -> 1, 
Completed 15/22

Clock Cycle 670:
$t3 -> 1, 
Completed 16/22

Clock Cycle 671:
$t3 -> 1, 
Completed 17/22

Clock Cycle 672:
$t3 -> 1, 
Completed 18/22

Clock Cycle 673:
$t3 -> 1, 
Completed 19/22

Clock Cycle 674:
$t3 -> 1, 
Completed 20/22

Clock Cycle 675:
$t3 -> 1, 
Completed 21/22

Clock Cycle 676:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2800 $t3 on Line 89

Clock Cycle 677:
sw
DRAM Request(Write) Issued for sw 1748 0 on Line 90

Clock Cycle 678:

Started sw 1748 0 on Line 90
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t3,$t0,1492
$t3 = 1492

Clock Cycle 679:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1096 $t0 on Line 92

Clock Cycle 680:
$t0 -> 1, 
Completed 3/12
addi
addi$t3,$t1,16
$t3 = 16

Clock Cycle 681:
$t0 -> 1, 
Completed 4/12

Clock Cycle 682:
$t0 -> 1, 
Completed 5/12

Clock Cycle 683:
$t0 -> 1, 
Completed 6/12

Clock Cycle 684:
$t0 -> 1, 
Completed 7/12

Clock Cycle 685:
$t0 -> 1, 
Completed 8/12

Clock Cycle 686:
$t0 -> 1, 
Completed 9/12

Clock Cycle 687:
$t0 -> 1, 
Completed 10/12

Clock Cycle 688:
$t0 -> 1, 
Completed 11/12

Clock Cycle 689:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1748 0 on Line 90

Clock Cycle 690:
$t0 -> 1, 
Started lw 1096 $t0 on Line 92
Completed 1/2

Clock Cycle 691:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1096 $t0 on Line 92

Clock Cycle 692:
addi
addi$t4,$t0,2852
$t4 = 2852

Clock Cycle 693:
addi
addi$t0,$t1,520
$t0 = 520

Clock Cycle 694:
lw
DRAM Request(Read) Issued for lw 3184 $t0 on Line 96

Clock Cycle 695:
$t0 -> 1, 
Started lw 3184 $t0 on Line 96
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t3,$t4,1144
$t3 = 3996

Clock Cycle 696:
$t0 -> 1, 
Completed 2/22

Clock Cycle 697:
$t0 -> 1, 
Completed 3/22

Clock Cycle 698:
$t0 -> 1, 
Completed 4/22

Clock Cycle 699:
$t0 -> 1, 
Completed 5/22

Clock Cycle 700:
$t0 -> 1, 
Completed 6/22

Clock Cycle 701:
$t0 -> 1, 
Completed 7/22

Clock Cycle 702:
$t0 -> 1, 
Completed 8/22

Clock Cycle 703:
$t0 -> 1, 
Completed 9/22

Clock Cycle 704:
$t0 -> 1, 
Completed 10/22

Clock Cycle 705:
$t0 -> 1, 
Completed 11/22

Clock Cycle 706:
$t0 -> 1, 
Completed 12/22

Clock Cycle 707:
$t0 -> 1, 
Completed 13/22

Clock Cycle 708:
$t0 -> 1, 
Completed 14/22

Clock Cycle 709:
$t0 -> 1, 
Completed 15/22

Clock Cycle 710:
$t0 -> 1, 
Completed 16/22

Clock Cycle 711:
$t0 -> 1, 
Completed 17/22

Clock Cycle 712:
$t0 -> 1, 
Completed 18/22

Clock Cycle 713:
$t0 -> 1, 
Completed 19/22

Clock Cycle 714:
$t0 -> 1, 
Completed 20/22

Clock Cycle 715:
$t0 -> 1, 
Completed 21/22

Clock Cycle 716:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3184 $t0 on Line 96

Clock Cycle 717:
addi
addi$t0,$t1,972
$t0 = 972

Clock Cycle 718:
lw
DRAM Request(Read) Issued for lw 1572 $t2 on Line 99

Clock Cycle 719:
$t2 -> 1, 
Started lw 1572 $t2 on Line 99
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t1,$t1,3088
$t1 = 3088

Clock Cycle 720:
$t2 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3700 972 on Line 101

Clock Cycle 721:
$t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 3880 3996 on Line 102

Clock Cycle 722:
$t2 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 412 $t0 on Line 103

Clock Cycle 723:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 724:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 725:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 726:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 727:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 728:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 729:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 730:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1572 $t2 on Line 99

Clock Cycle 731:
$t0 -> 1, 
Started sw 3700 972 on Line 101
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3636 0 on Line 104

Clock Cycle 732:
$t0 -> 1, 
Completed 2/12

Clock Cycle 733:
$t0 -> 1, 
Completed 3/12

Clock Cycle 734:
$t0 -> 1, 
Completed 4/12

Clock Cycle 735:
$t0 -> 1, 
Completed 5/12

Clock Cycle 736:
$t0 -> 1, 
Completed 6/12

Clock Cycle 737:
$t0 -> 1, 
Completed 7/12

Clock Cycle 738:
$t0 -> 1, 
Completed 8/12

Clock Cycle 739:
$t0 -> 1, 
Completed 9/12

Clock Cycle 740:
$t0 -> 1, 
Completed 10/12

Clock Cycle 741:
$t0 -> 1, 
Completed 11/12

Clock Cycle 742:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3700 972 on Line 101

Clock Cycle 743:
$t0 -> 1, 
Started sw 3880 3996 on Line 102
Completed 1/2

Clock Cycle 744:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 3880 3996 on Line 102

Clock Cycle 745:
$t0 -> 1, 
Started sw 3636 0 on Line 104
Completed 1/2

Clock Cycle 746:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 3636 0 on Line 104

Clock Cycle 747:
$t0 -> 1, 
Started lw 412 $t0 on Line 103
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 748:
$t0 -> 1, 
Completed 2/22

Clock Cycle 749:
$t0 -> 1, 
Completed 3/22

Clock Cycle 750:
$t0 -> 1, 
Completed 4/22

Clock Cycle 751:
$t0 -> 1, 
Completed 5/22

Clock Cycle 752:
$t0 -> 1, 
Completed 6/22

Clock Cycle 753:
$t0 -> 1, 
Completed 7/22

Clock Cycle 754:
$t0 -> 1, 
Completed 8/22

Clock Cycle 755:
$t0 -> 1, 
Completed 9/22

Clock Cycle 756:
$t0 -> 1, 
Completed 10/22
Memory at 3700 = 972
Memory at 3880 = 3996

Clock Cycle 757:
$t0 -> 1, 
Completed 11/22

Clock Cycle 758:
$t0 -> 1, 
Completed 12/22

Clock Cycle 759:
$t0 -> 1, 
Completed 13/22

Clock Cycle 760:
$t0 -> 1, 
Completed 14/22

Clock Cycle 761:
$t0 -> 1, 
Completed 15/22

Clock Cycle 762:
$t0 -> 1, 
Completed 16/22

Clock Cycle 763:
$t0 -> 1, 
Completed 17/22

Clock Cycle 764:
$t0 -> 1, 
Completed 18/22

Clock Cycle 765:
$t0 -> 1, 
Completed 19/22

Clock Cycle 766:
$t0 -> 1, 
Completed 20/22

Clock Cycle 767:
$t0 -> 1, 
Completed 21/22

Clock Cycle 768:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 412 $t0 on Line 103

Clock Cycle 769:
sw
DRAM Request(Write) Issued for sw 220 0 on Line 105

Clock Cycle 770:

Started sw 220 0 on Line 105
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1420 $t4 on Line 106

Clock Cycle 771:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 220 0 on Line 105
addi
addi$t0,$t1,3848
$t0 = 6936

Clock Cycle 772:
$t4 -> 1, 
Started lw 1420 $t4 on Line 106
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 773:
$t4 -> 1, 
Completed 2/22

Clock Cycle 774:
$t4 -> 1, 
Completed 3/22

Clock Cycle 775:
$t4 -> 1, 
Completed 4/22

Clock Cycle 776:
$t4 -> 1, 
Completed 5/22

Clock Cycle 777:
$t4 -> 1, 
Completed 6/22

Clock Cycle 778:
$t4 -> 1, 
Completed 7/22

Clock Cycle 779:
$t4 -> 1, 
Completed 8/22

Clock Cycle 780:
$t4 -> 1, 
Completed 9/22

Clock Cycle 781:
$t4 -> 1, 
Completed 10/22

Clock Cycle 782:
$t4 -> 1, 
Completed 11/22

Clock Cycle 783:
$t4 -> 1, 
Completed 12/22

Clock Cycle 784:
$t4 -> 1, 
Completed 13/22

Clock Cycle 785:
$t4 -> 1, 
Completed 14/22

Clock Cycle 786:
$t4 -> 1, 
Completed 15/22

Clock Cycle 787:
$t4 -> 1, 
Completed 16/22

Clock Cycle 788:
$t4 -> 1, 
Completed 17/22

Clock Cycle 789:
$t4 -> 1, 
Completed 18/22

Clock Cycle 790:
$t4 -> 1, 
Completed 19/22

Clock Cycle 791:
$t4 -> 1, 
Completed 20/22

Clock Cycle 792:
$t4 -> 1, 
Completed 21/22

Clock Cycle 793:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1420 $t4 on Line 106

Clock Cycle 794:
sw
DRAM Request(Write) Issued for sw 3376 0 on Line 108

Clock Cycle 795:

Started sw 3376 0 on Line 108
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1620 0 on Line 109

Clock Cycle 796:

Completed 2/12
addi
addi$t4,$t0,608
$t4 = 7544

Clock Cycle 797:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 984 7544 on Line 111

Clock Cycle 798:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 404 $t3 on Line 112

Clock Cycle 799:
$t3 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 1804 $t2 on Line 113

Clock Cycle 800:
$t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 801:
$t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 802:
$t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 803:
$t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 804:
$t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 805:
$t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 806:
$t2 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 3376 0 on Line 108

Clock Cycle 807:
$t2 -> 1, $t3 -> 1, 
Started sw 1620 0 on Line 109
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 808:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 809:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 810:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 811:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 812:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 813:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 814:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 815:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 816:
$t2 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 817:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 818:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 819:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 820:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 821:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 822:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 823:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 824:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 825:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 826:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 827:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 828:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1620 0 on Line 109

Clock Cycle 829:
$t2 -> 1, $t3 -> 1, 
Started lw 1804 $t2 on Line 113
Completed 1/2

Clock Cycle 830:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1804 $t2 on Line 113

Clock Cycle 831:
$t3 -> 1, 
Started sw 984 7544 on Line 111
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 832:
$t3 -> 1, 
Completed 2/22

Clock Cycle 833:
$t3 -> 1, 
Completed 3/22

Clock Cycle 834:
$t3 -> 1, 
Completed 4/22

Clock Cycle 835:
$t3 -> 1, 
Completed 5/22

Clock Cycle 836:
$t3 -> 1, 
Completed 6/22

Clock Cycle 837:
$t3 -> 1, 
Completed 7/22

Clock Cycle 838:
$t3 -> 1, 
Completed 8/22

Clock Cycle 839:
$t3 -> 1, 
Completed 9/22

Clock Cycle 840:
$t3 -> 1, 
Completed 10/22

Clock Cycle 841:
$t3 -> 1, 
Completed 11/22

Clock Cycle 842:
$t3 -> 1, 
Completed 12/22

Clock Cycle 843:
$t3 -> 1, 
Completed 13/22

Clock Cycle 844:
$t3 -> 1, 
Completed 14/22

Clock Cycle 845:
$t3 -> 1, 
Completed 15/22

Clock Cycle 846:
$t3 -> 1, 
Completed 16/22

Clock Cycle 847:
$t3 -> 1, 
Completed 17/22

Clock Cycle 848:
$t3 -> 1, 
Completed 18/22

Clock Cycle 849:
$t3 -> 1, 
Completed 19/22

Clock Cycle 850:
$t3 -> 1, 
Completed 20/22

Clock Cycle 851:
$t3 -> 1, 
Completed 21/22

Clock Cycle 852:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 984 7544 on Line 111

Clock Cycle 853:
$t3 -> 1, 
Started lw 404 $t3 on Line 112
Completed 1/2

Clock Cycle 854:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 404 $t3 on Line 112

Clock Cycle 855:
sw
DRAM Request(Write) Issued for sw 2460 0 on Line 114

Clock Cycle 856:

Started sw 2460 0 on Line 114
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t1,$t4,160
$t1 = 7704

Clock Cycle 857:

Completed 2/22
addi
addi$t4,$t0,2212
$t4 = 9148

Clock Cycle 858:

Completed 3/22
addi
addi$t4,$t1,2484
$t4 = 10188

Clock Cycle 859:

Completed 4/22
addi
addi$t1,$t4,2040
$t1 = 12228

Clock Cycle 860:

Completed 5/22
addi
addi$t1,$t3,1020
$t1 = 1020

Clock Cycle 861:

Completed 6/22
lw
DRAM Request(Read) Issued for lw 2408 $t3 on Line 120

Clock Cycle 862:
$t3 -> 1, 
Completed 7/22
sw
DRAM Request(Write) Issued for sw 1356 6936 on Line 121

Clock Cycle 863:
$t3 -> 1, 
Completed 8/22

Clock Cycle 864:
$t3 -> 1, 
Completed 9/22

Clock Cycle 865:
$t3 -> 1, 
Completed 10/22
Memory at 984 = 7544

Clock Cycle 866:
$t3 -> 1, 
Completed 11/22

Clock Cycle 867:
$t3 -> 1, 
Completed 12/22

Clock Cycle 868:
$t3 -> 1, 
Completed 13/22

Clock Cycle 869:
$t3 -> 1, 
Completed 14/22

Clock Cycle 870:
$t3 -> 1, 
Completed 15/22

Clock Cycle 871:
$t3 -> 1, 
Completed 16/22

Clock Cycle 872:
$t3 -> 1, 
Completed 17/22

Clock Cycle 873:
$t3 -> 1, 
Completed 18/22

Clock Cycle 874:
$t3 -> 1, 
Completed 19/22

Clock Cycle 875:
$t3 -> 1, 
Completed 20/22

Clock Cycle 876:
$t3 -> 1, 
Completed 21/22

Clock Cycle 877:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2460 0 on Line 114

Clock Cycle 878:
$t3 -> 1, 
Started lw 2408 $t3 on Line 120
Completed 1/2

Clock Cycle 879:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2408 $t3 on Line 120

Clock Cycle 880:

Started sw 1356 6936 on Line 121
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3924 $t3 on Line 122

Clock Cycle 881:
$t3 -> 1, 
Completed 2/22
addi
addi$t4,$t0,3672
$t4 = 10608

Clock Cycle 882:
$t3 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 3840 $t1 on Line 124

Clock Cycle 883:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 884:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 885:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 886:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 887:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 888:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 889:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 890:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 891:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 892:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 893:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 894:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 895:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 896:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 897:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 898:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 899:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 900:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 901:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1356 6936 on Line 121

Clock Cycle 902:
$t1 -> 1, $t3 -> 1, 
Started lw 3924 $t3 on Line 122
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 903:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 904:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 905:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 906:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 907:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 908:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 909:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 910:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 911:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1356 = 6936

Clock Cycle 912:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 913:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 914:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 915:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 916:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 917:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 918:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 919:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 920:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 921:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 922:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 923:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3924 $t3 on Line 122

Clock Cycle 924:
$t1 -> 1, 
Started lw 3840 $t1 on Line 124
Completed 1/2

Clock Cycle 925:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3840 $t1 on Line 124

Clock Cycle 926:
lw
DRAM Request(Read) Issued for lw 2640 $t1 on Line 125

Clock Cycle 927:
$t1 -> 1, 
Started lw 2640 $t1 on Line 125
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t2,$t3,3004
$t2 = 3004

Clock Cycle 928:
$t1 -> 1, 
Completed 2/12

Clock Cycle 929:
$t1 -> 1, 
Completed 3/12

Clock Cycle 930:
$t1 -> 1, 
Completed 4/12

Clock Cycle 931:
$t1 -> 1, 
Completed 5/12

Clock Cycle 932:
$t1 -> 1, 
Completed 6/12

Clock Cycle 933:
$t1 -> 1, 
Completed 7/12

Clock Cycle 934:
$t1 -> 1, 
Completed 8/12

Clock Cycle 935:
$t1 -> 1, 
Completed 9/12

Clock Cycle 936:
$t1 -> 1, 
Completed 10/12

Clock Cycle 937:
$t1 -> 1, 
Completed 11/12

Clock Cycle 938:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2640 $t1 on Line 125

Clock Cycle 939:
sw
DRAM Request(Write) Issued for sw 3036 0 on Line 127

Clock Cycle 940:

Started sw 3036 0 on Line 127
Completed 1/2
addi
addi$t1,$t4,344
$t1 = 10952

Clock Cycle 941:

Completed 2/2
Finished Instruction sw 3036 0 on Line 127
sw
DRAM Request(Write) Issued for sw 1376 10952 on Line 129

Clock Cycle 942:

Started sw 1376 10952 on Line 129
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t1,$t0,3084
$t1 = 10020

Clock Cycle 943:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3764 $t0 on Line 131

Clock Cycle 944:
$t0 -> 1, 
Completed 3/22

Clock Cycle 945:
$t0 -> 1, 
Completed 4/22

Clock Cycle 946:
$t0 -> 1, 
Completed 5/22

Clock Cycle 947:
$t0 -> 1, 
Completed 6/22

Clock Cycle 948:
$t0 -> 1, 
Completed 7/22

Clock Cycle 949:
$t0 -> 1, 
Completed 8/22

Clock Cycle 950:
$t0 -> 1, 
Completed 9/22

Clock Cycle 951:
$t0 -> 1, 
Completed 10/22

Clock Cycle 952:
$t0 -> 1, 
Completed 11/22

Clock Cycle 953:
$t0 -> 1, 
Completed 12/22

Clock Cycle 954:
$t0 -> 1, 
Completed 13/22

Clock Cycle 955:
$t0 -> 1, 
Completed 14/22

Clock Cycle 956:
$t0 -> 1, 
Completed 15/22

Clock Cycle 957:
$t0 -> 1, 
Completed 16/22

Clock Cycle 958:
$t0 -> 1, 
Completed 17/22

Clock Cycle 959:
$t0 -> 1, 
Completed 18/22

Clock Cycle 960:
$t0 -> 1, 
Completed 19/22

Clock Cycle 961:
$t0 -> 1, 
Completed 20/22

Clock Cycle 962:
$t0 -> 1, 
Completed 21/22

Clock Cycle 963:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1376 10952 on Line 129

Clock Cycle 964:
$t0 -> 1, 
Started lw 3764 $t0 on Line 131
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 965:
$t0 -> 1, 
Completed 2/22

Clock Cycle 966:
$t0 -> 1, 
Completed 3/22

Clock Cycle 967:
$t0 -> 1, 
Completed 4/22

Clock Cycle 968:
$t0 -> 1, 
Completed 5/22

Clock Cycle 969:
$t0 -> 1, 
Completed 6/22

Clock Cycle 970:
$t0 -> 1, 
Completed 7/22

Clock Cycle 971:
$t0 -> 1, 
Completed 8/22

Clock Cycle 972:
$t0 -> 1, 
Completed 9/22

Clock Cycle 973:
$t0 -> 1, 
Completed 10/22
Memory at 1376 = 10952

Clock Cycle 974:
$t0 -> 1, 
Completed 11/22

Clock Cycle 975:
$t0 -> 1, 
Completed 12/22

Clock Cycle 976:
$t0 -> 1, 
Completed 13/22

Clock Cycle 977:
$t0 -> 1, 
Completed 14/22

Clock Cycle 978:
$t0 -> 1, 
Completed 15/22

Clock Cycle 979:
$t0 -> 1, 
Completed 16/22

Clock Cycle 980:
$t0 -> 1, 
Completed 17/22

Clock Cycle 981:
$t0 -> 1, 
Completed 18/22

Clock Cycle 982:
$t0 -> 1, 
Completed 19/22

Clock Cycle 983:
$t0 -> 1, 
Completed 20/22

Clock Cycle 984:
$t0 -> 1, 
Completed 21/22

Clock Cycle 985:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3764 $t0 on Line 131

Clock Cycle 986:
addi
addi$t0,$t2,792
$t0 = 3796

Clock Cycle 987:
addi
addi$t3,$t3,576
$t3 = 576

Clock Cycle 988:
lw
DRAM Request(Read) Issued for lw 1868 $t3 on Line 134

Clock Cycle 989:
$t3 -> 1, 
Started lw 1868 $t3 on Line 134
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 990:
$t3 -> 1, 
Completed 2/12

Clock Cycle 991:
$t3 -> 1, 
Completed 3/12

Clock Cycle 992:
$t3 -> 1, 
Completed 4/12

Clock Cycle 993:
$t3 -> 1, 
Completed 5/12

Clock Cycle 994:
$t3 -> 1, 
Completed 6/12

Clock Cycle 995:
$t3 -> 1, 
Completed 7/12

Clock Cycle 996:
$t3 -> 1, 
Completed 8/12

Clock Cycle 997:
$t3 -> 1, 
Completed 9/12

Clock Cycle 998:
$t3 -> 1, 
Completed 10/12

Clock Cycle 999:
$t3 -> 1, 
Completed 11/12

Clock Cycle 1000:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1868 $t3 on Line 134

Clock Cycle 1001:
addi
addi$t3,$t3,3396
$t3 = 3396

Clock Cycle 1002:
addi
addi$t4,$t0,2388
$t4 = 6184

Clock Cycle 1003:
sw
DRAM Request(Write) Issued for sw 2756 10020 on Line 137

Clock Cycle 1004:

Started sw 2756 10020 on Line 137
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t3,$t0,3388
$t3 = 7184

Clock Cycle 1005:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 1996 3796 on Line 139

Clock Cycle 1006:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 3976 $t4 on Line 140

Clock Cycle 1007:
$t4 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 3784 7184 on Line 141

Clock Cycle 1008:
$t4 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 2256 7184 on Line 142

Clock Cycle 1009:
$t4 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 816 $t3 on Line 143

Clock Cycle 1010:
$t3 -> 1, $t4 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 732 3796 on Line 144

Clock Cycle 1011:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 1012:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 1013:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 1014:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 1015:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2756 10020 on Line 137

Clock Cycle 1016:
$t3 -> 1, $t4 -> 1, 
Started sw 2256 7184 on Line 142
Completed 1/2

Clock Cycle 1017:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2256 7184 on Line 142

Clock Cycle 1018:
$t3 -> 1, $t4 -> 1, 
Started sw 1996 3796 on Line 139
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1019:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1020:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1021:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1022:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1023:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1024:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1025:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1026:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1027:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2256 = 7184
Memory at 2756 = 10020

Clock Cycle 1028:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1029:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1030:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1031:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1032:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1033:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1034:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1035:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1036:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1037:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1038:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1039:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1996 3796 on Line 139

Clock Cycle 1040:
$t3 -> 1, $t4 -> 1, 
Started lw 3976 $t4 on Line 140
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1041:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1042:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1043:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1044:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1045:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1046:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1047:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1048:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1049:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1996 = 3796

Clock Cycle 1050:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1051:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1052:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1053:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1054:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1055:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1056:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1057:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1058:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1059:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1060:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1061:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3976 $t4 on Line 140

Clock Cycle 1062:
$t3 -> 1, 
Started sw 3784 7184 on Line 141
Completed 1/2
addi
addi$t4,$t4,3648
$t4 = 3648

Clock Cycle 1063:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3784 7184 on Line 141

Clock Cycle 1064:
$t3 -> 1, 
Started lw 816 $t3 on Line 143
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1065:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1066:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1067:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1068:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1069:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1070:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1071:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1072:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1073:
$t3 -> 1, 
Completed 10/22
Memory at 3784 = 7184

Clock Cycle 1074:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1075:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1076:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1077:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1078:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1079:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1080:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1081:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1082:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1083:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1084:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1085:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 816 $t3 on Line 143

Clock Cycle 1086:

Started sw 732 3796 on Line 144
Completed 1/2
sw
DRAM Request(Write) Issued for sw 640 0 on Line 146

Clock Cycle 1087:

Completed 2/2
Finished Instruction sw 732 3796 on Line 144
addi
addi$t2,$t0,3804
$t2 = 7600

Clock Cycle 1088:

Started sw 640 0 on Line 146
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2996 $t2 on Line 148

Clock Cycle 1089:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 640 0 on Line 146
sw
DRAM Request(Write) Issued for sw 3636 0 on Line 149

Clock Cycle 1090:
$t2 -> 1, 
Started lw 2996 $t2 on Line 148
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t3,$t3,3908
$t3 = 3908

Clock Cycle 1091:
$t2 -> 1, 
Completed 2/22

Clock Cycle 1092:
$t2 -> 1, 
Completed 3/22

Clock Cycle 1093:
$t2 -> 1, 
Completed 4/22

Clock Cycle 1094:
$t2 -> 1, 
Completed 5/22

Clock Cycle 1095:
$t2 -> 1, 
Completed 6/22

Clock Cycle 1096:
$t2 -> 1, 
Completed 7/22

Clock Cycle 1097:
$t2 -> 1, 
Completed 8/22

Clock Cycle 1098:
$t2 -> 1, 
Completed 9/22

Clock Cycle 1099:
$t2 -> 1, 
Completed 10/22
Memory at 732 = 3796

Clock Cycle 1100:
$t2 -> 1, 
Completed 11/22

Clock Cycle 1101:
$t2 -> 1, 
Completed 12/22

Clock Cycle 1102:
$t2 -> 1, 
Completed 13/22

Clock Cycle 1103:
$t2 -> 1, 
Completed 14/22

Clock Cycle 1104:
$t2 -> 1, 
Completed 15/22

Clock Cycle 1105:
$t2 -> 1, 
Completed 16/22

Clock Cycle 1106:
$t2 -> 1, 
Completed 17/22

Clock Cycle 1107:
$t2 -> 1, 
Completed 18/22

Clock Cycle 1108:
$t2 -> 1, 
Completed 19/22

Clock Cycle 1109:
$t2 -> 1, 
Completed 20/22

Clock Cycle 1110:
$t2 -> 1, 
Completed 21/22

Clock Cycle 1111:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2996 $t2 on Line 148

Clock Cycle 1112:

Started sw 3636 0 on Line 149
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t0,$t2,1816
$t0 = 1816

Clock Cycle 1113:

Completed 2/12
addi
addi$t1,$t1,2412
$t1 = 12432

Clock Cycle 1114:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 3036 $t0 on Line 153

Clock Cycle 1115:
$t0 -> 1, 
Completed 4/12

Clock Cycle 1116:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1117:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1118:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1119:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1120:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1121:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1122:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1123:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3636 0 on Line 149

Clock Cycle 1124:
$t0 -> 1, 
Started lw 3036 $t0 on Line 153
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1125:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1126:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1127:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1128:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1129:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1130:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1131:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1132:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1133:
$t0 -> 1, 
Completed 10/22

Clock Cycle 1134:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1135:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1136:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1137:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1138:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1139:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1140:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1141:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1142:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1143:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1144:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1145:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3036 $t0 on Line 153

Clock Cycle 1146:
addi
addi$t0,$t4,3148
$t0 = 6796

Clock Cycle 1147:
lw
DRAM Request(Read) Issued for lw 2724 $t2 on Line 155

Clock Cycle 1148:
$t2 -> 1, 
Started lw 2724 $t2 on Line 155
Completed 1/2
addi
addi$t1,$t3,372
$t1 = 4280

Clock Cycle 1149:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2724 $t2 on Line 155
sw
DRAM Request(Write) Issued for sw 1500 3648 on Line 157

Clock Cycle 1150:

Started sw 1500 3648 on Line 157
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 360 $t0 on Line 158

Clock Cycle 1151:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 768 0 on Line 159

Clock Cycle 1152:
$t0 -> 1, 
Completed 3/12

Clock Cycle 1153:
$t0 -> 1, 
Completed 4/12

Clock Cycle 1154:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1155:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1156:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1157:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1158:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1159:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1160:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1161:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1500 3648 on Line 157

Clock Cycle 1162:
$t0 -> 1, 
Started lw 360 $t0 on Line 158
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1163:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1164:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1165:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1166:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1167:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1168:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1169:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1170:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1171:
$t0 -> 1, 
Completed 10/22
Memory at 1500 = 3648

Clock Cycle 1172:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1173:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1174:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1175:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1176:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1177:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1178:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1179:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1180:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1181:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1182:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1183:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 360 $t0 on Line 158

Clock Cycle 1184:

Started sw 768 0 on Line 159
Completed 1/2
addi
addi$t1,$t0,1704
$t1 = 1704

Clock Cycle 1185:

Completed 2/2
Finished Instruction sw 768 0 on Line 159
lw
DRAM Request(Read) Issued for lw 244 $t1 on Line 161

Clock Cycle 1186:
$t1 -> 1, 
Started lw 244 $t1 on Line 161
Completed 1/2
addi
addi$t4,$t0,2168
$t4 = 2168

Clock Cycle 1187:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 244 $t1 on Line 161
sw
DRAM Request(Write) Issued for sw 908 0 on Line 163

Clock Cycle 1188:

Started sw 908 0 on Line 163
Completed 1/2
sw
DRAM Request(Write) Issued for sw 500 0 on Line 164

Clock Cycle 1189:

Completed 2/2
Finished Instruction sw 908 0 on Line 163
addi
addi$t4,$t3,1248
$t4 = 5156

Clock Cycle 1190:

Started sw 500 0 on Line 164
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2104 0 on Line 166

Clock Cycle 1191:

Completed 2/2
Finished Instruction sw 500 0 on Line 164
lw
DRAM Request(Read) Issued for lw 792 $t4 on Line 167

Clock Cycle 1192:
$t4 -> 1, 
Started sw 2104 0 on Line 166
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2800 0 on Line 168

Clock Cycle 1193:
$t4 -> 1, 
Completed 2/22
addi
addi$t2,$t0,2008
$t2 = 2008

Clock Cycle 1194:
$t4 -> 1, 
Completed 3/22
addi
addi$t2,$t1,2484
$t2 = 2484

Clock Cycle 1195:
$t4 -> 1, 
Completed 4/22
addi
addi$t2,$t2,3292
$t2 = 5776

Clock Cycle 1196:
$t4 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 1276 $t2 on Line 172

Clock Cycle 1197:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1198:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1199:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1200:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1201:
$t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 1202:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1203:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1204:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1205:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1206:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1207:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1208:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1209:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1210:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1211:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1212:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1213:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2104 0 on Line 166

Clock Cycle 1214:
$t2 -> 1, $t4 -> 1, 
Started sw 2800 0 on Line 168
Completed 1/2

Clock Cycle 1215:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2800 0 on Line 168

Clock Cycle 1216:
$t2 -> 1, $t4 -> 1, 
Started lw 792 $t4 on Line 167
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1217:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1218:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1219:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1220:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1221:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1222:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1223:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1224:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1225:
$t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 1226:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1227:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1228:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1229:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1230:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1231:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1232:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1233:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1234:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1235:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1236:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1237:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 792 $t4 on Line 167

Clock Cycle 1238:
$t2 -> 1, 
Started lw 1276 $t2 on Line 172
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t1,$t4,808
$t1 = 808

Clock Cycle 1239:
$t2 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3300 3908 on Line 174

Clock Cycle 1240:
$t2 -> 1, 
Completed 3/12
addi
addi$t0,$t1,760
$t0 = 1568

Clock Cycle 1241:
$t2 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 3984 1568 on Line 176

Clock Cycle 1242:
$t2 -> 1, 
Completed 5/12
addi
addi$t1,$t3,1584
$t1 = 5492

Clock Cycle 1243:
$t2 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 2308 3908 on Line 178

Clock Cycle 1244:
$t2 -> 1, 
Completed 7/12

Clock Cycle 1245:
$t2 -> 1, 
Completed 8/12

Clock Cycle 1246:
$t2 -> 1, 
Completed 9/12

Clock Cycle 1247:
$t2 -> 1, 
Completed 10/12

Clock Cycle 1248:
$t2 -> 1, 
Completed 11/12

Clock Cycle 1249:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1276 $t2 on Line 172

Clock Cycle 1250:

Started sw 3300 3908 on Line 174
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2688 $t2 on Line 179

Clock Cycle 1251:
$t2 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 132 $t1 on Line 180

Clock Cycle 1252:
$t1 -> 1, $t2 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 640 $t0 on Line 181

Clock Cycle 1253:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 1254:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 1255:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 1256:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 1257:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 1258:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 1259:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 1260:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 1261:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 3300 3908 on Line 174

Clock Cycle 1262:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Started sw 3984 1568 on Line 176
Completed 1/2

Clock Cycle 1263:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 3984 1568 on Line 176

Clock Cycle 1264:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Started sw 2308 3908 on Line 178
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1265:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 1266:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 1267:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 1268:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 1269:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 1270:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 1271:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 1272:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 1273:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 3300 = 3908
Memory at 3984 = 1568

Clock Cycle 1274:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 1275:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 1276:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 1277:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 1278:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 1279:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 1280:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 1281:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 1282:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 1283:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 1284:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 1285:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 2308 3908 on Line 178

Clock Cycle 1286:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Started lw 2688 $t2 on Line 179
Completed 1/2

Clock Cycle 1287:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2688 $t2 on Line 179

Clock Cycle 1288:
$t0 -> 1, $t1 -> 1, 
Started lw 132 $t1 on Line 180
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1289:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 1290:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 1291:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 1292:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 1293:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 1294:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 1295:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 1296:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 1297:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 2308 = 3908

Clock Cycle 1298:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 1299:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 1300:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 1301:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 1302:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 1303:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 1304:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 1305:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 1306:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 1307:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 1308:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 1309:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 132 $t1 on Line 180

Clock Cycle 1310:
$t0 -> 1, 
Started lw 640 $t0 on Line 181
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1252 $t1 on Line 182

Clock Cycle 1311:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 640 $t0 on Line 181
sw
DRAM Request(Write) Issued for sw 2900 0 on Line 183

Clock Cycle 1312:
$t1 -> 1, 
Started lw 1252 $t1 on Line 182
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 1313:
$t1 -> 1, 
Completed 2/12

Clock Cycle 1314:
$t1 -> 1, 
Completed 3/12

Clock Cycle 1315:
$t1 -> 1, 
Completed 4/12

Clock Cycle 1316:
$t1 -> 1, 
Completed 5/12

Clock Cycle 1317:
$t1 -> 1, 
Completed 6/12

Clock Cycle 1318:
$t1 -> 1, 
Completed 7/12

Clock Cycle 1319:
$t1 -> 1, 
Completed 8/12

Clock Cycle 1320:
$t1 -> 1, 
Completed 9/12

Clock Cycle 1321:
$t1 -> 1, 
Completed 10/12

Clock Cycle 1322:
$t1 -> 1, 
Completed 11/12

Clock Cycle 1323:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 1252 $t1 on Line 182

Clock Cycle 1324:

Started sw 2900 0 on Line 183
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1860 $t1 on Line 184

Clock Cycle 1325:
$t1 -> 1, 
Completed 2/12

Clock Cycle 1326:
$t1 -> 1, 
Completed 3/12

Clock Cycle 1327:
$t1 -> 1, 
Completed 4/12

Clock Cycle 1328:
$t1 -> 1, 
Completed 5/12

Clock Cycle 1329:
$t1 -> 1, 
Completed 6/12

Clock Cycle 1330:
$t1 -> 1, 
Completed 7/12

Clock Cycle 1331:
$t1 -> 1, 
Completed 8/12

Clock Cycle 1332:
$t1 -> 1, 
Completed 9/12

Clock Cycle 1333:
$t1 -> 1, 
Completed 10/12

Clock Cycle 1334:
$t1 -> 1, 
Completed 11/12

Clock Cycle 1335:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 2900 0 on Line 183

Clock Cycle 1336:
$t1 -> 1, 
Started lw 1860 $t1 on Line 184
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1337:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1338:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1339:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1340:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1341:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1342:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1343:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1344:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1345:
$t1 -> 1, 
Completed 10/22

Clock Cycle 1346:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1347:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1348:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1349:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1350:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1351:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1352:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1353:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1354:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1355:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1356:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1357:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1860 $t1 on Line 184

Clock Cycle 1358:
addi
addi$t1,$t4,3432
$t1 = 3432

Clock Cycle 1359:
addi
addi$t3,$t2,2232
$t3 = 2232

Clock Cycle 1360:
sw
DRAM Request(Write) Issued for sw 3136 0 on Line 187

Clock Cycle 1361:

Started sw 3136 0 on Line 187
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2108 $t2 on Line 188

Clock Cycle 1362:
$t2 -> 1, 
Completed 2/12

Clock Cycle 1363:
$t2 -> 1, 
Completed 3/12

Clock Cycle 1364:
$t2 -> 1, 
Completed 4/12

Clock Cycle 1365:
$t2 -> 1, 
Completed 5/12

Clock Cycle 1366:
$t2 -> 1, 
Completed 6/12

Clock Cycle 1367:
$t2 -> 1, 
Completed 7/12

Clock Cycle 1368:
$t2 -> 1, 
Completed 8/12

Clock Cycle 1369:
$t2 -> 1, 
Completed 9/12

Clock Cycle 1370:
$t2 -> 1, 
Completed 10/12

Clock Cycle 1371:
$t2 -> 1, 
Completed 11/12

Clock Cycle 1372:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 3136 0 on Line 187

Clock Cycle 1373:
$t2 -> 1, 
Started lw 2108 $t2 on Line 188
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1374:
$t2 -> 1, 
Completed 2/22

Clock Cycle 1375:
$t2 -> 1, 
Completed 3/22

Clock Cycle 1376:
$t2 -> 1, 
Completed 4/22

Clock Cycle 1377:
$t2 -> 1, 
Completed 5/22

Clock Cycle 1378:
$t2 -> 1, 
Completed 6/22

Clock Cycle 1379:
$t2 -> 1, 
Completed 7/22

Clock Cycle 1380:
$t2 -> 1, 
Completed 8/22

Clock Cycle 1381:
$t2 -> 1, 
Completed 9/22

Clock Cycle 1382:
$t2 -> 1, 
Completed 10/22

Clock Cycle 1383:
$t2 -> 1, 
Completed 11/22

Clock Cycle 1384:
$t2 -> 1, 
Completed 12/22

Clock Cycle 1385:
$t2 -> 1, 
Completed 13/22

Clock Cycle 1386:
$t2 -> 1, 
Completed 14/22

Clock Cycle 1387:
$t2 -> 1, 
Completed 15/22

Clock Cycle 1388:
$t2 -> 1, 
Completed 16/22

Clock Cycle 1389:
$t2 -> 1, 
Completed 17/22

Clock Cycle 1390:
$t2 -> 1, 
Completed 18/22

Clock Cycle 1391:
$t2 -> 1, 
Completed 19/22

Clock Cycle 1392:
$t2 -> 1, 
Completed 20/22

Clock Cycle 1393:
$t2 -> 1, 
Completed 21/22

Clock Cycle 1394:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2108 $t2 on Line 188

Clock Cycle 1395:
lw
DRAM Request(Read) Issued for lw 436 $t2 on Line 189

Clock Cycle 1396:
$t2 -> 1, 
Started lw 436 $t2 on Line 189
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2236 $t0 on Line 190

Clock Cycle 1397:
$t0 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 1398:
$t0 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 1399:
$t0 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 1400:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 1401:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 1402:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 1403:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 1404:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 1405:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 1406:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 1407:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 436 $t2 on Line 189

Clock Cycle 1408:
$t0 -> 1, 
Started lw 2236 $t0 on Line 190
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 1409:
$t0 -> 1, 
Completed 2/12

Clock Cycle 1410:
$t0 -> 1, 
Completed 3/12

Clock Cycle 1411:
$t0 -> 1, 
Completed 4/12

Clock Cycle 1412:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1413:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1414:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1415:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1416:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1417:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1418:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1419:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2236 $t0 on Line 190

Clock Cycle 1420:
lw
DRAM Request(Read) Issued for lw 3480 $t0 on Line 191

Clock Cycle 1421:
$t0 -> 1, 
Started lw 3480 $t0 on Line 191
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t1,$t3,1536
$t1 = 3768

Clock Cycle 1422:
$t0 -> 1, 
Completed 2/12

Clock Cycle 1423:
$t0 -> 1, 
Completed 3/12

Clock Cycle 1424:
$t0 -> 1, 
Completed 4/12

Clock Cycle 1425:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1426:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1427:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1428:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1429:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1430:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1431:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1432:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3480 $t0 on Line 191

Clock Cycle 1433:
addi
addi$t0,$t0,2072
$t0 = 2072

Clock Cycle 1434:
addi
addi$t0,$t4,136
$t0 = 136

Clock Cycle 1435:
sw
DRAM Request(Write) Issued for sw 1000 0 on Line 195

Clock Cycle 1436:

Started sw 1000 0 on Line 195
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t4,$t0,532
$t4 = 668

Clock Cycle 1437:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 3944 0 on Line 197

Clock Cycle 1438:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 3100 $t0 on Line 198

Clock Cycle 1439:
$t0 -> 1, 
Completed 4/12

Clock Cycle 1440:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1441:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1442:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1443:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1444:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1445:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1446:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1447:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1000 0 on Line 195

Clock Cycle 1448:
$t0 -> 1, 
Started sw 3944 0 on Line 197
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1449:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1450:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1451:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1452:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1453:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1454:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1455:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1456:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1457:
$t0 -> 1, 
Completed 10/22

Clock Cycle 1458:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1459:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1460:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1461:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1462:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1463:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1464:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1465:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1466:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1467:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1468:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1469:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3944 0 on Line 197

Clock Cycle 1470:
$t0 -> 1, 
Started lw 3100 $t0 on Line 198
Completed 1/2

Clock Cycle 1471:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3100 $t0 on Line 198

Clock Cycle 1472:
sw
DRAM Request(Write) Issued for sw 1280 0 on Line 199

Clock Cycle 1473:

Started sw 1280 0 on Line 199
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t1,$t2,2812
$t1 = 2812

Clock Cycle 1474:

Completed 2/22
addi
addi$t0,$t3,2876
$t0 = 5108

Clock Cycle 1475:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 1456 $t3 on Line 202

Clock Cycle 1476:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1477:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1478:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1479:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1480:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1481:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1482:
$t3 -> 1, 
Completed 10/22

Clock Cycle 1483:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1484:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1485:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1486:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1487:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1488:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1489:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1490:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1491:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1492:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1493:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1494:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1280 0 on Line 199

Clock Cycle 1495:
$t3 -> 1, 
Started lw 1456 $t3 on Line 202
Completed 1/2

Clock Cycle 1496:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1456 $t3 on Line 202

Clock Cycle 1497:
lw
DRAM Request(Read) Issued for lw 2288 $t3 on Line 203

Clock Cycle 1498:
$t3 -> 1, 
Started lw 2288 $t3 on Line 203
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3668 0 on Line 204

Clock Cycle 1499:
$t3 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 1112 668 on Line 205

Clock Cycle 1500:
$t3 -> 1, 
Completed 3/22
addi
addi$t4,$t0,1356
$t4 = 6464

Clock Cycle 1501:
$t3 -> 1, 
Completed 4/22
addi
addi$t1,$t2,2368
$t1 = 2368

Clock Cycle 1502:
$t3 -> 1, 
Completed 5/22
addi
addi$t4,$t1,688
$t4 = 3056

Clock Cycle 1503:
$t3 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 1412 0 on Line 209

Clock Cycle 1504:
$t3 -> 1, 
Completed 7/22
addi
addi$t1,$t1,680
$t1 = 3048

Clock Cycle 1505:
$t3 -> 1, 
Completed 8/22
addi
addi$t1,$t0,512
$t1 = 5620

Clock Cycle 1506:
$t3 -> 1, 
Completed 9/22
lw
DRAM Request(Read) Issued for lw 3724 $t0 on Line 212

Clock Cycle 1507:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 1508:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 1509:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 1510:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 1511:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 1512:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 1513:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 1514:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 1515:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 1516:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 1517:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 1518:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 1519:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2288 $t3 on Line 203

Clock Cycle 1520:
$t0 -> 1, 
Started sw 3668 0 on Line 204
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 1521:
$t0 -> 1, 
Completed 2/12

Clock Cycle 1522:
$t0 -> 1, 
Completed 3/12

Clock Cycle 1523:
$t0 -> 1, 
Completed 4/12

Clock Cycle 1524:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1525:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1526:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1527:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1528:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1529:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1530:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1531:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3668 0 on Line 204

Clock Cycle 1532:
$t0 -> 1, 
Started lw 3724 $t0 on Line 212
Completed 1/2

Clock Cycle 1533:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3724 $t0 on Line 212

Clock Cycle 1534:

Started sw 1112 668 on Line 205
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 636 $t0 on Line 213

Clock Cycle 1535:
$t0 -> 1, 
Completed 2/22
addi
addi$t1,$t2,1032
$t1 = 1032

Clock Cycle 1536:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1537:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1538:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1539:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1540:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1541:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1542:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1543:
$t0 -> 1, 
Completed 10/22

Clock Cycle 1544:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1545:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1546:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1547:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1548:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1549:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1550:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1551:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1552:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1553:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1554:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1555:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1112 668 on Line 205

Clock Cycle 1556:
$t0 -> 1, 
Started sw 1412 0 on Line 209
Completed 1/2

Clock Cycle 1557:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1412 0 on Line 209

Clock Cycle 1558:
$t0 -> 1, 
Started lw 636 $t0 on Line 213
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1559:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1560:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1561:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1562:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1563:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1564:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1565:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1566:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1567:
$t0 -> 1, 
Completed 10/22
Memory at 1112 = 668

Clock Cycle 1568:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1569:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1570:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1571:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1572:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1573:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1574:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1575:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1576:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1577:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1578:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1579:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 636 $t0 on Line 213

Clock Cycle 1580:
addi
addi$t1,$t0,3316
$t1 = 3316

Clock Cycle 1581:
sw
DRAM Request(Write) Issued for sw 3836 0 on Line 216

Clock Cycle 1582:

Started sw 3836 0 on Line 216
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3512 $t1 on Line 217

Clock Cycle 1583:
$t1 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 324 0 on Line 218

Clock Cycle 1584:
$t1 -> 1, 
Completed 3/12

Clock Cycle 1585:
$t1 -> 1, 
Completed 4/12

Clock Cycle 1586:
$t1 -> 1, 
Completed 5/12

Clock Cycle 1587:
$t1 -> 1, 
Completed 6/12

Clock Cycle 1588:
$t1 -> 1, 
Completed 7/12

Clock Cycle 1589:
$t1 -> 1, 
Completed 8/12

Clock Cycle 1590:
$t1 -> 1, 
Completed 9/12

Clock Cycle 1591:
$t1 -> 1, 
Completed 10/12

Clock Cycle 1592:
$t1 -> 1, 
Completed 11/12

Clock Cycle 1593:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3836 0 on Line 216

Clock Cycle 1594:
$t1 -> 1, 
Started lw 3512 $t1 on Line 217
Completed 1/2

Clock Cycle 1595:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3512 $t1 on Line 217

Clock Cycle 1596:

Started sw 324 0 on Line 218
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1608 0 on Line 219

Clock Cycle 1597:

Completed 2/22
addi
addi$t4,$t2,412
$t4 = 412

Clock Cycle 1598:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 2828 412 on Line 221

Clock Cycle 1599:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 3404 412 on Line 222

Clock Cycle 1600:

Completed 5/22
addi
addi$t3,$t4,724
$t3 = 1136

Clock Cycle 1601:

Completed 6/22
addi
addi$t2,$t2,232
$t2 = 232

Clock Cycle 1602:

Completed 7/22
lw
DRAM Request(Read) Issued for lw 1524 $t3 on Line 225

Clock Cycle 1603:
$t3 -> 1, 
Completed 8/22
lw
DRAM Request(Read) Issued for lw 1720 $t2 on Line 226

Clock Cycle 1604:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 1605:
$t2 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 1606:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 1607:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 1608:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 1609:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 1610:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 1611:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 1612:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 1613:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 1614:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 1615:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 1616:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 1617:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 324 0 on Line 218

Clock Cycle 1618:
$t2 -> 1, $t3 -> 1, 
Started sw 1608 0 on Line 219
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1619:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 1620:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 1621:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 1622:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 1623:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 1624:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 1625:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 1626:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 1627:
$t2 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 1628:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 1629:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 1630:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 1631:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 1632:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 1633:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 1634:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 1635:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 1636:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 1637:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 1638:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 1639:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1608 0 on Line 219

Clock Cycle 1640:
$t2 -> 1, $t3 -> 1, 
Started lw 1524 $t3 on Line 225
Completed 1/2

Clock Cycle 1641:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1524 $t3 on Line 225

Clock Cycle 1642:
$t2 -> 1, 
Started lw 1720 $t2 on Line 226
Completed 1/2

Clock Cycle 1643:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1720 $t2 on Line 226

Clock Cycle 1644:

Started sw 2828 412 on Line 221
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t2,$t4,1952
$t2 = 2364

Clock Cycle 1645:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 1188 $t4 on Line 228

Clock Cycle 1646:
$t4 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 764 2364 on Line 229

Clock Cycle 1647:
$t4 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 2332 0 on Line 230

Clock Cycle 1648:
$t4 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 3352 $t3 on Line 231

Clock Cycle 1649:
$t3 -> 1, $t4 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 396 2364 on Line 232

Clock Cycle 1650:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1651:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1652:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1653:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 1654:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1655:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1656:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1657:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1658:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1659:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1660:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1661:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1662:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1663:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1664:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1665:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2828 412 on Line 221

Clock Cycle 1666:
$t3 -> 1, $t4 -> 1, 
Started sw 2332 0 on Line 230
Completed 1/2

Clock Cycle 1667:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2332 0 on Line 230

Clock Cycle 1668:
$t3 -> 1, $t4 -> 1, 
Started sw 3404 412 on Line 222
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1669:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1670:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1671:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1672:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1673:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1674:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1675:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1676:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1677:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2828 = 412

Clock Cycle 1678:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1679:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1680:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1681:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1682:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1683:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1684:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1685:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1686:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1687:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1688:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1689:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3404 412 on Line 222

Clock Cycle 1690:
$t3 -> 1, $t4 -> 1, 
Started lw 3352 $t3 on Line 231
Completed 1/2

Clock Cycle 1691:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3352 $t3 on Line 231

Clock Cycle 1692:
$t4 -> 1, 
Started lw 1188 $t4 on Line 228
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1132 0 on Line 233

Clock Cycle 1693:
$t4 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 928 $t0 on Line 234

Clock Cycle 1694:
$t0 -> 1, $t4 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 1068 0 on Line 235

Clock Cycle 1695:
$t0 -> 1, $t4 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 356 $t3 on Line 236

Clock Cycle 1696:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 148 $t1 on Line 237

Clock Cycle 1697:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 268 2364 on Line 238

Clock Cycle 1698:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1699:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1700:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1701:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3404 = 412

Clock Cycle 1702:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1703:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1704:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1705:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1706:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1707:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1708:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1709:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1710:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1711:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1712:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1713:
$t0 -> 1, $t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1188 $t4 on Line 228

Clock Cycle 1714:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started sw 1132 0 on Line 233
Completed 1/2

Clock Cycle 1715:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1132 0 on Line 233

Clock Cycle 1716:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started sw 1068 0 on Line 235
Completed 1/2

Clock Cycle 1717:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1068 0 on Line 235

Clock Cycle 1718:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started sw 764 2364 on Line 229
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1719:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 1720:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 1721:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 1722:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 1723:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 1724:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 1725:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 1726:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 1727:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 1728:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 1729:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 1730:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 1731:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 1732:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 1733:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 1734:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 1735:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 1736:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 1737:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 1738:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 1739:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 764 2364 on Line 229

Clock Cycle 1740:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started sw 396 2364 on Line 232
Completed 1/2

Clock Cycle 1741:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 396 2364 on Line 232

Clock Cycle 1742:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started lw 928 $t0 on Line 234
Completed 1/2

Clock Cycle 1743:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 928 $t0 on Line 234

Clock Cycle 1744:
$t1 -> 1, $t3 -> 1, 
Started lw 356 $t3 on Line 236
Completed 1/2
lw
DRAM Request(Read) Issued for lw 744 $t0 on Line 239

Clock Cycle 1745:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 356 $t3 on Line 236

Clock Cycle 1746:
$t0 -> 1, $t1 -> 1, 
Started lw 148 $t1 on Line 237
Completed 1/2

Clock Cycle 1747:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 148 $t1 on Line 237

Clock Cycle 1748:
$t0 -> 1, 
Started sw 268 2364 on Line 238
Completed 1/2

Clock Cycle 1749:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 268 2364 on Line 238

Clock Cycle 1750:
$t0 -> 1, 
Started lw 744 $t0 on Line 239
Completed 1/2

Clock Cycle 1751:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 744 $t0 on Line 239

Clock Cycle 1752:
addi
addi$t2,$t0,1636
$t2 = 1636

Clock Cycle 1753:
sw
DRAM Request(Write) Issued for sw 1156 0 on Line 241

Clock Cycle 1754:

Started sw 1156 0 on Line 241
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t3,$t0,3760
$t3 = 3760

Clock Cycle 1755:

Completed 2/22
addi
addi$t0,$t2,2844
$t0 = 4480

Clock Cycle 1756:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 1492 1636 on Line 244

Clock Cycle 1757:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 2120 $t3 on Line 245

Clock Cycle 1758:
$t3 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 1684 $t0 on Line 246

Clock Cycle 1759:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 1760:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 1761:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 1762:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 1763:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 268 = 2364
Memory at 396 = 2364
Memory at 764 = 2364

Clock Cycle 1764:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 1765:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 1766:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 1767:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 1768:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 1769:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 1770:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 1771:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 1772:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 1773:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 1774:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 1775:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1156 0 on Line 241

Clock Cycle 1776:
$t0 -> 1, $t3 -> 1, 
Started sw 1492 1636 on Line 244
Completed 1/2

Clock Cycle 1777:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1492 1636 on Line 244

Clock Cycle 1778:
$t0 -> 1, $t3 -> 1, 
Started lw 1684 $t0 on Line 246
Completed 1/2

Clock Cycle 1779:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1684 $t0 on Line 246

Clock Cycle 1780:
$t3 -> 1, 
Started lw 2120 $t3 on Line 245
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2116 $t0 on Line 247

Clock Cycle 1781:
$t0 -> 1, $t3 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 160 0 on Line 248

Clock Cycle 1782:
$t0 -> 1, $t3 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 3016 $t1 on Line 249

Clock Cycle 1783:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 1784:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 1785:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 1786:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 1787:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 1788:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 1789:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1492 = 1636

Clock Cycle 1790:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 1791:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 1792:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 1793:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 1794:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 1795:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 1796:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 1797:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 1798:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 1799:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 1800:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 1801:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2120 $t3 on Line 245

Clock Cycle 1802:
$t0 -> 1, $t1 -> 1, 
Started lw 2116 $t0 on Line 247
Completed 1/2
sw
DRAM Request(Write) Issued for sw 144 0 on Line 250

Clock Cycle 1803:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2116 $t0 on Line 247
sw
DRAM Request(Write) Issued for sw 992 1636 on Line 251

Clock Cycle 1804:
$t1 -> 1, 
Started lw 3016 $t1 on Line 249
Completed 1/2
addi
addi$t4,$t0,108
$t4 = 108

Clock Cycle 1805:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3016 $t1 on Line 249
addi
addi$t0,$t2,1588
$t0 = 3224

Clock Cycle 1806:

Started sw 160 0 on Line 248
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1776 0 on Line 254

Clock Cycle 1807:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 412 $t0 on Line 255

Clock Cycle 1808:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 580 0 on Line 256

Clock Cycle 1809:
$t0 -> 1, 
Completed 4/12

Clock Cycle 1810:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1811:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1812:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1813:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1814:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1815:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1816:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1817:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 160 0 on Line 248

Clock Cycle 1818:
$t0 -> 1, 
Started sw 144 0 on Line 250
Completed 1/2

Clock Cycle 1819:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 144 0 on Line 250

Clock Cycle 1820:
$t0 -> 1, 
Started sw 992 1636 on Line 251
Completed 1/2

Clock Cycle 1821:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 992 1636 on Line 251

Clock Cycle 1822:
$t0 -> 1, 
Started lw 412 $t0 on Line 255
Completed 1/2

Clock Cycle 1823:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 412 $t0 on Line 255

Clock Cycle 1824:

Started sw 580 0 on Line 256
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3784 0 on Line 257

Clock Cycle 1825:

Completed 2/2
Finished Instruction sw 580 0 on Line 256
sw
DRAM Request(Write) Issued for sw 2948 0 on Line 258

Clock Cycle 1826:

Started sw 1776 0 on Line 254
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 96 $t1 on Line 259

Clock Cycle 1827:
$t1 -> 1, 
Completed 2/22
addi
addi$t2,$t2,664
$t2 = 2300

Clock Cycle 1828:
$t1 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 1328 $t2 on Line 261

Clock Cycle 1829:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 1830:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 1831:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 1832:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 1833:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 1834:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 1835:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 992 = 1636

Clock Cycle 1836:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 1837:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 1838:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 1839:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 1840:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 1841:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 1842:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 1843:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 1844:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 1845:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 1846:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 1847:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 1776 0 on Line 254

Clock Cycle 1848:
$t1 -> 1, $t2 -> 1, 
Started lw 1328 $t2 on Line 261
Completed 1/2

Clock Cycle 1849:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1328 $t2 on Line 261

Clock Cycle 1850:
$t1 -> 1, 
Started sw 3784 0 on Line 257
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 44 $t2 on Line 262

Clock Cycle 1851:
$t1 -> 1, $t2 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 3684 $t0 on Line 263

Clock Cycle 1852:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 980 0 on Line 264

Clock Cycle 1853:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 4/22
addi
addi$t3,$t4,2084
$t3 = 2192

Clock Cycle 1854:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 2056 2192 on Line 266

Clock Cycle 1855:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/22
lw
DRAM Request(Read) Issued for lw 3524 $t4 on Line 267

Clock Cycle 1856:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1857:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1858:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1859:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 1860:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1861:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1862:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1863:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1864:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1865:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1866:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1867:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1868:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1869:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1870:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1871:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3784 0 on Line 257

Clock Cycle 1872:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 3684 $t0 on Line 263
Completed 1/2

Clock Cycle 1873:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3684 $t0 on Line 263

Clock Cycle 1874:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 3524 $t4 on Line 267
Completed 1/2

Clock Cycle 1875:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3524 $t4 on Line 267

Clock Cycle 1876:
$t1 -> 1, $t2 -> 1, 
Started sw 2948 0 on Line 258
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2832 $t4 on Line 268

Clock Cycle 1877:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1878:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1879:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1880:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1881:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1882:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1883:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1884:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1885:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3784 = 0

Clock Cycle 1886:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1887:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1888:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1889:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1890:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1891:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1892:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1893:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1894:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1895:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1896:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1897:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2948 0 on Line 258

Clock Cycle 1898:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 2056 2192 on Line 266
Completed 1/2

Clock Cycle 1899:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2056 2192 on Line 266

Clock Cycle 1900:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 2832 $t4 on Line 268
Completed 1/2

Clock Cycle 1901:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2832 $t4 on Line 268

Clock Cycle 1902:
$t1 -> 1, $t2 -> 1, 
Started lw 96 $t1 on Line 259
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1903:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 1904:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 1905:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 1906:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 1907:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 1908:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 1909:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 1910:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 1911:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 2056 = 2192

Clock Cycle 1912:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 1913:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 1914:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 1915:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 1916:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 1917:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 1918:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 1919:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 1920:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 1921:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 1922:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 1923:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 96 $t1 on Line 259

Clock Cycle 1924:
$t2 -> 1, 
Started lw 44 $t2 on Line 262
Completed 1/2

Clock Cycle 1925:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 44 $t2 on Line 262

Clock Cycle 1926:

Started sw 980 0 on Line 264
Completed 1/2
addi
addi$t3,$t2,3800
$t3 = 3800

Clock Cycle 1927:

Completed 2/2
Finished Instruction sw 980 0 on Line 264
sw
DRAM Request(Write) Issued for sw 2584 3800 on Line 270

Clock Cycle 1928:

Started sw 2584 3800 on Line 270
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2724 0 on Line 271

Clock Cycle 1929:

Completed 2/22
addi
addi$t4,$t2,3196
$t4 = 3196

Clock Cycle 1930:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 1288 3800 on Line 273

Clock Cycle 1931:

Completed 4/22
addi
addi$t2,$t2,3912
$t2 = 3912

Clock Cycle 1932:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 1632 3196 on Line 275

Clock Cycle 1933:

Completed 6/22
lw
DRAM Request(Read) Issued for lw 1460 $t0 on Line 276

Clock Cycle 1934:
$t0 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 3200 $t4 on Line 277

Clock Cycle 1935:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1936:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1937:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 1938:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1939:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1940:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1941:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1942:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1943:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1944:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1945:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1946:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1947:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1948:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1949:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2584 3800 on Line 270

Clock Cycle 1950:
$t0 -> 1, $t4 -> 1, 
Started sw 2724 0 on Line 271
Completed 1/2

Clock Cycle 1951:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2724 0 on Line 271

Clock Cycle 1952:
$t0 -> 1, $t4 -> 1, 
Started sw 1288 3800 on Line 273
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1953:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1954:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1955:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1956:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1957:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1958:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1959:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1960:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1961:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2584 = 3800

Clock Cycle 1962:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1963:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1964:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1965:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1966:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1967:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1968:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1969:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1970:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1971:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1972:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1973:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1288 3800 on Line 273

Clock Cycle 1974:
$t0 -> 1, $t4 -> 1, 
Started sw 1632 3196 on Line 275
Completed 1/2

Clock Cycle 1975:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1632 3196 on Line 275

Clock Cycle 1976:
$t0 -> 1, $t4 -> 1, 
Started lw 1460 $t0 on Line 276
Completed 1/2

Clock Cycle 1977:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1460 $t0 on Line 276

Clock Cycle 1978:
$t4 -> 1, 
Started lw 3200 $t4 on Line 277
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1564 0 on Line 278

Clock Cycle 1979:
$t4 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 3344 $t0 on Line 279

Clock Cycle 1980:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1981:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1982:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1983:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1984:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1985:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1986:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1987:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1288 = 3800
Memory at 1632 = 3196

Clock Cycle 1988:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1989:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1990:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1991:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1992:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1993:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1994:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1995:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1996:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1997:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1998:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1999:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3200 $t4 on Line 277

Clock Cycle 2000:
$t0 -> 1, 
Started lw 3344 $t0 on Line 279
Completed 1/2

Clock Cycle 2001:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3344 $t0 on Line 279

Clock Cycle 2002:

Started sw 1564 0 on Line 278
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 4000 $t0 on Line 280

Clock Cycle 2003:
$t0 -> 1, 
Completed 2/12
addi
addi$t2,$t3,612
$t2 = 4412

Clock Cycle 2004:
$t0 -> 1, 
Completed 3/12
addi
addi$t4,$t4,1976
$t4 = 1976

Clock Cycle 2005:
$t0 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 1720 $t4 on Line 283

Clock Cycle 2006:
$t0 -> 1, $t4 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 500 4412 on Line 284

Clock Cycle 2007:
$t0 -> 1, $t4 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 640 4412 on Line 285

Clock Cycle 2008:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 2009:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 2010:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 2011:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 2012:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 2013:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1564 0 on Line 278

Clock Cycle 2014:
$t0 -> 1, $t4 -> 1, 
Started lw 1720 $t4 on Line 283
Completed 1/2

Clock Cycle 2015:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1720 $t4 on Line 283

Clock Cycle 2016:
$t0 -> 1, 
Started lw 4000 $t0 on Line 280
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2017:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2018:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2019:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2020:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2021:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2022:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2023:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2024:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2025:
$t0 -> 1, 
Completed 10/22

Clock Cycle 2026:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2027:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2028:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2029:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2030:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2031:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2032:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2033:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2034:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2035:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2036:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2037:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 4000 $t0 on Line 280

Clock Cycle 2038:

Started sw 500 4412 on Line 284
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3712 $t0 on Line 286

Clock Cycle 2039:
$t0 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 500 $t2 on Line 287

Clock Cycle 2040:
$t0 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 2041:
$t0 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 2042:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 2043:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 2044:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 2045:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 2046:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 2047:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 2048:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 2049:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 500 4412 on Line 284

Clock Cycle 2050:
$t0 -> 1, $t2 -> 1, 
Started sw 640 4412 on Line 285
Completed 1/2

Clock Cycle 2051:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 640 4412 on Line 285

Clock Cycle 2052:
$t0 -> 1, $t2 -> 1, 
Started lw 500 $t2 on Line 287
Completed 1/2

Clock Cycle 2053:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 4412
Finished Instruction lw 500 $t2 on Line 287

Clock Cycle 2054:
$t0 -> 1, 
Started lw 3712 $t0 on Line 286
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1580 4412 on Line 288

Clock Cycle 2055:
$t0 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 3216 $t3 on Line 289

Clock Cycle 2056:
$t0 -> 1, $t3 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 24 $t4 on Line 290

Clock Cycle 2057:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 2472 0 on Line 291

Clock Cycle 2058:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 2848 4412 on Line 292

Clock Cycle 2059:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2060:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2061:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2062:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2063:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 500 = 4412
Memory at 640 = 4412

Clock Cycle 2064:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2065:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2066:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2067:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2068:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2069:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2070:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2071:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2072:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2073:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2074:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2075:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3712 $t0 on Line 286

Clock Cycle 2076:
$t3 -> 1, $t4 -> 1, 
Started lw 3216 $t3 on Line 289
Completed 1/2
addi
addi$t0,$t2,3340
$t0 = 7752

Clock Cycle 2077:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3216 $t3 on Line 289
lw
DRAM Request(Read) Issued for lw 2656 $t0 on Line 294

Clock Cycle 2078:
$t0 -> 1, $t4 -> 1, 
Started sw 1580 4412 on Line 288
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 2079:
$t0 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 2080:
$t0 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 2081:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 2082:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 2083:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 2084:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 2085:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 2086:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 2087:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 2088:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 2089:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1580 4412 on Line 288

Clock Cycle 2090:
$t0 -> 1, $t4 -> 1, 
Started lw 24 $t4 on Line 290
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2091:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 2092:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 2093:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 2094:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 2095:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2096:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2097:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2098:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2099:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1580 = 4412

Clock Cycle 2100:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2101:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2102:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2103:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2104:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2105:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2106:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2107:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2108:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2109:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2110:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2111:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 24 $t4 on Line 290

Clock Cycle 2112:
$t0 -> 1, 
Started sw 2472 0 on Line 291
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t2,$t4,3436
$t2 = 3436

Clock Cycle 2113:
$t0 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 3000 $t3 on Line 296

Clock Cycle 2114:
$t0 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 2115:
$t0 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 2116:
$t0 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 2117:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 2118:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 2119:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 2120:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 2121:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 2122:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 2123:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 2472 0 on Line 291

Clock Cycle 2124:
$t0 -> 1, $t3 -> 1, 
Started sw 2848 4412 on Line 292
Completed 1/2

Clock Cycle 2125:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 2848 4412 on Line 292

Clock Cycle 2126:
$t0 -> 1, $t3 -> 1, 
Started lw 2656 $t0 on Line 294
Completed 1/2

Clock Cycle 2127:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2656 $t0 on Line 294

Clock Cycle 2128:
$t3 -> 1, 
Started lw 3000 $t3 on Line 296
Completed 1/2
addi
addi$t0,$t4,3860
$t0 = 3860

Clock Cycle 2129:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3000 $t3 on Line 296
addi
addi$t1,$t4,2544
$t1 = 2544

Clock Cycle 2130:
addi
addi$t2,$t3,2020
$t2 = 2020

Clock Cycle 2131:
sw
DRAM Request(Write) Issued for sw 2188 0 on Line 300

Clock Cycle 2132:

Started sw 2188 0 on Line 300
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1336 $t3 on Line 301

Clock Cycle 2133:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2188 0 on Line 300
sw
DRAM Request(Write) Issued for sw 1892 3860 on Line 302

Clock Cycle 2134:
$t3 -> 1, 
Started lw 1336 $t3 on Line 301
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 788 2020 on Line 303

Clock Cycle 2135:
$t3 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 1344 2544 on Line 304

Clock Cycle 2136:
$t3 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 756 $t1 on Line 305

Clock Cycle 2137:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 2138:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 2139:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 2140:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2141:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2142:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2143:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2848 = 4412

Clock Cycle 2144:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2145:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2146:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2147:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2148:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2149:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2150:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2151:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2152:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2153:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2154:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2155:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1336 $t3 on Line 301

Clock Cycle 2156:
$t1 -> 1, 
Started sw 1892 3860 on Line 302
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1636 $t3 on Line 306

Clock Cycle 2157:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1892 3860 on Line 302
addi
addi$t2,$t2,568
$t2 = 2588

Clock Cycle 2158:
$t1 -> 1, $t3 -> 1, 
Started sw 1344 2544 on Line 304
Completed 1/2

Clock Cycle 2159:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1344 2544 on Line 304

Clock Cycle 2160:
$t1 -> 1, $t3 -> 1, 
Started lw 1636 $t3 on Line 306
Completed 1/2

Clock Cycle 2161:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1636 $t3 on Line 306

Clock Cycle 2162:
$t1 -> 1, 
Started sw 788 2020 on Line 303
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 40 0 on Line 308

Clock Cycle 2163:
$t1 -> 1, 
Completed 2/22
addi
addi$t4,$t4,1276
$t4 = 1276

Clock Cycle 2164:
$t1 -> 1, 
Completed 3/22

Clock Cycle 2165:
$t1 -> 1, 
Completed 4/22

Clock Cycle 2166:
$t1 -> 1, 
Completed 5/22

Clock Cycle 2167:
$t1 -> 1, 
Completed 6/22

Clock Cycle 2168:
$t1 -> 1, 
Completed 7/22

Clock Cycle 2169:
$t1 -> 1, 
Completed 8/22

Clock Cycle 2170:
$t1 -> 1, 
Completed 9/22

Clock Cycle 2171:
$t1 -> 1, 
Completed 10/22
Memory at 1344 = 2544
Memory at 1892 = 3860

Clock Cycle 2172:
$t1 -> 1, 
Completed 11/22

Clock Cycle 2173:
$t1 -> 1, 
Completed 12/22

Clock Cycle 2174:
$t1 -> 1, 
Completed 13/22

Clock Cycle 2175:
$t1 -> 1, 
Completed 14/22

Clock Cycle 2176:
$t1 -> 1, 
Completed 15/22

Clock Cycle 2177:
$t1 -> 1, 
Completed 16/22

Clock Cycle 2178:
$t1 -> 1, 
Completed 17/22

Clock Cycle 2179:
$t1 -> 1, 
Completed 18/22

Clock Cycle 2180:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2181:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2182:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2183:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 788 2020 on Line 303

Clock Cycle 2184:
$t1 -> 1, 
Started lw 756 $t1 on Line 305
Completed 1/2

Clock Cycle 2185:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 756 $t1 on Line 305

Clock Cycle 2186:

Started sw 40 0 on Line 308
Completed 1/2
addi
addi$t1,$t2,2156
$t1 = 4744

Clock Cycle 2187:

Completed 2/2
Finished Instruction sw 40 0 on Line 308
sw
DRAM Request(Write) Issued for sw 3256 0 on Line 311

Clock Cycle 2188:

Started sw 3256 0 on Line 311
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1160 $t0 on Line 312

Clock Cycle 2189:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2190:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2191:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2192:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2193:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2194:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2195:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2196:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2197:
$t0 -> 1, 
Completed 10/22
Memory at 788 = 2020

Clock Cycle 2198:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2199:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2200:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2201:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2202:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2203:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2204:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2205:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2206:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2207:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2208:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2209:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3256 0 on Line 311

Clock Cycle 2210:
$t0 -> 1, 
Started lw 1160 $t0 on Line 312
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2211:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2212:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2213:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2214:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2215:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2216:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2217:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2218:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2219:
$t0 -> 1, 
Completed 10/22

Clock Cycle 2220:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2221:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2222:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2223:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2224:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2225:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2226:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2227:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2228:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2229:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2230:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2231:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1160 $t0 on Line 312

Clock Cycle 2232:
sw
DRAM Request(Write) Issued for sw 264 0 on Line 313

Clock Cycle 2233:

Started sw 264 0 on Line 313
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3636 0 on Line 314

Clock Cycle 2234:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 2780 $t1 on Line 315

Clock Cycle 2235:
$t1 -> 1, 
Completed 3/12
addi
addi$t0,$t3,8
$t0 = 8

Clock Cycle 2236:
$t1 -> 1, 
Completed 4/12
addi
addi$t2,$t2,3084
$t2 = 5672

Clock Cycle 2237:
$t1 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 3116 $t4 on Line 318

Clock Cycle 2238:
$t1 -> 1, $t4 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 3048 $t0 on Line 319

Clock Cycle 2239:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 2240:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 2241:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 2242:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 2243:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 2244:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 264 0 on Line 313

Clock Cycle 2245:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Started sw 3636 0 on Line 314
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2246:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 2247:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 2248:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 2249:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 2250:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2251:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2252:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2253:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2254:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 2255:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2256:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2257:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2258:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2259:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2260:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2261:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2262:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2263:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2264:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2265:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2266:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3636 0 on Line 314

Clock Cycle 2267:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Started lw 3116 $t4 on Line 318
Completed 1/2

Clock Cycle 2268:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3116 $t4 on Line 318

Clock Cycle 2269:
$t0 -> 1, $t1 -> 1, 
Started lw 2780 $t1 on Line 315
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2270:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 2271:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 2272:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 2273:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 2274:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 2275:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 2276:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 2277:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 2278:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 2279:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 2280:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 2281:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 2282:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 2283:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 2284:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 2285:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 2286:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 2287:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 2288:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 2289:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 2290:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2780 $t1 on Line 315

Clock Cycle 2291:
$t0 -> 1, 
Started lw 3048 $t0 on Line 319
Completed 1/2

Clock Cycle 2292:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3048 $t0 on Line 319

Clock Cycle 2293:
lw
DRAM Request(Read) Issued for lw 1256 $t0 on Line 320

Clock Cycle 2294:
$t0 -> 1, 
Started lw 1256 $t0 on Line 320
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t2,$t2,1472
$t2 = 7144

Clock Cycle 2295:
$t0 -> 1, 
Completed 2/12

Clock Cycle 2296:
$t0 -> 1, 
Completed 3/12

Clock Cycle 2297:
$t0 -> 1, 
Completed 4/12

Clock Cycle 2298:
$t0 -> 1, 
Completed 5/12

Clock Cycle 2299:
$t0 -> 1, 
Completed 6/12

Clock Cycle 2300:
$t0 -> 1, 
Completed 7/12

Clock Cycle 2301:
$t0 -> 1, 
Completed 8/12

Clock Cycle 2302:
$t0 -> 1, 
Completed 9/12

Clock Cycle 2303:
$t0 -> 1, 
Completed 10/12

Clock Cycle 2304:
$t0 -> 1, 
Completed 11/12

Clock Cycle 2305:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1256 $t0 on Line 320

Clock Cycle 2306:
sw
DRAM Request(Write) Issued for sw 2752 0 on Line 322

Clock Cycle 2307:

Started sw 2752 0 on Line 322
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2880 0 on Line 323

Clock Cycle 2308:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 2196 $t0 on Line 324

Clock Cycle 2309:
$t0 -> 1, 
Completed 3/12
addi
addi$t4,$t4,2904
$t4 = 2904

Clock Cycle 2310:
$t0 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 808 $t2 on Line 326

Clock Cycle 2311:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 2312:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 2313:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 2314:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 2315:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 2316:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 2317:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 2318:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 2752 0 on Line 322

Clock Cycle 2319:
$t0 -> 1, $t2 -> 1, 
Started sw 2880 0 on Line 323
Completed 1/2

Clock Cycle 2320:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 2880 0 on Line 323

Clock Cycle 2321:
$t0 -> 1, $t2 -> 1, 
Started lw 2196 $t0 on Line 324
Completed 1/2

Clock Cycle 2322:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2196 $t0 on Line 324

Clock Cycle 2323:
$t2 -> 1, 
Started lw 808 $t2 on Line 326
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t0,$t3,2076
$t0 = 2076

Clock Cycle 2324:
$t2 -> 1, 
Completed 2/22
addi
addi$t4,$t0,836
$t4 = 2912

Clock Cycle 2325:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2326:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2327:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2328:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2329:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2330:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2331:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2332:
$t2 -> 1, 
Completed 10/22

Clock Cycle 2333:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2334:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2335:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2336:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2337:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2338:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2339:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2340:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2341:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2342:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2343:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2344:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 808 $t2 on Line 326

Clock Cycle 2345:
addi
addi$t2,$t1,2960
$t2 = 2960

Clock Cycle 2346:
sw
DRAM Request(Write) Issued for sw 2824 2076 on Line 330

Clock Cycle 2347:

Started sw 2824 2076 on Line 330
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1176 $t2 on Line 331

Clock Cycle 2348:
$t2 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3676 2076 on Line 332

Clock Cycle 2349:
$t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1644 0 on Line 333

Clock Cycle 2350:
$t2 -> 1, 
Completed 4/12
addi
addi$t0,$t0,3304
$t0 = 5380

Clock Cycle 2351:
$t2 -> 1, 
Completed 5/12
addi
addi$t3,$t4,2556
$t3 = 5468

Clock Cycle 2352:
$t2 -> 1, 
Completed 6/12
addi
addi$t1,$t3,1108
$t1 = 6576

Clock Cycle 2353:
$t2 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 1664 $t1 on Line 337

Clock Cycle 2354:
$t1 -> 1, $t2 -> 1, 
Completed 8/12
lw
DRAM Request(Read) Issued for lw 3676 $t0 on Line 338

Clock Cycle 2355:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 2356:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 2357:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 2358:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 2824 2076 on Line 330

Clock Cycle 2359:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Started lw 1176 $t2 on Line 331
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2360:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 2361:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 2362:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 2363:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 2364:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 2365:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 2366:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 2367:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 2368:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 2824 = 2076

Clock Cycle 2369:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 2370:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 2371:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 2372:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 2373:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 2374:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 2375:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 2376:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 2377:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 2378:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 2379:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 2380:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1176 $t2 on Line 331

Clock Cycle 2381:
$t0 -> 1, $t1 -> 1, 
Started sw 1644 0 on Line 333
Completed 1/2

Clock Cycle 2382:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 1644 0 on Line 333

Clock Cycle 2383:
$t0 -> 1, $t1 -> 1, 
Started lw 1664 $t1 on Line 337
Completed 1/2

Clock Cycle 2384:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1664 $t1 on Line 337

Clock Cycle 2385:
$t0 -> 1, 
Started sw 3676 2076 on Line 332
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2386:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2387:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2388:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2389:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2390:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2391:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2392:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2393:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2394:
$t0 -> 1, 
Completed 10/22

Clock Cycle 2395:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2396:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2397:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2398:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2399:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2400:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2401:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2402:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2403:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2404:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2405:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2406:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3676 2076 on Line 332

Clock Cycle 2407:
$t0 -> 1, 
Started lw 3676 $t0 on Line 338
Completed 1/2

Clock Cycle 2408:
$t0 -> 1, 
Completed 2/2
$t0 = 2076
Finished Instruction lw 3676 $t0 on Line 338

Clock Cycle 2409:
addi
addi$t0,$t4,3400
$t0 = 6312

Clock Cycle 2410:
addi
addi$t4,$t0,1868
$t4 = 8180

Clock Cycle 2411:
lw
DRAM Request(Read) Issued for lw 228 $t4 on Line 341

Clock Cycle 2412:
$t4 -> 1, 
Started lw 228 $t4 on Line 341
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 120 5468 on Line 342

Clock Cycle 2413:
$t4 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 3324 0 on Line 343

Clock Cycle 2414:
$t4 -> 1, 
Completed 3/22

Clock Cycle 2415:
$t4 -> 1, 
Completed 4/22

Clock Cycle 2416:
$t4 -> 1, 
Completed 5/22

Clock Cycle 2417:
$t4 -> 1, 
Completed 6/22

Clock Cycle 2418:
$t4 -> 1, 
Completed 7/22

Clock Cycle 2419:
$t4 -> 1, 
Completed 8/22

Clock Cycle 2420:
$t4 -> 1, 
Completed 9/22

Clock Cycle 2421:
$t4 -> 1, 
Completed 10/22
Memory at 3676 = 2076

Clock Cycle 2422:
$t4 -> 1, 
Completed 11/22

Clock Cycle 2423:
$t4 -> 1, 
Completed 12/22

Clock Cycle 2424:
$t4 -> 1, 
Completed 13/22

Clock Cycle 2425:
$t4 -> 1, 
Completed 14/22

Clock Cycle 2426:
$t4 -> 1, 
Completed 15/22

Clock Cycle 2427:
$t4 -> 1, 
Completed 16/22

Clock Cycle 2428:
$t4 -> 1, 
Completed 17/22

Clock Cycle 2429:
$t4 -> 1, 
Completed 18/22

Clock Cycle 2430:
$t4 -> 1, 
Completed 19/22

Clock Cycle 2431:
$t4 -> 1, 
Completed 20/22

Clock Cycle 2432:
$t4 -> 1, 
Completed 21/22

Clock Cycle 2433:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 228 $t4 on Line 341

Clock Cycle 2434:

Started sw 120 5468 on Line 342
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2376 0 on Line 344

Clock Cycle 2435:

Completed 2/2
Finished Instruction sw 120 5468 on Line 342
lw
DRAM Request(Read) Issued for lw 256 $t0 on Line 345

Clock Cycle 2436:
$t0 -> 1, 
Started sw 3324 0 on Line 343
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2848 $t1 on Line 346

Clock Cycle 2437:
$t0 -> 1, $t1 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 3300 $t2 on Line 347

Clock Cycle 2438:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 3664 $t3 on Line 348

Clock Cycle 2439:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 960 0 on Line 349

Clock Cycle 2440:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 2441:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 2442:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2443:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2444:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2445:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 120 = 5468

Clock Cycle 2446:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2447:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2448:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2449:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2450:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2451:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2452:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2453:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2454:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2455:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2456:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2457:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3324 0 on Line 343

Clock Cycle 2458:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 3300 $t2 on Line 347
Completed 1/2

Clock Cycle 2459:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t2 = 3908
Finished Instruction lw 3300 $t2 on Line 347

Clock Cycle 2460:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started lw 3664 $t3 on Line 348
Completed 1/2
addi
addi$t2,$t2,3984
$t2 = 7892

Clock Cycle 2461:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3664 $t3 on Line 348

Clock Cycle 2462:
$t0 -> 1, $t1 -> 1, 
Started sw 2376 0 on Line 344
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2463:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 2464:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 2465:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 2466:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 2467:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 2468:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 2469:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 2470:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 2471:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 2472:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 2473:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 2474:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 2475:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 2476:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 2477:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 2478:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 2479:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 2480:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 2481:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 2482:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 2483:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 2376 0 on Line 344

Clock Cycle 2484:
$t0 -> 1, $t1 -> 1, 
Started lw 2848 $t1 on Line 346
Completed 1/2

Clock Cycle 2485:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 4412
Finished Instruction lw 2848 $t1 on Line 346

Clock Cycle 2486:
$t0 -> 1, 
Started lw 256 $t0 on Line 345
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2487:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2488:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2489:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2490:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2491:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2492:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2493:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2494:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2495:
$t0 -> 1, 
Completed 10/22

Clock Cycle 2496:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2497:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2498:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2499:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2500:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2501:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2502:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2503:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2504:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2505:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2506:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2507:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 256 $t0 on Line 345

Clock Cycle 2508:

Started sw 960 0 on Line 349
Completed 1/2
addi
addi$t3,$t0,1976
$t3 = 1976

Clock Cycle 2509:

Completed 2/2
Finished Instruction sw 960 0 on Line 349
sw
DRAM Request(Write) Issued for sw 840 0 on Line 352

Clock Cycle 2510:

Started sw 840 0 on Line 352
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1692 0 on Line 353

Clock Cycle 2511:

Completed 2/2
Finished Instruction sw 840 0 on Line 352
addi
addi$t4,$t2,2536
$t4 = 10428

Clock Cycle 2512:

Started sw 1692 0 on Line 353
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t1,3268
$t2 = 7680

Clock Cycle 2513:

Completed 2/22
addi
addi$t2,$t2,1888
$t2 = 9568

Clock Cycle 2514:

Completed 3/22
addi
addi$t0,$t2,392
$t0 = 9960

Clock Cycle 2515:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 2824 9568 on Line 358

Clock Cycle 2516:

Completed 5/22
addi
addi$t0,$t3,1036
$t0 = 3012

Clock Cycle 2517:

Completed 6/22
sw
DRAM Request(Write) Issued for sw 1048 10428 on Line 360

Clock Cycle 2518:

Completed 7/22
lw
DRAM Request(Read) Issued for lw 1876 $t1 on Line 361

Clock Cycle 2519:
$t1 -> 1, 
Completed 8/22
addi
addi$t2,$t0,2300
$t2 = 5312

Clock Cycle 2520:
$t1 -> 1, 
Completed 9/22
lw
DRAM Request(Read) Issued for lw 1648 $t2 on Line 363

Clock Cycle 2521:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
sw
DRAM Request(Write) Issued for sw 1780 1976 on Line 364

Clock Cycle 2522:
$t1 -> 1, $t2 -> 1, 
Completed 11/22
lw
DRAM Request(Read) Issued for lw 496 $t0 on Line 365

Clock Cycle 2523:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/22
sw
DRAM Request(Write) Issued for sw 40 10428 on Line 366

Clock Cycle 2524:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 2525:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 2526:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 2527:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 2528:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 2529:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 2530:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 2531:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 2532:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 2533:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 1692 0 on Line 353

Clock Cycle 2534:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Started sw 1048 10428 on Line 360
Completed 1/2

Clock Cycle 2535:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 1048 10428 on Line 360

Clock Cycle 2536:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Started lw 1876 $t1 on Line 361
Completed 1/2

Clock Cycle 2537:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1876 $t1 on Line 361

Clock Cycle 2538:
$t0 -> 1, $t2 -> 1, 
Started lw 1648 $t2 on Line 363
Completed 1/2

Clock Cycle 2539:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1648 $t2 on Line 363

Clock Cycle 2540:
$t0 -> 1, 
Started sw 1780 1976 on Line 364
Completed 1/2

Clock Cycle 2541:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1780 1976 on Line 364

Clock Cycle 2542:
$t0 -> 1, 
Started sw 2824 9568 on Line 358
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2543:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2544:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2545:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2546:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2547:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2548:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2549:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2550:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2551:
$t0 -> 1, 
Completed 10/22
Memory at 1048 = 10428
Memory at 1780 = 1976

Clock Cycle 2552:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2553:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2554:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2555:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2556:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2557:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2558:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2559:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2560:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2561:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2562:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2563:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2824 9568 on Line 358

Clock Cycle 2564:
$t0 -> 1, 
Started lw 496 $t0 on Line 365
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2565:
$t0 -> 1, 
Completed 2/22

Clock Cycle 2566:
$t0 -> 1, 
Completed 3/22

Clock Cycle 2567:
$t0 -> 1, 
Completed 4/22

Clock Cycle 2568:
$t0 -> 1, 
Completed 5/22

Clock Cycle 2569:
$t0 -> 1, 
Completed 6/22

Clock Cycle 2570:
$t0 -> 1, 
Completed 7/22

Clock Cycle 2571:
$t0 -> 1, 
Completed 8/22

Clock Cycle 2572:
$t0 -> 1, 
Completed 9/22

Clock Cycle 2573:
$t0 -> 1, 
Completed 10/22
Memory at 2824 = 9568

Clock Cycle 2574:
$t0 -> 1, 
Completed 11/22

Clock Cycle 2575:
$t0 -> 1, 
Completed 12/22

Clock Cycle 2576:
$t0 -> 1, 
Completed 13/22

Clock Cycle 2577:
$t0 -> 1, 
Completed 14/22

Clock Cycle 2578:
$t0 -> 1, 
Completed 15/22

Clock Cycle 2579:
$t0 -> 1, 
Completed 16/22

Clock Cycle 2580:
$t0 -> 1, 
Completed 17/22

Clock Cycle 2581:
$t0 -> 1, 
Completed 18/22

Clock Cycle 2582:
$t0 -> 1, 
Completed 19/22

Clock Cycle 2583:
$t0 -> 1, 
Completed 20/22

Clock Cycle 2584:
$t0 -> 1, 
Completed 21/22

Clock Cycle 2585:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 496 $t0 on Line 365

Clock Cycle 2586:

Started sw 40 10428 on Line 366
Completed 1/2
addi
addi$t3,$t0,3256
$t3 = 3256

Clock Cycle 2587:

Completed 2/2
Finished Instruction sw 40 10428 on Line 366
lw
DRAM Request(Read) Issued for lw 2144 $t4 on Line 368

Clock Cycle 2588:
$t4 -> 1, 
Started lw 2144 $t4 on Line 368
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2400 $t0 on Line 369

Clock Cycle 2589:
$t0 -> 1, $t4 -> 1, 
Completed 2/22
addi
addi$t3,$t3,2632
$t3 = 5888

Clock Cycle 2590:
$t0 -> 1, $t4 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 2508 5888 on Line 371

Clock Cycle 2591:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 2592:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 2593:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2594:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2595:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2596:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2597:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 40 = 10428

Clock Cycle 2598:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2599:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2600:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2601:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2602:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2603:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2604:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2605:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2606:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2607:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2608:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2609:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2144 $t4 on Line 368

Clock Cycle 2610:
$t0 -> 1, 
Started lw 2400 $t0 on Line 369
Completed 1/2

Clock Cycle 2611:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2400 $t0 on Line 369

Clock Cycle 2612:

Started sw 2508 5888 on Line 371
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3868 0 on Line 372

Clock Cycle 2613:

Completed 2/2
Finished Instruction sw 2508 5888 on Line 371
addi
addi$t1,$t4,288
$t1 = 288

Clock Cycle 2614:

Started sw 3868 0 on Line 372
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2256 $t2 on Line 374

Clock Cycle 2615:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2616:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2617:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2618:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2619:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2620:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2621:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2622:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2623:
$t2 -> 1, 
Completed 10/22
Memory at 2508 = 5888

Clock Cycle 2624:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2625:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2626:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2627:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2628:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2629:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2630:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2631:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2632:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2633:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2634:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2635:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3868 0 on Line 372

Clock Cycle 2636:
$t2 -> 1, 
Started lw 2256 $t2 on Line 374
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2637:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2638:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2639:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2640:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2641:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2642:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2643:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2644:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2645:
$t2 -> 1, 
Completed 10/22

Clock Cycle 2646:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2647:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2648:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2649:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2650:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2651:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2652:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2653:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2654:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2655:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2656:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2657:
$t2 -> 1, 
Completed 22/22
$t2 = 7184
Finished Instruction lw 2256 $t2 on Line 374

Clock Cycle 2658:
lw
DRAM Request(Read) Issued for lw 316 $t2 on Line 375

Clock Cycle 2659:
$t2 -> 1, 
Started lw 316 $t2 on Line 375
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 584 $t1 on Line 376

Clock Cycle 2660:
$t1 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 2661:
$t1 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 2662:
$t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 2663:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 2664:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 2665:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 2666:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 2667:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 2668:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 2669:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 2670:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 316 $t2 on Line 375

Clock Cycle 2671:
$t1 -> 1, 
Started lw 584 $t1 on Line 376
Completed 1/2

Clock Cycle 2672:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 584 $t1 on Line 376

Clock Cycle 2673:
lw
DRAM Request(Read) Issued for lw 1276 $t1 on Line 377

Clock Cycle 2674:
$t1 -> 1, 
Started lw 1276 $t1 on Line 377
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3448 $t0 on Line 378

Clock Cycle 2675:
$t0 -> 1, $t1 -> 1, 
Completed 2/12

Clock Cycle 2676:
$t0 -> 1, $t1 -> 1, 
Completed 3/12

Clock Cycle 2677:
$t0 -> 1, $t1 -> 1, 
Completed 4/12

Clock Cycle 2678:
$t0 -> 1, $t1 -> 1, 
Completed 5/12

Clock Cycle 2679:
$t0 -> 1, $t1 -> 1, 
Completed 6/12

Clock Cycle 2680:
$t0 -> 1, $t1 -> 1, 
Completed 7/12

Clock Cycle 2681:
$t0 -> 1, $t1 -> 1, 
Completed 8/12

Clock Cycle 2682:
$t0 -> 1, $t1 -> 1, 
Completed 9/12

Clock Cycle 2683:
$t0 -> 1, $t1 -> 1, 
Completed 10/12

Clock Cycle 2684:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 2685:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 1276 $t1 on Line 377

Clock Cycle 2686:
$t0 -> 1, 
Started lw 3448 $t0 on Line 378
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2952 $t1 on Line 379

Clock Cycle 2687:
$t0 -> 1, $t1 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 2644 0 on Line 380

Clock Cycle 2688:
$t0 -> 1, $t1 -> 1, 
Completed 3/12

Clock Cycle 2689:
$t0 -> 1, $t1 -> 1, 
Completed 4/12

Clock Cycle 2690:
$t0 -> 1, $t1 -> 1, 
Completed 5/12

Clock Cycle 2691:
$t0 -> 1, $t1 -> 1, 
Completed 6/12

Clock Cycle 2692:
$t0 -> 1, $t1 -> 1, 
Completed 7/12

Clock Cycle 2693:
$t0 -> 1, $t1 -> 1, 
Completed 8/12

Clock Cycle 2694:
$t0 -> 1, $t1 -> 1, 
Completed 9/12

Clock Cycle 2695:
$t0 -> 1, $t1 -> 1, 
Completed 10/12

Clock Cycle 2696:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 2697:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3448 $t0 on Line 378

Clock Cycle 2698:
$t1 -> 1, 
Started lw 2952 $t1 on Line 379
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 2699:
$t1 -> 1, 
Completed 2/12

Clock Cycle 2700:
$t1 -> 1, 
Completed 3/12

Clock Cycle 2701:
$t1 -> 1, 
Completed 4/12

Clock Cycle 2702:
$t1 -> 1, 
Completed 5/12

Clock Cycle 2703:
$t1 -> 1, 
Completed 6/12

Clock Cycle 2704:
$t1 -> 1, 
Completed 7/12

Clock Cycle 2705:
$t1 -> 1, 
Completed 8/12

Clock Cycle 2706:
$t1 -> 1, 
Completed 9/12

Clock Cycle 2707:
$t1 -> 1, 
Completed 10/12

Clock Cycle 2708:
$t1 -> 1, 
Completed 11/12

Clock Cycle 2709:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2952 $t1 on Line 379

Clock Cycle 2710:

Started sw 2644 0 on Line 380
Completed 1/2
lw
DRAM Request(Read) Issued for lw 24 $t1 on Line 381

Clock Cycle 2711:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 2644 0 on Line 380
sw
DRAM Request(Write) Issued for sw 2892 5888 on Line 382

Clock Cycle 2712:
$t1 -> 1, 
Started lw 24 $t1 on Line 381
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2713:
$t1 -> 1, 
Completed 2/22

Clock Cycle 2714:
$t1 -> 1, 
Completed 3/22

Clock Cycle 2715:
$t1 -> 1, 
Completed 4/22

Clock Cycle 2716:
$t1 -> 1, 
Completed 5/22

Clock Cycle 2717:
$t1 -> 1, 
Completed 6/22

Clock Cycle 2718:
$t1 -> 1, 
Completed 7/22

Clock Cycle 2719:
$t1 -> 1, 
Completed 8/22

Clock Cycle 2720:
$t1 -> 1, 
Completed 9/22

Clock Cycle 2721:
$t1 -> 1, 
Completed 10/22

Clock Cycle 2722:
$t1 -> 1, 
Completed 11/22

Clock Cycle 2723:
$t1 -> 1, 
Completed 12/22

Clock Cycle 2724:
$t1 -> 1, 
Completed 13/22

Clock Cycle 2725:
$t1 -> 1, 
Completed 14/22

Clock Cycle 2726:
$t1 -> 1, 
Completed 15/22

Clock Cycle 2727:
$t1 -> 1, 
Completed 16/22

Clock Cycle 2728:
$t1 -> 1, 
Completed 17/22

Clock Cycle 2729:
$t1 -> 1, 
Completed 18/22

Clock Cycle 2730:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2731:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2732:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2733:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 24 $t1 on Line 381

Clock Cycle 2734:

Started sw 2892 5888 on Line 382
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t1,$t1,3888
$t1 = 3888

Clock Cycle 2735:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1432 $t1 on Line 384

Clock Cycle 2736:
$t1 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 796 5888 on Line 385

Clock Cycle 2737:
$t1 -> 1, 
Completed 4/12

Clock Cycle 2738:
$t1 -> 1, 
Completed 5/12

Clock Cycle 2739:
$t1 -> 1, 
Completed 6/12

Clock Cycle 2740:
$t1 -> 1, 
Completed 7/12

Clock Cycle 2741:
$t1 -> 1, 
Completed 8/12

Clock Cycle 2742:
$t1 -> 1, 
Completed 9/12

Clock Cycle 2743:
$t1 -> 1, 
Completed 10/12

Clock Cycle 2744:
$t1 -> 1, 
Completed 11/12

Clock Cycle 2745:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 2892 5888 on Line 382

Clock Cycle 2746:
$t1 -> 1, 
Started lw 1432 $t1 on Line 384
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2747:
$t1 -> 1, 
Completed 2/22

Clock Cycle 2748:
$t1 -> 1, 
Completed 3/22

Clock Cycle 2749:
$t1 -> 1, 
Completed 4/22

Clock Cycle 2750:
$t1 -> 1, 
Completed 5/22

Clock Cycle 2751:
$t1 -> 1, 
Completed 6/22

Clock Cycle 2752:
$t1 -> 1, 
Completed 7/22

Clock Cycle 2753:
$t1 -> 1, 
Completed 8/22

Clock Cycle 2754:
$t1 -> 1, 
Completed 9/22

Clock Cycle 2755:
$t1 -> 1, 
Completed 10/22
Memory at 2892 = 5888

Clock Cycle 2756:
$t1 -> 1, 
Completed 11/22

Clock Cycle 2757:
$t1 -> 1, 
Completed 12/22

Clock Cycle 2758:
$t1 -> 1, 
Completed 13/22

Clock Cycle 2759:
$t1 -> 1, 
Completed 14/22

Clock Cycle 2760:
$t1 -> 1, 
Completed 15/22

Clock Cycle 2761:
$t1 -> 1, 
Completed 16/22

Clock Cycle 2762:
$t1 -> 1, 
Completed 17/22

Clock Cycle 2763:
$t1 -> 1, 
Completed 18/22

Clock Cycle 2764:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2765:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2766:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2767:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1432 $t1 on Line 384

Clock Cycle 2768:

Started sw 796 5888 on Line 385
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1560 0 on Line 386

Clock Cycle 2769:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 3576 $t2 on Line 387

Clock Cycle 2770:
$t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 3204 0 on Line 388

Clock Cycle 2771:
$t2 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 1524 $t3 on Line 389

Clock Cycle 2772:
$t2 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 2773:
$t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 2774:
$t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 2775:
$t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 2776:
$t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 2777:
$t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 2778:
$t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 2779:
$t2 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 796 5888 on Line 385

Clock Cycle 2780:
$t2 -> 1, $t3 -> 1, 
Started sw 1560 0 on Line 386
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2781:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 2782:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 2783:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 2784:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 2785:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 2786:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2787:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2788:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2789:
$t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 796 = 5888

Clock Cycle 2790:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2791:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2792:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2793:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2794:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2795:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2796:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2797:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2798:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2799:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2800:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2801:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1560 0 on Line 386

Clock Cycle 2802:
$t2 -> 1, $t3 -> 1, 
Started lw 1524 $t3 on Line 389
Completed 1/2

Clock Cycle 2803:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1524 $t3 on Line 389

Clock Cycle 2804:
$t2 -> 1, 
Started lw 3576 $t2 on Line 387
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2805:
$t2 -> 1, 
Completed 2/22

Clock Cycle 2806:
$t2 -> 1, 
Completed 3/22

Clock Cycle 2807:
$t2 -> 1, 
Completed 4/22

Clock Cycle 2808:
$t2 -> 1, 
Completed 5/22

Clock Cycle 2809:
$t2 -> 1, 
Completed 6/22

Clock Cycle 2810:
$t2 -> 1, 
Completed 7/22

Clock Cycle 2811:
$t2 -> 1, 
Completed 8/22

Clock Cycle 2812:
$t2 -> 1, 
Completed 9/22

Clock Cycle 2813:
$t2 -> 1, 
Completed 10/22

Clock Cycle 2814:
$t2 -> 1, 
Completed 11/22

Clock Cycle 2815:
$t2 -> 1, 
Completed 12/22

Clock Cycle 2816:
$t2 -> 1, 
Completed 13/22

Clock Cycle 2817:
$t2 -> 1, 
Completed 14/22

Clock Cycle 2818:
$t2 -> 1, 
Completed 15/22

Clock Cycle 2819:
$t2 -> 1, 
Completed 16/22

Clock Cycle 2820:
$t2 -> 1, 
Completed 17/22

Clock Cycle 2821:
$t2 -> 1, 
Completed 18/22

Clock Cycle 2822:
$t2 -> 1, 
Completed 19/22

Clock Cycle 2823:
$t2 -> 1, 
Completed 20/22

Clock Cycle 2824:
$t2 -> 1, 
Completed 21/22

Clock Cycle 2825:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3576 $t2 on Line 387

Clock Cycle 2826:

Started sw 3204 0 on Line 388
Completed 1/2
addi
addi$t3,$t2,1428
$t3 = 1428

Clock Cycle 2827:

Completed 2/2
Finished Instruction sw 3204 0 on Line 388
sw
DRAM Request(Write) Issued for sw 1844 0 on Line 391

Clock Cycle 2828:

Started sw 1844 0 on Line 391
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3752 0 on Line 392

Clock Cycle 2829:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 2300 $t3 on Line 393

Clock Cycle 2830:
$t3 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 68 $t1 on Line 394

Clock Cycle 2831:
$t1 -> 1, $t3 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 1076 $t4 on Line 395

Clock Cycle 2832:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 1028 0 on Line 396

Clock Cycle 2833:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 2834:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 2835:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 2836:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 2837:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 2838:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 2839:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 2840:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 2841:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 2842:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 2843:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 2844:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 2845:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 2846:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 2847:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 2848:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 2849:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1844 0 on Line 391

Clock Cycle 2850:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 1076 $t4 on Line 395
Completed 1/2

Clock Cycle 2851:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1076 $t4 on Line 395

Clock Cycle 2852:
$t1 -> 1, $t3 -> 1, 
Started sw 1028 0 on Line 396
Completed 1/2

Clock Cycle 2853:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1028 0 on Line 396

Clock Cycle 2854:
$t1 -> 1, $t3 -> 1, 
Started sw 3752 0 on Line 392
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2855:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 2856:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 2857:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 2858:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 2859:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 2860:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2861:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2862:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2863:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 2864:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2865:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2866:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2867:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2868:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2869:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2870:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2871:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2872:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2873:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2874:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2875:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3752 0 on Line 392

Clock Cycle 2876:
$t1 -> 1, $t3 -> 1, 
Started lw 2300 $t3 on Line 393
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2877:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 2878:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 2879:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 2880:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 2881:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 2882:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2883:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2884:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2885:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 2886:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2887:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2888:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2889:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2890:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2891:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2892:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2893:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2894:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2895:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2896:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2897:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2300 $t3 on Line 393

Clock Cycle 2898:
$t1 -> 1, 
Started lw 68 $t1 on Line 394
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 2899:
$t1 -> 1, 
Completed 2/12

Clock Cycle 2900:
$t1 -> 1, 
Completed 3/12

Clock Cycle 2901:
$t1 -> 1, 
Completed 4/12

Clock Cycle 2902:
$t1 -> 1, 
Completed 5/12

Clock Cycle 2903:
$t1 -> 1, 
Completed 6/12

Clock Cycle 2904:
$t1 -> 1, 
Completed 7/12

Clock Cycle 2905:
$t1 -> 1, 
Completed 8/12

Clock Cycle 2906:
$t1 -> 1, 
Completed 9/12

Clock Cycle 2907:
$t1 -> 1, 
Completed 10/12

Clock Cycle 2908:
$t1 -> 1, 
Completed 11/12

Clock Cycle 2909:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 68 $t1 on Line 394

Clock Cycle 2910:
addi
addi$t1,$t1,2384
$t1 = 2384

Clock Cycle 2911:
lw
DRAM Request(Read) Issued for lw 3868 $t0 on Line 398

Clock Cycle 2912:
$t0 -> 1, 
Started lw 3868 $t0 on Line 398
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2124 0 on Line 399

Clock Cycle 2913:
$t0 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 492 $t3 on Line 400

Clock Cycle 2914:
$t0 -> 1, $t3 -> 1, 
Completed 3/12
addi
addi$t2,$t4,1476
$t2 = 1476

Clock Cycle 2915:
$t0 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 2916:
$t0 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 2917:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 2918:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 2919:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 2920:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 2921:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 2922:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 2923:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3868 $t0 on Line 398

Clock Cycle 2924:
$t3 -> 1, 
Started sw 2124 0 on Line 399
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 80 $t0 on Line 402

Clock Cycle 2925:
$t0 -> 1, $t3 -> 1, 
Completed 2/12

Clock Cycle 2926:
$t0 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 2927:
$t0 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 2928:
$t0 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 2929:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 2930:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 2931:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 2932:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 2933:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 2934:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 2935:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 2124 0 on Line 399

Clock Cycle 2936:
$t0 -> 1, $t3 -> 1, 
Started lw 492 $t3 on Line 400
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2937:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 2938:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 2939:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 2940:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 2941:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 2942:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 2943:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 2944:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 2945:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 2946:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 2947:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 2948:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 2949:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 2950:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 2951:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 2952:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 2953:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 2954:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 2955:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 2956:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 2957:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 492 $t3 on Line 400

Clock Cycle 2958:
$t0 -> 1, 
Started lw 80 $t0 on Line 402
Completed 1/2

Clock Cycle 2959:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 80 $t0 on Line 402

Clock Cycle 2960:
addi
addi$t4,$t0,1352
$t4 = 1352

Clock Cycle 2961:
sw
DRAM Request(Write) Issued for sw 3872 1352 on Line 404

Clock Cycle 2962:

Started sw 3872 1352 on Line 404
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t3,$t2,3060
$t3 = 4536

Clock Cycle 2963:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 576 $t1 on Line 406

Clock Cycle 2964:
$t1 -> 1, 
Completed 3/12

Clock Cycle 2965:
$t1 -> 1, 
Completed 4/12

Clock Cycle 2966:
$t1 -> 1, 
Completed 5/12

Clock Cycle 2967:
$t1 -> 1, 
Completed 6/12

Clock Cycle 2968:
$t1 -> 1, 
Completed 7/12

Clock Cycle 2969:
$t1 -> 1, 
Completed 8/12

Clock Cycle 2970:
$t1 -> 1, 
Completed 9/12

Clock Cycle 2971:
$t1 -> 1, 
Completed 10/12

Clock Cycle 2972:
$t1 -> 1, 
Completed 11/12

Clock Cycle 2973:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3872 1352 on Line 404

Clock Cycle 2974:
$t1 -> 1, 
Started lw 576 $t1 on Line 406
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2975:
$t1 -> 1, 
Completed 2/22

Clock Cycle 2976:
$t1 -> 1, 
Completed 3/22

Clock Cycle 2977:
$t1 -> 1, 
Completed 4/22

Clock Cycle 2978:
$t1 -> 1, 
Completed 5/22

Clock Cycle 2979:
$t1 -> 1, 
Completed 6/22

Clock Cycle 2980:
$t1 -> 1, 
Completed 7/22

Clock Cycle 2981:
$t1 -> 1, 
Completed 8/22

Clock Cycle 2982:
$t1 -> 1, 
Completed 9/22

Clock Cycle 2983:
$t1 -> 1, 
Completed 10/22
Memory at 3872 = 1352

Clock Cycle 2984:
$t1 -> 1, 
Completed 11/22

Clock Cycle 2985:
$t1 -> 1, 
Completed 12/22

Clock Cycle 2986:
$t1 -> 1, 
Completed 13/22

Clock Cycle 2987:
$t1 -> 1, 
Completed 14/22

Clock Cycle 2988:
$t1 -> 1, 
Completed 15/22

Clock Cycle 2989:
$t1 -> 1, 
Completed 16/22

Clock Cycle 2990:
$t1 -> 1, 
Completed 17/22

Clock Cycle 2991:
$t1 -> 1, 
Completed 18/22

Clock Cycle 2992:
$t1 -> 1, 
Completed 19/22

Clock Cycle 2993:
$t1 -> 1, 
Completed 20/22

Clock Cycle 2994:
$t1 -> 1, 
Completed 21/22

Clock Cycle 2995:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 576 $t1 on Line 406

Clock Cycle 2996:
sw
DRAM Request(Write) Issued for sw 100 0 on Line 407

Clock Cycle 2997:

Started sw 100 0 on Line 407
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1904 $t1 on Line 408

Clock Cycle 2998:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 100 0 on Line 407
lw
DRAM Request(Read) Issued for lw 2848 $t3 on Line 409

Clock Cycle 2999:
$t1 -> 1, $t3 -> 1, 
Started lw 1904 $t1 on Line 408
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 808 $t0 on Line 410

Clock Cycle 3000:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 3001:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 3002:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 3003:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 3004:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 3005:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 3006:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 3007:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 3008:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 3009:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 3010:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 3011:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 3012:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 3013:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 3014:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 3015:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 3016:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 3017:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 3018:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 3019:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 3020:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 1904 $t1 on Line 408

Clock Cycle 3021:
$t0 -> 1, $t3 -> 1, 
Started lw 2848 $t3 on Line 409
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 3022:
$t0 -> 1, $t3 -> 1, 
Completed 2/12

Clock Cycle 3023:
$t0 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 3024:
$t0 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 3025:
$t0 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 3026:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 3027:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 3028:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 3029:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 3030:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 3031:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 3032:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 4412
Finished Instruction lw 2848 $t3 on Line 409

Clock Cycle 3033:
$t0 -> 1, 
Started lw 808 $t0 on Line 410
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3034:
$t0 -> 1, 
Completed 2/12

Clock Cycle 3035:
$t0 -> 1, 
Completed 3/12

Clock Cycle 3036:
$t0 -> 1, 
Completed 4/12

Clock Cycle 3037:
$t0 -> 1, 
Completed 5/12

Clock Cycle 3038:
$t0 -> 1, 
Completed 6/12

Clock Cycle 3039:
$t0 -> 1, 
Completed 7/12

Clock Cycle 3040:
$t0 -> 1, 
Completed 8/12

Clock Cycle 3041:
$t0 -> 1, 
Completed 9/12

Clock Cycle 3042:
$t0 -> 1, 
Completed 10/12

Clock Cycle 3043:
$t0 -> 1, 
Completed 11/12

Clock Cycle 3044:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 808 $t0 on Line 410

Clock Cycle 3045:
lw
DRAM Request(Read) Issued for lw 1304 $t0 on Line 411

Clock Cycle 3046:
$t0 -> 1, 
Started lw 1304 $t0 on Line 411
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t4,$t3,2844
$t4 = 7256

Clock Cycle 3047:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1080 4412 on Line 413

Clock Cycle 3048:
$t0 -> 1, 
Completed 3/12
addi
addi$t3,$t2,3816
$t3 = 5292

Clock Cycle 3049:
$t0 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 444 5292 on Line 415

Clock Cycle 3050:
$t0 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 3732 5292 on Line 416

Clock Cycle 3051:
$t0 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 944 0 on Line 417

Clock Cycle 3052:
$t0 -> 1, 
Completed 7/12

Clock Cycle 3053:
$t0 -> 1, 
Completed 8/12

Clock Cycle 3054:
$t0 -> 1, 
Completed 9/12

Clock Cycle 3055:
$t0 -> 1, 
Completed 10/12

Clock Cycle 3056:
$t0 -> 1, 
Completed 11/12

Clock Cycle 3057:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1304 $t0 on Line 411

Clock Cycle 3058:

Started sw 1080 4412 on Line 413
Completed 1/2
addi
addi$t0,$t3,748
$t0 = 6040

Clock Cycle 3059:

Completed 2/2
Finished Instruction sw 1080 4412 on Line 413
sw
DRAM Request(Write) Issued for sw 316 6040 on Line 419

Clock Cycle 3060:

Started sw 444 5292 on Line 415
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t4,$t0,2788
$t4 = 8828

Clock Cycle 3061:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 1484 8828 on Line 421

Clock Cycle 3062:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 992 $t0 on Line 422

Clock Cycle 3063:
$t0 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 3672 $t3 on Line 423

Clock Cycle 3064:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 3065:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 3066:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 3067:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 3068:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 3069:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1080 = 4412

Clock Cycle 3070:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 3071:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 3072:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 3073:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 3074:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 3075:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 3076:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 3077:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 3078:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 3079:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 3080:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 3081:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 444 5292 on Line 415

Clock Cycle 3082:
$t0 -> 1, $t3 -> 1, 
Started sw 944 0 on Line 417
Completed 1/2

Clock Cycle 3083:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 944 0 on Line 417

Clock Cycle 3084:
$t0 -> 1, $t3 -> 1, 
Started sw 316 6040 on Line 419
Completed 1/2

Clock Cycle 3085:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 316 6040 on Line 419

Clock Cycle 3086:
$t0 -> 1, $t3 -> 1, 
Started lw 992 $t0 on Line 422
Completed 1/2

Clock Cycle 3087:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 1636
Finished Instruction lw 992 $t0 on Line 422

Clock Cycle 3088:
$t3 -> 1, 
Started sw 3732 5292 on Line 416
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3708 $t0 on Line 424

Clock Cycle 3089:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 3090:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 3091:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 3092:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 3093:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 3094:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 3095:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 3096:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 3097:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 316 = 6040
Memory at 444 = 5292

Clock Cycle 3098:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 3099:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 3100:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 3101:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 3102:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 3103:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 3104:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 3105:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 3106:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 3107:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 3108:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 3109:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3732 5292 on Line 416

Clock Cycle 3110:
$t0 -> 1, $t3 -> 1, 
Started lw 3672 $t3 on Line 423
Completed 1/2

Clock Cycle 3111:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3672 $t3 on Line 423

Clock Cycle 3112:
$t0 -> 1, 
Started lw 3708 $t0 on Line 424
Completed 1/2

Clock Cycle 3113:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3708 $t0 on Line 424

Clock Cycle 3114:

Started sw 1484 8828 on Line 421
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t0,$t1,1940
$t0 = 1940

Clock Cycle 3115:

Completed 2/22
addi
addi$t4,$t4,2392
$t4 = 11220

Clock Cycle 3116:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 1356 $t1 on Line 427

Clock Cycle 3117:
$t1 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 392 11220 on Line 428

Clock Cycle 3118:
$t1 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 728 $t3 on Line 429

Clock Cycle 3119:
$t1 -> 1, $t3 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 3984 1476 on Line 430

Clock Cycle 3120:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 3121:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 3122:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 3123:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3732 = 5292

Clock Cycle 3124:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 3125:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 3126:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 3127:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 3128:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 3129:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 3130:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 3131:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 3132:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 3133:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 3134:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 3135:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1484 8828 on Line 421

Clock Cycle 3136:
$t1 -> 1, $t3 -> 1, 
Started lw 1356 $t1 on Line 427
Completed 1/2

Clock Cycle 3137:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 6936
Finished Instruction lw 1356 $t1 on Line 427

Clock Cycle 3138:
$t3 -> 1, 
Started sw 392 11220 on Line 428
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t1,$t2,2124
$t1 = 3600

Clock Cycle 3139:
$t3 -> 1, 
Completed 2/22
addi
addi$t2,$t1,3716
$t2 = 7316

Clock Cycle 3140:
$t3 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 3740 $t4 on Line 433

Clock Cycle 3141:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 3142:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3143:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3144:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3145:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3146:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3147:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1484 = 8828

Clock Cycle 3148:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3149:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3150:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3151:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3152:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3153:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3154:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3155:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3156:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3157:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3158:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3159:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 392 11220 on Line 428

Clock Cycle 3160:
$t3 -> 1, $t4 -> 1, 
Started lw 728 $t3 on Line 429
Completed 1/2

Clock Cycle 3161:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 728 $t3 on Line 429

Clock Cycle 3162:
$t4 -> 1, 
Started sw 3984 1476 on Line 430
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t1,$t3,1492
$t1 = 1492

Clock Cycle 3163:
$t4 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 2620 $t0 on Line 435

Clock Cycle 3164:
$t0 -> 1, $t4 -> 1, 
Completed 3/22
addi
addi$t2,$t2,904
$t2 = 8220

Clock Cycle 3165:
$t0 -> 1, $t4 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 3028 $t2 on Line 437

Clock Cycle 3166:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3167:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3168:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3169:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3170:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3171:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 392 = 11220

Clock Cycle 3172:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3173:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3174:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3175:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3176:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3177:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3178:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3179:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3180:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3181:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3182:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3183:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3984 1476 on Line 430

Clock Cycle 3184:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 3740 $t4 on Line 433
Completed 1/2

Clock Cycle 3185:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3740 $t4 on Line 433

Clock Cycle 3186:
$t0 -> 1, $t2 -> 1, 
Started lw 2620 $t0 on Line 435
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3187:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 3188:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 3189:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 3190:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 3191:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 3192:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 3193:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 3194:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 3195:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 3984 = 1476

Clock Cycle 3196:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 3197:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 3198:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 3199:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 3200:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 3201:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 3202:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 3203:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 3204:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 3205:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 3206:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 3207:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2620 $t0 on Line 435

Clock Cycle 3208:
$t2 -> 1, 
Started lw 3028 $t2 on Line 437
Completed 1/2

Clock Cycle 3209:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3028 $t2 on Line 437

Clock Cycle 3210:
addi
addi$t0,$t2,136
$t0 = 136

Clock Cycle 3211:
sw
DRAM Request(Write) Issued for sw 3120 1492 on Line 439

Clock Cycle 3212:

Started sw 3120 1492 on Line 439
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1240 $t0 on Line 440

Clock Cycle 3213:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 288 0 on Line 441

Clock Cycle 3214:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 3304 1492 on Line 442

Clock Cycle 3215:
$t0 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 732 $t3 on Line 443

Clock Cycle 3216:
$t0 -> 1, $t3 -> 1, 
Completed 5/12
addi
addi$t1,$t1,3992
$t1 = 5484

Clock Cycle 3217:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 3218:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 3219:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 3220:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 3221:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 3222:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 3223:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 3120 1492 on Line 439

Clock Cycle 3224:
$t0 -> 1, $t3 -> 1, 
Started sw 3304 1492 on Line 442
Completed 1/2

Clock Cycle 3225:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3304 1492 on Line 442

Clock Cycle 3226:
$t0 -> 1, $t3 -> 1, 
Started lw 1240 $t0 on Line 440
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3227:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 3228:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 3229:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 3230:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 3231:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 3232:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 3233:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 3234:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 3235:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3120 = 1492
Memory at 3304 = 1492

Clock Cycle 3236:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 3237:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 3238:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 3239:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 3240:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 3241:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 3242:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 3243:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 3244:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 3245:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 3246:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 3247:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1240 $t0 on Line 440

Clock Cycle 3248:
$t3 -> 1, 
Started sw 288 0 on Line 441
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3249:
$t3 -> 1, 
Completed 2/12

Clock Cycle 3250:
$t3 -> 1, 
Completed 3/12

Clock Cycle 3251:
$t3 -> 1, 
Completed 4/12

Clock Cycle 3252:
$t3 -> 1, 
Completed 5/12

Clock Cycle 3253:
$t3 -> 1, 
Completed 6/12

Clock Cycle 3254:
$t3 -> 1, 
Completed 7/12

Clock Cycle 3255:
$t3 -> 1, 
Completed 8/12

Clock Cycle 3256:
$t3 -> 1, 
Completed 9/12

Clock Cycle 3257:
$t3 -> 1, 
Completed 10/12

Clock Cycle 3258:
$t3 -> 1, 
Completed 11/12

Clock Cycle 3259:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 288 0 on Line 441

Clock Cycle 3260:
$t3 -> 1, 
Started lw 732 $t3 on Line 443
Completed 1/2

Clock Cycle 3261:
$t3 -> 1, 
Completed 2/2
$t3 = 3796
Finished Instruction lw 732 $t3 on Line 443

Clock Cycle 3262:
sw
DRAM Request(Write) Issued for sw 2676 3796 on Line 445

Clock Cycle 3263:

Started sw 2676 3796 on Line 445
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t2,$t2,1032
$t2 = 1032

Clock Cycle 3264:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3648 $t3 on Line 447

Clock Cycle 3265:
$t3 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 2588 1032 on Line 448

Clock Cycle 3266:
$t3 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 3320 $t0 on Line 449

Clock Cycle 3267:
$t0 -> 1, $t3 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 1092 1032 on Line 450

Clock Cycle 3268:
$t0 -> 1, $t3 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 704 5484 on Line 451

Clock Cycle 3269:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 3270:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 3271:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 3272:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 3273:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 3274:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 3275:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 3276:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 3277:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 3278:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 3279:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 3280:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 3281:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 3282:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 3283:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 3284:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2676 3796 on Line 445

Clock Cycle 3285:
$t0 -> 1, $t3 -> 1, 
Started sw 2588 1032 on Line 448
Completed 1/2

Clock Cycle 3286:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 2588 1032 on Line 448

Clock Cycle 3287:
$t0 -> 1, $t3 -> 1, 
Started lw 3648 $t3 on Line 447
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3288:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 3289:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 3290:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 3291:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 3292:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 3293:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 3294:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 3295:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 3296:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2588 = 1032
Memory at 2676 = 3796

Clock Cycle 3297:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 3298:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 3299:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 3300:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 3301:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 3302:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 3303:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 3304:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 3305:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 3306:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 3307:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 3308:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3648 $t3 on Line 447

Clock Cycle 3309:
$t0 -> 1, 
Started lw 3320 $t0 on Line 449
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2820 $t3 on Line 452

Clock Cycle 3310:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3320 $t0 on Line 449

Clock Cycle 3311:
$t3 -> 1, 
Started sw 1092 1032 on Line 450
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2020 0 on Line 453

Clock Cycle 3312:
$t3 -> 1, 
Completed 2/12

Clock Cycle 3313:
$t3 -> 1, 
Completed 3/12

Clock Cycle 3314:
$t3 -> 1, 
Completed 4/12

Clock Cycle 3315:
$t3 -> 1, 
Completed 5/12

Clock Cycle 3316:
$t3 -> 1, 
Completed 6/12

Clock Cycle 3317:
$t3 -> 1, 
Completed 7/12

Clock Cycle 3318:
$t3 -> 1, 
Completed 8/12

Clock Cycle 3319:
$t3 -> 1, 
Completed 9/12

Clock Cycle 3320:
$t3 -> 1, 
Completed 10/12

Clock Cycle 3321:
$t3 -> 1, 
Completed 11/12

Clock Cycle 3322:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 1092 1032 on Line 450

Clock Cycle 3323:
$t3 -> 1, 
Started sw 2020 0 on Line 453
Completed 1/2

Clock Cycle 3324:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2020 0 on Line 453

Clock Cycle 3325:
$t3 -> 1, 
Started sw 704 5484 on Line 451
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3326:
$t3 -> 1, 
Completed 2/22

Clock Cycle 3327:
$t3 -> 1, 
Completed 3/22

Clock Cycle 3328:
$t3 -> 1, 
Completed 4/22

Clock Cycle 3329:
$t3 -> 1, 
Completed 5/22

Clock Cycle 3330:
$t3 -> 1, 
Completed 6/22

Clock Cycle 3331:
$t3 -> 1, 
Completed 7/22

Clock Cycle 3332:
$t3 -> 1, 
Completed 8/22

Clock Cycle 3333:
$t3 -> 1, 
Completed 9/22

Clock Cycle 3334:
$t3 -> 1, 
Completed 10/22
Memory at 1092 = 1032

Clock Cycle 3335:
$t3 -> 1, 
Completed 11/22

Clock Cycle 3336:
$t3 -> 1, 
Completed 12/22

Clock Cycle 3337:
$t3 -> 1, 
Completed 13/22

Clock Cycle 3338:
$t3 -> 1, 
Completed 14/22

Clock Cycle 3339:
$t3 -> 1, 
Completed 15/22

Clock Cycle 3340:
$t3 -> 1, 
Completed 16/22

Clock Cycle 3341:
$t3 -> 1, 
Completed 17/22

Clock Cycle 3342:
$t3 -> 1, 
Completed 18/22

Clock Cycle 3343:
$t3 -> 1, 
Completed 19/22

Clock Cycle 3344:
$t3 -> 1, 
Completed 20/22

Clock Cycle 3345:
$t3 -> 1, 
Completed 21/22

Clock Cycle 3346:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 704 5484 on Line 451

Clock Cycle 3347:
$t3 -> 1, 
Started lw 2820 $t3 on Line 452
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3348:
$t3 -> 1, 
Completed 2/22

Clock Cycle 3349:
$t3 -> 1, 
Completed 3/22

Clock Cycle 3350:
$t3 -> 1, 
Completed 4/22

Clock Cycle 3351:
$t3 -> 1, 
Completed 5/22

Clock Cycle 3352:
$t3 -> 1, 
Completed 6/22

Clock Cycle 3353:
$t3 -> 1, 
Completed 7/22

Clock Cycle 3354:
$t3 -> 1, 
Completed 8/22

Clock Cycle 3355:
$t3 -> 1, 
Completed 9/22

Clock Cycle 3356:
$t3 -> 1, 
Completed 10/22
Memory at 704 = 5484

Clock Cycle 3357:
$t3 -> 1, 
Completed 11/22

Clock Cycle 3358:
$t3 -> 1, 
Completed 12/22

Clock Cycle 3359:
$t3 -> 1, 
Completed 13/22

Clock Cycle 3360:
$t3 -> 1, 
Completed 14/22

Clock Cycle 3361:
$t3 -> 1, 
Completed 15/22

Clock Cycle 3362:
$t3 -> 1, 
Completed 16/22

Clock Cycle 3363:
$t3 -> 1, 
Completed 17/22

Clock Cycle 3364:
$t3 -> 1, 
Completed 18/22

Clock Cycle 3365:
$t3 -> 1, 
Completed 19/22

Clock Cycle 3366:
$t3 -> 1, 
Completed 20/22

Clock Cycle 3367:
$t3 -> 1, 
Completed 21/22

Clock Cycle 3368:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2820 $t3 on Line 452

Clock Cycle 3369:
lw
DRAM Request(Read) Issued for lw 744 $t3 on Line 454

Clock Cycle 3370:
$t3 -> 1, 
Started lw 744 $t3 on Line 454
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 3371:
$t3 -> 1, 
Completed 2/12

Clock Cycle 3372:
$t3 -> 1, 
Completed 3/12

Clock Cycle 3373:
$t3 -> 1, 
Completed 4/12

Clock Cycle 3374:
$t3 -> 1, 
Completed 5/12

Clock Cycle 3375:
$t3 -> 1, 
Completed 6/12

Clock Cycle 3376:
$t3 -> 1, 
Completed 7/12

Clock Cycle 3377:
$t3 -> 1, 
Completed 8/12

Clock Cycle 3378:
$t3 -> 1, 
Completed 9/12

Clock Cycle 3379:
$t3 -> 1, 
Completed 10/12

Clock Cycle 3380:
$t3 -> 1, 
Completed 11/12

Clock Cycle 3381:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 744 $t3 on Line 454

Clock Cycle 3382:
addi
addi$t3,$t4,3784
$t3 = 3784

Clock Cycle 3383:
addi
addi$t1,$t2,3688
$t1 = 4720

Clock Cycle 3384:
lw
DRAM Request(Read) Issued for lw 1624 $t3 on Line 457

Clock Cycle 3385:
$t3 -> 1, 
Started lw 1624 $t3 on Line 457
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2128 $t2 on Line 458

Clock Cycle 3386:
$t2 -> 1, $t3 -> 1, 
Completed 2/12

Clock Cycle 3387:
$t2 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 3388:
$t2 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 3389:
$t2 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 3390:
$t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 3391:
$t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 3392:
$t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 3393:
$t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 3394:
$t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 3395:
$t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 3396:
$t2 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1624 $t3 on Line 457

Clock Cycle 3397:
$t2 -> 1, 
Started lw 2128 $t2 on Line 458
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 3398:
$t2 -> 1, 
Completed 2/12

Clock Cycle 3399:
$t2 -> 1, 
Completed 3/12

Clock Cycle 3400:
$t2 -> 1, 
Completed 4/12

Clock Cycle 3401:
$t2 -> 1, 
Completed 5/12

Clock Cycle 3402:
$t2 -> 1, 
Completed 6/12

Clock Cycle 3403:
$t2 -> 1, 
Completed 7/12

Clock Cycle 3404:
$t2 -> 1, 
Completed 8/12

Clock Cycle 3405:
$t2 -> 1, 
Completed 9/12

Clock Cycle 3406:
$t2 -> 1, 
Completed 10/12

Clock Cycle 3407:
$t2 -> 1, 
Completed 11/12

Clock Cycle 3408:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 2128 $t2 on Line 458

Clock Cycle 3409:
lw
DRAM Request(Read) Issued for lw 3716 $t2 on Line 459

Clock Cycle 3410:
$t2 -> 1, 
Started lw 3716 $t2 on Line 459
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3432 0 on Line 460

Clock Cycle 3411:
$t2 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3216 0 on Line 461

Clock Cycle 3412:
$t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 812 4720 on Line 462

Clock Cycle 3413:
$t2 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 1360 $t3 on Line 463

Clock Cycle 3414:
$t2 -> 1, $t3 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 2296 $t4 on Line 464

Clock Cycle 3415:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 1912 4720 on Line 465

Clock Cycle 3416:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 3417:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 3418:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 3419:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 3420:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 3421:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3716 $t2 on Line 459

Clock Cycle 3422:
$t3 -> 1, $t4 -> 1, 
Started sw 3432 0 on Line 460
Completed 1/2
addi
addi$t2,$t1,1348
$t2 = 6068

Clock Cycle 3423:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3432 0 on Line 460

Clock Cycle 3424:
$t3 -> 1, $t4 -> 1, 
Started sw 3216 0 on Line 461
Completed 1/2

Clock Cycle 3425:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3216 0 on Line 461

Clock Cycle 3426:
$t3 -> 1, $t4 -> 1, 
Started sw 812 4720 on Line 462
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3427:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 3428:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 3429:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 3430:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3431:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3432:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3433:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3434:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3435:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 3436:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3437:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3438:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3439:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3440:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3441:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3442:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3443:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3444:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3445:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3446:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3447:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 812 4720 on Line 462

Clock Cycle 3448:
$t3 -> 1, $t4 -> 1, 
Started lw 1360 $t3 on Line 463
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3449:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 3450:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 3451:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 3452:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3453:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3454:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3455:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3456:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3457:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 812 = 4720

Clock Cycle 3458:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3459:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3460:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3461:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3462:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3463:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3464:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3465:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3466:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3467:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3468:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3469:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1360 $t3 on Line 463

Clock Cycle 3470:
$t4 -> 1, 
Started sw 1912 4720 on Line 465
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3912 $t3 on Line 467

Clock Cycle 3471:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1912 4720 on Line 465

Clock Cycle 3472:
$t3 -> 1, $t4 -> 1, 
Started lw 2296 $t4 on Line 464
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3473:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 3474:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 3475:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 3476:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3477:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3478:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3479:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3480:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3481:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1912 = 4720

Clock Cycle 3482:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3483:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3484:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3485:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3486:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3487:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3488:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3489:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3490:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3491:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3492:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3493:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2296 $t4 on Line 464

Clock Cycle 3494:
$t3 -> 1, 
Started lw 3912 $t3 on Line 467
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 3495:
$t3 -> 1, 
Completed 2/12

Clock Cycle 3496:
$t3 -> 1, 
Completed 3/12

Clock Cycle 3497:
$t3 -> 1, 
Completed 4/12

Clock Cycle 3498:
$t3 -> 1, 
Completed 5/12

Clock Cycle 3499:
$t3 -> 1, 
Completed 6/12

Clock Cycle 3500:
$t3 -> 1, 
Completed 7/12

Clock Cycle 3501:
$t3 -> 1, 
Completed 8/12

Clock Cycle 3502:
$t3 -> 1, 
Completed 9/12

Clock Cycle 3503:
$t3 -> 1, 
Completed 10/12

Clock Cycle 3504:
$t3 -> 1, 
Completed 11/12

Clock Cycle 3505:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 3912 $t3 on Line 467

Clock Cycle 3506:
addi
addi$t3,$t0,3992
$t3 = 3992

Clock Cycle 3507:
addi
addi$t0,$t0,3224
$t0 = 3224

Clock Cycle 3508:
addi
addi$t2,$t3,2848
$t2 = 6840

Clock Cycle 3509:
addi
addi$t4,$t3,984
$t4 = 4976

Clock Cycle 3510:
addi
addi$t0,$t3,456
$t0 = 4448

Clock Cycle 3511:
addi
addi$t2,$t0,2220
$t2 = 6668

Clock Cycle 3512:
addi
addi$t1,$t4,392
$t1 = 5368

Clock Cycle 3513:
sw
DRAM Request(Write) Issued for sw 2124 3992 on Line 475

Clock Cycle 3514:

Started sw 2124 3992 on Line 475
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t3,$t1,600
$t3 = 5968

Clock Cycle 3515:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2156 6668 on Line 477

Clock Cycle 3516:

Completed 3/12
addi
addi$t1,$t1,3680
$t1 = 9048

Clock Cycle 3517:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 2292 6668 on Line 479

Clock Cycle 3518:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 1912 4976 on Line 480

Clock Cycle 3519:

Completed 6/12
addi
addi$t4,$t3,2796
$t4 = 8764

Clock Cycle 3520:

Completed 7/12
addi
addi$t4,$t3,1656
$t4 = 7624

Clock Cycle 3521:

Completed 8/12
sw
DRAM Request(Write) Issued for sw 3332 4448 on Line 483

Clock Cycle 3522:

Completed 9/12
lw
DRAM Request(Read) Issued for lw 3324 $t0 on Line 484

Clock Cycle 3523:
$t0 -> 1, 
Completed 10/12

Clock Cycle 3524:
$t0 -> 1, 
Completed 11/12

Clock Cycle 3525:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 2124 3992 on Line 475

Clock Cycle 3526:
$t0 -> 1, 
Started sw 2156 6668 on Line 477
Completed 1/2

Clock Cycle 3527:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2156 6668 on Line 477

Clock Cycle 3528:
$t0 -> 1, 
Started sw 2292 6668 on Line 479
Completed 1/2

Clock Cycle 3529:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2292 6668 on Line 479

Clock Cycle 3530:
$t0 -> 1, 
Started sw 1912 4976 on Line 480
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3531:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3532:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3533:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3534:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3535:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3536:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3537:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3538:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3539:
$t0 -> 1, 
Completed 10/22
Memory at 2124 = 3992
Memory at 2156 = 6668
Memory at 2292 = 6668

Clock Cycle 3540:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3541:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3542:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3543:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3544:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3545:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3546:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3547:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3548:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3549:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3550:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3551:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1912 4976 on Line 480

Clock Cycle 3552:
$t0 -> 1, 
Started sw 3332 4448 on Line 483
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3553:
$t0 -> 1, 
Completed 2/22

Clock Cycle 3554:
$t0 -> 1, 
Completed 3/22

Clock Cycle 3555:
$t0 -> 1, 
Completed 4/22

Clock Cycle 3556:
$t0 -> 1, 
Completed 5/22

Clock Cycle 3557:
$t0 -> 1, 
Completed 6/22

Clock Cycle 3558:
$t0 -> 1, 
Completed 7/22

Clock Cycle 3559:
$t0 -> 1, 
Completed 8/22

Clock Cycle 3560:
$t0 -> 1, 
Completed 9/22

Clock Cycle 3561:
$t0 -> 1, 
Completed 10/22
Memory at 1912 = 4976

Clock Cycle 3562:
$t0 -> 1, 
Completed 11/22

Clock Cycle 3563:
$t0 -> 1, 
Completed 12/22

Clock Cycle 3564:
$t0 -> 1, 
Completed 13/22

Clock Cycle 3565:
$t0 -> 1, 
Completed 14/22

Clock Cycle 3566:
$t0 -> 1, 
Completed 15/22

Clock Cycle 3567:
$t0 -> 1, 
Completed 16/22

Clock Cycle 3568:
$t0 -> 1, 
Completed 17/22

Clock Cycle 3569:
$t0 -> 1, 
Completed 18/22

Clock Cycle 3570:
$t0 -> 1, 
Completed 19/22

Clock Cycle 3571:
$t0 -> 1, 
Completed 20/22

Clock Cycle 3572:
$t0 -> 1, 
Completed 21/22

Clock Cycle 3573:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3332 4448 on Line 483

Clock Cycle 3574:
$t0 -> 1, 
Started lw 3324 $t0 on Line 484
Completed 1/2

Clock Cycle 3575:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3324 $t0 on Line 484

Clock Cycle 3576:
addi
addi$t0,$t3,44
$t0 = 6012

Clock Cycle 3577:
addi
addi$t3,$t0,2268
$t3 = 8280

Clock Cycle 3578:
addi
addi$t2,$t2,1348
$t2 = 8016

Clock Cycle 3579:
sw
DRAM Request(Write) Issued for sw 1704 9048 on Line 488

Clock Cycle 3580:

Started sw 1704 9048 on Line 488
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2880 9048 on Line 489

Clock Cycle 3581:

Completed 2/22
addi
addi$t4,$t0,3484
$t4 = 9496

Clock Cycle 3582:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 3120 $t2 on Line 491

Clock Cycle 3583:
$t2 -> 1, 
Completed 4/22
addi
addi$t4,$t1,2576
$t4 = 11624

Clock Cycle 3584:
$t2 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 2728 $t1 on Line 493

Clock Cycle 3585:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 3586:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 3587:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 3588:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 3589:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 3332 = 4448

Clock Cycle 3590:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 3591:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 3592:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 3593:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 3594:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 3595:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 3596:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 3597:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 3598:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 3599:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 3600:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 3601:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 1704 9048 on Line 488

Clock Cycle 3602:
$t1 -> 1, $t2 -> 1, 
Started sw 2880 9048 on Line 489
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3603:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 3604:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 3605:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 3606:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 3607:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 3608:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 3609:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 3610:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 3611:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1704 = 9048

Clock Cycle 3612:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 3613:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 3614:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 3615:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 3616:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 3617:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 3618:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 3619:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 3620:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 3621:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 3622:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 3623:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 2880 9048 on Line 489

Clock Cycle 3624:
$t1 -> 1, $t2 -> 1, 
Started lw 2728 $t1 on Line 493
Completed 1/2

Clock Cycle 3625:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2728 $t1 on Line 493

Clock Cycle 3626:
$t2 -> 1, 
Started lw 3120 $t2 on Line 491
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3627:
$t2 -> 1, 
Completed 2/22

Clock Cycle 3628:
$t2 -> 1, 
Completed 3/22

Clock Cycle 3629:
$t2 -> 1, 
Completed 4/22

Clock Cycle 3630:
$t2 -> 1, 
Completed 5/22

Clock Cycle 3631:
$t2 -> 1, 
Completed 6/22

Clock Cycle 3632:
$t2 -> 1, 
Completed 7/22

Clock Cycle 3633:
$t2 -> 1, 
Completed 8/22

Clock Cycle 3634:
$t2 -> 1, 
Completed 9/22

Clock Cycle 3635:
$t2 -> 1, 
Completed 10/22
Memory at 2880 = 9048

Clock Cycle 3636:
$t2 -> 1, 
Completed 11/22

Clock Cycle 3637:
$t2 -> 1, 
Completed 12/22

Clock Cycle 3638:
$t2 -> 1, 
Completed 13/22

Clock Cycle 3639:
$t2 -> 1, 
Completed 14/22

Clock Cycle 3640:
$t2 -> 1, 
Completed 15/22

Clock Cycle 3641:
$t2 -> 1, 
Completed 16/22

Clock Cycle 3642:
$t2 -> 1, 
Completed 17/22

Clock Cycle 3643:
$t2 -> 1, 
Completed 18/22

Clock Cycle 3644:
$t2 -> 1, 
Completed 19/22

Clock Cycle 3645:
$t2 -> 1, 
Completed 20/22

Clock Cycle 3646:
$t2 -> 1, 
Completed 21/22

Clock Cycle 3647:
$t2 -> 1, 
Completed 22/22
$t2 = 1492
Finished Instruction lw 3120 $t2 on Line 491

Clock Cycle 3648:
addi
addi$t1,$t2,1832
$t1 = 3324

Clock Cycle 3649:
addi
addi$t2,$t4,3760
$t2 = 15384

Clock Cycle 3650:
addi
addi$t4,$t3,96
$t4 = 8376

Clock Cycle 3651:
addi
addi$t3,$t4,2424
$t3 = 10800

Clock Cycle 3652:
lw
DRAM Request(Read) Issued for lw 1884 $t3 on Line 498

Clock Cycle 3653:
$t3 -> 1, 
Started lw 1884 $t3 on Line 498
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t2,$t2,3852
$t2 = 19236

Clock Cycle 3654:
$t3 -> 1, 
Completed 2/12

Clock Cycle 3655:
$t3 -> 1, 
Completed 3/12

Clock Cycle 3656:
$t3 -> 1, 
Completed 4/12

Clock Cycle 3657:
$t3 -> 1, 
Completed 5/12

Clock Cycle 3658:
$t3 -> 1, 
Completed 6/12

Clock Cycle 3659:
$t3 -> 1, 
Completed 7/12

Clock Cycle 3660:
$t3 -> 1, 
Completed 8/12

Clock Cycle 3661:
$t3 -> 1, 
Completed 9/12

Clock Cycle 3662:
$t3 -> 1, 
Completed 10/12

Clock Cycle 3663:
$t3 -> 1, 
Completed 11/12

Clock Cycle 3664:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1884 $t3 on Line 498

Clock Cycle 3665:
addi
addi$t3,$t2,2864
$t3 = 22100

Clock Cycle 3666:
lw
DRAM Request(Read) Issued for lw 1456 $t2 on Line 501

Clock Cycle 3667:
$t2 -> 1, 
Started lw 1456 $t2 on Line 501
Completed 1/2
addi
addi$t0,$t1,2032
$t0 = 5356

Clock Cycle 3668:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1456 $t2 on Line 501
sw
DRAM Request(Write) Issued for sw 352 22100 on Line 503

Clock Cycle 3669:

Started sw 352 22100 on Line 503
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t0,$t4,2740
$t0 = 11116

Clock Cycle 3670:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 396 11116 on Line 505

Clock Cycle 3671:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 152 3324 on Line 506

Clock Cycle 3672:

Completed 4/12
addi
addi$t1,$t2,548
$t1 = 548

Clock Cycle 3673:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 68 $t0 on Line 508

Clock Cycle 3674:
$t0 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 2508 $t4 on Line 509

Clock Cycle 3675:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 3676:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 3677:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 3678:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 3679:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 3680:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 352 22100 on Line 503

Clock Cycle 3681:
$t0 -> 1, $t4 -> 1, 
Started sw 396 11116 on Line 505
Completed 1/2

Clock Cycle 3682:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 396 11116 on Line 505

Clock Cycle 3683:
$t0 -> 1, $t4 -> 1, 
Started sw 152 3324 on Line 506
Completed 1/2

Clock Cycle 3684:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 152 3324 on Line 506

Clock Cycle 3685:
$t0 -> 1, $t4 -> 1, 
Started lw 68 $t0 on Line 508
Completed 1/2

Clock Cycle 3686:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 68 $t0 on Line 508

Clock Cycle 3687:
$t4 -> 1, 
Started lw 2508 $t4 on Line 509
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3008 $t0 on Line 510

Clock Cycle 3688:
$t0 -> 1, $t4 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 568 0 on Line 511

Clock Cycle 3689:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 3690:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 3691:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3692:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3693:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3694:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3695:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3696:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 152 = 3324
Memory at 352 = 22100
Memory at 396 = 11116

Clock Cycle 3697:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3698:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3699:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3700:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3701:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3702:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3703:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3704:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3705:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3706:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3707:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3708:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 5888
Finished Instruction lw 2508 $t4 on Line 509

Clock Cycle 3709:
$t0 -> 1, 
Started lw 3008 $t0 on Line 510
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3404 5888 on Line 512

Clock Cycle 3710:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3008 $t0 on Line 510
addi
addi$t4,$t4,2252
$t4 = 8140

Clock Cycle 3711:

Started sw 568 0 on Line 511
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1768 $t2 on Line 514

Clock Cycle 3712:
$t2 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1572 8140 on Line 515

Clock Cycle 3713:
$t2 -> 1, 
Completed 3/12
addi
addi$t1,$t1,3572
$t1 = 4120

Clock Cycle 3714:
$t2 -> 1, 
Completed 4/12

Clock Cycle 3715:
$t2 -> 1, 
Completed 5/12

Clock Cycle 3716:
$t2 -> 1, 
Completed 6/12

Clock Cycle 3717:
$t2 -> 1, 
Completed 7/12

Clock Cycle 3718:
$t2 -> 1, 
Completed 8/12

Clock Cycle 3719:
$t2 -> 1, 
Completed 9/12

Clock Cycle 3720:
$t2 -> 1, 
Completed 10/12

Clock Cycle 3721:
$t2 -> 1, 
Completed 11/12

Clock Cycle 3722:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 568 0 on Line 511

Clock Cycle 3723:
$t2 -> 1, 
Started sw 3404 5888 on Line 512
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3724:
$t2 -> 1, 
Completed 2/22

Clock Cycle 3725:
$t2 -> 1, 
Completed 3/22

Clock Cycle 3726:
$t2 -> 1, 
Completed 4/22

Clock Cycle 3727:
$t2 -> 1, 
Completed 5/22

Clock Cycle 3728:
$t2 -> 1, 
Completed 6/22

Clock Cycle 3729:
$t2 -> 1, 
Completed 7/22

Clock Cycle 3730:
$t2 -> 1, 
Completed 8/22

Clock Cycle 3731:
$t2 -> 1, 
Completed 9/22

Clock Cycle 3732:
$t2 -> 1, 
Completed 10/22

Clock Cycle 3733:
$t2 -> 1, 
Completed 11/22

Clock Cycle 3734:
$t2 -> 1, 
Completed 12/22

Clock Cycle 3735:
$t2 -> 1, 
Completed 13/22

Clock Cycle 3736:
$t2 -> 1, 
Completed 14/22

Clock Cycle 3737:
$t2 -> 1, 
Completed 15/22

Clock Cycle 3738:
$t2 -> 1, 
Completed 16/22

Clock Cycle 3739:
$t2 -> 1, 
Completed 17/22

Clock Cycle 3740:
$t2 -> 1, 
Completed 18/22

Clock Cycle 3741:
$t2 -> 1, 
Completed 19/22

Clock Cycle 3742:
$t2 -> 1, 
Completed 20/22

Clock Cycle 3743:
$t2 -> 1, 
Completed 21/22

Clock Cycle 3744:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3404 5888 on Line 512

Clock Cycle 3745:
$t2 -> 1, 
Started lw 1768 $t2 on Line 514
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3746:
$t2 -> 1, 
Completed 2/22

Clock Cycle 3747:
$t2 -> 1, 
Completed 3/22

Clock Cycle 3748:
$t2 -> 1, 
Completed 4/22

Clock Cycle 3749:
$t2 -> 1, 
Completed 5/22

Clock Cycle 3750:
$t2 -> 1, 
Completed 6/22

Clock Cycle 3751:
$t2 -> 1, 
Completed 7/22

Clock Cycle 3752:
$t2 -> 1, 
Completed 8/22

Clock Cycle 3753:
$t2 -> 1, 
Completed 9/22

Clock Cycle 3754:
$t2 -> 1, 
Completed 10/22
Memory at 3404 = 5888

Clock Cycle 3755:
$t2 -> 1, 
Completed 11/22

Clock Cycle 3756:
$t2 -> 1, 
Completed 12/22

Clock Cycle 3757:
$t2 -> 1, 
Completed 13/22

Clock Cycle 3758:
$t2 -> 1, 
Completed 14/22

Clock Cycle 3759:
$t2 -> 1, 
Completed 15/22

Clock Cycle 3760:
$t2 -> 1, 
Completed 16/22

Clock Cycle 3761:
$t2 -> 1, 
Completed 17/22

Clock Cycle 3762:
$t2 -> 1, 
Completed 18/22

Clock Cycle 3763:
$t2 -> 1, 
Completed 19/22

Clock Cycle 3764:
$t2 -> 1, 
Completed 20/22

Clock Cycle 3765:
$t2 -> 1, 
Completed 21/22

Clock Cycle 3766:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1768 $t2 on Line 514

Clock Cycle 3767:

Started sw 1572 8140 on Line 515
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1376 $t2 on Line 517

Clock Cycle 3768:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1572 8140 on Line 515
sw
DRAM Request(Write) Issued for sw 2380 0 on Line 518

Clock Cycle 3769:
$t2 -> 1, 
Started lw 1376 $t2 on Line 517
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1140 $t4 on Line 519

Clock Cycle 3770:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t2 = 10952
Finished Instruction lw 1376 $t2 on Line 517
addi
addi$t0,$t3,3792
$t0 = 25892

Clock Cycle 3771:
$t4 -> 1, 
Started lw 1140 $t4 on Line 519
Completed 1/2
addi
addi$t2,$t0,1124
$t2 = 27016

Clock Cycle 3772:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1140 $t4 on Line 519
addi
addi$t2,$t2,3728
$t2 = 30744

Clock Cycle 3773:

Started sw 2380 0 on Line 518
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 68 $t1 on Line 523

Clock Cycle 3774:
$t1 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 2248 25892 on Line 524

Clock Cycle 3775:
$t1 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 356 30744 on Line 525

Clock Cycle 3776:
$t1 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 1440 $t3 on Line 526

Clock Cycle 3777:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 3778:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 3779:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 3780:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 3781:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 3782:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1572 = 8140

Clock Cycle 3783:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 3784:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 3785:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 3786:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 3787:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 3788:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 3789:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 3790:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 3791:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 3792:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 3793:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 3794:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2380 0 on Line 518

Clock Cycle 3795:
$t1 -> 1, $t3 -> 1, 
Started sw 2248 25892 on Line 524
Completed 1/2

Clock Cycle 3796:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 2248 25892 on Line 524

Clock Cycle 3797:
$t1 -> 1, $t3 -> 1, 
Started lw 68 $t1 on Line 523
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3798:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 3799:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 3800:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 3801:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 3802:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 3803:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 3804:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 3805:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 3806:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2248 = 25892

Clock Cycle 3807:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 3808:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 3809:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 3810:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 3811:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 3812:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 3813:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 3814:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 3815:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 3816:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 3817:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 3818:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 68 $t1 on Line 523

Clock Cycle 3819:
$t3 -> 1, 
Started sw 356 30744 on Line 525
Completed 1/2
addi
addi$t2,$t1,2612
$t2 = 2612

Clock Cycle 3820:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 356 30744 on Line 525
sw
DRAM Request(Write) Issued for sw 3592 0 on Line 528

Clock Cycle 3821:
$t3 -> 1, 
Started lw 1440 $t3 on Line 526
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t1,$t4,1876
$t1 = 1876

Clock Cycle 3822:
$t3 -> 1, 
Completed 2/22

Clock Cycle 3823:
$t3 -> 1, 
Completed 3/22

Clock Cycle 3824:
$t3 -> 1, 
Completed 4/22

Clock Cycle 3825:
$t3 -> 1, 
Completed 5/22

Clock Cycle 3826:
$t3 -> 1, 
Completed 6/22

Clock Cycle 3827:
$t3 -> 1, 
Completed 7/22

Clock Cycle 3828:
$t3 -> 1, 
Completed 8/22

Clock Cycle 3829:
$t3 -> 1, 
Completed 9/22

Clock Cycle 3830:
$t3 -> 1, 
Completed 10/22
Memory at 356 = 30744

Clock Cycle 3831:
$t3 -> 1, 
Completed 11/22

Clock Cycle 3832:
$t3 -> 1, 
Completed 12/22

Clock Cycle 3833:
$t3 -> 1, 
Completed 13/22

Clock Cycle 3834:
$t3 -> 1, 
Completed 14/22

Clock Cycle 3835:
$t3 -> 1, 
Completed 15/22

Clock Cycle 3836:
$t3 -> 1, 
Completed 16/22

Clock Cycle 3837:
$t3 -> 1, 
Completed 17/22

Clock Cycle 3838:
$t3 -> 1, 
Completed 18/22

Clock Cycle 3839:
$t3 -> 1, 
Completed 19/22

Clock Cycle 3840:
$t3 -> 1, 
Completed 20/22

Clock Cycle 3841:
$t3 -> 1, 
Completed 21/22

Clock Cycle 3842:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1440 $t3 on Line 526

Clock Cycle 3843:

Started sw 3592 0 on Line 528
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t3,$t4,3148
$t3 = 3148

Clock Cycle 3844:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 124 $t2 on Line 531

Clock Cycle 3845:
$t2 -> 1, 
Completed 3/12

Clock Cycle 3846:
$t2 -> 1, 
Completed 4/12

Clock Cycle 3847:
$t2 -> 1, 
Completed 5/12

Clock Cycle 3848:
$t2 -> 1, 
Completed 6/12

Clock Cycle 3849:
$t2 -> 1, 
Completed 7/12

Clock Cycle 3850:
$t2 -> 1, 
Completed 8/12

Clock Cycle 3851:
$t2 -> 1, 
Completed 9/12

Clock Cycle 3852:
$t2 -> 1, 
Completed 10/12

Clock Cycle 3853:
$t2 -> 1, 
Completed 11/12

Clock Cycle 3854:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 3592 0 on Line 528

Clock Cycle 3855:
$t2 -> 1, 
Started lw 124 $t2 on Line 531
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3856:
$t2 -> 1, 
Completed 2/22

Clock Cycle 3857:
$t2 -> 1, 
Completed 3/22

Clock Cycle 3858:
$t2 -> 1, 
Completed 4/22

Clock Cycle 3859:
$t2 -> 1, 
Completed 5/22

Clock Cycle 3860:
$t2 -> 1, 
Completed 6/22

Clock Cycle 3861:
$t2 -> 1, 
Completed 7/22

Clock Cycle 3862:
$t2 -> 1, 
Completed 8/22

Clock Cycle 3863:
$t2 -> 1, 
Completed 9/22

Clock Cycle 3864:
$t2 -> 1, 
Completed 10/22

Clock Cycle 3865:
$t2 -> 1, 
Completed 11/22

Clock Cycle 3866:
$t2 -> 1, 
Completed 12/22

Clock Cycle 3867:
$t2 -> 1, 
Completed 13/22

Clock Cycle 3868:
$t2 -> 1, 
Completed 14/22

Clock Cycle 3869:
$t2 -> 1, 
Completed 15/22

Clock Cycle 3870:
$t2 -> 1, 
Completed 16/22

Clock Cycle 3871:
$t2 -> 1, 
Completed 17/22

Clock Cycle 3872:
$t2 -> 1, 
Completed 18/22

Clock Cycle 3873:
$t2 -> 1, 
Completed 19/22

Clock Cycle 3874:
$t2 -> 1, 
Completed 20/22

Clock Cycle 3875:
$t2 -> 1, 
Completed 21/22

Clock Cycle 3876:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 124 $t2 on Line 531

Clock Cycle 3877:
addi
addi$t0,$t2,1208
$t0 = 1208

Clock Cycle 3878:
lw
DRAM Request(Read) Issued for lw 1064 $t2 on Line 533

Clock Cycle 3879:
$t2 -> 1, 
Started lw 1064 $t2 on Line 533
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1572 1208 on Line 534

Clock Cycle 3880:
$t2 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 2360 0 on Line 535

Clock Cycle 3881:
$t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 3600 1876 on Line 536

Clock Cycle 3882:
$t2 -> 1, 
Completed 4/12

Clock Cycle 3883:
$t2 -> 1, 
Completed 5/12

Clock Cycle 3884:
$t2 -> 1, 
Completed 6/12

Clock Cycle 3885:
$t2 -> 1, 
Completed 7/12

Clock Cycle 3886:
$t2 -> 1, 
Completed 8/12

Clock Cycle 3887:
$t2 -> 1, 
Completed 9/12

Clock Cycle 3888:
$t2 -> 1, 
Completed 10/12

Clock Cycle 3889:
$t2 -> 1, 
Completed 11/12

Clock Cycle 3890:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1064 $t2 on Line 533

Clock Cycle 3891:

Started sw 1572 1208 on Line 534
Completed 1/2
sw
DRAM Request(Write) Issued for sw 988 0 on Line 537

Clock Cycle 3892:

Completed 2/2
Finished Instruction sw 1572 1208 on Line 534
addi
addi$t4,$t4,3564
$t4 = 3564

Clock Cycle 3893:

Started sw 2360 0 on Line 535
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2260 $t2 on Line 539

Clock Cycle 3894:
$t2 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 2968 3564 on Line 540

Clock Cycle 3895:
$t2 -> 1, 
Completed 3/22
addi
addi$t0,$t4,1464
$t0 = 5028

Clock Cycle 3896:
$t2 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 624 $t4 on Line 542

Clock Cycle 3897:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 3898:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 3899:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 3900:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 3901:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 3902:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1572 = 1208

Clock Cycle 3903:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3904:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3905:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3906:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3907:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3908:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3909:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3910:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3911:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3912:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3913:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3914:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2360 0 on Line 535

Clock Cycle 3915:
$t2 -> 1, $t4 -> 1, 
Started lw 2260 $t2 on Line 539
Completed 1/2

Clock Cycle 3916:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2260 $t2 on Line 539

Clock Cycle 3917:
$t4 -> 1, 
Started sw 2968 3564 on Line 540
Completed 1/2

Clock Cycle 3918:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 2968 3564 on Line 540

Clock Cycle 3919:
$t4 -> 1, 
Started sw 3600 1876 on Line 536
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3920:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3921:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3922:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3923:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3924:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3925:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3926:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3927:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3928:
$t4 -> 1, 
Completed 10/22
Memory at 2968 = 3564

Clock Cycle 3929:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3930:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3931:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3932:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3933:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3934:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3935:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3936:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3937:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3938:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3939:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3940:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 3600 1876 on Line 536

Clock Cycle 3941:
$t4 -> 1, 
Started sw 988 0 on Line 537
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3942:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3943:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3944:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3945:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3946:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3947:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3948:
$t4 -> 1, 
Completed 8/22

Clock Cycle 3949:
$t4 -> 1, 
Completed 9/22

Clock Cycle 3950:
$t4 -> 1, 
Completed 10/22
Memory at 3600 = 1876

Clock Cycle 3951:
$t4 -> 1, 
Completed 11/22

Clock Cycle 3952:
$t4 -> 1, 
Completed 12/22

Clock Cycle 3953:
$t4 -> 1, 
Completed 13/22

Clock Cycle 3954:
$t4 -> 1, 
Completed 14/22

Clock Cycle 3955:
$t4 -> 1, 
Completed 15/22

Clock Cycle 3956:
$t4 -> 1, 
Completed 16/22

Clock Cycle 3957:
$t4 -> 1, 
Completed 17/22

Clock Cycle 3958:
$t4 -> 1, 
Completed 18/22

Clock Cycle 3959:
$t4 -> 1, 
Completed 19/22

Clock Cycle 3960:
$t4 -> 1, 
Completed 20/22

Clock Cycle 3961:
$t4 -> 1, 
Completed 21/22

Clock Cycle 3962:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 988 0 on Line 537

Clock Cycle 3963:
$t4 -> 1, 
Started lw 624 $t4 on Line 542
Completed 1/2

Clock Cycle 3964:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 624 $t4 on Line 542

Clock Cycle 3965:
sw
DRAM Request(Write) Issued for sw 3864 0 on Line 543

Clock Cycle 3966:

Started sw 3864 0 on Line 543
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t0,$t2,192
$t0 = 192

Clock Cycle 3967:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 1788 1876 on Line 545

Clock Cycle 3968:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 3512 $t1 on Line 546

Clock Cycle 3969:
$t1 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 1200 0 on Line 547

Clock Cycle 3970:
$t1 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 524 $t4 on Line 548

Clock Cycle 3971:
$t1 -> 1, $t4 -> 1, 
Completed 6/22
addi
addi$t0,$t2,3284
$t0 = 3284

Clock Cycle 3972:
$t1 -> 1, $t4 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 3896 $t3 on Line 550

Clock Cycle 3973:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22
sw
DRAM Request(Write) Issued for sw 744 3284 on Line 551

Clock Cycle 3974:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22
sw
DRAM Request(Write) Issued for sw 2704 0 on Line 552

Clock Cycle 3975:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 3976:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 3977:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 3978:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 3979:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 3980:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 3981:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 3982:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 3983:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 3984:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 3985:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 3986:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 3987:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3864 0 on Line 543

Clock Cycle 3988:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 3512 $t1 on Line 546
Completed 1/2

Clock Cycle 3989:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3512 $t1 on Line 546

Clock Cycle 3990:
$t3 -> 1, $t4 -> 1, 
Started lw 3896 $t3 on Line 550
Completed 1/2

Clock Cycle 3991:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3896 $t3 on Line 550

Clock Cycle 3992:
$t4 -> 1, 
Started sw 1788 1876 on Line 545
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3993:
$t4 -> 1, 
Completed 2/22

Clock Cycle 3994:
$t4 -> 1, 
Completed 3/22

Clock Cycle 3995:
$t4 -> 1, 
Completed 4/22

Clock Cycle 3996:
$t4 -> 1, 
Completed 5/22

Clock Cycle 3997:
$t4 -> 1, 
Completed 6/22

Clock Cycle 3998:
$t4 -> 1, 
Completed 7/22

Clock Cycle 3999:
$t4 -> 1, 
Completed 8/22

Clock Cycle 4000:
$t4 -> 1, 
Completed 9/22

Clock Cycle 4001:
$t4 -> 1, 
Completed 10/22

Clock Cycle 4002:
$t4 -> 1, 
Completed 11/22

Clock Cycle 4003:
$t4 -> 1, 
Completed 12/22

Clock Cycle 4004:
$t4 -> 1, 
Completed 13/22

Clock Cycle 4005:
$t4 -> 1, 
Completed 14/22

Clock Cycle 4006:
$t4 -> 1, 
Completed 15/22

Clock Cycle 4007:
$t4 -> 1, 
Completed 16/22

Clock Cycle 4008:
$t4 -> 1, 
Completed 17/22

Clock Cycle 4009:
$t4 -> 1, 
Completed 18/22

Clock Cycle 4010:
$t4 -> 1, 
Completed 19/22

Clock Cycle 4011:
$t4 -> 1, 
Completed 20/22

Clock Cycle 4012:
$t4 -> 1, 
Completed 21/22

Clock Cycle 4013:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1788 1876 on Line 545

Clock Cycle 4014:
$t4 -> 1, 
Started sw 1200 0 on Line 547
Completed 1/2

Clock Cycle 4015:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 1200 0 on Line 547

Clock Cycle 4016:
$t4 -> 1, 
Started lw 524 $t4 on Line 548
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4017:
$t4 -> 1, 
Completed 2/22

Clock Cycle 4018:
$t4 -> 1, 
Completed 3/22

Clock Cycle 4019:
$t4 -> 1, 
Completed 4/22

Clock Cycle 4020:
$t4 -> 1, 
Completed 5/22

Clock Cycle 4021:
$t4 -> 1, 
Completed 6/22

Clock Cycle 4022:
$t4 -> 1, 
Completed 7/22

Clock Cycle 4023:
$t4 -> 1, 
Completed 8/22

Clock Cycle 4024:
$t4 -> 1, 
Completed 9/22

Clock Cycle 4025:
$t4 -> 1, 
Completed 10/22
Memory at 1788 = 1876

Clock Cycle 4026:
$t4 -> 1, 
Completed 11/22

Clock Cycle 4027:
$t4 -> 1, 
Completed 12/22

Clock Cycle 4028:
$t4 -> 1, 
Completed 13/22

Clock Cycle 4029:
$t4 -> 1, 
Completed 14/22

Clock Cycle 4030:
$t4 -> 1, 
Completed 15/22

Clock Cycle 4031:
$t4 -> 1, 
Completed 16/22

Clock Cycle 4032:
$t4 -> 1, 
Completed 17/22

Clock Cycle 4033:
$t4 -> 1, 
Completed 18/22

Clock Cycle 4034:
$t4 -> 1, 
Completed 19/22

Clock Cycle 4035:
$t4 -> 1, 
Completed 20/22

Clock Cycle 4036:
$t4 -> 1, 
Completed 21/22

Clock Cycle 4037:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 524 $t4 on Line 548

Clock Cycle 4038:

Started sw 744 3284 on Line 551
Completed 1/2
addi
addi$t4,$t0,1988
$t4 = 5272

Clock Cycle 4039:

Completed 2/2
Finished Instruction sw 744 3284 on Line 551
lw
DRAM Request(Read) Issued for lw 1856 $t4 on Line 554

Clock Cycle 4040:
$t4 -> 1, 
Started sw 2704 0 on Line 552
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4041:
$t4 -> 1, 
Completed 2/22

Clock Cycle 4042:
$t4 -> 1, 
Completed 3/22

Clock Cycle 4043:
$t4 -> 1, 
Completed 4/22

Clock Cycle 4044:
$t4 -> 1, 
Completed 5/22

Clock Cycle 4045:
$t4 -> 1, 
Completed 6/22

Clock Cycle 4046:
$t4 -> 1, 
Completed 7/22

Clock Cycle 4047:
$t4 -> 1, 
Completed 8/22

Clock Cycle 4048:
$t4 -> 1, 
Completed 9/22

Clock Cycle 4049:
$t4 -> 1, 
Completed 10/22
Memory at 744 = 3284

Clock Cycle 4050:
$t4 -> 1, 
Completed 11/22

Clock Cycle 4051:
$t4 -> 1, 
Completed 12/22

Clock Cycle 4052:
$t4 -> 1, 
Completed 13/22

Clock Cycle 4053:
$t4 -> 1, 
Completed 14/22

Clock Cycle 4054:
$t4 -> 1, 
Completed 15/22

Clock Cycle 4055:
$t4 -> 1, 
Completed 16/22

Clock Cycle 4056:
$t4 -> 1, 
Completed 17/22

Clock Cycle 4057:
$t4 -> 1, 
Completed 18/22

Clock Cycle 4058:
$t4 -> 1, 
Completed 19/22

Clock Cycle 4059:
$t4 -> 1, 
Completed 20/22

Clock Cycle 4060:
$t4 -> 1, 
Completed 21/22

Clock Cycle 4061:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 2704 0 on Line 552

Clock Cycle 4062:
$t4 -> 1, 
Started lw 1856 $t4 on Line 554
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4063:
$t4 -> 1, 
Completed 2/22

Clock Cycle 4064:
$t4 -> 1, 
Completed 3/22

Clock Cycle 4065:
$t4 -> 1, 
Completed 4/22

Clock Cycle 4066:
$t4 -> 1, 
Completed 5/22

Clock Cycle 4067:
$t4 -> 1, 
Completed 6/22

Clock Cycle 4068:
$t4 -> 1, 
Completed 7/22

Clock Cycle 4069:
$t4 -> 1, 
Completed 8/22

Clock Cycle 4070:
$t4 -> 1, 
Completed 9/22

Clock Cycle 4071:
$t4 -> 1, 
Completed 10/22

Clock Cycle 4072:
$t4 -> 1, 
Completed 11/22

Clock Cycle 4073:
$t4 -> 1, 
Completed 12/22

Clock Cycle 4074:
$t4 -> 1, 
Completed 13/22

Clock Cycle 4075:
$t4 -> 1, 
Completed 14/22

Clock Cycle 4076:
$t4 -> 1, 
Completed 15/22

Clock Cycle 4077:
$t4 -> 1, 
Completed 16/22

Clock Cycle 4078:
$t4 -> 1, 
Completed 17/22

Clock Cycle 4079:
$t4 -> 1, 
Completed 18/22

Clock Cycle 4080:
$t4 -> 1, 
Completed 19/22

Clock Cycle 4081:
$t4 -> 1, 
Completed 20/22

Clock Cycle 4082:
$t4 -> 1, 
Completed 21/22

Clock Cycle 4083:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1856 $t4 on Line 554

Clock Cycle 4084:
addi
addi$t3,$t4,3156
$t3 = 3156

Clock Cycle 4085:
addi
addi$t2,$t3,316
$t2 = 3472

Clock Cycle 4086:
lw
DRAM Request(Read) Issued for lw 2636 $t1 on Line 557

Clock Cycle 4087:
$t1 -> 1, 
Started lw 2636 $t1 on Line 557
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 516 $t2 on Line 558

Clock Cycle 4088:
$t1 -> 1, $t2 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 216 3156 on Line 559

Clock Cycle 4089:
$t1 -> 1, $t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 2916 3284 on Line 560

Clock Cycle 4090:
$t1 -> 1, $t2 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 880 $t4 on Line 561

Clock Cycle 4091:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 4092:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 4093:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 4094:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 4095:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 4096:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 4097:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 4098:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2636 $t1 on Line 557

Clock Cycle 4099:
$t2 -> 1, $t4 -> 1, 
Started sw 2916 3284 on Line 560
Completed 1/2

Clock Cycle 4100:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2916 3284 on Line 560

Clock Cycle 4101:
$t2 -> 1, $t4 -> 1, 
Started lw 516 $t2 on Line 558
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4102:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4103:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4104:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4105:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4106:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4107:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4108:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4109:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4110:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2916 = 3284

Clock Cycle 4111:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4112:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4113:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4114:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4115:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4116:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4117:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4118:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4119:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4120:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4121:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4122:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 516 $t2 on Line 558

Clock Cycle 4123:
$t4 -> 1, 
Started sw 216 3156 on Line 559
Completed 1/2

Clock Cycle 4124:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 216 3156 on Line 559

Clock Cycle 4125:
$t4 -> 1, 
Started lw 880 $t4 on Line 561
Completed 1/2

Clock Cycle 4126:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 880 $t4 on Line 561

Clock Cycle 4127:
addi
addi$t4,$t1,3100
$t4 = 3100

Clock Cycle 4128:
lw
DRAM Request(Read) Issued for lw 3168 $t1 on Line 563

Clock Cycle 4129:
$t1 -> 1, 
Started lw 3168 $t1 on Line 563
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2496 3284 on Line 564

Clock Cycle 4130:
$t1 -> 1, 
Completed 2/22
addi
addi$t2,$t4,1228
$t2 = 4328

Clock Cycle 4131:
$t1 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 2828 3100 on Line 566

Clock Cycle 4132:
$t1 -> 1, 
Completed 4/22
addi
addi$t2,$t4,728
$t2 = 3828

Clock Cycle 4133:
$t1 -> 1, 
Completed 5/22

Clock Cycle 4134:
$t1 -> 1, 
Completed 6/22

Clock Cycle 4135:
$t1 -> 1, 
Completed 7/22

Clock Cycle 4136:
$t1 -> 1, 
Completed 8/22

Clock Cycle 4137:
$t1 -> 1, 
Completed 9/22

Clock Cycle 4138:
$t1 -> 1, 
Completed 10/22
Memory at 216 = 3156

Clock Cycle 4139:
$t1 -> 1, 
Completed 11/22

Clock Cycle 4140:
$t1 -> 1, 
Completed 12/22

Clock Cycle 4141:
$t1 -> 1, 
Completed 13/22

Clock Cycle 4142:
$t1 -> 1, 
Completed 14/22

Clock Cycle 4143:
$t1 -> 1, 
Completed 15/22

Clock Cycle 4144:
$t1 -> 1, 
Completed 16/22

Clock Cycle 4145:
$t1 -> 1, 
Completed 17/22

Clock Cycle 4146:
$t1 -> 1, 
Completed 18/22

Clock Cycle 4147:
$t1 -> 1, 
Completed 19/22

Clock Cycle 4148:
$t1 -> 1, 
Completed 20/22

Clock Cycle 4149:
$t1 -> 1, 
Completed 21/22

Clock Cycle 4150:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3168 $t1 on Line 563

Clock Cycle 4151:

Started sw 2496 3284 on Line 564
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 568 0 on Line 568

Clock Cycle 4152:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1492 $t2 on Line 569

Clock Cycle 4153:
$t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 3804 3100 on Line 570

Clock Cycle 4154:
$t2 -> 1, 
Completed 4/12

Clock Cycle 4155:
$t2 -> 1, 
Completed 5/12

Clock Cycle 4156:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4157:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4158:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4159:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4160:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4161:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4162:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 2496 3284 on Line 564

Clock Cycle 4163:
$t2 -> 1, 
Started sw 2828 3100 on Line 566
Completed 1/2

Clock Cycle 4164:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 2828 3100 on Line 566

Clock Cycle 4165:
$t2 -> 1, 
Started sw 568 0 on Line 568
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4166:
$t2 -> 1, 
Completed 2/22

Clock Cycle 4167:
$t2 -> 1, 
Completed 3/22

Clock Cycle 4168:
$t2 -> 1, 
Completed 4/22

Clock Cycle 4169:
$t2 -> 1, 
Completed 5/22

Clock Cycle 4170:
$t2 -> 1, 
Completed 6/22

Clock Cycle 4171:
$t2 -> 1, 
Completed 7/22

Clock Cycle 4172:
$t2 -> 1, 
Completed 8/22

Clock Cycle 4173:
$t2 -> 1, 
Completed 9/22

Clock Cycle 4174:
$t2 -> 1, 
Completed 10/22
Memory at 2496 = 3284
Memory at 2828 = 3100

Clock Cycle 4175:
$t2 -> 1, 
Completed 11/22

Clock Cycle 4176:
$t2 -> 1, 
Completed 12/22

Clock Cycle 4177:
$t2 -> 1, 
Completed 13/22

Clock Cycle 4178:
$t2 -> 1, 
Completed 14/22

Clock Cycle 4179:
$t2 -> 1, 
Completed 15/22

Clock Cycle 4180:
$t2 -> 1, 
Completed 16/22

Clock Cycle 4181:
$t2 -> 1, 
Completed 17/22

Clock Cycle 4182:
$t2 -> 1, 
Completed 18/22

Clock Cycle 4183:
$t2 -> 1, 
Completed 19/22

Clock Cycle 4184:
$t2 -> 1, 
Completed 20/22

Clock Cycle 4185:
$t2 -> 1, 
Completed 21/22

Clock Cycle 4186:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 568 0 on Line 568

Clock Cycle 4187:
$t2 -> 1, 
Started lw 1492 $t2 on Line 569
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4188:
$t2 -> 1, 
Completed 2/22

Clock Cycle 4189:
$t2 -> 1, 
Completed 3/22

Clock Cycle 4190:
$t2 -> 1, 
Completed 4/22

Clock Cycle 4191:
$t2 -> 1, 
Completed 5/22

Clock Cycle 4192:
$t2 -> 1, 
Completed 6/22

Clock Cycle 4193:
$t2 -> 1, 
Completed 7/22

Clock Cycle 4194:
$t2 -> 1, 
Completed 8/22

Clock Cycle 4195:
$t2 -> 1, 
Completed 9/22

Clock Cycle 4196:
$t2 -> 1, 
Completed 10/22

Clock Cycle 4197:
$t2 -> 1, 
Completed 11/22

Clock Cycle 4198:
$t2 -> 1, 
Completed 12/22

Clock Cycle 4199:
$t2 -> 1, 
Completed 13/22

Clock Cycle 4200:
$t2 -> 1, 
Completed 14/22

Clock Cycle 4201:
$t2 -> 1, 
Completed 15/22

Clock Cycle 4202:
$t2 -> 1, 
Completed 16/22

Clock Cycle 4203:
$t2 -> 1, 
Completed 17/22

Clock Cycle 4204:
$t2 -> 1, 
Completed 18/22

Clock Cycle 4205:
$t2 -> 1, 
Completed 19/22

Clock Cycle 4206:
$t2 -> 1, 
Completed 20/22

Clock Cycle 4207:
$t2 -> 1, 
Completed 21/22

Clock Cycle 4208:
$t2 -> 1, 
Completed 22/22
$t2 = 1636
Finished Instruction lw 1492 $t2 on Line 569

Clock Cycle 4209:

Started sw 3804 3100 on Line 570
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3596 1636 on Line 571

Clock Cycle 4210:

Completed 2/12
addi
addi$t1,$t4,2216
$t1 = 5316

Clock Cycle 4211:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 2572 5316 on Line 573

Clock Cycle 4212:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 3952 $t1 on Line 574

Clock Cycle 4213:
$t1 -> 1, 
Completed 5/12
addi
addi$t2,$t2,1496
$t2 = 3132

Clock Cycle 4214:
$t1 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 1132 3100 on Line 576

Clock Cycle 4215:
$t1 -> 1, 
Completed 7/12
addi
addi$t2,$t0,2008
$t2 = 5292

Clock Cycle 4216:
$t1 -> 1, 
Completed 8/12
lw
DRAM Request(Read) Issued for lw 1972 $t3 on Line 578

Clock Cycle 4217:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 4218:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 4219:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 4220:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 3804 3100 on Line 570

Clock Cycle 4221:
$t1 -> 1, $t3 -> 1, 
Started sw 3596 1636 on Line 571
Completed 1/2

Clock Cycle 4222:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3596 1636 on Line 571

Clock Cycle 4223:
$t1 -> 1, $t3 -> 1, 
Started lw 3952 $t1 on Line 574
Completed 1/2

Clock Cycle 4224:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3952 $t1 on Line 574

Clock Cycle 4225:
$t3 -> 1, 
Started sw 2572 5316 on Line 573
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4226:
$t3 -> 1, 
Completed 2/22

Clock Cycle 4227:
$t3 -> 1, 
Completed 3/22

Clock Cycle 4228:
$t3 -> 1, 
Completed 4/22

Clock Cycle 4229:
$t3 -> 1, 
Completed 5/22

Clock Cycle 4230:
$t3 -> 1, 
Completed 6/22

Clock Cycle 4231:
$t3 -> 1, 
Completed 7/22

Clock Cycle 4232:
$t3 -> 1, 
Completed 8/22

Clock Cycle 4233:
$t3 -> 1, 
Completed 9/22

Clock Cycle 4234:
$t3 -> 1, 
Completed 10/22
Memory at 3596 = 1636
Memory at 3804 = 3100

Clock Cycle 4235:
$t3 -> 1, 
Completed 11/22

Clock Cycle 4236:
$t3 -> 1, 
Completed 12/22

Clock Cycle 4237:
$t3 -> 1, 
Completed 13/22

Clock Cycle 4238:
$t3 -> 1, 
Completed 14/22

Clock Cycle 4239:
$t3 -> 1, 
Completed 15/22

Clock Cycle 4240:
$t3 -> 1, 
Completed 16/22

Clock Cycle 4241:
$t3 -> 1, 
Completed 17/22

Clock Cycle 4242:
$t3 -> 1, 
Completed 18/22

Clock Cycle 4243:
$t3 -> 1, 
Completed 19/22

Clock Cycle 4244:
$t3 -> 1, 
Completed 20/22

Clock Cycle 4245:
$t3 -> 1, 
Completed 21/22

Clock Cycle 4246:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2572 5316 on Line 573

Clock Cycle 4247:
$t3 -> 1, 
Started sw 1132 3100 on Line 576
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4248:
$t3 -> 1, 
Completed 2/22

Clock Cycle 4249:
$t3 -> 1, 
Completed 3/22

Clock Cycle 4250:
$t3 -> 1, 
Completed 4/22

Clock Cycle 4251:
$t3 -> 1, 
Completed 5/22

Clock Cycle 4252:
$t3 -> 1, 
Completed 6/22

Clock Cycle 4253:
$t3 -> 1, 
Completed 7/22

Clock Cycle 4254:
$t3 -> 1, 
Completed 8/22

Clock Cycle 4255:
$t3 -> 1, 
Completed 9/22

Clock Cycle 4256:
$t3 -> 1, 
Completed 10/22
Memory at 2572 = 5316

Clock Cycle 4257:
$t3 -> 1, 
Completed 11/22

Clock Cycle 4258:
$t3 -> 1, 
Completed 12/22

Clock Cycle 4259:
$t3 -> 1, 
Completed 13/22

Clock Cycle 4260:
$t3 -> 1, 
Completed 14/22

Clock Cycle 4261:
$t3 -> 1, 
Completed 15/22

Clock Cycle 4262:
$t3 -> 1, 
Completed 16/22

Clock Cycle 4263:
$t3 -> 1, 
Completed 17/22

Clock Cycle 4264:
$t3 -> 1, 
Completed 18/22

Clock Cycle 4265:
$t3 -> 1, 
Completed 19/22

Clock Cycle 4266:
$t3 -> 1, 
Completed 20/22

Clock Cycle 4267:
$t3 -> 1, 
Completed 21/22

Clock Cycle 4268:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1132 3100 on Line 576

Clock Cycle 4269:
$t3 -> 1, 
Started lw 1972 $t3 on Line 578
Completed 1/2

Clock Cycle 4270:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1972 $t3 on Line 578

Clock Cycle 4271:
addi
addi$t3,$t4,1488
$t3 = 4588

Clock Cycle 4272:
lw
DRAM Request(Read) Issued for lw 3668 $t3 on Line 580

Clock Cycle 4273:
$t3 -> 1, 
Started lw 3668 $t3 on Line 580
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t1,$t0,2140
$t1 = 5424

Clock Cycle 4274:
$t3 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 3300 $t0 on Line 582

Clock Cycle 4275:
$t0 -> 1, $t3 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 3640 5424 on Line 583

Clock Cycle 4276:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 4277:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 4278:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 4279:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 4280:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 4281:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 4282:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1132 = 3100

Clock Cycle 4283:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 4284:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 4285:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 4286:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 4287:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 4288:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 4289:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 4290:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 4291:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 4292:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 4293:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 4294:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3668 $t3 on Line 580

Clock Cycle 4295:
$t0 -> 1, 
Started lw 3300 $t0 on Line 582
Completed 1/2
addi
addi$t3,$t3,140
$t3 = 140

Clock Cycle 4296:
$t0 -> 1, 
Completed 2/2
$t0 = 3908
Finished Instruction lw 3300 $t0 on Line 582

Clock Cycle 4297:

Started sw 3640 5424 on Line 583
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1020 $t0 on Line 585

Clock Cycle 4298:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 3640 5424 on Line 583
sw
DRAM Request(Write) Issued for sw 1832 5424 on Line 586

Clock Cycle 4299:
$t0 -> 1, 
Started lw 1020 $t0 on Line 585
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3628 140 on Line 587

Clock Cycle 4300:
$t0 -> 1, 
Completed 2/22
addi
addi$t4,$t3,552
$t4 = 692

Clock Cycle 4301:
$t0 -> 1, 
Completed 3/22

Clock Cycle 4302:
$t0 -> 1, 
Completed 4/22

Clock Cycle 4303:
$t0 -> 1, 
Completed 5/22

Clock Cycle 4304:
$t0 -> 1, 
Completed 6/22

Clock Cycle 4305:
$t0 -> 1, 
Completed 7/22

Clock Cycle 4306:
$t0 -> 1, 
Completed 8/22

Clock Cycle 4307:
$t0 -> 1, 
Completed 9/22

Clock Cycle 4308:
$t0 -> 1, 
Completed 10/22
Memory at 3640 = 5424

Clock Cycle 4309:
$t0 -> 1, 
Completed 11/22

Clock Cycle 4310:
$t0 -> 1, 
Completed 12/22

Clock Cycle 4311:
$t0 -> 1, 
Completed 13/22

Clock Cycle 4312:
$t0 -> 1, 
Completed 14/22

Clock Cycle 4313:
$t0 -> 1, 
Completed 15/22

Clock Cycle 4314:
$t0 -> 1, 
Completed 16/22

Clock Cycle 4315:
$t0 -> 1, 
Completed 17/22

Clock Cycle 4316:
$t0 -> 1, 
Completed 18/22

Clock Cycle 4317:
$t0 -> 1, 
Completed 19/22

Clock Cycle 4318:
$t0 -> 1, 
Completed 20/22

Clock Cycle 4319:
$t0 -> 1, 
Completed 21/22

Clock Cycle 4320:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1020 $t0 on Line 585

Clock Cycle 4321:

Started sw 1832 5424 on Line 586
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3776 0 on Line 589

Clock Cycle 4322:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 3364 $t3 on Line 590

Clock Cycle 4323:
$t3 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 220 5424 on Line 591

Clock Cycle 4324:
$t3 -> 1, 
Completed 4/12

Clock Cycle 4325:
$t3 -> 1, 
Completed 5/12

Clock Cycle 4326:
$t3 -> 1, 
Completed 6/12

Clock Cycle 4327:
$t3 -> 1, 
Completed 7/12

Clock Cycle 4328:
$t3 -> 1, 
Completed 8/12

Clock Cycle 4329:
$t3 -> 1, 
Completed 9/12

Clock Cycle 4330:
$t3 -> 1, 
Completed 10/12

Clock Cycle 4331:
$t3 -> 1, 
Completed 11/12

Clock Cycle 4332:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 1832 5424 on Line 586

Clock Cycle 4333:
$t3 -> 1, 
Started sw 3628 140 on Line 587
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4334:
$t3 -> 1, 
Completed 2/22

Clock Cycle 4335:
$t3 -> 1, 
Completed 3/22

Clock Cycle 4336:
$t3 -> 1, 
Completed 4/22

Clock Cycle 4337:
$t3 -> 1, 
Completed 5/22

Clock Cycle 4338:
$t3 -> 1, 
Completed 6/22

Clock Cycle 4339:
$t3 -> 1, 
Completed 7/22

Clock Cycle 4340:
$t3 -> 1, 
Completed 8/22

Clock Cycle 4341:
$t3 -> 1, 
Completed 9/22

Clock Cycle 4342:
$t3 -> 1, 
Completed 10/22
Memory at 1832 = 5424

Clock Cycle 4343:
$t3 -> 1, 
Completed 11/22

Clock Cycle 4344:
$t3 -> 1, 
Completed 12/22

Clock Cycle 4345:
$t3 -> 1, 
Completed 13/22

Clock Cycle 4346:
$t3 -> 1, 
Completed 14/22

Clock Cycle 4347:
$t3 -> 1, 
Completed 15/22

Clock Cycle 4348:
$t3 -> 1, 
Completed 16/22

Clock Cycle 4349:
$t3 -> 1, 
Completed 17/22

Clock Cycle 4350:
$t3 -> 1, 
Completed 18/22

Clock Cycle 4351:
$t3 -> 1, 
Completed 19/22

Clock Cycle 4352:
$t3 -> 1, 
Completed 20/22

Clock Cycle 4353:
$t3 -> 1, 
Completed 21/22

Clock Cycle 4354:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3628 140 on Line 587

Clock Cycle 4355:
$t3 -> 1, 
Started sw 3776 0 on Line 589
Completed 1/2

Clock Cycle 4356:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3776 0 on Line 589

Clock Cycle 4357:
$t3 -> 1, 
Started lw 3364 $t3 on Line 590
Completed 1/2

Clock Cycle 4358:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3364 $t3 on Line 590

Clock Cycle 4359:

Started sw 220 5424 on Line 591
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t2,$t3,3308
$t2 = 3308

Clock Cycle 4360:

Completed 2/22
addi
addi$t3,$t1,3376
$t3 = 8800

Clock Cycle 4361:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 1724 5424 on Line 594

Clock Cycle 4362:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 2724 $t4 on Line 595

Clock Cycle 4363:
$t4 -> 1, 
Completed 5/22

Clock Cycle 4364:
$t4 -> 1, 
Completed 6/22

Clock Cycle 4365:
$t4 -> 1, 
Completed 7/22

Clock Cycle 4366:
$t4 -> 1, 
Completed 8/22

Clock Cycle 4367:
$t4 -> 1, 
Completed 9/22

Clock Cycle 4368:
$t4 -> 1, 
Completed 10/22
Memory at 3628 = 140

Clock Cycle 4369:
$t4 -> 1, 
Completed 11/22

Clock Cycle 4370:
$t4 -> 1, 
Completed 12/22

Clock Cycle 4371:
$t4 -> 1, 
Completed 13/22

Clock Cycle 4372:
$t4 -> 1, 
Completed 14/22

Clock Cycle 4373:
$t4 -> 1, 
Completed 15/22

Clock Cycle 4374:
$t4 -> 1, 
Completed 16/22

Clock Cycle 4375:
$t4 -> 1, 
Completed 17/22

Clock Cycle 4376:
$t4 -> 1, 
Completed 18/22

Clock Cycle 4377:
$t4 -> 1, 
Completed 19/22

Clock Cycle 4378:
$t4 -> 1, 
Completed 20/22

Clock Cycle 4379:
$t4 -> 1, 
Completed 21/22

Clock Cycle 4380:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 220 5424 on Line 591

Clock Cycle 4381:
$t4 -> 1, 
Started sw 1724 5424 on Line 594
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4382:
$t4 -> 1, 
Completed 2/22

Clock Cycle 4383:
$t4 -> 1, 
Completed 3/22

Clock Cycle 4384:
$t4 -> 1, 
Completed 4/22

Clock Cycle 4385:
$t4 -> 1, 
Completed 5/22

Clock Cycle 4386:
$t4 -> 1, 
Completed 6/22

Clock Cycle 4387:
$t4 -> 1, 
Completed 7/22

Clock Cycle 4388:
$t4 -> 1, 
Completed 8/22

Clock Cycle 4389:
$t4 -> 1, 
Completed 9/22

Clock Cycle 4390:
$t4 -> 1, 
Completed 10/22
Memory at 220 = 5424

Clock Cycle 4391:
$t4 -> 1, 
Completed 11/22

Clock Cycle 4392:
$t4 -> 1, 
Completed 12/22

Clock Cycle 4393:
$t4 -> 1, 
Completed 13/22

Clock Cycle 4394:
$t4 -> 1, 
Completed 14/22

Clock Cycle 4395:
$t4 -> 1, 
Completed 15/22

Clock Cycle 4396:
$t4 -> 1, 
Completed 16/22

Clock Cycle 4397:
$t4 -> 1, 
Completed 17/22

Clock Cycle 4398:
$t4 -> 1, 
Completed 18/22

Clock Cycle 4399:
$t4 -> 1, 
Completed 19/22

Clock Cycle 4400:
$t4 -> 1, 
Completed 20/22

Clock Cycle 4401:
$t4 -> 1, 
Completed 21/22

Clock Cycle 4402:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1724 5424 on Line 594

Clock Cycle 4403:
$t4 -> 1, 
Started lw 2724 $t4 on Line 595
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4404:
$t4 -> 1, 
Completed 2/22

Clock Cycle 4405:
$t4 -> 1, 
Completed 3/22

Clock Cycle 4406:
$t4 -> 1, 
Completed 4/22

Clock Cycle 4407:
$t4 -> 1, 
Completed 5/22

Clock Cycle 4408:
$t4 -> 1, 
Completed 6/22

Clock Cycle 4409:
$t4 -> 1, 
Completed 7/22

Clock Cycle 4410:
$t4 -> 1, 
Completed 8/22

Clock Cycle 4411:
$t4 -> 1, 
Completed 9/22

Clock Cycle 4412:
$t4 -> 1, 
Completed 10/22
Memory at 1724 = 5424

Clock Cycle 4413:
$t4 -> 1, 
Completed 11/22

Clock Cycle 4414:
$t4 -> 1, 
Completed 12/22

Clock Cycle 4415:
$t4 -> 1, 
Completed 13/22

Clock Cycle 4416:
$t4 -> 1, 
Completed 14/22

Clock Cycle 4417:
$t4 -> 1, 
Completed 15/22

Clock Cycle 4418:
$t4 -> 1, 
Completed 16/22

Clock Cycle 4419:
$t4 -> 1, 
Completed 17/22

Clock Cycle 4420:
$t4 -> 1, 
Completed 18/22

Clock Cycle 4421:
$t4 -> 1, 
Completed 19/22

Clock Cycle 4422:
$t4 -> 1, 
Completed 20/22

Clock Cycle 4423:
$t4 -> 1, 
Completed 21/22

Clock Cycle 4424:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2724 $t4 on Line 595

Clock Cycle 4425:
addi
addi$t0,$t4,2472
$t0 = 2472

Clock Cycle 4426:
addi
addi$t1,$t2,1100
$t1 = 4408

Clock Cycle 4427:
sw
DRAM Request(Write) Issued for sw 528 3308 on Line 598

Clock Cycle 4428:

Started sw 528 3308 on Line 598
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t0,$t3,968
$t0 = 9768

Clock Cycle 4429:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1508 $t2 on Line 600

Clock Cycle 4430:
$t2 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 2252 $t0 on Line 601

Clock Cycle 4431:
$t0 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 4432:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 4433:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 4434:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 4435:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 4436:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 4437:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 4438:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 4439:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 528 3308 on Line 598

Clock Cycle 4440:
$t0 -> 1, $t2 -> 1, 
Started lw 1508 $t2 on Line 600
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4441:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 4442:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 4443:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 4444:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 4445:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 4446:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 4447:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 4448:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 4449:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 528 = 3308

Clock Cycle 4450:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 4451:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 4452:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 4453:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 4454:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 4455:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 4456:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 4457:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 4458:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 4459:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 4460:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 4461:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1508 $t2 on Line 600

Clock Cycle 4462:
$t0 -> 1, 
Started lw 2252 $t0 on Line 601
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 4463:
$t0 -> 1, 
Completed 2/12

Clock Cycle 4464:
$t0 -> 1, 
Completed 3/12

Clock Cycle 4465:
$t0 -> 1, 
Completed 4/12

Clock Cycle 4466:
$t0 -> 1, 
Completed 5/12

Clock Cycle 4467:
$t0 -> 1, 
Completed 6/12

Clock Cycle 4468:
$t0 -> 1, 
Completed 7/12

Clock Cycle 4469:
$t0 -> 1, 
Completed 8/12

Clock Cycle 4470:
$t0 -> 1, 
Completed 9/12

Clock Cycle 4471:
$t0 -> 1, 
Completed 10/12

Clock Cycle 4472:
$t0 -> 1, 
Completed 11/12

Clock Cycle 4473:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2252 $t0 on Line 601

Clock Cycle 4474:
sw
DRAM Request(Write) Issued for sw 384 0 on Line 602

Clock Cycle 4475:

Started sw 384 0 on Line 602
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t3,$t4,3480
$t3 = 3480

Clock Cycle 4476:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 3972 $t3 on Line 604

Clock Cycle 4477:
$t3 -> 1, 
Completed 3/12
addi
addi$t2,$t0,3620
$t2 = 3620

Clock Cycle 4478:
$t3 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 536 $t1 on Line 606

Clock Cycle 4479:
$t1 -> 1, $t3 -> 1, 
Completed 5/12
addi
addi$t0,$t4,620
$t0 = 620

Clock Cycle 4480:
$t1 -> 1, $t3 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 1856 $t4 on Line 608

Clock Cycle 4481:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 4482:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 4483:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 4484:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 4485:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 4486:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 384 0 on Line 602

Clock Cycle 4487:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 536 $t1 on Line 606
Completed 1/2

Clock Cycle 4488:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 536 $t1 on Line 606

Clock Cycle 4489:
$t3 -> 1, $t4 -> 1, 
Started lw 3972 $t3 on Line 604
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2264 0 on Line 609

Clock Cycle 4490:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4491:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4492:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4493:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4494:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4495:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4496:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4497:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4498:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 4499:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4500:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4501:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4502:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4503:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4504:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4505:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4506:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4507:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4508:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4509:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4510:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3972 $t3 on Line 604

Clock Cycle 4511:
$t4 -> 1, 
Started lw 1856 $t4 on Line 608
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4512:
$t4 -> 1, 
Completed 2/12

Clock Cycle 4513:
$t4 -> 1, 
Completed 3/12

Clock Cycle 4514:
$t4 -> 1, 
Completed 4/12

Clock Cycle 4515:
$t4 -> 1, 
Completed 5/12

Clock Cycle 4516:
$t4 -> 1, 
Completed 6/12

Clock Cycle 4517:
$t4 -> 1, 
Completed 7/12

Clock Cycle 4518:
$t4 -> 1, 
Completed 8/12

Clock Cycle 4519:
$t4 -> 1, 
Completed 9/12

Clock Cycle 4520:
$t4 -> 1, 
Completed 10/12

Clock Cycle 4521:
$t4 -> 1, 
Completed 11/12

Clock Cycle 4522:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1856 $t4 on Line 608

Clock Cycle 4523:

Started sw 2264 0 on Line 609
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t4,$t1,3304
$t4 = 3304

Clock Cycle 4524:

Completed 2/12
addi
addi$t3,$t4,1744
$t3 = 5048

Clock Cycle 4525:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 1388 $t4 on Line 612

Clock Cycle 4526:
$t4 -> 1, 
Completed 4/12
addi
addi$t0,$t0,3748
$t0 = 4368

Clock Cycle 4527:
$t4 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 1300 $t1 on Line 614

Clock Cycle 4528:
$t1 -> 1, $t4 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 3596 $t2 on Line 615

Clock Cycle 4529:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 4530:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 4531:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 4532:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 4533:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 4534:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2264 0 on Line 609

Clock Cycle 4535:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 1388 $t4 on Line 612
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4536:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4537:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4538:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4539:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4540:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4541:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4542:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4543:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4544:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 4545:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4546:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4547:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4548:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4549:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4550:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4551:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4552:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4553:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4554:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4555:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4556:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1388 $t4 on Line 612

Clock Cycle 4557:
$t1 -> 1, $t2 -> 1, 
Started lw 1300 $t1 on Line 614
Completed 1/2

Clock Cycle 4558:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1300 $t1 on Line 614

Clock Cycle 4559:
$t2 -> 1, 
Started lw 3596 $t2 on Line 615
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 4560:
$t2 -> 1, 
Completed 2/12

Clock Cycle 4561:
$t2 -> 1, 
Completed 3/12

Clock Cycle 4562:
$t2 -> 1, 
Completed 4/12

Clock Cycle 4563:
$t2 -> 1, 
Completed 5/12

Clock Cycle 4564:
$t2 -> 1, 
Completed 6/12

Clock Cycle 4565:
$t2 -> 1, 
Completed 7/12

Clock Cycle 4566:
$t2 -> 1, 
Completed 8/12

Clock Cycle 4567:
$t2 -> 1, 
Completed 9/12

Clock Cycle 4568:
$t2 -> 1, 
Completed 10/12

Clock Cycle 4569:
$t2 -> 1, 
Completed 11/12

Clock Cycle 4570:
$t2 -> 1, 
Completed 12/12
$t2 = 1636
Finished Instruction lw 3596 $t2 on Line 615

Clock Cycle 4571:
lw
DRAM Request(Read) Issued for lw 2984 $t2 on Line 616

Clock Cycle 4572:
$t2 -> 1, 
Started lw 2984 $t2 on Line 616
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3672 $t3 on Line 617

Clock Cycle 4573:
$t2 -> 1, $t3 -> 1, 
Completed 2/12

Clock Cycle 4574:
$t2 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 4575:
$t2 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 4576:
$t2 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 4577:
$t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 4578:
$t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 4579:
$t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 4580:
$t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 4581:
$t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 4582:
$t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 4583:
$t2 -> 1, $t3 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 2984 $t2 on Line 616

Clock Cycle 4584:
$t3 -> 1, 
Started lw 3672 $t3 on Line 617
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 4585:
$t3 -> 1, 
Completed 2/12

Clock Cycle 4586:
$t3 -> 1, 
Completed 3/12

Clock Cycle 4587:
$t3 -> 1, 
Completed 4/12

Clock Cycle 4588:
$t3 -> 1, 
Completed 5/12

Clock Cycle 4589:
$t3 -> 1, 
Completed 6/12

Clock Cycle 4590:
$t3 -> 1, 
Completed 7/12

Clock Cycle 4591:
$t3 -> 1, 
Completed 8/12

Clock Cycle 4592:
$t3 -> 1, 
Completed 9/12

Clock Cycle 4593:
$t3 -> 1, 
Completed 10/12

Clock Cycle 4594:
$t3 -> 1, 
Completed 11/12

Clock Cycle 4595:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 3672 $t3 on Line 617

Clock Cycle 4596:
sw
DRAM Request(Write) Issued for sw 1684 0 on Line 618

Clock Cycle 4597:

Started sw 1684 0 on Line 618
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 924 0 on Line 619

Clock Cycle 4598:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1992 $t1 on Line 620

Clock Cycle 4599:
$t1 -> 1, 
Completed 3/12
addi
addi$t0,$t0,348
$t0 = 4716

Clock Cycle 4600:
$t1 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 1404 4716 on Line 622

Clock Cycle 4601:
$t1 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 1552 $t0 on Line 623

Clock Cycle 4602:
$t0 -> 1, $t1 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 1736 $t2 on Line 624

Clock Cycle 4603:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 4604:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 4605:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 4606:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 4607:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 4608:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 1684 0 on Line 618

Clock Cycle 4609:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Started lw 1992 $t1 on Line 620
Completed 1/2

Clock Cycle 4610:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1992 $t1 on Line 620

Clock Cycle 4611:
$t0 -> 1, $t2 -> 1, 
Started sw 1404 4716 on Line 622
Completed 1/2
lw
DRAM Request(Read) Issued for lw 212 $t1 on Line 625

Clock Cycle 4612:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 1404 4716 on Line 622
lw
DRAM Request(Read) Issued for lw 272 $t3 on Line 626

Clock Cycle 4613:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 1552 $t0 on Line 623
Completed 1/2

Clock Cycle 4614:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1552 $t0 on Line 623

Clock Cycle 4615:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 1736 $t2 on Line 624
Completed 1/2

Clock Cycle 4616:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1736 $t2 on Line 624

Clock Cycle 4617:
$t1 -> 1, $t3 -> 1, 
Started sw 924 0 on Line 619
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4618:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 4619:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 4620:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 4621:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 4622:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 4623:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 4624:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 4625:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 4626:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 4627:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 4628:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 4629:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 4630:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 4631:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 4632:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 4633:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 4634:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 4635:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 4636:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 4637:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 4638:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 924 0 on Line 619

Clock Cycle 4639:
$t1 -> 1, $t3 -> 1, 
Started lw 212 $t1 on Line 625
Completed 1/2

Clock Cycle 4640:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 212 $t1 on Line 625

Clock Cycle 4641:
$t3 -> 1, 
Started lw 272 $t3 on Line 626
Completed 1/2
lw
DRAM Request(Read) Issued for lw 272 $t1 on Line 627

Clock Cycle 4642:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 272 $t3 on Line 626

Clock Cycle 4643:
$t1 -> 1, 
Started lw 272 $t1 on Line 627
Completed 1/2

Clock Cycle 4644:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 272 $t1 on Line 627

Clock Cycle 4645:
addi
addi$t0,$t1,3632
$t0 = 3632

Clock Cycle 4646:
lw
DRAM Request(Read) Issued for lw 372 $t0 on Line 629

Clock Cycle 4647:
$t0 -> 1, 
Started lw 372 $t0 on Line 629
Completed 1/2
addi
addi$t3,$t1,3308
$t3 = 3308

Clock Cycle 4648:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 372 $t0 on Line 629

Clock Cycle 4649:
sw
DRAM Request(Write) Issued for sw 3636 0 on Line 631

Clock Cycle 4650:

Started sw 3636 0 on Line 631
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t4,$t0,3596
$t4 = 3596

Clock Cycle 4651:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 2368 $t0 on Line 633

Clock Cycle 4652:
$t0 -> 1, 
Completed 3/22

Clock Cycle 4653:
$t0 -> 1, 
Completed 4/22

Clock Cycle 4654:
$t0 -> 1, 
Completed 5/22

Clock Cycle 4655:
$t0 -> 1, 
Completed 6/22

Clock Cycle 4656:
$t0 -> 1, 
Completed 7/22

Clock Cycle 4657:
$t0 -> 1, 
Completed 8/22

Clock Cycle 4658:
$t0 -> 1, 
Completed 9/22

Clock Cycle 4659:
$t0 -> 1, 
Completed 10/22

Clock Cycle 4660:
$t0 -> 1, 
Completed 11/22

Clock Cycle 4661:
$t0 -> 1, 
Completed 12/22

Clock Cycle 4662:
$t0 -> 1, 
Completed 13/22

Clock Cycle 4663:
$t0 -> 1, 
Completed 14/22

Clock Cycle 4664:
$t0 -> 1, 
Completed 15/22

Clock Cycle 4665:
$t0 -> 1, 
Completed 16/22

Clock Cycle 4666:
$t0 -> 1, 
Completed 17/22

Clock Cycle 4667:
$t0 -> 1, 
Completed 18/22

Clock Cycle 4668:
$t0 -> 1, 
Completed 19/22

Clock Cycle 4669:
$t0 -> 1, 
Completed 20/22

Clock Cycle 4670:
$t0 -> 1, 
Completed 21/22

Clock Cycle 4671:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3636 0 on Line 631

Clock Cycle 4672:
$t0 -> 1, 
Started lw 2368 $t0 on Line 633
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4673:
$t0 -> 1, 
Completed 2/22

Clock Cycle 4674:
$t0 -> 1, 
Completed 3/22

Clock Cycle 4675:
$t0 -> 1, 
Completed 4/22

Clock Cycle 4676:
$t0 -> 1, 
Completed 5/22

Clock Cycle 4677:
$t0 -> 1, 
Completed 6/22

Clock Cycle 4678:
$t0 -> 1, 
Completed 7/22

Clock Cycle 4679:
$t0 -> 1, 
Completed 8/22

Clock Cycle 4680:
$t0 -> 1, 
Completed 9/22

Clock Cycle 4681:
$t0 -> 1, 
Completed 10/22

Clock Cycle 4682:
$t0 -> 1, 
Completed 11/22

Clock Cycle 4683:
$t0 -> 1, 
Completed 12/22

Clock Cycle 4684:
$t0 -> 1, 
Completed 13/22

Clock Cycle 4685:
$t0 -> 1, 
Completed 14/22

Clock Cycle 4686:
$t0 -> 1, 
Completed 15/22

Clock Cycle 4687:
$t0 -> 1, 
Completed 16/22

Clock Cycle 4688:
$t0 -> 1, 
Completed 17/22

Clock Cycle 4689:
$t0 -> 1, 
Completed 18/22

Clock Cycle 4690:
$t0 -> 1, 
Completed 19/22

Clock Cycle 4691:
$t0 -> 1, 
Completed 20/22

Clock Cycle 4692:
$t0 -> 1, 
Completed 21/22

Clock Cycle 4693:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2368 $t0 on Line 633

Clock Cycle 4694:
sw
DRAM Request(Write) Issued for sw 3880 0 on Line 634

Clock Cycle 4695:

Started sw 3880 0 on Line 634
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2380 $t4 on Line 635

Clock Cycle 4696:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 1548 $t0 on Line 636

Clock Cycle 4697:
$t0 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 4698:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 4699:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 4700:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 4701:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 4702:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 4703:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 4704:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 4705:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 4706:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 3880 0 on Line 634

Clock Cycle 4707:
$t0 -> 1, $t4 -> 1, 
Started lw 2380 $t4 on Line 635
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4708:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 4709:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 4710:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 4711:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 4712:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 4713:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 4714:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 4715:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 4716:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3880 = 0

Clock Cycle 4717:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 4718:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 4719:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 4720:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 4721:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 4722:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 4723:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 4724:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 4725:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 4726:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 4727:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 4728:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2380 $t4 on Line 635

Clock Cycle 4729:
$t0 -> 1, 
Started lw 1548 $t0 on Line 636
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4730:
$t0 -> 1, 
Completed 2/12

Clock Cycle 4731:
$t0 -> 1, 
Completed 3/12

Clock Cycle 4732:
$t0 -> 1, 
Completed 4/12

Clock Cycle 4733:
$t0 -> 1, 
Completed 5/12

Clock Cycle 4734:
$t0 -> 1, 
Completed 6/12

Clock Cycle 4735:
$t0 -> 1, 
Completed 7/12

Clock Cycle 4736:
$t0 -> 1, 
Completed 8/12

Clock Cycle 4737:
$t0 -> 1, 
Completed 9/12

Clock Cycle 4738:
$t0 -> 1, 
Completed 10/12

Clock Cycle 4739:
$t0 -> 1, 
Completed 11/12

Clock Cycle 4740:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1548 $t0 on Line 636

Clock Cycle 4741:
sw
DRAM Request(Write) Issued for sw 1052 0 on Line 637

Clock Cycle 4742:

Started sw 1052 0 on Line 637
Completed 1/2
sw
DRAM Request(Write) Issued for sw 720 3308 on Line 638

Clock Cycle 4743:

Completed 2/2
Finished Instruction sw 1052 0 on Line 637
addi
addi$t0,$t0,1056
$t0 = 1056

Clock Cycle 4744:

Started sw 720 3308 on Line 638
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1264 0 on Line 640

Clock Cycle 4745:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3896 $t0 on Line 641

Clock Cycle 4746:
$t0 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 1048 0 on Line 642

Clock Cycle 4747:
$t0 -> 1, 
Completed 4/22

Clock Cycle 4748:
$t0 -> 1, 
Completed 5/22

Clock Cycle 4749:
$t0 -> 1, 
Completed 6/22

Clock Cycle 4750:
$t0 -> 1, 
Completed 7/22

Clock Cycle 4751:
$t0 -> 1, 
Completed 8/22

Clock Cycle 4752:
$t0 -> 1, 
Completed 9/22

Clock Cycle 4753:
$t0 -> 1, 
Completed 10/22

Clock Cycle 4754:
$t0 -> 1, 
Completed 11/22

Clock Cycle 4755:
$t0 -> 1, 
Completed 12/22

Clock Cycle 4756:
$t0 -> 1, 
Completed 13/22

Clock Cycle 4757:
$t0 -> 1, 
Completed 14/22

Clock Cycle 4758:
$t0 -> 1, 
Completed 15/22

Clock Cycle 4759:
$t0 -> 1, 
Completed 16/22

Clock Cycle 4760:
$t0 -> 1, 
Completed 17/22

Clock Cycle 4761:
$t0 -> 1, 
Completed 18/22

Clock Cycle 4762:
$t0 -> 1, 
Completed 19/22

Clock Cycle 4763:
$t0 -> 1, 
Completed 20/22

Clock Cycle 4764:
$t0 -> 1, 
Completed 21/22

Clock Cycle 4765:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 720 3308 on Line 638

Clock Cycle 4766:
$t0 -> 1, 
Started sw 1264 0 on Line 640
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4767:
$t0 -> 1, 
Completed 2/22

Clock Cycle 4768:
$t0 -> 1, 
Completed 3/22

Clock Cycle 4769:
$t0 -> 1, 
Completed 4/22

Clock Cycle 4770:
$t0 -> 1, 
Completed 5/22

Clock Cycle 4771:
$t0 -> 1, 
Completed 6/22

Clock Cycle 4772:
$t0 -> 1, 
Completed 7/22

Clock Cycle 4773:
$t0 -> 1, 
Completed 8/22

Clock Cycle 4774:
$t0 -> 1, 
Completed 9/22

Clock Cycle 4775:
$t0 -> 1, 
Completed 10/22
Memory at 720 = 3308

Clock Cycle 4776:
$t0 -> 1, 
Completed 11/22

Clock Cycle 4777:
$t0 -> 1, 
Completed 12/22

Clock Cycle 4778:
$t0 -> 1, 
Completed 13/22

Clock Cycle 4779:
$t0 -> 1, 
Completed 14/22

Clock Cycle 4780:
$t0 -> 1, 
Completed 15/22

Clock Cycle 4781:
$t0 -> 1, 
Completed 16/22

Clock Cycle 4782:
$t0 -> 1, 
Completed 17/22

Clock Cycle 4783:
$t0 -> 1, 
Completed 18/22

Clock Cycle 4784:
$t0 -> 1, 
Completed 19/22

Clock Cycle 4785:
$t0 -> 1, 
Completed 20/22

Clock Cycle 4786:
$t0 -> 1, 
Completed 21/22

Clock Cycle 4787:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1264 0 on Line 640

Clock Cycle 4788:
$t0 -> 1, 
Started sw 1048 0 on Line 642
Completed 1/2

Clock Cycle 4789:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1048 0 on Line 642

Clock Cycle 4790:
$t0 -> 1, 
Started lw 3896 $t0 on Line 641
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4791:
$t0 -> 1, 
Completed 2/22

Clock Cycle 4792:
$t0 -> 1, 
Completed 3/22

Clock Cycle 4793:
$t0 -> 1, 
Completed 4/22

Clock Cycle 4794:
$t0 -> 1, 
Completed 5/22

Clock Cycle 4795:
$t0 -> 1, 
Completed 6/22

Clock Cycle 4796:
$t0 -> 1, 
Completed 7/22

Clock Cycle 4797:
$t0 -> 1, 
Completed 8/22

Clock Cycle 4798:
$t0 -> 1, 
Completed 9/22

Clock Cycle 4799:
$t0 -> 1, 
Completed 10/22
Memory at 1048 = 0

Clock Cycle 4800:
$t0 -> 1, 
Completed 11/22

Clock Cycle 4801:
$t0 -> 1, 
Completed 12/22

Clock Cycle 4802:
$t0 -> 1, 
Completed 13/22

Clock Cycle 4803:
$t0 -> 1, 
Completed 14/22

Clock Cycle 4804:
$t0 -> 1, 
Completed 15/22

Clock Cycle 4805:
$t0 -> 1, 
Completed 16/22

Clock Cycle 4806:
$t0 -> 1, 
Completed 17/22

Clock Cycle 4807:
$t0 -> 1, 
Completed 18/22

Clock Cycle 4808:
$t0 -> 1, 
Completed 19/22

Clock Cycle 4809:
$t0 -> 1, 
Completed 20/22

Clock Cycle 4810:
$t0 -> 1, 
Completed 21/22

Clock Cycle 4811:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3896 $t0 on Line 641

Clock Cycle 4812:
sw
DRAM Request(Write) Issued for sw 436 0 on Line 643

Clock Cycle 4813:

Started sw 436 0 on Line 643
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t4,$t4,2620
$t4 = 2620

Clock Cycle 4814:

Completed 2/12
addi
addi$t3,$t2,3712
$t3 = 3712

Clock Cycle 4815:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 2600 $t1 on Line 646

Clock Cycle 4816:
$t1 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 3940 $t2 on Line 647

Clock Cycle 4817:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 4818:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 4819:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 4820:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 4821:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 4822:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 4823:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 4824:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 436 0 on Line 643

Clock Cycle 4825:
$t1 -> 1, $t2 -> 1, 
Started lw 2600 $t1 on Line 646
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4826:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 4827:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 4828:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 4829:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 4830:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 4831:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 4832:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 4833:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 4834:
$t1 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 4835:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 4836:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 4837:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 4838:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 4839:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 4840:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 4841:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 4842:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 4843:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 4844:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 4845:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 4846:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2600 $t1 on Line 646

Clock Cycle 4847:
$t2 -> 1, 
Started lw 3940 $t2 on Line 647
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1248 0 on Line 648

Clock Cycle 4848:
$t2 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 2940 $t1 on Line 649

Clock Cycle 4849:
$t1 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 4850:
$t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 4851:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 4852:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 4853:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 4854:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 4855:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 4856:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 4857:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 4858:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3940 $t2 on Line 647

Clock Cycle 4859:
$t1 -> 1, 
Started sw 1248 0 on Line 648
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4860:
$t1 -> 1, 
Completed 2/12

Clock Cycle 4861:
$t1 -> 1, 
Completed 3/12

Clock Cycle 4862:
$t1 -> 1, 
Completed 4/12

Clock Cycle 4863:
$t1 -> 1, 
Completed 5/12

Clock Cycle 4864:
$t1 -> 1, 
Completed 6/12

Clock Cycle 4865:
$t1 -> 1, 
Completed 7/12

Clock Cycle 4866:
$t1 -> 1, 
Completed 8/12

Clock Cycle 4867:
$t1 -> 1, 
Completed 9/12

Clock Cycle 4868:
$t1 -> 1, 
Completed 10/12

Clock Cycle 4869:
$t1 -> 1, 
Completed 11/12

Clock Cycle 4870:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 1248 0 on Line 648

Clock Cycle 4871:
$t1 -> 1, 
Started lw 2940 $t1 on Line 649
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4872:
$t1 -> 1, 
Completed 2/22

Clock Cycle 4873:
$t1 -> 1, 
Completed 3/22

Clock Cycle 4874:
$t1 -> 1, 
Completed 4/22

Clock Cycle 4875:
$t1 -> 1, 
Completed 5/22

Clock Cycle 4876:
$t1 -> 1, 
Completed 6/22

Clock Cycle 4877:
$t1 -> 1, 
Completed 7/22

Clock Cycle 4878:
$t1 -> 1, 
Completed 8/22

Clock Cycle 4879:
$t1 -> 1, 
Completed 9/22

Clock Cycle 4880:
$t1 -> 1, 
Completed 10/22

Clock Cycle 4881:
$t1 -> 1, 
Completed 11/22

Clock Cycle 4882:
$t1 -> 1, 
Completed 12/22

Clock Cycle 4883:
$t1 -> 1, 
Completed 13/22

Clock Cycle 4884:
$t1 -> 1, 
Completed 14/22

Clock Cycle 4885:
$t1 -> 1, 
Completed 15/22

Clock Cycle 4886:
$t1 -> 1, 
Completed 16/22

Clock Cycle 4887:
$t1 -> 1, 
Completed 17/22

Clock Cycle 4888:
$t1 -> 1, 
Completed 18/22

Clock Cycle 4889:
$t1 -> 1, 
Completed 19/22

Clock Cycle 4890:
$t1 -> 1, 
Completed 20/22

Clock Cycle 4891:
$t1 -> 1, 
Completed 21/22

Clock Cycle 4892:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2940 $t1 on Line 649

Clock Cycle 4893:
addi
addi$t1,$t1,2560
$t1 = 2560

Clock Cycle 4894:
sw
DRAM Request(Write) Issued for sw 3576 3712 on Line 651

Clock Cycle 4895:

Started sw 3576 3712 on Line 651
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1152 $t2 on Line 652

Clock Cycle 4896:
$t2 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 1308 $t0 on Line 653

Clock Cycle 4897:
$t0 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 4898:
$t0 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 4899:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 4900:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 4901:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 4902:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 4903:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 4904:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 4905:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 4906:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 3576 3712 on Line 651

Clock Cycle 4907:
$t0 -> 1, $t2 -> 1, 
Started lw 1152 $t2 on Line 652
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4908:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 4909:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 4910:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 4911:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 4912:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 4913:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 4914:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 4915:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 4916:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 3576 = 3712

Clock Cycle 4917:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 4918:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 4919:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 4920:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 4921:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 4922:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 4923:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 4924:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 4925:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 4926:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 4927:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 4928:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1152 $t2 on Line 652

Clock Cycle 4929:
$t0 -> 1, 
Started lw 1308 $t0 on Line 653
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2608 0 on Line 654

Clock Cycle 4930:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1308 $t0 on Line 653
sw
DRAM Request(Write) Issued for sw 1356 0 on Line 655

Clock Cycle 4931:

Started sw 2608 0 on Line 654
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3608 $t0 on Line 656

Clock Cycle 4932:
$t0 -> 1, 
Completed 2/12

Clock Cycle 4933:
$t0 -> 1, 
Completed 3/12

Clock Cycle 4934:
$t0 -> 1, 
Completed 4/12

Clock Cycle 4935:
$t0 -> 1, 
Completed 5/12

Clock Cycle 4936:
$t0 -> 1, 
Completed 6/12

Clock Cycle 4937:
$t0 -> 1, 
Completed 7/12

Clock Cycle 4938:
$t0 -> 1, 
Completed 8/12

Clock Cycle 4939:
$t0 -> 1, 
Completed 9/12

Clock Cycle 4940:
$t0 -> 1, 
Completed 10/12

Clock Cycle 4941:
$t0 -> 1, 
Completed 11/12

Clock Cycle 4942:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 2608 0 on Line 654

Clock Cycle 4943:
$t0 -> 1, 
Started sw 1356 0 on Line 655
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4944:
$t0 -> 1, 
Completed 2/22

Clock Cycle 4945:
$t0 -> 1, 
Completed 3/22

Clock Cycle 4946:
$t0 -> 1, 
Completed 4/22

Clock Cycle 4947:
$t0 -> 1, 
Completed 5/22

Clock Cycle 4948:
$t0 -> 1, 
Completed 6/22

Clock Cycle 4949:
$t0 -> 1, 
Completed 7/22

Clock Cycle 4950:
$t0 -> 1, 
Completed 8/22

Clock Cycle 4951:
$t0 -> 1, 
Completed 9/22

Clock Cycle 4952:
$t0 -> 1, 
Completed 10/22

Clock Cycle 4953:
$t0 -> 1, 
Completed 11/22

Clock Cycle 4954:
$t0 -> 1, 
Completed 12/22

Clock Cycle 4955:
$t0 -> 1, 
Completed 13/22

Clock Cycle 4956:
$t0 -> 1, 
Completed 14/22

Clock Cycle 4957:
$t0 -> 1, 
Completed 15/22

Clock Cycle 4958:
$t0 -> 1, 
Completed 16/22

Clock Cycle 4959:
$t0 -> 1, 
Completed 17/22

Clock Cycle 4960:
$t0 -> 1, 
Completed 18/22

Clock Cycle 4961:
$t0 -> 1, 
Completed 19/22

Clock Cycle 4962:
$t0 -> 1, 
Completed 20/22

Clock Cycle 4963:
$t0 -> 1, 
Completed 21/22

Clock Cycle 4964:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1356 0 on Line 655

Clock Cycle 4965:
$t0 -> 1, 
Started lw 3608 $t0 on Line 656
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4966:
$t0 -> 1, 
Completed 2/22

Clock Cycle 4967:
$t0 -> 1, 
Completed 3/22

Clock Cycle 4968:
$t0 -> 1, 
Completed 4/22

Clock Cycle 4969:
$t0 -> 1, 
Completed 5/22

Clock Cycle 4970:
$t0 -> 1, 
Completed 6/22

Clock Cycle 4971:
$t0 -> 1, 
Completed 7/22

Clock Cycle 4972:
$t0 -> 1, 
Completed 8/22

Clock Cycle 4973:
$t0 -> 1, 
Completed 9/22

Clock Cycle 4974:
$t0 -> 1, 
Completed 10/22
Memory at 1356 = 0

Clock Cycle 4975:
$t0 -> 1, 
Completed 11/22

Clock Cycle 4976:
$t0 -> 1, 
Completed 12/22

Clock Cycle 4977:
$t0 -> 1, 
Completed 13/22

Clock Cycle 4978:
$t0 -> 1, 
Completed 14/22

Clock Cycle 4979:
$t0 -> 1, 
Completed 15/22

Clock Cycle 4980:
$t0 -> 1, 
Completed 16/22

Clock Cycle 4981:
$t0 -> 1, 
Completed 17/22

Clock Cycle 4982:
$t0 -> 1, 
Completed 18/22

Clock Cycle 4983:
$t0 -> 1, 
Completed 19/22

Clock Cycle 4984:
$t0 -> 1, 
Completed 20/22

Clock Cycle 4985:
$t0 -> 1, 
Completed 21/22

Clock Cycle 4986:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3608 $t0 on Line 656

Clock Cycle 4987:
addi
addi$t0,$t3,2056
$t0 = 5768

Clock Cycle 4988:
sw
DRAM Request(Write) Issued for sw 1292 0 on Line 658

Clock Cycle 4989:

Started sw 1292 0 on Line 658
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 740 0 on Line 659

Clock Cycle 4990:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 552 0 on Line 660

Clock Cycle 4991:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 732 2560 on Line 661

Clock Cycle 4992:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 76 2620 on Line 662

Clock Cycle 4993:

Completed 5/12
addi
addi$t2,$t2,3352
$t2 = 3352

Clock Cycle 4994:

Completed 6/12
addi
addi$t0,$t1,296
$t0 = 2856

Clock Cycle 4995:

Completed 7/12
lw
DRAM Request(Read) Issued for lw 1868 $t1 on Line 665

Clock Cycle 4996:
$t1 -> 1, 
Completed 8/12
addi
addi$t2,$t4,1448
$t2 = 4068

Clock Cycle 4997:
$t1 -> 1, 
Completed 9/12

Clock Cycle 4998:
$t1 -> 1, 
Completed 10/12

Clock Cycle 4999:
$t1 -> 1, 
Completed 11/12

Clock Cycle 5000:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 1292 0 on Line 658

Clock Cycle 5001:
$t1 -> 1, 
Started lw 1868 $t1 on Line 665
Completed 1/2

Clock Cycle 5002:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1868 $t1 on Line 665

Clock Cycle 5003:

Started sw 740 0 on Line 659
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3520 0 on Line 667

Clock Cycle 5004:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 660 0 on Line 668

Clock Cycle 5005:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 3024 $t2 on Line 669

Clock Cycle 5006:
$t2 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 24 2856 on Line 670

Clock Cycle 5007:
$t2 -> 1, 
Completed 5/22
addi
addi$t4,$t3,1660
$t4 = 5372

Clock Cycle 5008:
$t2 -> 1, 
Completed 6/22
lw
DRAM Request(Read) Issued for lw 2144 $t0 on Line 672

Clock Cycle 5009:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 5010:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 5011:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 5012:
$t0 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 5013:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 5014:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 5015:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 5016:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 5017:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 5018:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 5019:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 5020:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 5021:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 5022:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 5023:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 5024:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 740 0 on Line 659

Clock Cycle 5025:
$t0 -> 1, $t2 -> 1, 
Started sw 552 0 on Line 660
Completed 1/2

Clock Cycle 5026:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 552 0 on Line 660

Clock Cycle 5027:
$t0 -> 1, $t2 -> 1, 
Started sw 732 2560 on Line 661
Completed 1/2

Clock Cycle 5028:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 732 2560 on Line 661

Clock Cycle 5029:
$t0 -> 1, $t2 -> 1, 
Started sw 76 2620 on Line 662
Completed 1/2

Clock Cycle 5030:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 76 2620 on Line 662

Clock Cycle 5031:
$t0 -> 1, $t2 -> 1, 
Started sw 660 0 on Line 668
Completed 1/2

Clock Cycle 5032:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 660 0 on Line 668

Clock Cycle 5033:
$t0 -> 1, $t2 -> 1, 
Started sw 24 2856 on Line 670
Completed 1/2

Clock Cycle 5034:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 24 2856 on Line 670

Clock Cycle 5035:
$t0 -> 1, $t2 -> 1, 
Started sw 3520 0 on Line 667
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5036:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 5037:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 5038:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 5039:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 5040:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 5041:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 5042:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 5043:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 5044:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 24 = 2856
Memory at 76 = 2620
Memory at 732 = 2560

Clock Cycle 5045:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 5046:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 5047:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 5048:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 5049:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 5050:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 5051:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 5052:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 5053:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 5054:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 5055:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 5056:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 3520 0 on Line 667

Clock Cycle 5057:
$t0 -> 1, $t2 -> 1, 
Started lw 3024 $t2 on Line 669
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5058:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 5059:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 5060:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 5061:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 5062:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 5063:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 5064:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 5065:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 5066:
$t0 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 5067:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 5068:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 5069:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 5070:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 5071:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 5072:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 5073:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 5074:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 5075:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 5076:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 5077:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 5078:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3024 $t2 on Line 669

Clock Cycle 5079:
$t0 -> 1, 
Started lw 2144 $t0 on Line 672
Completed 1/2

Clock Cycle 5080:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2144 $t0 on Line 672

Clock Cycle 5081:
sw
DRAM Request(Write) Issued for sw 2052 0 on Line 673

Clock Cycle 5082:

Started sw 2052 0 on Line 673
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1508 $t3 on Line 674

Clock Cycle 5083:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2052 0 on Line 673
sw
DRAM Request(Write) Issued for sw 3432 0 on Line 675

Clock Cycle 5084:
$t3 -> 1, 
Started lw 1508 $t3 on Line 674
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2820 $t1 on Line 676

Clock Cycle 5085:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 5086:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 5087:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 5088:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 5089:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 5090:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 5091:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 5092:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 5093:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 5094:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 5095:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 5096:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 5097:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 5098:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 5099:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 5100:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 5101:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 5102:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 5103:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 5104:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 5105:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1508 $t3 on Line 674

Clock Cycle 5106:
$t1 -> 1, 
Started sw 3432 0 on Line 675
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1664 0 on Line 677

Clock Cycle 5107:
$t1 -> 1, 
Completed 2/12

Clock Cycle 5108:
$t1 -> 1, 
Completed 3/12

Clock Cycle 5109:
$t1 -> 1, 
Completed 4/12

Clock Cycle 5110:
$t1 -> 1, 
Completed 5/12

Clock Cycle 5111:
$t1 -> 1, 
Completed 6/12

Clock Cycle 5112:
$t1 -> 1, 
Completed 7/12

Clock Cycle 5113:
$t1 -> 1, 
Completed 8/12

Clock Cycle 5114:
$t1 -> 1, 
Completed 9/12

Clock Cycle 5115:
$t1 -> 1, 
Completed 10/12

Clock Cycle 5116:
$t1 -> 1, 
Completed 11/12

Clock Cycle 5117:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3432 0 on Line 675

Clock Cycle 5118:
$t1 -> 1, 
Started lw 2820 $t1 on Line 676
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5119:
$t1 -> 1, 
Completed 2/22

Clock Cycle 5120:
$t1 -> 1, 
Completed 3/22

Clock Cycle 5121:
$t1 -> 1, 
Completed 4/22

Clock Cycle 5122:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5123:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5124:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5125:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5126:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5127:
$t1 -> 1, 
Completed 10/22

Clock Cycle 5128:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5129:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5130:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5131:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5132:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5133:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5134:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5135:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5136:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5137:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5138:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5139:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2820 $t1 on Line 676

Clock Cycle 5140:

Started sw 1664 0 on Line 677
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3668 $t1 on Line 678

Clock Cycle 5141:
$t1 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 2288 $t3 on Line 679

Clock Cycle 5142:
$t1 -> 1, $t3 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 3500 $t0 on Line 680

Clock Cycle 5143:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 5144:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 5145:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 5146:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 5147:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 5148:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 5149:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 5150:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 5151:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 1664 0 on Line 677

Clock Cycle 5152:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started lw 3668 $t1 on Line 678
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5153:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 5154:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 5155:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 5156:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 5157:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 5158:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 5159:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 5160:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 5161:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 5162:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 5163:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 5164:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 5165:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 5166:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 5167:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 5168:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 5169:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 5170:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 5171:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 5172:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 5173:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3668 $t1 on Line 678

Clock Cycle 5174:
$t0 -> 1, $t3 -> 1, 
Started lw 3500 $t0 on Line 680
Completed 1/2

Clock Cycle 5175:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3500 $t0 on Line 680

Clock Cycle 5176:
$t3 -> 1, 
Started lw 2288 $t3 on Line 679
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1184 $t0 on Line 681

Clock Cycle 5177:
$t0 -> 1, $t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1920 5372 on Line 682

Clock Cycle 5178:
$t0 -> 1, $t3 -> 1, 
Completed 3/12
addi
addi$t2,$t4,3228
$t2 = 8600

Clock Cycle 5179:
$t0 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 5180:
$t0 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 5181:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 5182:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 5183:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 5184:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 5185:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 5186:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 5187:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2288 $t3 on Line 679

Clock Cycle 5188:
$t0 -> 1, 
Started lw 1184 $t0 on Line 681
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 5189:
$t0 -> 1, 
Completed 2/12

Clock Cycle 5190:
$t0 -> 1, 
Completed 3/12

Clock Cycle 5191:
$t0 -> 1, 
Completed 4/12

Clock Cycle 5192:
$t0 -> 1, 
Completed 5/12

Clock Cycle 5193:
$t0 -> 1, 
Completed 6/12

Clock Cycle 5194:
$t0 -> 1, 
Completed 7/12

Clock Cycle 5195:
$t0 -> 1, 
Completed 8/12

Clock Cycle 5196:
$t0 -> 1, 
Completed 9/12

Clock Cycle 5197:
$t0 -> 1, 
Completed 10/12

Clock Cycle 5198:
$t0 -> 1, 
Completed 11/12

Clock Cycle 5199:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1184 $t0 on Line 681

Clock Cycle 5200:

Started sw 1920 5372 on Line 682
Completed 1/2
addi
addi$t1,$t0,152
$t1 = 152

Clock Cycle 5201:

Completed 2/2
Finished Instruction sw 1920 5372 on Line 682
lw
DRAM Request(Read) Issued for lw 4000 $t1 on Line 685

Clock Cycle 5202:
$t1 -> 1, 
Started lw 4000 $t1 on Line 685
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5203:
$t1 -> 1, 
Completed 2/22

Clock Cycle 5204:
$t1 -> 1, 
Completed 3/22

Clock Cycle 5205:
$t1 -> 1, 
Completed 4/22

Clock Cycle 5206:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5207:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5208:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5209:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5210:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5211:
$t1 -> 1, 
Completed 10/22
Memory at 1920 = 5372

Clock Cycle 5212:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5213:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5214:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5215:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5216:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5217:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5218:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5219:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5220:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5221:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5222:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5223:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 4000 $t1 on Line 685

Clock Cycle 5224:
sw
DRAM Request(Write) Issued for sw 52 0 on Line 686

Clock Cycle 5225:

Started sw 52 0 on Line 686
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t2,$t0,2848
$t2 = 2848

Clock Cycle 5226:

Completed 2/12
addi
addi$t1,$t0,440
$t1 = 440

Clock Cycle 5227:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 3652 440 on Line 689

Clock Cycle 5228:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 2608 2848 on Line 690

Clock Cycle 5229:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 2428 2848 on Line 691

Clock Cycle 5230:

Completed 6/12
addi
addi$t3,$t3,1152
$t3 = 1152

Clock Cycle 5231:

Completed 7/12
addi
addi$t0,$t3,252
$t0 = 1404

Clock Cycle 5232:

Completed 8/12
addi
addi$t0,$t0,200
$t0 = 1604

Clock Cycle 5233:

Completed 9/12
sw
DRAM Request(Write) Issued for sw 1744 1604 on Line 695

Clock Cycle 5234:

Completed 10/12
sw
DRAM Request(Write) Issued for sw 648 1152 on Line 696

Clock Cycle 5235:

Completed 11/12
addi
addi$t3,$t3,1008
$t3 = 2160

Clock Cycle 5236:

Completed 12/12
Finished Instruction sw 52 0 on Line 686
lw
DRAM Request(Read) Issued for lw 1984 $t3 on Line 698

Clock Cycle 5237:
$t3 -> 1, 
Started sw 648 1152 on Line 696
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1828 $t4 on Line 699

Clock Cycle 5238:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 648 1152 on Line 696

Clock Cycle 5239:
$t3 -> 1, $t4 -> 1, 
Started sw 3652 440 on Line 689
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5240:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 5241:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 5242:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 5243:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 5244:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 5245:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5246:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5247:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5248:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 648 = 1152

Clock Cycle 5249:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5250:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5251:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5252:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5253:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5254:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5255:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5256:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5257:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5258:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5259:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5260:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3652 440 on Line 689

Clock Cycle 5261:
$t3 -> 1, $t4 -> 1, 
Started sw 2608 2848 on Line 690
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5262:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 5263:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 5264:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 5265:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 5266:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 5267:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5268:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5269:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5270:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3652 = 440

Clock Cycle 5271:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5272:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5273:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5274:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5275:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5276:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5277:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5278:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5279:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5280:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5281:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5282:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2608 2848 on Line 690

Clock Cycle 5283:
$t3 -> 1, $t4 -> 1, 
Started sw 2428 2848 on Line 691
Completed 1/2

Clock Cycle 5284:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2428 2848 on Line 691

Clock Cycle 5285:
$t3 -> 1, $t4 -> 1, 
Started sw 1744 1604 on Line 695
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5286:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 5287:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 5288:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 5289:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 5290:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 5291:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5292:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5293:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5294:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2428 = 2848
Memory at 2608 = 2848

Clock Cycle 5295:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5296:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5297:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5298:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5299:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5300:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5301:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5302:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5303:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5304:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5305:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5306:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1744 1604 on Line 695

Clock Cycle 5307:
$t3 -> 1, $t4 -> 1, 
Started lw 1984 $t3 on Line 698
Completed 1/2

Clock Cycle 5308:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1984 $t3 on Line 698

Clock Cycle 5309:
$t4 -> 1, 
Started lw 1828 $t4 on Line 699
Completed 1/2
addi
addi$t3,$t3,1772
$t3 = 1772

Clock Cycle 5310:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1828 $t4 on Line 699

Clock Cycle 5311:
lw
DRAM Request(Read) Issued for lw 1580 $t4 on Line 701

Clock Cycle 5312:
$t4 -> 1, 
Started lw 1580 $t4 on Line 701
Completed 1/2

Clock Cycle 5313:
$t4 -> 1, 
Completed 2/2
$t4 = 4412
Finished Instruction lw 1580 $t4 on Line 701

Clock Cycle 5314:
addi
addi$t1,$t4,252
$t1 = 4664

Clock Cycle 5315:
sw
DRAM Request(Write) Issued for sw 3852 2848 on Line 703

Clock Cycle 5316:

Started sw 3852 2848 on Line 703
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2180 4412 on Line 704

Clock Cycle 5317:

Completed 2/22
addi
addi$t3,$t0,1592
$t3 = 3196

Clock Cycle 5318:

Completed 3/22
addi
addi$t4,$t4,3164
$t4 = 7576

Clock Cycle 5319:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 2652 $t2 on Line 707

Clock Cycle 5320:
$t2 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 1268 3196 on Line 708

Clock Cycle 5321:
$t2 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 3860 7576 on Line 709

Clock Cycle 5322:
$t2 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 692 $t1 on Line 710

Clock Cycle 5323:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 5324:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 5325:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1744 = 1604

Clock Cycle 5326:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 5327:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 5328:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 5329:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 5330:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 5331:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 5332:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 5333:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 5334:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 5335:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 5336:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 5337:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 3852 2848 on Line 703

Clock Cycle 5338:
$t1 -> 1, $t2 -> 1, 
Started sw 3860 7576 on Line 709
Completed 1/2

Clock Cycle 5339:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 3860 7576 on Line 709

Clock Cycle 5340:
$t1 -> 1, $t2 -> 1, 
Started sw 2180 4412 on Line 704
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5341:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 5342:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 5343:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 5344:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 5345:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 5346:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 5347:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 5348:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 5349:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 3852 = 2848
Memory at 3860 = 7576

Clock Cycle 5350:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 5351:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 5352:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 5353:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 5354:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 5355:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 5356:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 5357:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 5358:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 5359:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 5360:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 5361:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 2180 4412 on Line 704

Clock Cycle 5362:
$t1 -> 1, $t2 -> 1, 
Started lw 2652 $t2 on Line 707
Completed 1/2

Clock Cycle 5363:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2652 $t2 on Line 707

Clock Cycle 5364:
$t1 -> 1, 
Started sw 1268 3196 on Line 708
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2876 $t2 on Line 711

Clock Cycle 5365:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 5366:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 5367:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 5368:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 5369:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 5370:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 5371:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 5372:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 5373:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 2180 = 4412

Clock Cycle 5374:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 5375:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 5376:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 5377:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 5378:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 5379:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 5380:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 5381:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 5382:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 5383:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 5384:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 5385:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 1268 3196 on Line 708

Clock Cycle 5386:
$t1 -> 1, $t2 -> 1, 
Started lw 692 $t1 on Line 710
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5387:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 5388:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 5389:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 5390:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 5391:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 5392:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 5393:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 5394:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 5395:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1268 = 3196

Clock Cycle 5396:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 5397:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 5398:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 5399:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 5400:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 5401:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 5402:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 5403:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 5404:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 5405:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 5406:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 5407:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 692 $t1 on Line 710

Clock Cycle 5408:
$t2 -> 1, 
Started lw 2876 $t2 on Line 711
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t1,$t1,3992
$t1 = 3992

Clock Cycle 5409:
$t2 -> 1, 
Completed 2/12

Clock Cycle 5410:
$t2 -> 1, 
Completed 3/12

Clock Cycle 5411:
$t2 -> 1, 
Completed 4/12

Clock Cycle 5412:
$t2 -> 1, 
Completed 5/12

Clock Cycle 5413:
$t2 -> 1, 
Completed 6/12

Clock Cycle 5414:
$t2 -> 1, 
Completed 7/12

Clock Cycle 5415:
$t2 -> 1, 
Completed 8/12

Clock Cycle 5416:
$t2 -> 1, 
Completed 9/12

Clock Cycle 5417:
$t2 -> 1, 
Completed 10/12

Clock Cycle 5418:
$t2 -> 1, 
Completed 11/12

Clock Cycle 5419:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 2876 $t2 on Line 711

Clock Cycle 5420:
sw
DRAM Request(Write) Issued for sw 3436 0 on Line 713

Clock Cycle 5421:

Started sw 3436 0 on Line 713
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3728 7576 on Line 714

Clock Cycle 5422:

Completed 2/12
addi
addi$t3,$t2,2784
$t3 = 2784

Clock Cycle 5423:

Completed 3/12
addi
addi$t1,$t3,0
$t1 = 2784

Clock Cycle 5424:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 2768 2784 on Line 717

Clock Cycle 5425:

Completed 5/12
addi
addi$t0,$t4,1872
$t0 = 9448

Clock Cycle 5426:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 2232 $t0 on Line 719

Clock Cycle 5427:
$t0 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 436 7576 on Line 720

Clock Cycle 5428:
$t0 -> 1, 
Completed 8/12

Clock Cycle 5429:
$t0 -> 1, 
Completed 9/12

Clock Cycle 5430:
$t0 -> 1, 
Completed 10/12

Clock Cycle 5431:
$t0 -> 1, 
Completed 11/12

Clock Cycle 5432:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3436 0 on Line 713

Clock Cycle 5433:
$t0 -> 1, 
Started sw 3728 7576 on Line 714
Completed 1/2

Clock Cycle 5434:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 3728 7576 on Line 714

Clock Cycle 5435:
$t0 -> 1, 
Started sw 2768 2784 on Line 717
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5436:
$t0 -> 1, 
Completed 2/22

Clock Cycle 5437:
$t0 -> 1, 
Completed 3/22

Clock Cycle 5438:
$t0 -> 1, 
Completed 4/22

Clock Cycle 5439:
$t0 -> 1, 
Completed 5/22

Clock Cycle 5440:
$t0 -> 1, 
Completed 6/22

Clock Cycle 5441:
$t0 -> 1, 
Completed 7/22

Clock Cycle 5442:
$t0 -> 1, 
Completed 8/22

Clock Cycle 5443:
$t0 -> 1, 
Completed 9/22

Clock Cycle 5444:
$t0 -> 1, 
Completed 10/22
Memory at 3728 = 7576

Clock Cycle 5445:
$t0 -> 1, 
Completed 11/22

Clock Cycle 5446:
$t0 -> 1, 
Completed 12/22

Clock Cycle 5447:
$t0 -> 1, 
Completed 13/22

Clock Cycle 5448:
$t0 -> 1, 
Completed 14/22

Clock Cycle 5449:
$t0 -> 1, 
Completed 15/22

Clock Cycle 5450:
$t0 -> 1, 
Completed 16/22

Clock Cycle 5451:
$t0 -> 1, 
Completed 17/22

Clock Cycle 5452:
$t0 -> 1, 
Completed 18/22

Clock Cycle 5453:
$t0 -> 1, 
Completed 19/22

Clock Cycle 5454:
$t0 -> 1, 
Completed 20/22

Clock Cycle 5455:
$t0 -> 1, 
Completed 21/22

Clock Cycle 5456:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2768 2784 on Line 717

Clock Cycle 5457:
$t0 -> 1, 
Started lw 2232 $t0 on Line 719
Completed 1/2

Clock Cycle 5458:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2232 $t0 on Line 719

Clock Cycle 5459:

Started sw 436 7576 on Line 720
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t4,$t0,3720
$t4 = 3720

Clock Cycle 5460:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 896 $t4 on Line 722

Clock Cycle 5461:
$t4 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 1428 $t3 on Line 723

Clock Cycle 5462:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 5463:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 5464:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 5465:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5466:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5467:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5468:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2768 = 2784

Clock Cycle 5469:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5470:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5471:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5472:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5473:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5474:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5475:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5476:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5477:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5478:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5479:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5480:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 436 7576 on Line 720

Clock Cycle 5481:
$t3 -> 1, $t4 -> 1, 
Started lw 896 $t4 on Line 722
Completed 1/2

Clock Cycle 5482:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 896 $t4 on Line 722

Clock Cycle 5483:
$t3 -> 1, 
Started lw 1428 $t3 on Line 723
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5484:
$t3 -> 1, 
Completed 2/22

Clock Cycle 5485:
$t3 -> 1, 
Completed 3/22

Clock Cycle 5486:
$t3 -> 1, 
Completed 4/22

Clock Cycle 5487:
$t3 -> 1, 
Completed 5/22

Clock Cycle 5488:
$t3 -> 1, 
Completed 6/22

Clock Cycle 5489:
$t3 -> 1, 
Completed 7/22

Clock Cycle 5490:
$t3 -> 1, 
Completed 8/22

Clock Cycle 5491:
$t3 -> 1, 
Completed 9/22

Clock Cycle 5492:
$t3 -> 1, 
Completed 10/22
Memory at 436 = 7576

Clock Cycle 5493:
$t3 -> 1, 
Completed 11/22

Clock Cycle 5494:
$t3 -> 1, 
Completed 12/22

Clock Cycle 5495:
$t3 -> 1, 
Completed 13/22

Clock Cycle 5496:
$t3 -> 1, 
Completed 14/22

Clock Cycle 5497:
$t3 -> 1, 
Completed 15/22

Clock Cycle 5498:
$t3 -> 1, 
Completed 16/22

Clock Cycle 5499:
$t3 -> 1, 
Completed 17/22

Clock Cycle 5500:
$t3 -> 1, 
Completed 18/22

Clock Cycle 5501:
$t3 -> 1, 
Completed 19/22

Clock Cycle 5502:
$t3 -> 1, 
Completed 20/22

Clock Cycle 5503:
$t3 -> 1, 
Completed 21/22

Clock Cycle 5504:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1428 $t3 on Line 723

Clock Cycle 5505:
sw
DRAM Request(Write) Issued for sw 2716 0 on Line 724

Clock Cycle 5506:

Started sw 2716 0 on Line 724
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1688 $t4 on Line 725

Clock Cycle 5507:
$t4 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1508 0 on Line 726

Clock Cycle 5508:
$t4 -> 1, 
Completed 3/12
addi
addi$t1,$t1,2476
$t1 = 5260

Clock Cycle 5509:
$t4 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 236 0 on Line 728

Clock Cycle 5510:
$t4 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 2940 5260 on Line 729

Clock Cycle 5511:
$t4 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 3316 $t0 on Line 730

Clock Cycle 5512:
$t0 -> 1, $t4 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 1568 $t1 on Line 731

Clock Cycle 5513:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 5514:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 5515:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 5516:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 5517:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2716 0 on Line 724

Clock Cycle 5518:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Started sw 2940 5260 on Line 729
Completed 1/2

Clock Cycle 5519:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2940 5260 on Line 729

Clock Cycle 5520:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Started lw 1688 $t4 on Line 725
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5521:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 5522:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 5523:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 5524:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 5525:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 5526:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5527:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5528:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5529:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2940 = 5260

Clock Cycle 5530:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5531:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5532:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5533:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5534:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5535:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5536:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5537:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5538:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5539:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5540:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5541:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1688 $t4 on Line 725

Clock Cycle 5542:
$t0 -> 1, $t1 -> 1, 
Started sw 1508 0 on Line 726
Completed 1/2

Clock Cycle 5543:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 1508 0 on Line 726

Clock Cycle 5544:
$t0 -> 1, $t1 -> 1, 
Started lw 1568 $t1 on Line 731
Completed 1/2

Clock Cycle 5545:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1568 $t1 on Line 731

Clock Cycle 5546:
$t0 -> 1, 
Started sw 236 0 on Line 728
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5547:
$t0 -> 1, 
Completed 2/22

Clock Cycle 5548:
$t0 -> 1, 
Completed 3/22

Clock Cycle 5549:
$t0 -> 1, 
Completed 4/22

Clock Cycle 5550:
$t0 -> 1, 
Completed 5/22

Clock Cycle 5551:
$t0 -> 1, 
Completed 6/22

Clock Cycle 5552:
$t0 -> 1, 
Completed 7/22

Clock Cycle 5553:
$t0 -> 1, 
Completed 8/22

Clock Cycle 5554:
$t0 -> 1, 
Completed 9/22

Clock Cycle 5555:
$t0 -> 1, 
Completed 10/22

Clock Cycle 5556:
$t0 -> 1, 
Completed 11/22

Clock Cycle 5557:
$t0 -> 1, 
Completed 12/22

Clock Cycle 5558:
$t0 -> 1, 
Completed 13/22

Clock Cycle 5559:
$t0 -> 1, 
Completed 14/22

Clock Cycle 5560:
$t0 -> 1, 
Completed 15/22

Clock Cycle 5561:
$t0 -> 1, 
Completed 16/22

Clock Cycle 5562:
$t0 -> 1, 
Completed 17/22

Clock Cycle 5563:
$t0 -> 1, 
Completed 18/22

Clock Cycle 5564:
$t0 -> 1, 
Completed 19/22

Clock Cycle 5565:
$t0 -> 1, 
Completed 20/22

Clock Cycle 5566:
$t0 -> 1, 
Completed 21/22

Clock Cycle 5567:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 236 0 on Line 728

Clock Cycle 5568:
$t0 -> 1, 
Started lw 3316 $t0 on Line 730
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5569:
$t0 -> 1, 
Completed 2/22

Clock Cycle 5570:
$t0 -> 1, 
Completed 3/22

Clock Cycle 5571:
$t0 -> 1, 
Completed 4/22

Clock Cycle 5572:
$t0 -> 1, 
Completed 5/22

Clock Cycle 5573:
$t0 -> 1, 
Completed 6/22

Clock Cycle 5574:
$t0 -> 1, 
Completed 7/22

Clock Cycle 5575:
$t0 -> 1, 
Completed 8/22

Clock Cycle 5576:
$t0 -> 1, 
Completed 9/22

Clock Cycle 5577:
$t0 -> 1, 
Completed 10/22

Clock Cycle 5578:
$t0 -> 1, 
Completed 11/22

Clock Cycle 5579:
$t0 -> 1, 
Completed 12/22

Clock Cycle 5580:
$t0 -> 1, 
Completed 13/22

Clock Cycle 5581:
$t0 -> 1, 
Completed 14/22

Clock Cycle 5582:
$t0 -> 1, 
Completed 15/22

Clock Cycle 5583:
$t0 -> 1, 
Completed 16/22

Clock Cycle 5584:
$t0 -> 1, 
Completed 17/22

Clock Cycle 5585:
$t0 -> 1, 
Completed 18/22

Clock Cycle 5586:
$t0 -> 1, 
Completed 19/22

Clock Cycle 5587:
$t0 -> 1, 
Completed 20/22

Clock Cycle 5588:
$t0 -> 1, 
Completed 21/22

Clock Cycle 5589:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3316 $t0 on Line 730

Clock Cycle 5590:
lw
DRAM Request(Read) Issued for lw 3376 $t0 on Line 732

Clock Cycle 5591:
$t0 -> 1, 
Started lw 3376 $t0 on Line 732
Completed 1/2
addi
addi$t4,$t2,1780
$t4 = 1780

Clock Cycle 5592:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3376 $t0 on Line 732

Clock Cycle 5593:
sw
DRAM Request(Write) Issued for sw 2524 0 on Line 734

Clock Cycle 5594:

Started sw 2524 0 on Line 734
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3908 0 on Line 735

Clock Cycle 5595:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 856 1780 on Line 736

Clock Cycle 5596:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 3916 0 on Line 737

Clock Cycle 5597:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 28 $t2 on Line 738

Clock Cycle 5598:
$t2 -> 1, 
Completed 5/12
addi
addi$t3,$t0,3724
$t3 = 3724

Clock Cycle 5599:
$t2 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 1512 0 on Line 740

Clock Cycle 5600:
$t2 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 3036 $t4 on Line 741

Clock Cycle 5601:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 5602:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 5603:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 5604:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 5605:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2524 0 on Line 734

Clock Cycle 5606:
$t2 -> 1, $t4 -> 1, 
Started lw 3036 $t4 on Line 741
Completed 1/2

Clock Cycle 5607:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3036 $t4 on Line 741

Clock Cycle 5608:
$t2 -> 1, 
Started sw 3908 0 on Line 735
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t4,$t3,3512
$t4 = 7236

Clock Cycle 5609:
$t2 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 400 0 on Line 743

Clock Cycle 5610:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5611:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5612:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5613:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5614:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5615:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5616:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5617:
$t2 -> 1, 
Completed 10/22

Clock Cycle 5618:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5619:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5620:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5621:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5622:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5623:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5624:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5625:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5626:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5627:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5628:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5629:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3908 0 on Line 735

Clock Cycle 5630:
$t2 -> 1, 
Started sw 3916 0 on Line 737
Completed 1/2

Clock Cycle 5631:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3916 0 on Line 737

Clock Cycle 5632:
$t2 -> 1, 
Started sw 856 1780 on Line 736
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5633:
$t2 -> 1, 
Completed 2/22

Clock Cycle 5634:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5635:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5636:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5637:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5638:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5639:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5640:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5641:
$t2 -> 1, 
Completed 10/22

Clock Cycle 5642:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5643:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5644:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5645:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5646:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5647:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5648:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5649:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5650:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5651:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5652:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5653:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 856 1780 on Line 736

Clock Cycle 5654:
$t2 -> 1, 
Started lw 28 $t2 on Line 738
Completed 1/2

Clock Cycle 5655:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 28 $t2 on Line 738

Clock Cycle 5656:

Started sw 400 0 on Line 743
Completed 1/2
addi
addi$t0,$t2,1680
$t0 = 1680

Clock Cycle 5657:

Completed 2/2
Finished Instruction sw 400 0 on Line 743
addi
addi$t1,$t3,1900
$t1 = 5624

Clock Cycle 5658:

Started sw 1512 0 on Line 740
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 432 0 on Line 746

Clock Cycle 5659:

Completed 2/22
addi
addi$t0,$t1,932
$t0 = 6556

Clock Cycle 5660:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 3768 $t2 on Line 748

Clock Cycle 5661:
$t2 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 752 $t1 on Line 749

Clock Cycle 5662:
$t1 -> 1, $t2 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 1092 $t0 on Line 750

Clock Cycle 5663:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/22
lw
DRAM Request(Read) Issued for lw 776 $t4 on Line 751

Clock Cycle 5664:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5665:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5666:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5667:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 856 = 1780

Clock Cycle 5668:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5669:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5670:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5671:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5672:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5673:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5674:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5675:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5676:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5677:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5678:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5679:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1512 0 on Line 740

Clock Cycle 5680:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 1092 $t0 on Line 750
Completed 1/2

Clock Cycle 5681:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 1032
Finished Instruction lw 1092 $t0 on Line 750

Clock Cycle 5682:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 432 0 on Line 746
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5683:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 5684:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 5685:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 5686:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 5687:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 5688:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5689:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5690:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5691:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 5692:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5693:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5694:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5695:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5696:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5697:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5698:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5699:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5700:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5701:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5702:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5703:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 432 0 on Line 746

Clock Cycle 5704:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 752 $t1 on Line 749
Completed 1/2

Clock Cycle 5705:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 752 $t1 on Line 749

Clock Cycle 5706:
$t2 -> 1, $t4 -> 1, 
Started lw 776 $t4 on Line 751
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3392 $t1 on Line 752

Clock Cycle 5707:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 776 $t4 on Line 751

Clock Cycle 5708:
$t1 -> 1, $t2 -> 1, 
Started lw 3768 $t2 on Line 748
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5709:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 5710:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 5711:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 5712:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 5713:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 5714:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 5715:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 5716:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 5717:
$t1 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 5718:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 5719:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 5720:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 5721:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 5722:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 5723:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 5724:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 5725:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 5726:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 5727:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 5728:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 5729:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3768 $t2 on Line 748

Clock Cycle 5730:
$t1 -> 1, 
Started lw 3392 $t1 on Line 752
Completed 1/2

Clock Cycle 5731:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3392 $t1 on Line 752

Clock Cycle 5732:
addi
addi$t4,$t1,376
$t4 = 376

Clock Cycle 5733:
sw
DRAM Request(Write) Issued for sw 1860 0 on Line 754

Clock Cycle 5734:

Started sw 1860 0 on Line 754
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 352 3724 on Line 755

Clock Cycle 5735:

Completed 2/12
addi
addi$t2,$t4,3048
$t2 = 3424

Clock Cycle 5736:

Completed 3/12
addi
addi$t0,$t3,1304
$t0 = 5028

Clock Cycle 5737:

Completed 4/12
addi
addi$t0,$t2,1036
$t0 = 4460

Clock Cycle 5738:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 3568 3424 on Line 759

Clock Cycle 5739:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 2340 $t2 on Line 760

Clock Cycle 5740:
$t2 -> 1, 
Completed 7/12

Clock Cycle 5741:
$t2 -> 1, 
Completed 8/12

Clock Cycle 5742:
$t2 -> 1, 
Completed 9/12

Clock Cycle 5743:
$t2 -> 1, 
Completed 10/12

Clock Cycle 5744:
$t2 -> 1, 
Completed 11/12

Clock Cycle 5745:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 1860 0 on Line 754

Clock Cycle 5746:
$t2 -> 1, 
Started sw 352 3724 on Line 755
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5747:
$t2 -> 1, 
Completed 2/22

Clock Cycle 5748:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5749:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5750:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5751:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5752:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5753:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5754:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5755:
$t2 -> 1, 
Completed 10/22

Clock Cycle 5756:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5757:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5758:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5759:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5760:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5761:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5762:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5763:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5764:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5765:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5766:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5767:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 352 3724 on Line 755

Clock Cycle 5768:
$t2 -> 1, 
Started sw 3568 3424 on Line 759
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5769:
$t2 -> 1, 
Completed 2/22

Clock Cycle 5770:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5771:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5772:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5773:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5774:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5775:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5776:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5777:
$t2 -> 1, 
Completed 10/22
Memory at 352 = 3724

Clock Cycle 5778:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5779:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5780:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5781:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5782:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5783:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5784:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5785:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5786:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5787:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5788:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5789:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3568 3424 on Line 759

Clock Cycle 5790:
$t2 -> 1, 
Started lw 2340 $t2 on Line 760
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5791:
$t2 -> 1, 
Completed 2/22

Clock Cycle 5792:
$t2 -> 1, 
Completed 3/22

Clock Cycle 5793:
$t2 -> 1, 
Completed 4/22

Clock Cycle 5794:
$t2 -> 1, 
Completed 5/22

Clock Cycle 5795:
$t2 -> 1, 
Completed 6/22

Clock Cycle 5796:
$t2 -> 1, 
Completed 7/22

Clock Cycle 5797:
$t2 -> 1, 
Completed 8/22

Clock Cycle 5798:
$t2 -> 1, 
Completed 9/22

Clock Cycle 5799:
$t2 -> 1, 
Completed 10/22
Memory at 3568 = 3424

Clock Cycle 5800:
$t2 -> 1, 
Completed 11/22

Clock Cycle 5801:
$t2 -> 1, 
Completed 12/22

Clock Cycle 5802:
$t2 -> 1, 
Completed 13/22

Clock Cycle 5803:
$t2 -> 1, 
Completed 14/22

Clock Cycle 5804:
$t2 -> 1, 
Completed 15/22

Clock Cycle 5805:
$t2 -> 1, 
Completed 16/22

Clock Cycle 5806:
$t2 -> 1, 
Completed 17/22

Clock Cycle 5807:
$t2 -> 1, 
Completed 18/22

Clock Cycle 5808:
$t2 -> 1, 
Completed 19/22

Clock Cycle 5809:
$t2 -> 1, 
Completed 20/22

Clock Cycle 5810:
$t2 -> 1, 
Completed 21/22

Clock Cycle 5811:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2340 $t2 on Line 760

Clock Cycle 5812:
lw
DRAM Request(Read) Issued for lw 3420 $t2 on Line 761

Clock Cycle 5813:
$t2 -> 1, 
Started lw 3420 $t2 on Line 761
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 5814:
$t2 -> 1, 
Completed 2/12

Clock Cycle 5815:
$t2 -> 1, 
Completed 3/12

Clock Cycle 5816:
$t2 -> 1, 
Completed 4/12

Clock Cycle 5817:
$t2 -> 1, 
Completed 5/12

Clock Cycle 5818:
$t2 -> 1, 
Completed 6/12

Clock Cycle 5819:
$t2 -> 1, 
Completed 7/12

Clock Cycle 5820:
$t2 -> 1, 
Completed 8/12

Clock Cycle 5821:
$t2 -> 1, 
Completed 9/12

Clock Cycle 5822:
$t2 -> 1, 
Completed 10/12

Clock Cycle 5823:
$t2 -> 1, 
Completed 11/12

Clock Cycle 5824:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3420 $t2 on Line 761

Clock Cycle 5825:
sw
DRAM Request(Write) Issued for sw 2964 0 on Line 762

Clock Cycle 5826:

Started sw 2964 0 on Line 762
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2036 $t2 on Line 763

Clock Cycle 5827:
$t2 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 3360 $t4 on Line 764

Clock Cycle 5828:
$t2 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 5829:
$t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 5830:
$t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 5831:
$t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 5832:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 5833:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 5834:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 5835:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 5836:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 5837:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2964 0 on Line 762

Clock Cycle 5838:
$t2 -> 1, $t4 -> 1, 
Started lw 2036 $t2 on Line 763
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5839:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 5840:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 5841:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 5842:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 5843:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 5844:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5845:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5846:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5847:
$t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 5848:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5849:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5850:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5851:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5852:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5853:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5854:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5855:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5856:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5857:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5858:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5859:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2036 $t2 on Line 763

Clock Cycle 5860:
$t4 -> 1, 
Started lw 3360 $t4 on Line 764
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 5861:
$t4 -> 1, 
Completed 2/12

Clock Cycle 5862:
$t4 -> 1, 
Completed 3/12

Clock Cycle 5863:
$t4 -> 1, 
Completed 4/12

Clock Cycle 5864:
$t4 -> 1, 
Completed 5/12

Clock Cycle 5865:
$t4 -> 1, 
Completed 6/12

Clock Cycle 5866:
$t4 -> 1, 
Completed 7/12

Clock Cycle 5867:
$t4 -> 1, 
Completed 8/12

Clock Cycle 5868:
$t4 -> 1, 
Completed 9/12

Clock Cycle 5869:
$t4 -> 1, 
Completed 10/12

Clock Cycle 5870:
$t4 -> 1, 
Completed 11/12

Clock Cycle 5871:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3360 $t4 on Line 764

Clock Cycle 5872:
sw
DRAM Request(Write) Issued for sw 3296 0 on Line 765

Clock Cycle 5873:

Started sw 3296 0 on Line 765
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1364 $t2 on Line 766

Clock Cycle 5874:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3296 0 on Line 765
lw
DRAM Request(Read) Issued for lw 520 $t4 on Line 767

Clock Cycle 5875:
$t2 -> 1, $t4 -> 1, 
Started lw 1364 $t2 on Line 766
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3204 $t0 on Line 768

Clock Cycle 5876:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 5877:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 5878:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 5879:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 5880:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 5881:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 5882:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 5883:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 5884:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 5885:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 5886:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 5887:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 5888:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 5889:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 5890:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 5891:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 5892:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 5893:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 5894:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 5895:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 5896:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1364 $t2 on Line 766

Clock Cycle 5897:
$t0 -> 1, $t4 -> 1, 
Started lw 520 $t4 on Line 767
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 5898:
$t0 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 5899:
$t0 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 5900:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 5901:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 5902:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 5903:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 5904:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 5905:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 5906:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 5907:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 5908:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 520 $t4 on Line 767

Clock Cycle 5909:
$t0 -> 1, 
Started lw 3204 $t0 on Line 768
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 5910:
$t0 -> 1, 
Completed 2/12

Clock Cycle 5911:
$t0 -> 1, 
Completed 3/12

Clock Cycle 5912:
$t0 -> 1, 
Completed 4/12

Clock Cycle 5913:
$t0 -> 1, 
Completed 5/12

Clock Cycle 5914:
$t0 -> 1, 
Completed 6/12

Clock Cycle 5915:
$t0 -> 1, 
Completed 7/12

Clock Cycle 5916:
$t0 -> 1, 
Completed 8/12

Clock Cycle 5917:
$t0 -> 1, 
Completed 9/12

Clock Cycle 5918:
$t0 -> 1, 
Completed 10/12

Clock Cycle 5919:
$t0 -> 1, 
Completed 11/12

Clock Cycle 5920:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3204 $t0 on Line 768

Clock Cycle 5921:
sw
DRAM Request(Write) Issued for sw 3324 0 on Line 769

Clock Cycle 5922:

Started sw 3324 0 on Line 769
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3060 0 on Line 770

Clock Cycle 5923:

Completed 2/2
Finished Instruction sw 3324 0 on Line 769
lw
DRAM Request(Read) Issued for lw 2704 $t1 on Line 771

Clock Cycle 5924:
$t1 -> 1, 
Started sw 3060 0 on Line 770
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t2,$t2,1136
$t2 = 1136

Clock Cycle 5925:
$t1 -> 1, 
Completed 2/22

Clock Cycle 5926:
$t1 -> 1, 
Completed 3/22

Clock Cycle 5927:
$t1 -> 1, 
Completed 4/22

Clock Cycle 5928:
$t1 -> 1, 
Completed 5/22

Clock Cycle 5929:
$t1 -> 1, 
Completed 6/22

Clock Cycle 5930:
$t1 -> 1, 
Completed 7/22

Clock Cycle 5931:
$t1 -> 1, 
Completed 8/22

Clock Cycle 5932:
$t1 -> 1, 
Completed 9/22

Clock Cycle 5933:
$t1 -> 1, 
Completed 10/22

Clock Cycle 5934:
$t1 -> 1, 
Completed 11/22

Clock Cycle 5935:
$t1 -> 1, 
Completed 12/22

Clock Cycle 5936:
$t1 -> 1, 
Completed 13/22

Clock Cycle 5937:
$t1 -> 1, 
Completed 14/22

Clock Cycle 5938:
$t1 -> 1, 
Completed 15/22

Clock Cycle 5939:
$t1 -> 1, 
Completed 16/22

Clock Cycle 5940:
$t1 -> 1, 
Completed 17/22

Clock Cycle 5941:
$t1 -> 1, 
Completed 18/22

Clock Cycle 5942:
$t1 -> 1, 
Completed 19/22

Clock Cycle 5943:
$t1 -> 1, 
Completed 20/22

Clock Cycle 5944:
$t1 -> 1, 
Completed 21/22

Clock Cycle 5945:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3060 0 on Line 770

Clock Cycle 5946:
$t1 -> 1, 
Started lw 2704 $t1 on Line 771
Completed 1/2

Clock Cycle 5947:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2704 $t1 on Line 771

Clock Cycle 5948:
sw
DRAM Request(Write) Issued for sw 3528 0 on Line 773

Clock Cycle 5949:

Started sw 3528 0 on Line 773
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1780 3724 on Line 774

Clock Cycle 5950:

Completed 2/22
addi
addi$t0,$t2,1796
$t0 = 2932

Clock Cycle 5951:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 1188 $t1 on Line 776

Clock Cycle 5952:
$t1 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 2492 2932 on Line 777

Clock Cycle 5953:
$t1 -> 1, 
Completed 5/22
addi
addi$t2,$t4,992
$t2 = 992

Clock Cycle 5954:
$t1 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 320 992 on Line 779

Clock Cycle 5955:
$t1 -> 1, 
Completed 7/22
sw
DRAM Request(Write) Issued for sw 932 992 on Line 780

Clock Cycle 5956:
$t1 -> 1, 
Completed 8/22
sw
DRAM Request(Write) Issued for sw 1904 0 on Line 781

Clock Cycle 5957:
$t1 -> 1, 
Completed 9/22
lw
DRAM Request(Read) Issued for lw 2356 $t3 on Line 782

Clock Cycle 5958:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 5959:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 5960:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 5961:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 5962:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 5963:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 5964:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 5965:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 5966:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 5967:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 5968:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 5969:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 5970:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3528 0 on Line 773

Clock Cycle 5971:
$t1 -> 1, $t3 -> 1, 
Started sw 1780 3724 on Line 774
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5972:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 5973:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 5974:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 5975:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 5976:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 5977:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 5978:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 5979:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 5980:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 5981:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 5982:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 5983:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 5984:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 5985:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 5986:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 5987:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 5988:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 5989:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 5990:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 5991:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 5992:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1780 3724 on Line 774

Clock Cycle 5993:
$t1 -> 1, $t3 -> 1, 
Started lw 1188 $t1 on Line 776
Completed 1/2

Clock Cycle 5994:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1188 $t1 on Line 776

Clock Cycle 5995:
$t3 -> 1, 
Started sw 1904 0 on Line 781
Completed 1/2

Clock Cycle 5996:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1904 0 on Line 781

Clock Cycle 5997:
$t3 -> 1, 
Started sw 2492 2932 on Line 777
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5998:
$t3 -> 1, 
Completed 2/22

Clock Cycle 5999:
$t3 -> 1, 
Completed 3/22

Clock Cycle 6000:
$t3 -> 1, 
Completed 4/22

Clock Cycle 6001:
$t3 -> 1, 
Completed 5/22

Clock Cycle 6002:
$t3 -> 1, 
Completed 6/22

Clock Cycle 6003:
$t3 -> 1, 
Completed 7/22

Clock Cycle 6004:
$t3 -> 1, 
Completed 8/22

Clock Cycle 6005:
$t3 -> 1, 
Completed 9/22

Clock Cycle 6006:
$t3 -> 1, 
Completed 10/22
Memory at 1780 = 3724

Clock Cycle 6007:
$t3 -> 1, 
Completed 11/22

Clock Cycle 6008:
$t3 -> 1, 
Completed 12/22

Clock Cycle 6009:
$t3 -> 1, 
Completed 13/22

Clock Cycle 6010:
$t3 -> 1, 
Completed 14/22

Clock Cycle 6011:
$t3 -> 1, 
Completed 15/22

Clock Cycle 6012:
$t3 -> 1, 
Completed 16/22

Clock Cycle 6013:
$t3 -> 1, 
Completed 17/22

Clock Cycle 6014:
$t3 -> 1, 
Completed 18/22

Clock Cycle 6015:
$t3 -> 1, 
Completed 19/22

Clock Cycle 6016:
$t3 -> 1, 
Completed 20/22

Clock Cycle 6017:
$t3 -> 1, 
Completed 21/22

Clock Cycle 6018:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2492 2932 on Line 777

Clock Cycle 6019:
$t3 -> 1, 
Started lw 2356 $t3 on Line 782
Completed 1/2

Clock Cycle 6020:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2356 $t3 on Line 782

Clock Cycle 6021:

Started sw 320 992 on Line 779
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t3,$t4,3468
$t3 = 3468

Clock Cycle 6022:

Completed 2/22
addi
addi$t3,$t0,1408
$t3 = 4340

Clock Cycle 6023:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 1788 $t1 on Line 785

Clock Cycle 6024:
$t1 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 3812 2932 on Line 786

Clock Cycle 6025:
$t1 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 1884 $t3 on Line 787

Clock Cycle 6026:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 6027:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 6028:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 6029:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 6030:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2492 = 2932

Clock Cycle 6031:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 6032:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 6033:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 6034:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 6035:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 6036:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 6037:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 6038:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 6039:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 6040:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 6041:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 6042:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 320 992 on Line 779

Clock Cycle 6043:
$t1 -> 1, $t3 -> 1, 
Started sw 932 992 on Line 780
Completed 1/2

Clock Cycle 6044:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 932 992 on Line 780

Clock Cycle 6045:
$t1 -> 1, $t3 -> 1, 
Started lw 1788 $t1 on Line 785
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6046:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 6047:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 6048:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 6049:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 6050:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 6051:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 6052:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 6053:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 6054:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 320 = 992
Memory at 932 = 992

Clock Cycle 6055:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 6056:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 6057:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 6058:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 6059:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 6060:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 6061:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 6062:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 6063:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 6064:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 6065:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 6066:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t1 = 1876
Finished Instruction lw 1788 $t1 on Line 785

Clock Cycle 6067:
$t3 -> 1, 
Started lw 1884 $t3 on Line 787
Completed 1/2

Clock Cycle 6068:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1884 $t3 on Line 787

Clock Cycle 6069:

Started sw 3812 2932 on Line 786
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2024 0 on Line 788

Clock Cycle 6070:

Completed 2/12
addi
addi$t1,$t4,3176
$t1 = 3176

Clock Cycle 6071:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 3748 992 on Line 790

Clock Cycle 6072:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 1548 $t1 on Line 791

Clock Cycle 6073:
$t1 -> 1, 
Completed 5/12

Clock Cycle 6074:
$t1 -> 1, 
Completed 6/12

Clock Cycle 6075:
$t1 -> 1, 
Completed 7/12

Clock Cycle 6076:
$t1 -> 1, 
Completed 8/12

Clock Cycle 6077:
$t1 -> 1, 
Completed 9/12

Clock Cycle 6078:
$t1 -> 1, 
Completed 10/12

Clock Cycle 6079:
$t1 -> 1, 
Completed 11/12

Clock Cycle 6080:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3812 2932 on Line 786

Clock Cycle 6081:
$t1 -> 1, 
Started sw 3748 992 on Line 790
Completed 1/2

Clock Cycle 6082:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3748 992 on Line 790

Clock Cycle 6083:
$t1 -> 1, 
Started sw 2024 0 on Line 788
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6084:
$t1 -> 1, 
Completed 2/22

Clock Cycle 6085:
$t1 -> 1, 
Completed 3/22

Clock Cycle 6086:
$t1 -> 1, 
Completed 4/22

Clock Cycle 6087:
$t1 -> 1, 
Completed 5/22

Clock Cycle 6088:
$t1 -> 1, 
Completed 6/22

Clock Cycle 6089:
$t1 -> 1, 
Completed 7/22

Clock Cycle 6090:
$t1 -> 1, 
Completed 8/22

Clock Cycle 6091:
$t1 -> 1, 
Completed 9/22

Clock Cycle 6092:
$t1 -> 1, 
Completed 10/22
Memory at 3748 = 992
Memory at 3812 = 2932

Clock Cycle 6093:
$t1 -> 1, 
Completed 11/22

Clock Cycle 6094:
$t1 -> 1, 
Completed 12/22

Clock Cycle 6095:
$t1 -> 1, 
Completed 13/22

Clock Cycle 6096:
$t1 -> 1, 
Completed 14/22

Clock Cycle 6097:
$t1 -> 1, 
Completed 15/22

Clock Cycle 6098:
$t1 -> 1, 
Completed 16/22

Clock Cycle 6099:
$t1 -> 1, 
Completed 17/22

Clock Cycle 6100:
$t1 -> 1, 
Completed 18/22

Clock Cycle 6101:
$t1 -> 1, 
Completed 19/22

Clock Cycle 6102:
$t1 -> 1, 
Completed 20/22

Clock Cycle 6103:
$t1 -> 1, 
Completed 21/22

Clock Cycle 6104:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2024 0 on Line 788

Clock Cycle 6105:
$t1 -> 1, 
Started lw 1548 $t1 on Line 791
Completed 1/2

Clock Cycle 6106:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1548 $t1 on Line 791

Clock Cycle 6107:
addi
addi$t1,$t1,2652
$t1 = 2652

Clock Cycle 6108:
addi
addi$t2,$t2,184
$t2 = 1176

Clock Cycle 6109:
lw
DRAM Request(Read) Issued for lw 3776 $t1 on Line 794

Clock Cycle 6110:
$t1 -> 1, 
Started lw 3776 $t1 on Line 794
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1212 $t0 on Line 795

Clock Cycle 6111:
$t0 -> 1, $t1 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 3936 1176 on Line 796

Clock Cycle 6112:
$t0 -> 1, $t1 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 3432 $t4 on Line 797

Clock Cycle 6113:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 6114:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6115:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6116:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6117:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6118:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6119:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 6120:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6121:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6122:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6123:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6124:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6125:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6126:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6127:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6128:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6129:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6130:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6131:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3776 $t1 on Line 794

Clock Cycle 6132:
$t0 -> 1, $t4 -> 1, 
Started sw 3936 1176 on Line 796
Completed 1/2

Clock Cycle 6133:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3936 1176 on Line 796

Clock Cycle 6134:
$t0 -> 1, $t4 -> 1, 
Started lw 3432 $t4 on Line 797
Completed 1/2

Clock Cycle 6135:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3432 $t4 on Line 797

Clock Cycle 6136:
$t0 -> 1, 
Started lw 1212 $t0 on Line 795
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3688 0 on Line 798

Clock Cycle 6137:
$t0 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 2524 1176 on Line 799

Clock Cycle 6138:
$t0 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 176 0 on Line 800

Clock Cycle 6139:
$t0 -> 1, 
Completed 4/22
addi
addi$t3,$t3,3548
$t3 = 3548

Clock Cycle 6140:
$t0 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 1452 $t1 on Line 802

Clock Cycle 6141:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 6142:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 6143:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 6144:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 6145:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 3936 = 1176

Clock Cycle 6146:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 6147:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 6148:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 6149:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 6150:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 6151:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 6152:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 6153:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 6154:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 6155:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 6156:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 6157:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1212 $t0 on Line 795

Clock Cycle 6158:
$t1 -> 1, 
Started lw 1452 $t1 on Line 802
Completed 1/2
addi
addi$t0,$t2,2676
$t0 = 3852

Clock Cycle 6159:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1452 $t1 on Line 802

Clock Cycle 6160:

Started sw 3688 0 on Line 798
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2508 0 on Line 804

Clock Cycle 6161:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 3660 1176 on Line 805

Clock Cycle 6162:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 3628 0 on Line 806

Clock Cycle 6163:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 652 $t3 on Line 807

Clock Cycle 6164:
$t3 -> 1, 
Completed 5/12

Clock Cycle 6165:
$t3 -> 1, 
Completed 6/12

Clock Cycle 6166:
$t3 -> 1, 
Completed 7/12

Clock Cycle 6167:
$t3 -> 1, 
Completed 8/12

Clock Cycle 6168:
$t3 -> 1, 
Completed 9/12

Clock Cycle 6169:
$t3 -> 1, 
Completed 10/12

Clock Cycle 6170:
$t3 -> 1, 
Completed 11/12

Clock Cycle 6171:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 3688 0 on Line 798

Clock Cycle 6172:
$t3 -> 1, 
Started sw 3660 1176 on Line 805
Completed 1/2

Clock Cycle 6173:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3660 1176 on Line 805

Clock Cycle 6174:
$t3 -> 1, 
Started sw 3628 0 on Line 806
Completed 1/2

Clock Cycle 6175:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3628 0 on Line 806

Clock Cycle 6176:
$t3 -> 1, 
Started sw 2524 1176 on Line 799
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6177:
$t3 -> 1, 
Completed 2/22

Clock Cycle 6178:
$t3 -> 1, 
Completed 3/22

Clock Cycle 6179:
$t3 -> 1, 
Completed 4/22

Clock Cycle 6180:
$t3 -> 1, 
Completed 5/22

Clock Cycle 6181:
$t3 -> 1, 
Completed 6/22

Clock Cycle 6182:
$t3 -> 1, 
Completed 7/22

Clock Cycle 6183:
$t3 -> 1, 
Completed 8/22

Clock Cycle 6184:
$t3 -> 1, 
Completed 9/22

Clock Cycle 6185:
$t3 -> 1, 
Completed 10/22
Memory at 3628 = 0
Memory at 3660 = 1176

Clock Cycle 6186:
$t3 -> 1, 
Completed 11/22

Clock Cycle 6187:
$t3 -> 1, 
Completed 12/22

Clock Cycle 6188:
$t3 -> 1, 
Completed 13/22

Clock Cycle 6189:
$t3 -> 1, 
Completed 14/22

Clock Cycle 6190:
$t3 -> 1, 
Completed 15/22

Clock Cycle 6191:
$t3 -> 1, 
Completed 16/22

Clock Cycle 6192:
$t3 -> 1, 
Completed 17/22

Clock Cycle 6193:
$t3 -> 1, 
Completed 18/22

Clock Cycle 6194:
$t3 -> 1, 
Completed 19/22

Clock Cycle 6195:
$t3 -> 1, 
Completed 20/22

Clock Cycle 6196:
$t3 -> 1, 
Completed 21/22

Clock Cycle 6197:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2524 1176 on Line 799

Clock Cycle 6198:
$t3 -> 1, 
Started sw 2508 0 on Line 804
Completed 1/2

Clock Cycle 6199:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2508 0 on Line 804

Clock Cycle 6200:
$t3 -> 1, 
Started sw 176 0 on Line 800
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6201:
$t3 -> 1, 
Completed 2/22

Clock Cycle 6202:
$t3 -> 1, 
Completed 3/22

Clock Cycle 6203:
$t3 -> 1, 
Completed 4/22

Clock Cycle 6204:
$t3 -> 1, 
Completed 5/22

Clock Cycle 6205:
$t3 -> 1, 
Completed 6/22

Clock Cycle 6206:
$t3 -> 1, 
Completed 7/22

Clock Cycle 6207:
$t3 -> 1, 
Completed 8/22

Clock Cycle 6208:
$t3 -> 1, 
Completed 9/22

Clock Cycle 6209:
$t3 -> 1, 
Completed 10/22
Memory at 2508 = 0
Memory at 2524 = 1176

Clock Cycle 6210:
$t3 -> 1, 
Completed 11/22

Clock Cycle 6211:
$t3 -> 1, 
Completed 12/22

Clock Cycle 6212:
$t3 -> 1, 
Completed 13/22

Clock Cycle 6213:
$t3 -> 1, 
Completed 14/22

Clock Cycle 6214:
$t3 -> 1, 
Completed 15/22

Clock Cycle 6215:
$t3 -> 1, 
Completed 16/22

Clock Cycle 6216:
$t3 -> 1, 
Completed 17/22

Clock Cycle 6217:
$t3 -> 1, 
Completed 18/22

Clock Cycle 6218:
$t3 -> 1, 
Completed 19/22

Clock Cycle 6219:
$t3 -> 1, 
Completed 20/22

Clock Cycle 6220:
$t3 -> 1, 
Completed 21/22

Clock Cycle 6221:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 176 0 on Line 800

Clock Cycle 6222:
$t3 -> 1, 
Started lw 652 $t3 on Line 807
Completed 1/2

Clock Cycle 6223:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 652 $t3 on Line 807

Clock Cycle 6224:
lw
DRAM Request(Read) Issued for lw 3500 $t3 on Line 808

Clock Cycle 6225:
$t3 -> 1, 
Started lw 3500 $t3 on Line 808
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t1,$t2,1792
$t1 = 2968

Clock Cycle 6226:
$t3 -> 1, 
Completed 2/22
addi
addi$t2,$t1,476
$t2 = 3444

Clock Cycle 6227:
$t3 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 2816 $t0 on Line 811

Clock Cycle 6228:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 6229:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 6230:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 6231:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 6232:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 6233:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 6234:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 6235:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 6236:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 6237:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 6238:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 6239:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 6240:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 6241:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 6242:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 6243:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 6244:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 6245:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 6246:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3500 $t3 on Line 808

Clock Cycle 6247:
$t0 -> 1, 
Started lw 2816 $t0 on Line 811
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 540 0 on Line 812

Clock Cycle 6248:
$t0 -> 1, 
Completed 2/12
addi
addi$t4,$t4,3816
$t4 = 3816

Clock Cycle 6249:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1456 3816 on Line 814

Clock Cycle 6250:
$t0 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 816 $t4 on Line 815

Clock Cycle 6251:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 6252:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 6253:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 6254:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 6255:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 6256:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 6257:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 6258:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2816 $t0 on Line 811

Clock Cycle 6259:
$t4 -> 1, 
Started sw 540 0 on Line 812
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3240 0 on Line 816

Clock Cycle 6260:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 1892 $t3 on Line 817

Clock Cycle 6261:
$t3 -> 1, $t4 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 864 2968 on Line 818

Clock Cycle 6262:
$t3 -> 1, $t4 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 2612 $t1 on Line 819

Clock Cycle 6263:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 6264:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 6265:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 6266:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 6267:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 6268:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 6269:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 6270:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 540 0 on Line 812

Clock Cycle 6271:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 816 $t4 on Line 815
Completed 1/2

Clock Cycle 6272:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 816 $t4 on Line 815

Clock Cycle 6273:
$t1 -> 1, $t3 -> 1, 
Started sw 864 2968 on Line 818
Completed 1/2

Clock Cycle 6274:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 864 2968 on Line 818

Clock Cycle 6275:
$t1 -> 1, $t3 -> 1, 
Started sw 1456 3816 on Line 814
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6276:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 6277:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 6278:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 6279:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 6280:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 6281:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 6282:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 6283:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 6284:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 864 = 2968

Clock Cycle 6285:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 6286:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 6287:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 6288:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 6289:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 6290:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 6291:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 6292:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 6293:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 6294:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 6295:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 6296:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1456 3816 on Line 814

Clock Cycle 6297:
$t1 -> 1, $t3 -> 1, 
Started lw 1892 $t3 on Line 817
Completed 1/2

Clock Cycle 6298:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 3860
Finished Instruction lw 1892 $t3 on Line 817

Clock Cycle 6299:
$t1 -> 1, 
Started sw 3240 0 on Line 816
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6300:
$t1 -> 1, 
Completed 2/22

Clock Cycle 6301:
$t1 -> 1, 
Completed 3/22

Clock Cycle 6302:
$t1 -> 1, 
Completed 4/22

Clock Cycle 6303:
$t1 -> 1, 
Completed 5/22

Clock Cycle 6304:
$t1 -> 1, 
Completed 6/22

Clock Cycle 6305:
$t1 -> 1, 
Completed 7/22

Clock Cycle 6306:
$t1 -> 1, 
Completed 8/22

Clock Cycle 6307:
$t1 -> 1, 
Completed 9/22

Clock Cycle 6308:
$t1 -> 1, 
Completed 10/22
Memory at 1456 = 3816

Clock Cycle 6309:
$t1 -> 1, 
Completed 11/22

Clock Cycle 6310:
$t1 -> 1, 
Completed 12/22

Clock Cycle 6311:
$t1 -> 1, 
Completed 13/22

Clock Cycle 6312:
$t1 -> 1, 
Completed 14/22

Clock Cycle 6313:
$t1 -> 1, 
Completed 15/22

Clock Cycle 6314:
$t1 -> 1, 
Completed 16/22

Clock Cycle 6315:
$t1 -> 1, 
Completed 17/22

Clock Cycle 6316:
$t1 -> 1, 
Completed 18/22

Clock Cycle 6317:
$t1 -> 1, 
Completed 19/22

Clock Cycle 6318:
$t1 -> 1, 
Completed 20/22

Clock Cycle 6319:
$t1 -> 1, 
Completed 21/22

Clock Cycle 6320:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3240 0 on Line 816

Clock Cycle 6321:
$t1 -> 1, 
Started lw 2612 $t1 on Line 819
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6322:
$t1 -> 1, 
Completed 2/22

Clock Cycle 6323:
$t1 -> 1, 
Completed 3/22

Clock Cycle 6324:
$t1 -> 1, 
Completed 4/22

Clock Cycle 6325:
$t1 -> 1, 
Completed 5/22

Clock Cycle 6326:
$t1 -> 1, 
Completed 6/22

Clock Cycle 6327:
$t1 -> 1, 
Completed 7/22

Clock Cycle 6328:
$t1 -> 1, 
Completed 8/22

Clock Cycle 6329:
$t1 -> 1, 
Completed 9/22

Clock Cycle 6330:
$t1 -> 1, 
Completed 10/22

Clock Cycle 6331:
$t1 -> 1, 
Completed 11/22

Clock Cycle 6332:
$t1 -> 1, 
Completed 12/22

Clock Cycle 6333:
$t1 -> 1, 
Completed 13/22

Clock Cycle 6334:
$t1 -> 1, 
Completed 14/22

Clock Cycle 6335:
$t1 -> 1, 
Completed 15/22

Clock Cycle 6336:
$t1 -> 1, 
Completed 16/22

Clock Cycle 6337:
$t1 -> 1, 
Completed 17/22

Clock Cycle 6338:
$t1 -> 1, 
Completed 18/22

Clock Cycle 6339:
$t1 -> 1, 
Completed 19/22

Clock Cycle 6340:
$t1 -> 1, 
Completed 20/22

Clock Cycle 6341:
$t1 -> 1, 
Completed 21/22

Clock Cycle 6342:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2612 $t1 on Line 819

Clock Cycle 6343:
addi
addi$t3,$t1,1336
$t3 = 1336

Clock Cycle 6344:
addi
addi$t2,$t3,1460
$t2 = 2796

Clock Cycle 6345:
lw
DRAM Request(Read) Issued for lw 552 $t4 on Line 822

Clock Cycle 6346:
$t4 -> 1, 
Started lw 552 $t4 on Line 822
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2768 0 on Line 823

Clock Cycle 6347:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 676 $t1 on Line 824

Clock Cycle 6348:
$t1 -> 1, $t4 -> 1, 
Completed 3/12
addi
addi$t2,$t3,1492
$t2 = 2828

Clock Cycle 6349:
$t1 -> 1, $t4 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 1444 $t3 on Line 826

Clock Cycle 6350:
$t1 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 1204 $t2 on Line 827

Clock Cycle 6351:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 6352:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 6353:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 6354:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 6355:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 6356:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 6357:
$t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 552 $t4 on Line 822

Clock Cycle 6358:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 676 $t1 on Line 824
Completed 1/2

Clock Cycle 6359:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 676 $t1 on Line 824

Clock Cycle 6360:
$t2 -> 1, $t3 -> 1, 
Started sw 2768 0 on Line 823
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t0,$t1,1780
$t0 = 1780

Clock Cycle 6361:
$t2 -> 1, $t3 -> 1, 
Completed 2/12

Clock Cycle 6362:
$t2 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 6363:
$t2 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 6364:
$t2 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 6365:
$t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 6366:
$t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 6367:
$t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 6368:
$t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 6369:
$t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 6370:
$t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 6371:
$t2 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 2768 0 on Line 823

Clock Cycle 6372:
$t2 -> 1, $t3 -> 1, 
Started lw 1444 $t3 on Line 826
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6373:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 6374:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 6375:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 6376:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 6377:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 6378:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 6379:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 6380:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 6381:
$t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2768 = 0

Clock Cycle 6382:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 6383:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 6384:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 6385:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 6386:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 6387:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 6388:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 6389:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 6390:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 6391:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 6392:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 6393:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1444 $t3 on Line 826

Clock Cycle 6394:
$t2 -> 1, 
Started lw 1204 $t2 on Line 827
Completed 1/2
addi
addi$t3,$t3,3524
$t3 = 3524

Clock Cycle 6395:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1204 $t2 on Line 827
sw
DRAM Request(Write) Issued for sw 2000 0 on Line 830

Clock Cycle 6396:

Started sw 2000 0 on Line 830
Completed 1/2
sw
DRAM Request(Write) Issued for sw 120 3524 on Line 831

Clock Cycle 6397:

Completed 2/2
Finished Instruction sw 2000 0 on Line 830
addi
addi$t3,$t0,1940
$t3 = 3720

Clock Cycle 6398:

Started sw 120 3524 on Line 831
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3124 0 on Line 833

Clock Cycle 6399:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 2388 0 on Line 834

Clock Cycle 6400:

Completed 3/22
addi
addi$t0,$t3,3644
$t0 = 7364

Clock Cycle 6401:

Completed 4/22
addi
addi$t1,$t2,932
$t1 = 932

Clock Cycle 6402:

Completed 5/22
addi
addi$t2,$t3,2548
$t2 = 6268

Clock Cycle 6403:

Completed 6/22
lw
DRAM Request(Read) Issued for lw 788 $t0 on Line 838

Clock Cycle 6404:
$t0 -> 1, 
Completed 7/22
addi
addi$t2,$t2,1640
$t2 = 7908

Clock Cycle 6405:
$t0 -> 1, 
Completed 8/22
addi
addi$t3,$t2,3924
$t3 = 11832

Clock Cycle 6406:
$t0 -> 1, 
Completed 9/22
sw
DRAM Request(Write) Issued for sw 756 7908 on Line 841

Clock Cycle 6407:
$t0 -> 1, 
Completed 10/22
sw
DRAM Request(Write) Issued for sw 3020 932 on Line 842

Clock Cycle 6408:
$t0 -> 1, 
Completed 11/22
lw
DRAM Request(Read) Issued for lw 1484 $t3 on Line 843

Clock Cycle 6409:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 6410:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 6411:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 6412:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 6413:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 6414:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 6415:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 6416:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 6417:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 6418:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 6419:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 120 3524 on Line 831

Clock Cycle 6420:
$t0 -> 1, $t3 -> 1, 
Started lw 788 $t0 on Line 838
Completed 1/2

Clock Cycle 6421:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 2020
Finished Instruction lw 788 $t0 on Line 838

Clock Cycle 6422:
$t3 -> 1, 
Started sw 756 7908 on Line 841
Completed 1/2

Clock Cycle 6423:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 756 7908 on Line 841

Clock Cycle 6424:
$t3 -> 1, 
Started sw 3124 0 on Line 833
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6425:
$t3 -> 1, 
Completed 2/22

Clock Cycle 6426:
$t3 -> 1, 
Completed 3/22

Clock Cycle 6427:
$t3 -> 1, 
Completed 4/22

Clock Cycle 6428:
$t3 -> 1, 
Completed 5/22

Clock Cycle 6429:
$t3 -> 1, 
Completed 6/22

Clock Cycle 6430:
$t3 -> 1, 
Completed 7/22

Clock Cycle 6431:
$t3 -> 1, 
Completed 8/22

Clock Cycle 6432:
$t3 -> 1, 
Completed 9/22

Clock Cycle 6433:
$t3 -> 1, 
Completed 10/22
Memory at 120 = 3524
Memory at 756 = 7908

Clock Cycle 6434:
$t3 -> 1, 
Completed 11/22

Clock Cycle 6435:
$t3 -> 1, 
Completed 12/22

Clock Cycle 6436:
$t3 -> 1, 
Completed 13/22

Clock Cycle 6437:
$t3 -> 1, 
Completed 14/22

Clock Cycle 6438:
$t3 -> 1, 
Completed 15/22

Clock Cycle 6439:
$t3 -> 1, 
Completed 16/22

Clock Cycle 6440:
$t3 -> 1, 
Completed 17/22

Clock Cycle 6441:
$t3 -> 1, 
Completed 18/22

Clock Cycle 6442:
$t3 -> 1, 
Completed 19/22

Clock Cycle 6443:
$t3 -> 1, 
Completed 20/22

Clock Cycle 6444:
$t3 -> 1, 
Completed 21/22

Clock Cycle 6445:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3124 0 on Line 833

Clock Cycle 6446:
$t3 -> 1, 
Started sw 2388 0 on Line 834
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6447:
$t3 -> 1, 
Completed 2/22

Clock Cycle 6448:
$t3 -> 1, 
Completed 3/22

Clock Cycle 6449:
$t3 -> 1, 
Completed 4/22

Clock Cycle 6450:
$t3 -> 1, 
Completed 5/22

Clock Cycle 6451:
$t3 -> 1, 
Completed 6/22

Clock Cycle 6452:
$t3 -> 1, 
Completed 7/22

Clock Cycle 6453:
$t3 -> 1, 
Completed 8/22

Clock Cycle 6454:
$t3 -> 1, 
Completed 9/22

Clock Cycle 6455:
$t3 -> 1, 
Completed 10/22

Clock Cycle 6456:
$t3 -> 1, 
Completed 11/22

Clock Cycle 6457:
$t3 -> 1, 
Completed 12/22

Clock Cycle 6458:
$t3 -> 1, 
Completed 13/22

Clock Cycle 6459:
$t3 -> 1, 
Completed 14/22

Clock Cycle 6460:
$t3 -> 1, 
Completed 15/22

Clock Cycle 6461:
$t3 -> 1, 
Completed 16/22

Clock Cycle 6462:
$t3 -> 1, 
Completed 17/22

Clock Cycle 6463:
$t3 -> 1, 
Completed 18/22

Clock Cycle 6464:
$t3 -> 1, 
Completed 19/22

Clock Cycle 6465:
$t3 -> 1, 
Completed 20/22

Clock Cycle 6466:
$t3 -> 1, 
Completed 21/22

Clock Cycle 6467:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2388 0 on Line 834

Clock Cycle 6468:
$t3 -> 1, 
Started sw 3020 932 on Line 842
Completed 1/2

Clock Cycle 6469:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3020 932 on Line 842

Clock Cycle 6470:
$t3 -> 1, 
Started lw 1484 $t3 on Line 843
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6471:
$t3 -> 1, 
Completed 2/22

Clock Cycle 6472:
$t3 -> 1, 
Completed 3/22

Clock Cycle 6473:
$t3 -> 1, 
Completed 4/22

Clock Cycle 6474:
$t3 -> 1, 
Completed 5/22

Clock Cycle 6475:
$t3 -> 1, 
Completed 6/22

Clock Cycle 6476:
$t3 -> 1, 
Completed 7/22

Clock Cycle 6477:
$t3 -> 1, 
Completed 8/22

Clock Cycle 6478:
$t3 -> 1, 
Completed 9/22

Clock Cycle 6479:
$t3 -> 1, 
Completed 10/22
Memory at 3020 = 932

Clock Cycle 6480:
$t3 -> 1, 
Completed 11/22

Clock Cycle 6481:
$t3 -> 1, 
Completed 12/22

Clock Cycle 6482:
$t3 -> 1, 
Completed 13/22

Clock Cycle 6483:
$t3 -> 1, 
Completed 14/22

Clock Cycle 6484:
$t3 -> 1, 
Completed 15/22

Clock Cycle 6485:
$t3 -> 1, 
Completed 16/22

Clock Cycle 6486:
$t3 -> 1, 
Completed 17/22

Clock Cycle 6487:
$t3 -> 1, 
Completed 18/22

Clock Cycle 6488:
$t3 -> 1, 
Completed 19/22

Clock Cycle 6489:
$t3 -> 1, 
Completed 20/22

Clock Cycle 6490:
$t3 -> 1, 
Completed 21/22

Clock Cycle 6491:
$t3 -> 1, 
Completed 22/22
$t3 = 8828
Finished Instruction lw 1484 $t3 on Line 843

Clock Cycle 6492:
sw
DRAM Request(Write) Issued for sw 964 8828 on Line 844

Clock Cycle 6493:

Started sw 964 8828 on Line 844
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 844 $t1 on Line 845

Clock Cycle 6494:
$t1 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 3748 $t3 on Line 846

Clock Cycle 6495:
$t1 -> 1, $t3 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 2892 $t0 on Line 847

Clock Cycle 6496:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 6497:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 6498:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 6499:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 6500:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 6501:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 6502:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 6503:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 6504:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 964 8828 on Line 844

Clock Cycle 6505:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started lw 844 $t1 on Line 845
Completed 1/2

Clock Cycle 6506:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 844 $t1 on Line 845

Clock Cycle 6507:
$t0 -> 1, $t3 -> 1, 
Started lw 3748 $t3 on Line 846
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6508:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 6509:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 6510:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 6511:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 6512:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 6513:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 6514:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 6515:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 6516:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 964 = 8828

Clock Cycle 6517:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 6518:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 6519:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 6520:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 6521:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 6522:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 6523:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 6524:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 6525:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 6526:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 6527:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 6528:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 992
Finished Instruction lw 3748 $t3 on Line 846

Clock Cycle 6529:
$t0 -> 1, 
Started lw 2892 $t0 on Line 847
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 6530:
$t0 -> 1, 
Completed 2/12

Clock Cycle 6531:
$t0 -> 1, 
Completed 3/12

Clock Cycle 6532:
$t0 -> 1, 
Completed 4/12

Clock Cycle 6533:
$t0 -> 1, 
Completed 5/12

Clock Cycle 6534:
$t0 -> 1, 
Completed 6/12

Clock Cycle 6535:
$t0 -> 1, 
Completed 7/12

Clock Cycle 6536:
$t0 -> 1, 
Completed 8/12

Clock Cycle 6537:
$t0 -> 1, 
Completed 9/12

Clock Cycle 6538:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6539:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6540:
$t0 -> 1, 
Completed 12/12
$t0 = 5888
Finished Instruction lw 2892 $t0 on Line 847

Clock Cycle 6541:
addi
addi$t0,$t0,1776
$t0 = 7664

Clock Cycle 6542:
lw
DRAM Request(Read) Issued for lw 1368 $t1 on Line 849

Clock Cycle 6543:
$t1 -> 1, 
Started lw 1368 $t1 on Line 849
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6544:
$t1 -> 1, 
Completed 2/12

Clock Cycle 6545:
$t1 -> 1, 
Completed 3/12

Clock Cycle 6546:
$t1 -> 1, 
Completed 4/12

Clock Cycle 6547:
$t1 -> 1, 
Completed 5/12

Clock Cycle 6548:
$t1 -> 1, 
Completed 6/12

Clock Cycle 6549:
$t1 -> 1, 
Completed 7/12

Clock Cycle 6550:
$t1 -> 1, 
Completed 8/12

Clock Cycle 6551:
$t1 -> 1, 
Completed 9/12

Clock Cycle 6552:
$t1 -> 1, 
Completed 10/12

Clock Cycle 6553:
$t1 -> 1, 
Completed 11/12

Clock Cycle 6554:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 1368 $t1 on Line 849

Clock Cycle 6555:
addi
addi$t3,$t1,1424
$t3 = 1424

Clock Cycle 6556:
sw
DRAM Request(Write) Issued for sw 2072 7664 on Line 851

Clock Cycle 6557:

Started sw 2072 7664 on Line 851
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3556 0 on Line 852

Clock Cycle 6558:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2428 7664 on Line 853

Clock Cycle 6559:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 168 7664 on Line 854

Clock Cycle 6560:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 3244 0 on Line 855

Clock Cycle 6561:

Completed 5/12
addi
addi$t4,$t1,1640
$t4 = 1640

Clock Cycle 6562:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 2336 $t2 on Line 857

Clock Cycle 6563:
$t2 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 120 1424 on Line 858

Clock Cycle 6564:
$t2 -> 1, 
Completed 8/12
lw
DRAM Request(Read) Issued for lw 3752 $t0 on Line 859

Clock Cycle 6565:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 6566:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 6567:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 6568:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 2072 7664 on Line 851

Clock Cycle 6569:
$t0 -> 1, $t2 -> 1, 
Started sw 2428 7664 on Line 853
Completed 1/2

Clock Cycle 6570:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 2428 7664 on Line 853

Clock Cycle 6571:
$t0 -> 1, $t2 -> 1, 
Started lw 2336 $t2 on Line 857
Completed 1/2

Clock Cycle 6572:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2336 $t2 on Line 857

Clock Cycle 6573:
$t0 -> 1, 
Started sw 3556 0 on Line 852
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6574:
$t0 -> 1, 
Completed 2/22

Clock Cycle 6575:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6576:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6577:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6578:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6579:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6580:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6581:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6582:
$t0 -> 1, 
Completed 10/22
Memory at 2072 = 7664
Memory at 2428 = 7664

Clock Cycle 6583:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6584:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6585:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6586:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6587:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6588:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6589:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6590:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6591:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6592:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6593:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6594:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3556 0 on Line 852

Clock Cycle 6595:
$t0 -> 1, 
Started sw 3244 0 on Line 855
Completed 1/2

Clock Cycle 6596:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 3244 0 on Line 855

Clock Cycle 6597:
$t0 -> 1, 
Started lw 3752 $t0 on Line 859
Completed 1/2

Clock Cycle 6598:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3752 $t0 on Line 859

Clock Cycle 6599:

Started sw 168 7664 on Line 854
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1156 $t0 on Line 860

Clock Cycle 6600:
$t0 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 328 $t4 on Line 861

Clock Cycle 6601:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 6602:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 6603:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6604:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6605:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6606:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6607:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6608:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 6609:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6610:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6611:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6612:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6613:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6614:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6615:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6616:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6617:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6618:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6619:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6620:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 168 7664 on Line 854

Clock Cycle 6621:
$t0 -> 1, $t4 -> 1, 
Started sw 120 1424 on Line 858
Completed 1/2

Clock Cycle 6622:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 120 1424 on Line 858

Clock Cycle 6623:
$t0 -> 1, $t4 -> 1, 
Started lw 328 $t4 on Line 861
Completed 1/2

Clock Cycle 6624:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 328 $t4 on Line 861

Clock Cycle 6625:
$t0 -> 1, 
Started lw 1156 $t0 on Line 860
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6626:
$t0 -> 1, 
Completed 2/22

Clock Cycle 6627:
$t0 -> 1, 
Completed 3/22

Clock Cycle 6628:
$t0 -> 1, 
Completed 4/22

Clock Cycle 6629:
$t0 -> 1, 
Completed 5/22

Clock Cycle 6630:
$t0 -> 1, 
Completed 6/22

Clock Cycle 6631:
$t0 -> 1, 
Completed 7/22

Clock Cycle 6632:
$t0 -> 1, 
Completed 8/22

Clock Cycle 6633:
$t0 -> 1, 
Completed 9/22

Clock Cycle 6634:
$t0 -> 1, 
Completed 10/22
Memory at 120 = 1424
Memory at 168 = 7664

Clock Cycle 6635:
$t0 -> 1, 
Completed 11/22

Clock Cycle 6636:
$t0 -> 1, 
Completed 12/22

Clock Cycle 6637:
$t0 -> 1, 
Completed 13/22

Clock Cycle 6638:
$t0 -> 1, 
Completed 14/22

Clock Cycle 6639:
$t0 -> 1, 
Completed 15/22

Clock Cycle 6640:
$t0 -> 1, 
Completed 16/22

Clock Cycle 6641:
$t0 -> 1, 
Completed 17/22

Clock Cycle 6642:
$t0 -> 1, 
Completed 18/22

Clock Cycle 6643:
$t0 -> 1, 
Completed 19/22

Clock Cycle 6644:
$t0 -> 1, 
Completed 20/22

Clock Cycle 6645:
$t0 -> 1, 
Completed 21/22

Clock Cycle 6646:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1156 $t0 on Line 860

Clock Cycle 6647:
sw
DRAM Request(Write) Issued for sw 1940 0 on Line 862

Clock Cycle 6648:

Started sw 1940 0 on Line 862
Completed 1/2
sw
DRAM Request(Write) Issued for sw 652 1424 on Line 863

Clock Cycle 6649:

Completed 2/2
Finished Instruction sw 1940 0 on Line 862
sw
DRAM Request(Write) Issued for sw 388 0 on Line 864

Clock Cycle 6650:

Started sw 652 1424 on Line 863
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t1,$t0,3144
$t1 = 3144

Clock Cycle 6651:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 2168 $t0 on Line 866

Clock Cycle 6652:
$t0 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 2888 3144 on Line 867

Clock Cycle 6653:
$t0 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 3900 $t1 on Line 868

Clock Cycle 6654:
$t0 -> 1, $t1 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 2180 $t2 on Line 869

Clock Cycle 6655:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/22
addi
addi$t3,$t3,3876
$t3 = 5300

Clock Cycle 6656:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 2220 $t4 on Line 871

Clock Cycle 6657:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6658:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6659:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 6660:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6661:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6662:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6663:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6664:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6665:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6666:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6667:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6668:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6669:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6670:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6671:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 652 1424 on Line 863

Clock Cycle 6672:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 388 0 on Line 864
Completed 1/2

Clock Cycle 6673:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 388 0 on Line 864

Clock Cycle 6674:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 2168 $t0 on Line 866
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6675:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 6676:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 6677:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 6678:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6679:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6680:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6681:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6682:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6683:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 652 = 1424

Clock Cycle 6684:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6685:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6686:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6687:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6688:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6689:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6690:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6691:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6692:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6693:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6694:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6695:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2168 $t0 on Line 866

Clock Cycle 6696:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 2888 3144 on Line 867
Completed 1/2

Clock Cycle 6697:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2888 3144 on Line 867

Clock Cycle 6698:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 2180 $t2 on Line 869
Completed 1/2

Clock Cycle 6699:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t2 = 4412
Finished Instruction lw 2180 $t2 on Line 869

Clock Cycle 6700:
$t1 -> 1, $t4 -> 1, 
Started lw 2220 $t4 on Line 871
Completed 1/2

Clock Cycle 6701:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2220 $t4 on Line 871

Clock Cycle 6702:
$t1 -> 1, 
Started lw 3900 $t1 on Line 868
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6703:
$t1 -> 1, 
Completed 2/22

Clock Cycle 6704:
$t1 -> 1, 
Completed 3/22

Clock Cycle 6705:
$t1 -> 1, 
Completed 4/22

Clock Cycle 6706:
$t1 -> 1, 
Completed 5/22

Clock Cycle 6707:
$t1 -> 1, 
Completed 6/22

Clock Cycle 6708:
$t1 -> 1, 
Completed 7/22

Clock Cycle 6709:
$t1 -> 1, 
Completed 8/22

Clock Cycle 6710:
$t1 -> 1, 
Completed 9/22

Clock Cycle 6711:
$t1 -> 1, 
Completed 10/22
Memory at 2888 = 3144

Clock Cycle 6712:
$t1 -> 1, 
Completed 11/22

Clock Cycle 6713:
$t1 -> 1, 
Completed 12/22

Clock Cycle 6714:
$t1 -> 1, 
Completed 13/22

Clock Cycle 6715:
$t1 -> 1, 
Completed 14/22

Clock Cycle 6716:
$t1 -> 1, 
Completed 15/22

Clock Cycle 6717:
$t1 -> 1, 
Completed 16/22

Clock Cycle 6718:
$t1 -> 1, 
Completed 17/22

Clock Cycle 6719:
$t1 -> 1, 
Completed 18/22

Clock Cycle 6720:
$t1 -> 1, 
Completed 19/22

Clock Cycle 6721:
$t1 -> 1, 
Completed 20/22

Clock Cycle 6722:
$t1 -> 1, 
Completed 21/22

Clock Cycle 6723:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3900 $t1 on Line 868

Clock Cycle 6724:
lw
DRAM Request(Read) Issued for lw 3344 $t1 on Line 872

Clock Cycle 6725:
$t1 -> 1, 
Started lw 3344 $t1 on Line 872
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1864 $t0 on Line 873

Clock Cycle 6726:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3344 $t1 on Line 872
sw
DRAM Request(Write) Issued for sw 1876 5300 on Line 874

Clock Cycle 6727:
$t0 -> 1, 
Started lw 1864 $t0 on Line 873
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2332 0 on Line 875

Clock Cycle 6728:
$t0 -> 1, 
Completed 2/12

Clock Cycle 6729:
$t0 -> 1, 
Completed 3/12

Clock Cycle 6730:
$t0 -> 1, 
Completed 4/12

Clock Cycle 6731:
$t0 -> 1, 
Completed 5/12

Clock Cycle 6732:
$t0 -> 1, 
Completed 6/12

Clock Cycle 6733:
$t0 -> 1, 
Completed 7/12

Clock Cycle 6734:
$t0 -> 1, 
Completed 8/12

Clock Cycle 6735:
$t0 -> 1, 
Completed 9/12

Clock Cycle 6736:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6737:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6738:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1864 $t0 on Line 873

Clock Cycle 6739:

Started sw 1876 5300 on Line 874
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3788 $t0 on Line 876

Clock Cycle 6740:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1876 5300 on Line 874
addi
addi$t3,$t4,2804
$t3 = 2804

Clock Cycle 6741:
$t0 -> 1, 
Started sw 2332 0 on Line 875
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3504 0 on Line 878

Clock Cycle 6742:
$t0 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 2556 $t1 on Line 879

Clock Cycle 6743:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 6744:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 6745:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 6746:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 6747:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 6748:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 6749:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 6750:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 1876 = 5300

Clock Cycle 6751:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 6752:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 6753:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 6754:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 6755:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 6756:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 6757:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 6758:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 6759:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 6760:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 6761:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 6762:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 2332 0 on Line 875

Clock Cycle 6763:
$t0 -> 1, $t1 -> 1, 
Started lw 2556 $t1 on Line 879
Completed 1/2

Clock Cycle 6764:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2556 $t1 on Line 879

Clock Cycle 6765:
$t0 -> 1, 
Started lw 3788 $t0 on Line 876
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 116 $t1 on Line 880

Clock Cycle 6766:
$t0 -> 1, $t1 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 3480 0 on Line 881

Clock Cycle 6767:
$t0 -> 1, $t1 -> 1, 
Completed 3/22
addi
addi$t4,$t3,3740
$t4 = 6544

Clock Cycle 6768:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 6769:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 6770:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 6771:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 6772:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 6773:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 6774:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 6775:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 6776:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 6777:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 6778:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 6779:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 6780:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 6781:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 6782:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 6783:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 6784:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 6785:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 6786:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3788 $t0 on Line 876

Clock Cycle 6787:
$t1 -> 1, 
Started sw 3504 0 on Line 878
Completed 1/2

Clock Cycle 6788:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3504 0 on Line 878

Clock Cycle 6789:
$t1 -> 1, 
Started sw 3480 0 on Line 881
Completed 1/2

Clock Cycle 6790:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3480 0 on Line 881

Clock Cycle 6791:
$t1 -> 1, 
Started lw 116 $t1 on Line 880
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6792:
$t1 -> 1, 
Completed 2/22

Clock Cycle 6793:
$t1 -> 1, 
Completed 3/22

Clock Cycle 6794:
$t1 -> 1, 
Completed 4/22

Clock Cycle 6795:
$t1 -> 1, 
Completed 5/22

Clock Cycle 6796:
$t1 -> 1, 
Completed 6/22

Clock Cycle 6797:
$t1 -> 1, 
Completed 7/22

Clock Cycle 6798:
$t1 -> 1, 
Completed 8/22

Clock Cycle 6799:
$t1 -> 1, 
Completed 9/22

Clock Cycle 6800:
$t1 -> 1, 
Completed 10/22

Clock Cycle 6801:
$t1 -> 1, 
Completed 11/22

Clock Cycle 6802:
$t1 -> 1, 
Completed 12/22

Clock Cycle 6803:
$t1 -> 1, 
Completed 13/22

Clock Cycle 6804:
$t1 -> 1, 
Completed 14/22

Clock Cycle 6805:
$t1 -> 1, 
Completed 15/22

Clock Cycle 6806:
$t1 -> 1, 
Completed 16/22

Clock Cycle 6807:
$t1 -> 1, 
Completed 17/22

Clock Cycle 6808:
$t1 -> 1, 
Completed 18/22

Clock Cycle 6809:
$t1 -> 1, 
Completed 19/22

Clock Cycle 6810:
$t1 -> 1, 
Completed 20/22

Clock Cycle 6811:
$t1 -> 1, 
Completed 21/22

Clock Cycle 6812:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 116 $t1 on Line 880

Clock Cycle 6813:
lw
DRAM Request(Read) Issued for lw 1168 $t1 on Line 883

Clock Cycle 6814:
$t1 -> 1, 
Started lw 1168 $t1 on Line 883
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2984 2804 on Line 884

Clock Cycle 6815:
$t1 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 2508 6544 on Line 885

Clock Cycle 6816:
$t1 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 3028 $t0 on Line 886

Clock Cycle 6817:
$t0 -> 1, $t1 -> 1, 
Completed 4/12
addi
addi$t4,$t2,3752
$t4 = 8164

Clock Cycle 6818:
$t0 -> 1, $t1 -> 1, 
Completed 5/12

Clock Cycle 6819:
$t0 -> 1, $t1 -> 1, 
Completed 6/12

Clock Cycle 6820:
$t0 -> 1, $t1 -> 1, 
Completed 7/12

Clock Cycle 6821:
$t0 -> 1, $t1 -> 1, 
Completed 8/12

Clock Cycle 6822:
$t0 -> 1, $t1 -> 1, 
Completed 9/12

Clock Cycle 6823:
$t0 -> 1, $t1 -> 1, 
Completed 10/12

Clock Cycle 6824:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 6825:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 1168 $t1 on Line 883

Clock Cycle 6826:
$t0 -> 1, 
Started sw 2984 2804 on Line 884
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 6827:
$t0 -> 1, 
Completed 2/12

Clock Cycle 6828:
$t0 -> 1, 
Completed 3/12

Clock Cycle 6829:
$t0 -> 1, 
Completed 4/12

Clock Cycle 6830:
$t0 -> 1, 
Completed 5/12

Clock Cycle 6831:
$t0 -> 1, 
Completed 6/12

Clock Cycle 6832:
$t0 -> 1, 
Completed 7/12

Clock Cycle 6833:
$t0 -> 1, 
Completed 8/12

Clock Cycle 6834:
$t0 -> 1, 
Completed 9/12

Clock Cycle 6835:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6836:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6837:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 2984 2804 on Line 884

Clock Cycle 6838:
$t0 -> 1, 
Started sw 2508 6544 on Line 885
Completed 1/2

Clock Cycle 6839:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2508 6544 on Line 885

Clock Cycle 6840:
$t0 -> 1, 
Started lw 3028 $t0 on Line 886
Completed 1/2

Clock Cycle 6841:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3028 $t0 on Line 886

Clock Cycle 6842:
sw
DRAM Request(Write) Issued for sw 1540 0 on Line 888

Clock Cycle 6843:

Started sw 1540 0 on Line 888
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t3,$t3,3076
$t3 = 5880

Clock Cycle 6844:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3456 $t1 on Line 890

Clock Cycle 6845:
$t1 -> 1, 
Completed 3/22
addi
addi$t2,$t4,128
$t2 = 8292

Clock Cycle 6846:
$t1 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 920 $t0 on Line 892

Clock Cycle 6847:
$t0 -> 1, $t1 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 2052 5880 on Line 893

Clock Cycle 6848:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 6849:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 6850:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 6851:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 6852:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 2508 = 6544
Memory at 2984 = 2804

Clock Cycle 6853:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 6854:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 6855:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 6856:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 6857:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 6858:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 6859:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 6860:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 6861:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 6862:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 6863:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 6864:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 1540 0 on Line 888

Clock Cycle 6865:
$t0 -> 1, $t1 -> 1, 
Started lw 3456 $t1 on Line 890
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6866:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 6867:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 6868:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 6869:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 6870:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 6871:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 6872:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 6873:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 6874:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 6875:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 6876:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 6877:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 6878:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 6879:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 6880:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 6881:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 6882:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 6883:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 6884:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 6885:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 6886:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3456 $t1 on Line 890

Clock Cycle 6887:
$t0 -> 1, 
Started lw 920 $t0 on Line 892
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 6888:
$t0 -> 1, 
Completed 2/12

Clock Cycle 6889:
$t0 -> 1, 
Completed 3/12

Clock Cycle 6890:
$t0 -> 1, 
Completed 4/12

Clock Cycle 6891:
$t0 -> 1, 
Completed 5/12

Clock Cycle 6892:
$t0 -> 1, 
Completed 6/12

Clock Cycle 6893:
$t0 -> 1, 
Completed 7/12

Clock Cycle 6894:
$t0 -> 1, 
Completed 8/12

Clock Cycle 6895:
$t0 -> 1, 
Completed 9/12

Clock Cycle 6896:
$t0 -> 1, 
Completed 10/12

Clock Cycle 6897:
$t0 -> 1, 
Completed 11/12

Clock Cycle 6898:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 920 $t0 on Line 892

Clock Cycle 6899:

Started sw 2052 5880 on Line 893
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3188 0 on Line 894

Clock Cycle 6900:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 3324 0 on Line 895

Clock Cycle 6901:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 636 $t3 on Line 896

Clock Cycle 6902:
$t3 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 3392 $t4 on Line 897

Clock Cycle 6903:
$t3 -> 1, $t4 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 3984 $t0 on Line 898

Clock Cycle 6904:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 536 0 on Line 899

Clock Cycle 6905:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 3104 0 on Line 900

Clock Cycle 6906:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 6907:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 6908:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 6909:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 6910:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2052 5880 on Line 893

Clock Cycle 6911:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 3188 0 on Line 894
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6912:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 6913:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 6914:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 6915:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 6916:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 6917:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 6918:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 6919:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 6920:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2052 = 5880

Clock Cycle 6921:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 6922:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 6923:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 6924:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 6925:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 6926:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 6927:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 6928:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 6929:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 6930:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 6931:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 6932:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3188 0 on Line 894

Clock Cycle 6933:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 3324 0 on Line 895
Completed 1/2

Clock Cycle 6934:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3324 0 on Line 895

Clock Cycle 6935:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 3392 $t4 on Line 897
Completed 1/2

Clock Cycle 6936:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3392 $t4 on Line 897

Clock Cycle 6937:
$t0 -> 1, $t3 -> 1, 
Started lw 3984 $t0 on Line 898
Completed 1/2

Clock Cycle 6938:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 1476
Finished Instruction lw 3984 $t0 on Line 898

Clock Cycle 6939:
$t3 -> 1, 
Started sw 3104 0 on Line 900
Completed 1/2

Clock Cycle 6940:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3104 0 on Line 900

Clock Cycle 6941:
$t3 -> 1, 
Started lw 636 $t3 on Line 896
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6942:
$t3 -> 1, 
Completed 2/22

Clock Cycle 6943:
$t3 -> 1, 
Completed 3/22

Clock Cycle 6944:
$t3 -> 1, 
Completed 4/22

Clock Cycle 6945:
$t3 -> 1, 
Completed 5/22

Clock Cycle 6946:
$t3 -> 1, 
Completed 6/22

Clock Cycle 6947:
$t3 -> 1, 
Completed 7/22

Clock Cycle 6948:
$t3 -> 1, 
Completed 8/22

Clock Cycle 6949:
$t3 -> 1, 
Completed 9/22

Clock Cycle 6950:
$t3 -> 1, 
Completed 10/22

Clock Cycle 6951:
$t3 -> 1, 
Completed 11/22

Clock Cycle 6952:
$t3 -> 1, 
Completed 12/22

Clock Cycle 6953:
$t3 -> 1, 
Completed 13/22

Clock Cycle 6954:
$t3 -> 1, 
Completed 14/22

Clock Cycle 6955:
$t3 -> 1, 
Completed 15/22

Clock Cycle 6956:
$t3 -> 1, 
Completed 16/22

Clock Cycle 6957:
$t3 -> 1, 
Completed 17/22

Clock Cycle 6958:
$t3 -> 1, 
Completed 18/22

Clock Cycle 6959:
$t3 -> 1, 
Completed 19/22

Clock Cycle 6960:
$t3 -> 1, 
Completed 20/22

Clock Cycle 6961:
$t3 -> 1, 
Completed 21/22

Clock Cycle 6962:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 636 $t3 on Line 896

Clock Cycle 6963:

Started sw 536 0 on Line 899
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3872 0 on Line 901

Clock Cycle 6964:

Completed 2/2
Finished Instruction sw 536 0 on Line 899
addi
addi$t2,$t0,304
$t2 = 1780

Clock Cycle 6965:

Started sw 3872 0 on Line 901
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t0,$t2,452
$t0 = 2232

Clock Cycle 6966:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 3224 0 on Line 904

Clock Cycle 6967:

Completed 3/22
addi
addi$t1,$t4,476
$t1 = 476

Clock Cycle 6968:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 3988 0 on Line 906

Clock Cycle 6969:

Completed 5/22
addi
addi$t0,$t1,2396
$t0 = 2872

Clock Cycle 6970:

Completed 6/22
sw
DRAM Request(Write) Issued for sw 2116 476 on Line 908

Clock Cycle 6971:

Completed 7/22
sw
DRAM Request(Write) Issued for sw 1240 1780 on Line 909

Clock Cycle 6972:

Completed 8/22
lw
DRAM Request(Read) Issued for lw 2200 $t2 on Line 910

Clock Cycle 6973:
$t2 -> 1, 
Completed 9/22

Clock Cycle 6974:
$t2 -> 1, 
Completed 10/22

Clock Cycle 6975:
$t2 -> 1, 
Completed 11/22

Clock Cycle 6976:
$t2 -> 1, 
Completed 12/22

Clock Cycle 6977:
$t2 -> 1, 
Completed 13/22

Clock Cycle 6978:
$t2 -> 1, 
Completed 14/22

Clock Cycle 6979:
$t2 -> 1, 
Completed 15/22

Clock Cycle 6980:
$t2 -> 1, 
Completed 16/22

Clock Cycle 6981:
$t2 -> 1, 
Completed 17/22

Clock Cycle 6982:
$t2 -> 1, 
Completed 18/22

Clock Cycle 6983:
$t2 -> 1, 
Completed 19/22

Clock Cycle 6984:
$t2 -> 1, 
Completed 20/22

Clock Cycle 6985:
$t2 -> 1, 
Completed 21/22

Clock Cycle 6986:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3872 0 on Line 901

Clock Cycle 6987:
$t2 -> 1, 
Started sw 3224 0 on Line 904
Completed 1/2

Clock Cycle 6988:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3224 0 on Line 904

Clock Cycle 6989:
$t2 -> 1, 
Started sw 3988 0 on Line 906
Completed 1/2

Clock Cycle 6990:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3988 0 on Line 906

Clock Cycle 6991:
$t2 -> 1, 
Started sw 2116 476 on Line 908
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6992:
$t2 -> 1, 
Completed 2/22

Clock Cycle 6993:
$t2 -> 1, 
Completed 3/22

Clock Cycle 6994:
$t2 -> 1, 
Completed 4/22

Clock Cycle 6995:
$t2 -> 1, 
Completed 5/22

Clock Cycle 6996:
$t2 -> 1, 
Completed 6/22

Clock Cycle 6997:
$t2 -> 1, 
Completed 7/22

Clock Cycle 6998:
$t2 -> 1, 
Completed 8/22

Clock Cycle 6999:
$t2 -> 1, 
Completed 9/22

Clock Cycle 7000:
$t2 -> 1, 
Completed 10/22
Memory at 3872 = 0

Clock Cycle 7001:
$t2 -> 1, 
Completed 11/22

Clock Cycle 7002:
$t2 -> 1, 
Completed 12/22

Clock Cycle 7003:
$t2 -> 1, 
Completed 13/22

Clock Cycle 7004:
$t2 -> 1, 
Completed 14/22

Clock Cycle 7005:
$t2 -> 1, 
Completed 15/22

Clock Cycle 7006:
$t2 -> 1, 
Completed 16/22

Clock Cycle 7007:
$t2 -> 1, 
Completed 17/22

Clock Cycle 7008:
$t2 -> 1, 
Completed 18/22

Clock Cycle 7009:
$t2 -> 1, 
Completed 19/22

Clock Cycle 7010:
$t2 -> 1, 
Completed 20/22

Clock Cycle 7011:
$t2 -> 1, 
Completed 21/22

Clock Cycle 7012:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2116 476 on Line 908

Clock Cycle 7013:
$t2 -> 1, 
Started lw 2200 $t2 on Line 910
Completed 1/2

Clock Cycle 7014:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2200 $t2 on Line 910

Clock Cycle 7015:

Started sw 1240 1780 on Line 909
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t0,$t2,3928
$t0 = 3928

Clock Cycle 7016:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 872 $t1 on Line 912

Clock Cycle 7017:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7018:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7019:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7020:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7021:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7022:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7023:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7024:
$t1 -> 1, 
Completed 10/22
Memory at 2116 = 476

Clock Cycle 7025:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7026:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7027:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7028:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7029:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7030:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7031:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7032:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7033:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7034:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7035:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7036:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 1240 1780 on Line 909

Clock Cycle 7037:
$t1 -> 1, 
Started lw 872 $t1 on Line 912
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7038:
$t1 -> 1, 
Completed 2/22

Clock Cycle 7039:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7040:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7041:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7042:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7043:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7044:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7045:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7046:
$t1 -> 1, 
Completed 10/22
Memory at 1240 = 1780

Clock Cycle 7047:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7048:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7049:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7050:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7051:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7052:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7053:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7054:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7055:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7056:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7057:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7058:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 872 $t1 on Line 912

Clock Cycle 7059:
addi
addi$t1,$t3,2452
$t1 = 2452

Clock Cycle 7060:
lw
DRAM Request(Read) Issued for lw 2132 $t3 on Line 914

Clock Cycle 7061:
$t3 -> 1, 
Started lw 2132 $t3 on Line 914
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t1,$t1,1616
$t1 = 4068

Clock Cycle 7062:
$t3 -> 1, 
Completed 2/12
addi
addi$t1,$t0,2176
$t1 = 6104

Clock Cycle 7063:
$t3 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1176 0 on Line 917

Clock Cycle 7064:
$t3 -> 1, 
Completed 4/12

Clock Cycle 7065:
$t3 -> 1, 
Completed 5/12

Clock Cycle 7066:
$t3 -> 1, 
Completed 6/12

Clock Cycle 7067:
$t3 -> 1, 
Completed 7/12

Clock Cycle 7068:
$t3 -> 1, 
Completed 8/12

Clock Cycle 7069:
$t3 -> 1, 
Completed 9/12

Clock Cycle 7070:
$t3 -> 1, 
Completed 10/12

Clock Cycle 7071:
$t3 -> 1, 
Completed 11/12

Clock Cycle 7072:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2132 $t3 on Line 914

Clock Cycle 7073:

Started sw 1176 0 on Line 917
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 952 $t3 on Line 918

Clock Cycle 7074:
$t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1928 3928 on Line 919

Clock Cycle 7075:
$t3 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 816 $t0 on Line 920

Clock Cycle 7076:
$t0 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 7077:
$t0 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 7078:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 7079:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 7080:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 7081:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 7082:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 7083:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 7084:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 1176 0 on Line 917

Clock Cycle 7085:
$t0 -> 1, $t3 -> 1, 
Started sw 1928 3928 on Line 919
Completed 1/2

Clock Cycle 7086:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1928 3928 on Line 919

Clock Cycle 7087:
$t0 -> 1, $t3 -> 1, 
Started lw 952 $t3 on Line 918
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7088:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 7089:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 7090:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 7091:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 7092:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 7093:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 7094:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 7095:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 7096:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1928 = 3928

Clock Cycle 7097:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 7098:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 7099:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 7100:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 7101:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 7102:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 7103:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 7104:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 7105:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 7106:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 7107:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 7108:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 952 $t3 on Line 918

Clock Cycle 7109:
$t0 -> 1, 
Started lw 816 $t0 on Line 920
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1968 0 on Line 921

Clock Cycle 7110:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 816 $t0 on Line 920
sw
DRAM Request(Write) Issued for sw 2008 0 on Line 922

Clock Cycle 7111:

Started sw 1968 0 on Line 921
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1456 0 on Line 923

Clock Cycle 7112:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 324 0 on Line 924

Clock Cycle 7113:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 2352 0 on Line 925

Clock Cycle 7114:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 3968 0 on Line 926

Clock Cycle 7115:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 1356 0 on Line 927

Clock Cycle 7116:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 1604 $t0 on Line 928

Clock Cycle 7117:
$t0 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 2856 $t4 on Line 929

Clock Cycle 7118:
$t0 -> 1, $t4 -> 1, 
Completed 8/12
lw
DRAM Request(Read) Issued for lw 3908 $t3 on Line 930

Clock Cycle 7119:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 7120:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 7121:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 7122:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1968 0 on Line 921

Clock Cycle 7123:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 2008 0 on Line 922
Completed 1/2

Clock Cycle 7124:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2008 0 on Line 922

Clock Cycle 7125:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 1456 0 on Line 923
Completed 1/2

Clock Cycle 7126:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1456 0 on Line 923

Clock Cycle 7127:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 1356 0 on Line 927
Completed 1/2

Clock Cycle 7128:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1356 0 on Line 927

Clock Cycle 7129:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 1604 $t0 on Line 928
Completed 1/2

Clock Cycle 7130:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1604 $t0 on Line 928

Clock Cycle 7131:
$t3 -> 1, $t4 -> 1, 
Started sw 324 0 on Line 924
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7132:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 7133:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 7134:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 7135:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 7136:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 7137:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 7138:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 7139:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 7140:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1456 = 0

Clock Cycle 7141:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 7142:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 7143:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 7144:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 7145:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 7146:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 7147:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 7148:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 7149:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 7150:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 7151:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 7152:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 324 0 on Line 924

Clock Cycle 7153:
$t3 -> 1, $t4 -> 1, 
Started sw 2352 0 on Line 925
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7154:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 7155:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 7156:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 7157:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 7158:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 7159:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 7160:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 7161:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 7162:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 7163:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 7164:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 7165:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 7166:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 7167:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 7168:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 7169:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 7170:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 7171:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 7172:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 7173:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 7174:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2352 0 on Line 925

Clock Cycle 7175:
$t3 -> 1, $t4 -> 1, 
Started lw 2856 $t4 on Line 929
Completed 1/2

Clock Cycle 7176:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2856 $t4 on Line 929

Clock Cycle 7177:
$t3 -> 1, 
Started sw 3968 0 on Line 926
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7178:
$t3 -> 1, 
Completed 2/22

Clock Cycle 7179:
$t3 -> 1, 
Completed 3/22

Clock Cycle 7180:
$t3 -> 1, 
Completed 4/22

Clock Cycle 7181:
$t3 -> 1, 
Completed 5/22

Clock Cycle 7182:
$t3 -> 1, 
Completed 6/22

Clock Cycle 7183:
$t3 -> 1, 
Completed 7/22

Clock Cycle 7184:
$t3 -> 1, 
Completed 8/22

Clock Cycle 7185:
$t3 -> 1, 
Completed 9/22

Clock Cycle 7186:
$t3 -> 1, 
Completed 10/22

Clock Cycle 7187:
$t3 -> 1, 
Completed 11/22

Clock Cycle 7188:
$t3 -> 1, 
Completed 12/22

Clock Cycle 7189:
$t3 -> 1, 
Completed 13/22

Clock Cycle 7190:
$t3 -> 1, 
Completed 14/22

Clock Cycle 7191:
$t3 -> 1, 
Completed 15/22

Clock Cycle 7192:
$t3 -> 1, 
Completed 16/22

Clock Cycle 7193:
$t3 -> 1, 
Completed 17/22

Clock Cycle 7194:
$t3 -> 1, 
Completed 18/22

Clock Cycle 7195:
$t3 -> 1, 
Completed 19/22

Clock Cycle 7196:
$t3 -> 1, 
Completed 20/22

Clock Cycle 7197:
$t3 -> 1, 
Completed 21/22

Clock Cycle 7198:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3968 0 on Line 926

Clock Cycle 7199:
$t3 -> 1, 
Started lw 3908 $t3 on Line 930
Completed 1/2

Clock Cycle 7200:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3908 $t3 on Line 930

Clock Cycle 7201:
addi
addi$t4,$t3,700
$t4 = 700

Clock Cycle 7202:
addi
addi$t0,$t4,1872
$t0 = 2572

Clock Cycle 7203:
sw
DRAM Request(Write) Issued for sw 1284 2572 on Line 933

Clock Cycle 7204:

Started sw 1284 2572 on Line 933
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3752 $t0 on Line 934

Clock Cycle 7205:
$t0 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 3856 $t3 on Line 935

Clock Cycle 7206:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 7207:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 7208:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 7209:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 7210:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 7211:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 7212:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 7213:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 7214:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 7215:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 7216:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 7217:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 7218:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 7219:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 7220:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 7221:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 7222:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 7223:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 7224:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 7225:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1284 2572 on Line 933

Clock Cycle 7226:
$t0 -> 1, $t3 -> 1, 
Started lw 3752 $t0 on Line 934
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7227:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 7228:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 7229:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 7230:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 7231:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 7232:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 7233:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 7234:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 7235:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1284 = 2572

Clock Cycle 7236:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 7237:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 7238:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 7239:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 7240:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 7241:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 7242:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 7243:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 7244:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 7245:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 7246:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 7247:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3752 $t0 on Line 934

Clock Cycle 7248:
$t3 -> 1, 
Started lw 3856 $t3 on Line 935
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3096 0 on Line 936

Clock Cycle 7249:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3856 $t3 on Line 935
lw
DRAM Request(Read) Issued for lw 976 $t1 on Line 937

Clock Cycle 7250:
$t1 -> 1, 
Started sw 3096 0 on Line 936
Completed 1/2
addi
addi$t4,$t4,916
$t4 = 1616

Clock Cycle 7251:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3096 0 on Line 936
lw
DRAM Request(Read) Issued for lw 3616 $t3 on Line 939

Clock Cycle 7252:
$t1 -> 1, $t3 -> 1, 
Started lw 976 $t1 on Line 937
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3020 $t2 on Line 940

Clock Cycle 7253:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 7254:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 7255:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 7256:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 7257:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 7258:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 7259:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 7260:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 7261:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 7262:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 7263:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 7264:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 7265:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 7266:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 7267:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 7268:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 7269:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 7270:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 7271:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 7272:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 7273:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 976 $t1 on Line 937

Clock Cycle 7274:
$t2 -> 1, $t3 -> 1, 
Started lw 3616 $t3 on Line 939
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3396 0 on Line 941

Clock Cycle 7275:
$t2 -> 1, $t3 -> 1, 
Completed 2/12

Clock Cycle 7276:
$t2 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 7277:
$t2 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 7278:
$t2 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 7279:
$t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 7280:
$t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 7281:
$t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 7282:
$t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 7283:
$t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 7284:
$t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 7285:
$t2 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 3616 $t3 on Line 939

Clock Cycle 7286:
$t2 -> 1, 
Started sw 3396 0 on Line 941
Completed 1/2
addi
addi$t4,$t3,668
$t4 = 668

Clock Cycle 7287:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3396 0 on Line 941
addi
addi$t3,$t1,2264
$t3 = 2264

Clock Cycle 7288:
$t2 -> 1, 
Started lw 3020 $t2 on Line 940
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t1,$t1,2848
$t1 = 2848

Clock Cycle 7289:
$t2 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 628 $t1 on Line 945

Clock Cycle 7290:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 7291:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 7292:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 7293:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 7294:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 7295:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 7296:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 7297:
$t1 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 7298:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 7299:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 7300:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 7301:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 7302:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 7303:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 7304:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 7305:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 7306:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 7307:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 7308:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 7309:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 932
Finished Instruction lw 3020 $t2 on Line 940

Clock Cycle 7310:
$t1 -> 1, 
Started lw 628 $t1 on Line 945
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t3,$t2,3420
$t3 = 4352

Clock Cycle 7311:
$t1 -> 1, 
Completed 2/12

Clock Cycle 7312:
$t1 -> 1, 
Completed 3/12

Clock Cycle 7313:
$t1 -> 1, 
Completed 4/12

Clock Cycle 7314:
$t1 -> 1, 
Completed 5/12

Clock Cycle 7315:
$t1 -> 1, 
Completed 6/12

Clock Cycle 7316:
$t1 -> 1, 
Completed 7/12

Clock Cycle 7317:
$t1 -> 1, 
Completed 8/12

Clock Cycle 7318:
$t1 -> 1, 
Completed 9/12

Clock Cycle 7319:
$t1 -> 1, 
Completed 10/12

Clock Cycle 7320:
$t1 -> 1, 
Completed 11/12

Clock Cycle 7321:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 628 $t1 on Line 945

Clock Cycle 7322:
addi
addi$t2,$t1,672
$t2 = 672

Clock Cycle 7323:
addi
addi$t0,$t4,632
$t0 = 1300

Clock Cycle 7324:
lw
DRAM Request(Read) Issued for lw 1904 $t3 on Line 949

Clock Cycle 7325:
$t3 -> 1, 
Started lw 1904 $t3 on Line 949
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2460 672 on Line 950

Clock Cycle 7326:
$t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3424 0 on Line 951

Clock Cycle 7327:
$t3 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 3116 668 on Line 952

Clock Cycle 7328:
$t3 -> 1, 
Completed 4/12
addi
addi$t4,$t0,3072
$t4 = 4372

Clock Cycle 7329:
$t3 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 440 $t4 on Line 954

Clock Cycle 7330:
$t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 7331:
$t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 7332:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 7333:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 7334:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 7335:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 7336:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1904 $t3 on Line 949

Clock Cycle 7337:
$t4 -> 1, 
Started sw 2460 672 on Line 950
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 7338:
$t4 -> 1, 
Completed 2/12

Clock Cycle 7339:
$t4 -> 1, 
Completed 3/12

Clock Cycle 7340:
$t4 -> 1, 
Completed 4/12

Clock Cycle 7341:
$t4 -> 1, 
Completed 5/12

Clock Cycle 7342:
$t4 -> 1, 
Completed 6/12

Clock Cycle 7343:
$t4 -> 1, 
Completed 7/12

Clock Cycle 7344:
$t4 -> 1, 
Completed 8/12

Clock Cycle 7345:
$t4 -> 1, 
Completed 9/12

Clock Cycle 7346:
$t4 -> 1, 
Completed 10/12

Clock Cycle 7347:
$t4 -> 1, 
Completed 11/12

Clock Cycle 7348:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 2460 672 on Line 950

Clock Cycle 7349:
$t4 -> 1, 
Started sw 3424 0 on Line 951
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7350:
$t4 -> 1, 
Completed 2/22

Clock Cycle 7351:
$t4 -> 1, 
Completed 3/22

Clock Cycle 7352:
$t4 -> 1, 
Completed 4/22

Clock Cycle 7353:
$t4 -> 1, 
Completed 5/22

Clock Cycle 7354:
$t4 -> 1, 
Completed 6/22

Clock Cycle 7355:
$t4 -> 1, 
Completed 7/22

Clock Cycle 7356:
$t4 -> 1, 
Completed 8/22

Clock Cycle 7357:
$t4 -> 1, 
Completed 9/22

Clock Cycle 7358:
$t4 -> 1, 
Completed 10/22
Memory at 2460 = 672

Clock Cycle 7359:
$t4 -> 1, 
Completed 11/22

Clock Cycle 7360:
$t4 -> 1, 
Completed 12/22

Clock Cycle 7361:
$t4 -> 1, 
Completed 13/22

Clock Cycle 7362:
$t4 -> 1, 
Completed 14/22

Clock Cycle 7363:
$t4 -> 1, 
Completed 15/22

Clock Cycle 7364:
$t4 -> 1, 
Completed 16/22

Clock Cycle 7365:
$t4 -> 1, 
Completed 17/22

Clock Cycle 7366:
$t4 -> 1, 
Completed 18/22

Clock Cycle 7367:
$t4 -> 1, 
Completed 19/22

Clock Cycle 7368:
$t4 -> 1, 
Completed 20/22

Clock Cycle 7369:
$t4 -> 1, 
Completed 21/22

Clock Cycle 7370:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 3424 0 on Line 951

Clock Cycle 7371:
$t4 -> 1, 
Started sw 3116 668 on Line 952
Completed 1/2

Clock Cycle 7372:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3116 668 on Line 952

Clock Cycle 7373:
$t4 -> 1, 
Started lw 440 $t4 on Line 954
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7374:
$t4 -> 1, 
Completed 2/22

Clock Cycle 7375:
$t4 -> 1, 
Completed 3/22

Clock Cycle 7376:
$t4 -> 1, 
Completed 4/22

Clock Cycle 7377:
$t4 -> 1, 
Completed 5/22

Clock Cycle 7378:
$t4 -> 1, 
Completed 6/22

Clock Cycle 7379:
$t4 -> 1, 
Completed 7/22

Clock Cycle 7380:
$t4 -> 1, 
Completed 8/22

Clock Cycle 7381:
$t4 -> 1, 
Completed 9/22

Clock Cycle 7382:
$t4 -> 1, 
Completed 10/22
Memory at 3116 = 668

Clock Cycle 7383:
$t4 -> 1, 
Completed 11/22

Clock Cycle 7384:
$t4 -> 1, 
Completed 12/22

Clock Cycle 7385:
$t4 -> 1, 
Completed 13/22

Clock Cycle 7386:
$t4 -> 1, 
Completed 14/22

Clock Cycle 7387:
$t4 -> 1, 
Completed 15/22

Clock Cycle 7388:
$t4 -> 1, 
Completed 16/22

Clock Cycle 7389:
$t4 -> 1, 
Completed 17/22

Clock Cycle 7390:
$t4 -> 1, 
Completed 18/22

Clock Cycle 7391:
$t4 -> 1, 
Completed 19/22

Clock Cycle 7392:
$t4 -> 1, 
Completed 20/22

Clock Cycle 7393:
$t4 -> 1, 
Completed 21/22

Clock Cycle 7394:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 440 $t4 on Line 954

Clock Cycle 7395:
addi
addi$t1,$t4,3008
$t1 = 3008

Clock Cycle 7396:
sw
DRAM Request(Write) Issued for sw 2908 3008 on Line 956

Clock Cycle 7397:

Started sw 2908 3008 on Line 956
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2732 $t2 on Line 957

Clock Cycle 7398:
$t2 -> 1, 
Completed 2/12

Clock Cycle 7399:
$t2 -> 1, 
Completed 3/12

Clock Cycle 7400:
$t2 -> 1, 
Completed 4/12

Clock Cycle 7401:
$t2 -> 1, 
Completed 5/12

Clock Cycle 7402:
$t2 -> 1, 
Completed 6/12

Clock Cycle 7403:
$t2 -> 1, 
Completed 7/12

Clock Cycle 7404:
$t2 -> 1, 
Completed 8/12

Clock Cycle 7405:
$t2 -> 1, 
Completed 9/12

Clock Cycle 7406:
$t2 -> 1, 
Completed 10/12

Clock Cycle 7407:
$t2 -> 1, 
Completed 11/12

Clock Cycle 7408:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 2908 3008 on Line 956

Clock Cycle 7409:
$t2 -> 1, 
Started lw 2732 $t2 on Line 957
Completed 1/2

Clock Cycle 7410:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2732 $t2 on Line 957

Clock Cycle 7411:
addi
addi$t2,$t1,916
$t2 = 3924

Clock Cycle 7412:
addi
addi$t3,$t0,3228
$t3 = 4528

Clock Cycle 7413:
lw
DRAM Request(Read) Issued for lw 3832 $t4 on Line 960

Clock Cycle 7414:
$t4 -> 1, 
Started lw 3832 $t4 on Line 960
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2412 $t1 on Line 961

Clock Cycle 7415:
$t1 -> 1, $t4 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 2232 1300 on Line 962

Clock Cycle 7416:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 7417:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 7418:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 7419:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 7420:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 7421:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 7422:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 7423:
$t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2908 = 3008

Clock Cycle 7424:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 7425:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 7426:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 7427:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 7428:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 7429:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 7430:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 7431:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 7432:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 7433:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 7434:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 7435:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3832 $t4 on Line 960

Clock Cycle 7436:
$t1 -> 1, 
Started lw 2412 $t1 on Line 961
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 100 0 on Line 963

Clock Cycle 7437:
$t1 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1312 1300 on Line 964

Clock Cycle 7438:
$t1 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 3640 $t3 on Line 965

Clock Cycle 7439:
$t1 -> 1, $t3 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 2044 $t0 on Line 966

Clock Cycle 7440:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 7441:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 7442:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 7443:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 7444:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 7445:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 7446:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 7447:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2412 $t1 on Line 961

Clock Cycle 7448:
$t0 -> 1, $t3 -> 1, 
Started sw 2232 1300 on Line 962
Completed 1/2

Clock Cycle 7449:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 2232 1300 on Line 962

Clock Cycle 7450:
$t0 -> 1, $t3 -> 1, 
Started sw 100 0 on Line 963
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7451:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 7452:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 7453:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 7454:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 7455:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 7456:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 7457:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 7458:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 7459:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2232 = 1300

Clock Cycle 7460:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 7461:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 7462:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 7463:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 7464:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 7465:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 7466:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 7467:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 7468:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 7469:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 7470:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 7471:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 100 0 on Line 963

Clock Cycle 7472:
$t0 -> 1, $t3 -> 1, 
Started sw 1312 1300 on Line 964
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7473:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 7474:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 7475:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 7476:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 7477:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 7478:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 7479:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 7480:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 7481:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 7482:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 7483:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 7484:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 7485:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 7486:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 7487:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 7488:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 7489:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 7490:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 7491:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 7492:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 7493:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1312 1300 on Line 964

Clock Cycle 7494:
$t0 -> 1, $t3 -> 1, 
Started lw 2044 $t0 on Line 966
Completed 1/2

Clock Cycle 7495:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2044 $t0 on Line 966

Clock Cycle 7496:
$t3 -> 1, 
Started lw 3640 $t3 on Line 965
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7497:
$t3 -> 1, 
Completed 2/22

Clock Cycle 7498:
$t3 -> 1, 
Completed 3/22

Clock Cycle 7499:
$t3 -> 1, 
Completed 4/22

Clock Cycle 7500:
$t3 -> 1, 
Completed 5/22

Clock Cycle 7501:
$t3 -> 1, 
Completed 6/22

Clock Cycle 7502:
$t3 -> 1, 
Completed 7/22

Clock Cycle 7503:
$t3 -> 1, 
Completed 8/22

Clock Cycle 7504:
$t3 -> 1, 
Completed 9/22

Clock Cycle 7505:
$t3 -> 1, 
Completed 10/22
Memory at 1312 = 1300

Clock Cycle 7506:
$t3 -> 1, 
Completed 11/22

Clock Cycle 7507:
$t3 -> 1, 
Completed 12/22

Clock Cycle 7508:
$t3 -> 1, 
Completed 13/22

Clock Cycle 7509:
$t3 -> 1, 
Completed 14/22

Clock Cycle 7510:
$t3 -> 1, 
Completed 15/22

Clock Cycle 7511:
$t3 -> 1, 
Completed 16/22

Clock Cycle 7512:
$t3 -> 1, 
Completed 17/22

Clock Cycle 7513:
$t3 -> 1, 
Completed 18/22

Clock Cycle 7514:
$t3 -> 1, 
Completed 19/22

Clock Cycle 7515:
$t3 -> 1, 
Completed 20/22

Clock Cycle 7516:
$t3 -> 1, 
Completed 21/22

Clock Cycle 7517:
$t3 -> 1, 
Completed 22/22
$t3 = 5424
Finished Instruction lw 3640 $t3 on Line 965

Clock Cycle 7518:
lw
DRAM Request(Read) Issued for lw 3580 $t3 on Line 967

Clock Cycle 7519:
$t3 -> 1, 
Started lw 3580 $t3 on Line 967
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1536 0 on Line 968

Clock Cycle 7520:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3580 $t3 on Line 967
addi
addi$t1,$t4,1828
$t1 = 1828

Clock Cycle 7521:

Started sw 1536 0 on Line 968
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 472 3924 on Line 970

Clock Cycle 7522:

Completed 2/12
addi
addi$t4,$t4,340
$t4 = 340

Clock Cycle 7523:

Completed 3/12
addi
addi$t2,$t3,1684
$t2 = 1684

Clock Cycle 7524:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 3952 $t1 on Line 973

Clock Cycle 7525:
$t1 -> 1, 
Completed 5/12
addi
addi$t2,$t0,3424
$t2 = 3424

Clock Cycle 7526:
$t1 -> 1, 
Completed 6/12
addi
addi$t0,$t2,2800
$t0 = 6224

Clock Cycle 7527:
$t1 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 3392 340 on Line 976

Clock Cycle 7528:
$t1 -> 1, 
Completed 8/12
sw
DRAM Request(Write) Issued for sw 1108 3424 on Line 977

Clock Cycle 7529:
$t1 -> 1, 
Completed 9/12
lw
DRAM Request(Read) Issued for lw 1364 $t0 on Line 978

Clock Cycle 7530:
$t0 -> 1, $t1 -> 1, 
Completed 10/12
sw
DRAM Request(Write) Issued for sw 3988 3424 on Line 979

Clock Cycle 7531:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 7532:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
Finished Instruction sw 1536 0 on Line 968

Clock Cycle 7533:
$t0 -> 1, $t1 -> 1, 
Started sw 1108 3424 on Line 977
Completed 1/2

Clock Cycle 7534:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 1108 3424 on Line 977

Clock Cycle 7535:
$t0 -> 1, $t1 -> 1, 
Started lw 1364 $t0 on Line 978
Completed 1/2

Clock Cycle 7536:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1364 $t0 on Line 978

Clock Cycle 7537:
$t1 -> 1, 
Started sw 472 3924 on Line 970
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7538:
$t1 -> 1, 
Completed 2/22

Clock Cycle 7539:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7540:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7541:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7542:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7543:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7544:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7545:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7546:
$t1 -> 1, 
Completed 10/22
Memory at 1108 = 3424

Clock Cycle 7547:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7548:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7549:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7550:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7551:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7552:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7553:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7554:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7555:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7556:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7557:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7558:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 472 3924 on Line 970

Clock Cycle 7559:
$t1 -> 1, 
Started lw 3952 $t1 on Line 973
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7560:
$t1 -> 1, 
Completed 2/22

Clock Cycle 7561:
$t1 -> 1, 
Completed 3/22

Clock Cycle 7562:
$t1 -> 1, 
Completed 4/22

Clock Cycle 7563:
$t1 -> 1, 
Completed 5/22

Clock Cycle 7564:
$t1 -> 1, 
Completed 6/22

Clock Cycle 7565:
$t1 -> 1, 
Completed 7/22

Clock Cycle 7566:
$t1 -> 1, 
Completed 8/22

Clock Cycle 7567:
$t1 -> 1, 
Completed 9/22

Clock Cycle 7568:
$t1 -> 1, 
Completed 10/22
Memory at 472 = 3924

Clock Cycle 7569:
$t1 -> 1, 
Completed 11/22

Clock Cycle 7570:
$t1 -> 1, 
Completed 12/22

Clock Cycle 7571:
$t1 -> 1, 
Completed 13/22

Clock Cycle 7572:
$t1 -> 1, 
Completed 14/22

Clock Cycle 7573:
$t1 -> 1, 
Completed 15/22

Clock Cycle 7574:
$t1 -> 1, 
Completed 16/22

Clock Cycle 7575:
$t1 -> 1, 
Completed 17/22

Clock Cycle 7576:
$t1 -> 1, 
Completed 18/22

Clock Cycle 7577:
$t1 -> 1, 
Completed 19/22

Clock Cycle 7578:
$t1 -> 1, 
Completed 20/22

Clock Cycle 7579:
$t1 -> 1, 
Completed 21/22

Clock Cycle 7580:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3952 $t1 on Line 973

Clock Cycle 7581:

Started sw 3392 340 on Line 976
Completed 1/2
addi
addi$t1,$t4,2512
$t1 = 2852

Clock Cycle 7582:

Completed 2/2
Finished Instruction sw 3392 340 on Line 976
addi
addi$t1,$t4,3464
$t1 = 3804

Clock Cycle 7583:

Started sw 3988 3424 on Line 979
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1128 3424 on Line 982

Clock Cycle 7584:

Completed 2/2
Finished Instruction sw 3988 3424 on Line 979
sw
DRAM Request(Write) Issued for sw 2368 340 on Line 983

Clock Cycle 7585:

Started sw 1128 3424 on Line 982
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1260 $t3 on Line 984

Clock Cycle 7586:
$t3 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 3688 3804 on Line 985

Clock Cycle 7587:
$t3 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 2788 0 on Line 986

Clock Cycle 7588:
$t3 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 652 3424 on Line 987

Clock Cycle 7589:
$t3 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 2188 340 on Line 988

Clock Cycle 7590:
$t3 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 428 3804 on Line 989

Clock Cycle 7591:
$t3 -> 1, 
Completed 7/22

Clock Cycle 7592:
$t3 -> 1, 
Completed 8/22

Clock Cycle 7593:
$t3 -> 1, 
Completed 9/22

Clock Cycle 7594:
$t3 -> 1, 
Completed 10/22
Memory at 3392 = 340
Memory at 3988 = 3424

Clock Cycle 7595:
$t3 -> 1, 
Completed 11/22

Clock Cycle 7596:
$t3 -> 1, 
Completed 12/22

Clock Cycle 7597:
$t3 -> 1, 
Completed 13/22

Clock Cycle 7598:
$t3 -> 1, 
Completed 14/22

Clock Cycle 7599:
$t3 -> 1, 
Completed 15/22

Clock Cycle 7600:
$t3 -> 1, 
Completed 16/22

Clock Cycle 7601:
$t3 -> 1, 
Completed 17/22

Clock Cycle 7602:
$t3 -> 1, 
Completed 18/22

Clock Cycle 7603:
$t3 -> 1, 
Completed 19/22

Clock Cycle 7604:
$t3 -> 1, 
Completed 20/22

Clock Cycle 7605:
$t3 -> 1, 
Completed 21/22

Clock Cycle 7606:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1128 3424 on Line 982

Clock Cycle 7607:
$t3 -> 1, 
Started lw 1260 $t3 on Line 984
Completed 1/2

Clock Cycle 7608:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1260 $t3 on Line 984

Clock Cycle 7609:

Started sw 2368 340 on Line 983
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t3,$t2,1700
$t3 = 5124

Clock Cycle 7610:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 1476 $t2 on Line 991

Clock Cycle 7611:
$t2 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 3352 5124 on Line 992

Clock Cycle 7612:
$t2 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 1252 $t0 on Line 993

Clock Cycle 7613:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 7614:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 7615:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 7616:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 7617:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 7618:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1128 = 3424

Clock Cycle 7619:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 7620:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 7621:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 7622:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 7623:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 7624:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 7625:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 7626:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 7627:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 7628:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 7629:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 7630:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 2368 340 on Line 983

Clock Cycle 7631:
$t0 -> 1, $t2 -> 1, 
Started sw 2788 0 on Line 986
Completed 1/2

Clock Cycle 7632:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 2788 0 on Line 986

Clock Cycle 7633:
$t0 -> 1, $t2 -> 1, 
Started sw 2188 340 on Line 988
Completed 1/2

Clock Cycle 7634:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 2188 340 on Line 988

Clock Cycle 7635:
$t0 -> 1, $t2 -> 1, 
Started sw 3688 3804 on Line 985
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7636:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 7637:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 7638:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 7639:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 7640:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 7641:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 7642:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 7643:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 7644:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 2188 = 340
Memory at 2368 = 340

Clock Cycle 7645:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 7646:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 7647:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 7648:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 7649:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 7650:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 7651:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 7652:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 7653:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 7654:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 7655:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 7656:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 3688 3804 on Line 985

Clock Cycle 7657:
$t0 -> 1, $t2 -> 1, 
Started sw 3352 5124 on Line 992
Completed 1/2

Clock Cycle 7658:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 3352 5124 on Line 992

Clock Cycle 7659:
$t0 -> 1, $t2 -> 1, 
Started sw 652 3424 on Line 987
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7660:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 7661:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 7662:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 7663:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 7664:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 7665:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 7666:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 7667:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 7668:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 3352 = 5124
Memory at 3688 = 3804

Clock Cycle 7669:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 7670:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 7671:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 7672:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 7673:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 7674:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 7675:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 7676:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 7677:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 7678:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 7679:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 7680:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 652 3424 on Line 987

Clock Cycle 7681:
$t0 -> 1, $t2 -> 1, 
Started sw 428 3804 on Line 989
Completed 1/2

Clock Cycle 7682:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 428 3804 on Line 989

Clock Cycle 7683:
$t0 -> 1, $t2 -> 1, 
Started lw 1476 $t2 on Line 991
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7684:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 7685:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 7686:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 7687:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 7688:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 7689:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 7690:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 7691:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 7692:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 428 = 3804
Memory at 652 = 3424

Clock Cycle 7693:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 7694:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 7695:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 7696:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 7697:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 7698:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 7699:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 7700:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 7701:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 7702:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 7703:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 7704:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1476 $t2 on Line 991

Clock Cycle 7705:
$t0 -> 1, 
Started lw 1252 $t0 on Line 993
Completed 1/2

Clock Cycle 7706:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1252 $t0 on Line 993

Clock Cycle 7707:
lw
DRAM Request(Read) Issued for lw 3312 $t0 on Line 994

Clock Cycle 7708:
$t0 -> 1, 
Started lw 3312 $t0 on Line 994
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 7709:
$t0 -> 1, 
Completed 2/12

Clock Cycle 7710:
$t0 -> 1, 
Completed 3/12

Clock Cycle 7711:
$t0 -> 1, 
Completed 4/12

Clock Cycle 7712:
$t0 -> 1, 
Completed 5/12

Clock Cycle 7713:
$t0 -> 1, 
Completed 6/12

Clock Cycle 7714:
$t0 -> 1, 
Completed 7/12

Clock Cycle 7715:
$t0 -> 1, 
Completed 8/12

Clock Cycle 7716:
$t0 -> 1, 
Completed 9/12

Clock Cycle 7717:
$t0 -> 1, 
Completed 10/12

Clock Cycle 7718:
$t0 -> 1, 
Completed 11/12

Clock Cycle 7719:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3312 $t0 on Line 994

Clock Cycle 7720:
sw
DRAM Request(Write) Issued for sw 1800 0 on Line 995

Clock Cycle 7721:

Started sw 1800 0 on Line 995
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2572 $t0 on Line 996

Clock Cycle 7722:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3912 340 on Line 997

Clock Cycle 7723:
$t0 -> 1, 
Completed 3/12

Clock Cycle 7724:
$t0 -> 1, 
Completed 4/12

Clock Cycle 7725:
$t0 -> 1, 
Completed 5/12

Clock Cycle 7726:
$t0 -> 1, 
Completed 6/12

Clock Cycle 7727:
$t0 -> 1, 
Completed 7/12

Clock Cycle 7728:
$t0 -> 1, 
Completed 8/12

Clock Cycle 7729:
$t0 -> 1, 
Completed 9/12

Clock Cycle 7730:
$t0 -> 1, 
Completed 10/12

Clock Cycle 7731:
$t0 -> 1, 
Completed 11/12

Clock Cycle 7732:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 1800 0 on Line 995

Clock Cycle 7733:
$t0 -> 1, 
Started lw 2572 $t0 on Line 996
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7734:
$t0 -> 1, 
Completed 2/22

Clock Cycle 7735:
$t0 -> 1, 
Completed 3/22

Clock Cycle 7736:
$t0 -> 1, 
Completed 4/22

Clock Cycle 7737:
$t0 -> 1, 
Completed 5/22

Clock Cycle 7738:
$t0 -> 1, 
Completed 6/22

Clock Cycle 7739:
$t0 -> 1, 
Completed 7/22

Clock Cycle 7740:
$t0 -> 1, 
Completed 8/22

Clock Cycle 7741:
$t0 -> 1, 
Completed 9/22

Clock Cycle 7742:
$t0 -> 1, 
Completed 10/22

Clock Cycle 7743:
$t0 -> 1, 
Completed 11/22

Clock Cycle 7744:
$t0 -> 1, 
Completed 12/22

Clock Cycle 7745:
$t0 -> 1, 
Completed 13/22

Clock Cycle 7746:
$t0 -> 1, 
Completed 14/22

Clock Cycle 7747:
$t0 -> 1, 
Completed 15/22

Clock Cycle 7748:
$t0 -> 1, 
Completed 16/22

Clock Cycle 7749:
$t0 -> 1, 
Completed 17/22

Clock Cycle 7750:
$t0 -> 1, 
Completed 18/22

Clock Cycle 7751:
$t0 -> 1, 
Completed 19/22

Clock Cycle 7752:
$t0 -> 1, 
Completed 20/22

Clock Cycle 7753:
$t0 -> 1, 
Completed 21/22

Clock Cycle 7754:
$t0 -> 1, 
Completed 22/22
$t0 = 5316
Finished Instruction lw 2572 $t0 on Line 996

Clock Cycle 7755:

Started sw 3912 340 on Line 997
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2040 5316 on Line 998

Clock Cycle 7756:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 4 $t4 on Line 999

Clock Cycle 7757:
$t4 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 2704 $t1 on Line 1000

Clock Cycle 7758:
$t1 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 7759:
$t1 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 7760:
$t1 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 7761:
$t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 7762:
$t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 7763:
$t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 7764:
$t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 7765:
$t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 7766:
$t1 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 3912 340 on Line 997

Clock Cycle 7767:
$t1 -> 1, $t4 -> 1, 
Started sw 2040 5316 on Line 998
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7768:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 7769:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 7770:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 7771:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 7772:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 7773:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 7774:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 7775:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 7776:
$t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3912 = 340

Clock Cycle 7777:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 7778:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 7779:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 7780:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 7781:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 7782:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 7783:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 7784:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 7785:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 7786:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 7787:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 7788:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2040 5316 on Line 998

Clock Cycle 7789:
$t1 -> 1, $t4 -> 1, 
Started lw 4 $t4 on Line 999
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7790:
$t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 7791:
$t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 7792:
$t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 7793:
$t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 7794:
$t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 7795:
$t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 7796:
$t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 7797:
$t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 7798:
$t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2040 = 5316

Clock Cycle 7799:
$t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 7800:
$t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 7801:
$t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 7802:
$t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 7803:
$t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 7804:
$t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 7805:
$t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 7806:
$t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 7807:
$t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 7808:
$t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 7809:
$t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 7810:
$t1 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 4 $t4 on Line 999

Clock Cycle 7811:
$t1 -> 1, 
Started lw 2704 $t1 on Line 1000
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 7812:
$t1 -> 1, 
Completed 2/12

Clock Cycle 7813:
$t1 -> 1, 
Completed 3/12

Clock Cycle 7814:
$t1 -> 1, 
Completed 4/12

Clock Cycle 7815:
$t1 -> 1, 
Completed 5/12

Clock Cycle 7816:
$t1 -> 1, 
Completed 6/12

Clock Cycle 7817:
$t1 -> 1, 
Completed 7/12

Clock Cycle 7818:
$t1 -> 1, 
Completed 8/12

Clock Cycle 7819:
$t1 -> 1, 
Completed 9/12

Clock Cycle 7820:
$t1 -> 1, 
Completed 10/12

Clock Cycle 7821:
$t1 -> 1, 
Completed 11/12

Clock Cycle 7822:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2704 $t1 on Line 1000

Clock Cycle 7823:
sw
DRAM Request(Write) Issued for sw 956 0 on Line 1001

Clock Cycle 7824:

Started sw 956 0 on Line 1001
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 840 $t0 on Line 1002

Clock Cycle 7825:
$t0 -> 1, 
Completed 2/12
addi
addi$t4,$t4,692
$t4 = 692

Clock Cycle 7826:
$t0 -> 1, 
Completed 3/12

Clock Cycle 7827:
$t0 -> 1, 
Completed 4/12

Clock Cycle 7828:
$t0 -> 1, 
Completed 5/12

Clock Cycle 7829:
$t0 -> 1, 
Completed 6/12

Clock Cycle 7830:
$t0 -> 1, 
Completed 7/12

Clock Cycle 7831:
$t0 -> 1, 
Completed 8/12

Clock Cycle 7832:
$t0 -> 1, 
Completed 9/12

Clock Cycle 7833:
$t0 -> 1, 
Completed 10/12

Clock Cycle 7834:
$t0 -> 1, 
Completed 11/12

Clock Cycle 7835:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 956 0 on Line 1001

Clock Cycle 7836:
$t0 -> 1, 
Started lw 840 $t0 on Line 1002
Completed 1/2

Clock Cycle 7837:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 840 $t0 on Line 1002

Clock Cycle 7838:
addi
addi$t0,$t2,3640
$t0 = 3640

Clock Cycle 7839:
addi
addi$t4,$t4,3296
$t4 = 3988

Clock Cycle 7840:
sw
DRAM Request(Write) Issued for sw 1088 3988 on Line 1006

Clock Cycle 7841:

Started sw 1088 3988 on Line 1006
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 256 3988 on Line 1007

Clock Cycle 7842:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3728 $t2 on Line 1008

Clock Cycle 7843:
$t2 -> 1, 
Completed 3/22

Clock Cycle 7844:
$t2 -> 1, 
Completed 4/22

Clock Cycle 7845:
$t2 -> 1, 
Completed 5/22

Clock Cycle 7846:
$t2 -> 1, 
Completed 6/22

Clock Cycle 7847:
$t2 -> 1, 
Completed 7/22

Clock Cycle 7848:
$t2 -> 1, 
Completed 8/22

Clock Cycle 7849:
$t2 -> 1, 
Completed 9/22

Clock Cycle 7850:
$t2 -> 1, 
Completed 10/22

Clock Cycle 7851:
$t2 -> 1, 
Completed 11/22

Clock Cycle 7852:
$t2 -> 1, 
Completed 12/22

Clock Cycle 7853:
$t2 -> 1, 
Completed 13/22

Clock Cycle 7854:
$t2 -> 1, 
Completed 14/22

Clock Cycle 7855:
$t2 -> 1, 
Completed 15/22

Clock Cycle 7856:
$t2 -> 1, 
Completed 16/22

Clock Cycle 7857:
$t2 -> 1, 
Completed 17/22

Clock Cycle 7858:
$t2 -> 1, 
Completed 18/22

Clock Cycle 7859:
$t2 -> 1, 
Completed 19/22

Clock Cycle 7860:
$t2 -> 1, 
Completed 20/22

Clock Cycle 7861:
$t2 -> 1, 
Completed 21/22

Clock Cycle 7862:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1088 3988 on Line 1006

Clock Cycle 7863:
$t2 -> 1, 
Started sw 256 3988 on Line 1007
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7864:
$t2 -> 1, 
Completed 2/22

Clock Cycle 7865:
$t2 -> 1, 
Completed 3/22

Clock Cycle 7866:
$t2 -> 1, 
Completed 4/22

Clock Cycle 7867:
$t2 -> 1, 
Completed 5/22

Clock Cycle 7868:
$t2 -> 1, 
Completed 6/22

Clock Cycle 7869:
$t2 -> 1, 
Completed 7/22

Clock Cycle 7870:
$t2 -> 1, 
Completed 8/22

Clock Cycle 7871:
$t2 -> 1, 
Completed 9/22

Clock Cycle 7872:
$t2 -> 1, 
Completed 10/22
Memory at 1088 = 3988

Clock Cycle 7873:
$t2 -> 1, 
Completed 11/22

Clock Cycle 7874:
$t2 -> 1, 
Completed 12/22

Clock Cycle 7875:
$t2 -> 1, 
Completed 13/22

Clock Cycle 7876:
$t2 -> 1, 
Completed 14/22

Clock Cycle 7877:
$t2 -> 1, 
Completed 15/22

Clock Cycle 7878:
$t2 -> 1, 
Completed 16/22

Clock Cycle 7879:
$t2 -> 1, 
Completed 17/22

Clock Cycle 7880:
$t2 -> 1, 
Completed 18/22

Clock Cycle 7881:
$t2 -> 1, 
Completed 19/22

Clock Cycle 7882:
$t2 -> 1, 
Completed 20/22

Clock Cycle 7883:
$t2 -> 1, 
Completed 21/22

Clock Cycle 7884:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 256 3988 on Line 1007

Clock Cycle 7885:
$t2 -> 1, 
Started lw 3728 $t2 on Line 1008
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7886:
$t2 -> 1, 
Completed 2/22

Clock Cycle 7887:
$t2 -> 1, 
Completed 3/22

Clock Cycle 7888:
$t2 -> 1, 
Completed 4/22

Clock Cycle 7889:
$t2 -> 1, 
Completed 5/22

Clock Cycle 7890:
$t2 -> 1, 
Completed 6/22

Clock Cycle 7891:
$t2 -> 1, 
Completed 7/22

Clock Cycle 7892:
$t2 -> 1, 
Completed 8/22

Clock Cycle 7893:
$t2 -> 1, 
Completed 9/22

Clock Cycle 7894:
$t2 -> 1, 
Completed 10/22
Memory at 256 = 3988

Clock Cycle 7895:
$t2 -> 1, 
Completed 11/22

Clock Cycle 7896:
$t2 -> 1, 
Completed 12/22

Clock Cycle 7897:
$t2 -> 1, 
Completed 13/22

Clock Cycle 7898:
$t2 -> 1, 
Completed 14/22

Clock Cycle 7899:
$t2 -> 1, 
Completed 15/22

Clock Cycle 7900:
$t2 -> 1, 
Completed 16/22

Clock Cycle 7901:
$t2 -> 1, 
Completed 17/22

Clock Cycle 7902:
$t2 -> 1, 
Completed 18/22

Clock Cycle 7903:
$t2 -> 1, 
Completed 19/22

Clock Cycle 7904:
$t2 -> 1, 
Completed 20/22

Clock Cycle 7905:
$t2 -> 1, 
Completed 21/22

Clock Cycle 7906:
$t2 -> 1, 
Completed 22/22
$t2 = 7576
Finished Instruction lw 3728 $t2 on Line 1008

Clock Cycle 7907:
addi
addi$t2,$t2,344
$t2 = 7920

Clock Cycle 7908:
sw
DRAM Request(Write) Issued for sw 2132 5124 on Line 1010

Clock Cycle 7909:

Started sw 2132 5124 on Line 1010
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t1,$t3,2940
$t1 = 8064

Clock Cycle 7910:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 284 5124 on Line 1012

Clock Cycle 7911:

Completed 3/12
addi
addi$t1,$t1,2448
$t1 = 10512

Clock Cycle 7912:

Completed 4/12
addi
addi$t1,$t4,2484
$t1 = 6472

Clock Cycle 7913:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 684 $t3 on Line 1015

Clock Cycle 7914:
$t3 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 2640 $t1 on Line 1016

Clock Cycle 7915:
$t1 -> 1, $t3 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 1884 3640 on Line 1017

Clock Cycle 7916:
$t1 -> 1, $t3 -> 1, 
Completed 8/12
addi
addi$t0,$t4,1524
$t0 = 5512

Clock Cycle 7917:
$t1 -> 1, $t3 -> 1, 
Completed 9/12
sw
DRAM Request(Write) Issued for sw 1596 7920 on Line 1019

Clock Cycle 7918:
$t1 -> 1, $t3 -> 1, 
Completed 10/12
addi
addi$t2,$t0,3928
$t2 = 9440

Clock Cycle 7919:
$t1 -> 1, $t3 -> 1, 
Completed 11/12
lw
DRAM Request(Read) Issued for lw 2116 $t0 on Line 1021

Clock Cycle 7920:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 2132 5124 on Line 1010

Clock Cycle 7921:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started lw 2640 $t1 on Line 1016
Completed 1/2

Clock Cycle 7922:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2640 $t1 on Line 1016

Clock Cycle 7923:
$t0 -> 1, $t3 -> 1, 
Started lw 2116 $t0 on Line 1021
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2752 0 on Line 1022

Clock Cycle 7924:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 476
Finished Instruction lw 2116 $t0 on Line 1021
sw
DRAM Request(Write) Issued for sw 1976 9440 on Line 1023

Clock Cycle 7925:
$t3 -> 1, 
Started sw 2752 0 on Line 1022
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1816 $t2 on Line 1024

Clock Cycle 7926:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 2752 0 on Line 1022

Clock Cycle 7927:
$t2 -> 1, $t3 -> 1, 
Started sw 284 5124 on Line 1012
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7928:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 7929:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 7930:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 7931:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 7932:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 7933:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 7934:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 7935:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 7936:
$t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2132 = 5124

Clock Cycle 7937:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 7938:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 7939:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 7940:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 7941:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 7942:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 7943:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 7944:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 7945:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 7946:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 7947:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 7948:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 284 5124 on Line 1012

Clock Cycle 7949:
$t2 -> 1, $t3 -> 1, 
Started lw 684 $t3 on Line 1015
Completed 1/2

Clock Cycle 7950:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 684 $t3 on Line 1015

Clock Cycle 7951:
$t2 -> 1, 
Started sw 1884 3640 on Line 1017
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7952:
$t2 -> 1, 
Completed 2/22

Clock Cycle 7953:
$t2 -> 1, 
Completed 3/22

Clock Cycle 7954:
$t2 -> 1, 
Completed 4/22

Clock Cycle 7955:
$t2 -> 1, 
Completed 5/22

Clock Cycle 7956:
$t2 -> 1, 
Completed 6/22

Clock Cycle 7957:
$t2 -> 1, 
Completed 7/22

Clock Cycle 7958:
$t2 -> 1, 
Completed 8/22

Clock Cycle 7959:
$t2 -> 1, 
Completed 9/22

Clock Cycle 7960:
$t2 -> 1, 
Completed 10/22
Memory at 284 = 5124

Clock Cycle 7961:
$t2 -> 1, 
Completed 11/22

Clock Cycle 7962:
$t2 -> 1, 
Completed 12/22

Clock Cycle 7963:
$t2 -> 1, 
Completed 13/22

Clock Cycle 7964:
$t2 -> 1, 
Completed 14/22

Clock Cycle 7965:
$t2 -> 1, 
Completed 15/22

Clock Cycle 7966:
$t2 -> 1, 
Completed 16/22

Clock Cycle 7967:
$t2 -> 1, 
Completed 17/22

Clock Cycle 7968:
$t2 -> 1, 
Completed 18/22

Clock Cycle 7969:
$t2 -> 1, 
Completed 19/22

Clock Cycle 7970:
$t2 -> 1, 
Completed 20/22

Clock Cycle 7971:
$t2 -> 1, 
Completed 21/22

Clock Cycle 7972:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1884 3640 on Line 1017

Clock Cycle 7973:
$t2 -> 1, 
Started sw 1596 7920 on Line 1019
Completed 1/2

Clock Cycle 7974:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1596 7920 on Line 1019

Clock Cycle 7975:
$t2 -> 1, 
Started sw 1976 9440 on Line 1023
Completed 1/2

Clock Cycle 7976:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1976 9440 on Line 1023

Clock Cycle 7977:
$t2 -> 1, 
Started lw 1816 $t2 on Line 1024
Completed 1/2

Clock Cycle 7978:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1816 $t2 on Line 1024

Clock Cycle 7979:
lw
DRAM Request(Read) Issued for lw 156 $t2 on Line 1025

Clock Cycle 7980:
$t2 -> 1, 
Started lw 156 $t2 on Line 1025
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 68 $t0 on Line 1026

Clock Cycle 7981:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 7982:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 7983:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 7984:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 7985:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 7986:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 7987:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 7988:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 7989:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1596 = 7920
Memory at 1884 = 3640
Memory at 1976 = 9440

Clock Cycle 7990:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 7991:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 7992:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 7993:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 7994:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 7995:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 7996:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 7997:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 7998:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 7999:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 8000:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 8001:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 156 $t2 on Line 1025

Clock Cycle 8002:
$t0 -> 1, 
Started lw 68 $t0 on Line 1026
Completed 1/2

Clock Cycle 8003:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 68 $t0 on Line 1026

Clock Cycle 8004:
sw
DRAM Request(Write) Issued for sw 2692 0 on Line 1027

Clock Cycle 8005:

Started sw 2692 0 on Line 1027
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1736 $t0 on Line 1028

Clock Cycle 8006:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 2604 0 on Line 1029

Clock Cycle 8007:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1100 0 on Line 1030

Clock Cycle 8008:
$t0 -> 1, 
Completed 4/12
addi
addi$t3,$t2,688
$t3 = 688

Clock Cycle 8009:
$t0 -> 1, 
Completed 5/12

Clock Cycle 8010:
$t0 -> 1, 
Completed 6/12

Clock Cycle 8011:
$t0 -> 1, 
Completed 7/12

Clock Cycle 8012:
$t0 -> 1, 
Completed 8/12

Clock Cycle 8013:
$t0 -> 1, 
Completed 9/12

Clock Cycle 8014:
$t0 -> 1, 
Completed 10/12

Clock Cycle 8015:
$t0 -> 1, 
Completed 11/12

Clock Cycle 8016:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 2692 0 on Line 1027

Clock Cycle 8017:
$t0 -> 1, 
Started sw 2604 0 on Line 1029
Completed 1/2

Clock Cycle 8018:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2604 0 on Line 1029

Clock Cycle 8019:
$t0 -> 1, 
Started lw 1736 $t0 on Line 1028
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8020:
$t0 -> 1, 
Completed 2/22

Clock Cycle 8021:
$t0 -> 1, 
Completed 3/22

Clock Cycle 8022:
$t0 -> 1, 
Completed 4/22

Clock Cycle 8023:
$t0 -> 1, 
Completed 5/22

Clock Cycle 8024:
$t0 -> 1, 
Completed 6/22

Clock Cycle 8025:
$t0 -> 1, 
Completed 7/22

Clock Cycle 8026:
$t0 -> 1, 
Completed 8/22

Clock Cycle 8027:
$t0 -> 1, 
Completed 9/22

Clock Cycle 8028:
$t0 -> 1, 
Completed 10/22

Clock Cycle 8029:
$t0 -> 1, 
Completed 11/22

Clock Cycle 8030:
$t0 -> 1, 
Completed 12/22

Clock Cycle 8031:
$t0 -> 1, 
Completed 13/22

Clock Cycle 8032:
$t0 -> 1, 
Completed 14/22

Clock Cycle 8033:
$t0 -> 1, 
Completed 15/22

Clock Cycle 8034:
$t0 -> 1, 
Completed 16/22

Clock Cycle 8035:
$t0 -> 1, 
Completed 17/22

Clock Cycle 8036:
$t0 -> 1, 
Completed 18/22

Clock Cycle 8037:
$t0 -> 1, 
Completed 19/22

Clock Cycle 8038:
$t0 -> 1, 
Completed 20/22

Clock Cycle 8039:
$t0 -> 1, 
Completed 21/22

Clock Cycle 8040:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1736 $t0 on Line 1028

Clock Cycle 8041:

Started sw 1100 0 on Line 1030
Completed 1/2
lw
DRAM Request(Read) Issued for lw 160 $t0 on Line 1032

Clock Cycle 8042:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1100 0 on Line 1030
lw
DRAM Request(Read) Issued for lw 2564 $t4 on Line 1033

Clock Cycle 8043:
$t0 -> 1, $t4 -> 1, 
Started lw 160 $t0 on Line 1032
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 304 $t3 on Line 1034

Clock Cycle 8044:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 8045:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 8046:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 8047:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 8048:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 8049:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 8050:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 8051:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 8052:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 8053:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 8054:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 8055:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 8056:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 8057:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 8058:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 8059:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 8060:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 8061:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 8062:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 8063:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 8064:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 160 $t0 on Line 1032

Clock Cycle 8065:
$t3 -> 1, $t4 -> 1, 
Started lw 304 $t3 on Line 1034
Completed 1/2
addi
addi$t0,$t0,1144
$t0 = 1144

Clock Cycle 8066:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 304 $t3 on Line 1034
sw
DRAM Request(Write) Issued for sw 3436 0 on Line 1036

Clock Cycle 8067:
$t4 -> 1, 
Started lw 2564 $t4 on Line 1033
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2244 $t0 on Line 1037

Clock Cycle 8068:
$t0 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 8069:
$t0 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 8070:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 8071:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 8072:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 8073:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 8074:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 8075:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 8076:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 8077:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 8078:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2564 $t4 on Line 1033

Clock Cycle 8079:
$t0 -> 1, 
Started lw 2244 $t0 on Line 1037
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3248 0 on Line 1038

Clock Cycle 8080:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2244 $t0 on Line 1037
lw
DRAM Request(Read) Issued for lw 2380 $t4 on Line 1039

Clock Cycle 8081:
$t4 -> 1, 
Started sw 3436 0 on Line 1036
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 8082:
$t4 -> 1, 
Completed 2/12

Clock Cycle 8083:
$t4 -> 1, 
Completed 3/12

Clock Cycle 8084:
$t4 -> 1, 
Completed 4/12

Clock Cycle 8085:
$t4 -> 1, 
Completed 5/12

Clock Cycle 8086:
$t4 -> 1, 
Completed 6/12

Clock Cycle 8087:
$t4 -> 1, 
Completed 7/12

Clock Cycle 8088:
$t4 -> 1, 
Completed 8/12

Clock Cycle 8089:
$t4 -> 1, 
Completed 9/12

Clock Cycle 8090:
$t4 -> 1, 
Completed 10/12

Clock Cycle 8091:
$t4 -> 1, 
Completed 11/12

Clock Cycle 8092:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 3436 0 on Line 1036

Clock Cycle 8093:
$t4 -> 1, 
Started sw 3248 0 on Line 1038
Completed 1/2

Clock Cycle 8094:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3248 0 on Line 1038

Clock Cycle 8095:
$t4 -> 1, 
Started lw 2380 $t4 on Line 1039
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 8096:
$t4 -> 1, 
Completed 2/22

Clock Cycle 8097:
$t4 -> 1, 
Completed 3/22

Clock Cycle 8098:
$t4 -> 1, 
Completed 4/22

Clock Cycle 8099:
$t4 -> 1, 
Completed 5/22

Clock Cycle 8100:
$t4 -> 1, 
Completed 6/22

Clock Cycle 8101:
$t4 -> 1, 
Completed 7/22

Clock Cycle 8102:
$t4 -> 1, 
Completed 8/22

Clock Cycle 8103:
$t4 -> 1, 
Completed 9/22

Clock Cycle 8104:
$t4 -> 1, 
Completed 10/22

Clock Cycle 8105:
$t4 -> 1, 
Completed 11/22

Clock Cycle 8106:
$t4 -> 1, 
Completed 12/22

Clock Cycle 8107:
$t4 -> 1, 
Completed 13/22

Clock Cycle 8108:
$t4 -> 1, 
Completed 14/22

Clock Cycle 8109:
$t4 -> 1, 
Completed 15/22

Clock Cycle 8110:
$t4 -> 1, 
Completed 16/22

Clock Cycle 8111:
$t4 -> 1, 
Completed 17/22

Clock Cycle 8112:
$t4 -> 1, 
Completed 18/22

Clock Cycle 8113:
$t4 -> 1, 
Completed 19/22

Clock Cycle 8114:
$t4 -> 1, 
Completed 20/22

Clock Cycle 8115:
$t4 -> 1, 
Completed 21/22

Clock Cycle 8116:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2380 $t4 on Line 1039

Clock Cycle 8117:
addi
addi$t1,$t4,92
$t1 = 92

Clock Cycle 8118:
addi
addi$t0,$t1,2192
$t0 = 2284

Clock Cycle 8119:
sw
DRAM Request(Write) Issued for sw 1616 0 on Line 1042

Clock Cycle 8120:

Started sw 1616 0 on Line 1042
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1864 0 on Line 1043

Clock Cycle 8121:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 3608 0 on Line 1044

Clock Cycle 8122:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 2572 0 on Line 1045

Clock Cycle 8123:

Completed 4/12
addi
addi$t4,$t2,3280
$t4 = 3280

Clock Cycle 8124:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 1692 0 on Line 1047

Clock Cycle 8125:

Completed 6/12
addi
addi$t1,$t2,2004
$t1 = 2004

Clock Cycle 8126:

Completed 7/12
sw
DRAM Request(Write) Issued for sw 2852 2284 on Line 1049

Clock Cycle 8127:

Completed 8/12
sw
DRAM Request(Write) Issued for sw 1944 2284 on Line 1050

Clock Cycle 8128:

Completed 9/12
sw
DRAM Request(Write) Issued for sw 676 2004 on Line 1051

Clock Cycle 8129:

Completed 10/12
lw
DRAM Request(Read) Issued for lw 3960 $t4 on Line 1052

Clock Cycle 8130:
$t4 -> 1, 
Completed 11/12

Clock Cycle 8131:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 1616 0 on Line 1042

Clock Cycle 8132:
$t4 -> 1, 
Started sw 1864 0 on Line 1043
Completed 1/2

Clock Cycle 8133:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 1864 0 on Line 1043

Clock Cycle 8134:
$t4 -> 1, 
Started sw 1692 0 on Line 1047
Completed 1/2

Clock Cycle 8135:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 1692 0 on Line 1047

Clock Cycle 8136:
$t4 -> 1, 
Started sw 1944 2284 on Line 1050
Completed 1/2

Clock Cycle 8137:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 1944 2284 on Line 1050

Clock Cycle 8138:
$t4 -> 1, 
Started sw 3608 0 on Line 1044
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8139:
$t4 -> 1, 
Completed 2/22

Clock Cycle 8140:
$t4 -> 1, 
Completed 3/22

Clock Cycle 8141:
$t4 -> 1, 
Completed 4/22

Clock Cycle 8142:
$t4 -> 1, 
Completed 5/22

Clock Cycle 8143:
$t4 -> 1, 
Completed 6/22

Clock Cycle 8144:
$t4 -> 1, 
Completed 7/22

Clock Cycle 8145:
$t4 -> 1, 
Completed 8/22

Clock Cycle 8146:
$t4 -> 1, 
Completed 9/22

Clock Cycle 8147:
$t4 -> 1, 
Completed 10/22
Memory at 1944 = 2284

Clock Cycle 8148:
$t4 -> 1, 
Completed 11/22

Clock Cycle 8149:
$t4 -> 1, 
Completed 12/22

Clock Cycle 8150:
$t4 -> 1, 
Completed 13/22

Clock Cycle 8151:
$t4 -> 1, 
Completed 14/22

Clock Cycle 8152:
$t4 -> 1, 
Completed 15/22

Clock Cycle 8153:
$t4 -> 1, 
Completed 16/22

Clock Cycle 8154:
$t4 -> 1, 
Completed 17/22

Clock Cycle 8155:
$t4 -> 1, 
Completed 18/22

Clock Cycle 8156:
$t4 -> 1, 
Completed 19/22

Clock Cycle 8157:
$t4 -> 1, 
Completed 20/22

Clock Cycle 8158:
$t4 -> 1, 
Completed 21/22

Clock Cycle 8159:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 3608 0 on Line 1044

Clock Cycle 8160:
$t4 -> 1, 
Started lw 3960 $t4 on Line 1052
Completed 1/2

Clock Cycle 8161:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3960 $t4 on Line 1052

Clock Cycle 8162:

Started sw 2572 0 on Line 1045
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t4,$t1,2820
$t4 = 4824

Clock Cycle 8163:

Completed 2/22
addi
addi$t2,$t3,512
$t2 = 512

Clock Cycle 8164:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 1128 $t2 on Line 1055

Clock Cycle 8165:
$t2 -> 1, 
Completed 4/22

Clock Cycle 8166:
$t2 -> 1, 
Completed 5/22

Clock Cycle 8167:
$t2 -> 1, 
Completed 6/22

Clock Cycle 8168:
$t2 -> 1, 
Completed 7/22

Clock Cycle 8169:
$t2 -> 1, 
Completed 8/22

Clock Cycle 8170:
$t2 -> 1, 
Completed 9/22

Clock Cycle 8171:
$t2 -> 1, 
Completed 10/22

Clock Cycle 8172:
$t2 -> 1, 
Completed 11/22

Clock Cycle 8173:
$t2 -> 1, 
Completed 12/22

Clock Cycle 8174:
$t2 -> 1, 
Completed 13/22

Clock Cycle 8175:
$t2 -> 1, 
Completed 14/22

Clock Cycle 8176:
$t2 -> 1, 
Completed 15/22

Clock Cycle 8177:
$t2 -> 1, 
Completed 16/22

Clock Cycle 8178:
$t2 -> 1, 
Completed 17/22

Clock Cycle 8179:
$t2 -> 1, 
Completed 18/22

Clock Cycle 8180:
$t2 -> 1, 
Completed 19/22

Clock Cycle 8181:
$t2 -> 1, 
Completed 20/22

Clock Cycle 8182:
$t2 -> 1, 
Completed 21/22

Clock Cycle 8183:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2572 0 on Line 1045

Clock Cycle 8184:
$t2 -> 1, 
Started sw 2852 2284 on Line 1049
Completed 1/2

Clock Cycle 8185:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 2852 2284 on Line 1049

Clock Cycle 8186:
$t2 -> 1, 
Started sw 676 2004 on Line 1051
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8187:
$t2 -> 1, 
Completed 2/22

Clock Cycle 8188:
$t2 -> 1, 
Completed 3/22

Clock Cycle 8189:
$t2 -> 1, 
Completed 4/22

Clock Cycle 8190:
$t2 -> 1, 
Completed 5/22

Clock Cycle 8191:
$t2 -> 1, 
Completed 6/22

Clock Cycle 8192:
$t2 -> 1, 
Completed 7/22

Clock Cycle 8193:
$t2 -> 1, 
Completed 8/22

Clock Cycle 8194:
$t2 -> 1, 
Completed 9/22

Clock Cycle 8195:
$t2 -> 1, 
Completed 10/22
Memory at 2572 = 0
Memory at 2852 = 2284

Clock Cycle 8196:
$t2 -> 1, 
Completed 11/22

Clock Cycle 8197:
$t2 -> 1, 
Completed 12/22

Clock Cycle 8198:
$t2 -> 1, 
Completed 13/22

Clock Cycle 8199:
$t2 -> 1, 
Completed 14/22

Clock Cycle 8200:
$t2 -> 1, 
Completed 15/22

Clock Cycle 8201:
$t2 -> 1, 
Completed 16/22

Clock Cycle 8202:
$t2 -> 1, 
Completed 17/22

Clock Cycle 8203:
$t2 -> 1, 
Completed 18/22

Clock Cycle 8204:
$t2 -> 1, 
Completed 19/22

Clock Cycle 8205:
$t2 -> 1, 
Completed 20/22

Clock Cycle 8206:
$t2 -> 1, 
Completed 21/22

Clock Cycle 8207:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 676 2004 on Line 1051

Clock Cycle 8208:
$t2 -> 1, 
Started lw 1128 $t2 on Line 1055
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8209:
$t2 -> 1, 
Completed 2/22

Clock Cycle 8210:
$t2 -> 1, 
Completed 3/22

Clock Cycle 8211:
$t2 -> 1, 
Completed 4/22

Clock Cycle 8212:
$t2 -> 1, 
Completed 5/22

Clock Cycle 8213:
$t2 -> 1, 
Completed 6/22

Clock Cycle 8214:
$t2 -> 1, 
Completed 7/22

Clock Cycle 8215:
$t2 -> 1, 
Completed 8/22

Clock Cycle 8216:
$t2 -> 1, 
Completed 9/22

Clock Cycle 8217:
$t2 -> 1, 
Completed 10/22
Memory at 676 = 2004

Clock Cycle 8218:
$t2 -> 1, 
Completed 11/22

Clock Cycle 8219:
$t2 -> 1, 
Completed 12/22

Clock Cycle 8220:
$t2 -> 1, 
Completed 13/22

Clock Cycle 8221:
$t2 -> 1, 
Completed 14/22

Clock Cycle 8222:
$t2 -> 1, 
Completed 15/22

Clock Cycle 8223:
$t2 -> 1, 
Completed 16/22

Clock Cycle 8224:
$t2 -> 1, 
Completed 17/22

Clock Cycle 8225:
$t2 -> 1, 
Completed 18/22

Clock Cycle 8226:
$t2 -> 1, 
Completed 19/22

Clock Cycle 8227:
$t2 -> 1, 
Completed 20/22

Clock Cycle 8228:
$t2 -> 1, 
Completed 21/22

Clock Cycle 8229:
$t2 -> 1, 
Completed 22/22
$t2 = 3424
Finished Instruction lw 1128 $t2 on Line 1055

Clock Cycle 8230:
sw
DRAM Request(Write) Issued for sw 24 3424 on Line 1056

Clock Cycle 8231:

Started sw 24 3424 on Line 1056
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t4,$t4,200
$t4 = 5024

Clock Cycle 8232:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 2664 $t2 on Line 1058

Clock Cycle 8233:
$t2 -> 1, 
Completed 3/12

Clock Cycle 8234:
$t2 -> 1, 
Completed 4/12

Clock Cycle 8235:
$t2 -> 1, 
Completed 5/12

Clock Cycle 8236:
$t2 -> 1, 
Completed 6/12

Clock Cycle 8237:
$t2 -> 1, 
Completed 7/12

Clock Cycle 8238:
$t2 -> 1, 
Completed 8/12

Clock Cycle 8239:
$t2 -> 1, 
Completed 9/12

Clock Cycle 8240:
$t2 -> 1, 
Completed 10/12

Clock Cycle 8241:
$t2 -> 1, 
Completed 11/12

Clock Cycle 8242:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 24 3424 on Line 1056

Clock Cycle 8243:
$t2 -> 1, 
Started lw 2664 $t2 on Line 1058
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 8244:
$t2 -> 1, 
Completed 2/22

Clock Cycle 8245:
$t2 -> 1, 
Completed 3/22

Clock Cycle 8246:
$t2 -> 1, 
Completed 4/22

Clock Cycle 8247:
$t2 -> 1, 
Completed 5/22

Clock Cycle 8248:
$t2 -> 1, 
Completed 6/22

Clock Cycle 8249:
$t2 -> 1, 
Completed 7/22

Clock Cycle 8250:
$t2 -> 1, 
Completed 8/22

Clock Cycle 8251:
$t2 -> 1, 
Completed 9/22

Clock Cycle 8252:
$t2 -> 1, 
Completed 10/22
Memory at 24 = 3424

Clock Cycle 8253:
$t2 -> 1, 
Completed 11/22

Clock Cycle 8254:
$t2 -> 1, 
Completed 12/22

Clock Cycle 8255:
$t2 -> 1, 
Completed 13/22

Clock Cycle 8256:
$t2 -> 1, 
Completed 14/22

Clock Cycle 8257:
$t2 -> 1, 
Completed 15/22

Clock Cycle 8258:
$t2 -> 1, 
Completed 16/22

Clock Cycle 8259:
$t2 -> 1, 
Completed 17/22

Clock Cycle 8260:
$t2 -> 1, 
Completed 18/22

Clock Cycle 8261:
$t2 -> 1, 
Completed 19/22

Clock Cycle 8262:
$t2 -> 1, 
Completed 20/22

Clock Cycle 8263:
$t2 -> 1, 
Completed 21/22

Clock Cycle 8264:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2664 $t2 on Line 1058

Clock Cycle 8265:
addi
addi$t2,$t4,1072
$t2 = 6096

Clock Cycle 8266:
sw
DRAM Request(Write) Issued for sw 2232 0 on Line 1060

Clock Cycle 8267:

Started sw 2232 0 on Line 1060
Completed 1/2
addi
addi$t3,$t2,468
$t3 = 6564

Clock Cycle 8268:

Completed 2/2
Finished Instruction sw 2232 0 on Line 1060
sw
DRAM Request(Write) Issued for sw 2048 6564 on Line 1062

Clock Cycle 8269:

Started sw 2048 6564 on Line 1062
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1736 2284 on Line 1063

Clock Cycle 8270:

Completed 2/2
Finished Instruction sw 2048 6564 on Line 1062
lw
DRAM Request(Read) Issued for lw 1004 $t4 on Line 1064

Clock Cycle 8271:
$t4 -> 1, 
Started sw 1736 2284 on Line 1063
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8272:
$t4 -> 1, 
Completed 2/22

Clock Cycle 8273:
$t4 -> 1, 
Completed 3/22

Clock Cycle 8274:
$t4 -> 1, 
Completed 4/22

Clock Cycle 8275:
$t4 -> 1, 
Completed 5/22

Clock Cycle 8276:
$t4 -> 1, 
Completed 6/22

Clock Cycle 8277:
$t4 -> 1, 
Completed 7/22

Clock Cycle 8278:
$t4 -> 1, 
Completed 8/22

Clock Cycle 8279:
$t4 -> 1, 
Completed 9/22

Clock Cycle 8280:
$t4 -> 1, 
Completed 10/22
Memory at 2048 = 6564
Memory at 2232 = 0

Clock Cycle 8281:
$t4 -> 1, 
Completed 11/22

Clock Cycle 8282:
$t4 -> 1, 
Completed 12/22

Clock Cycle 8283:
$t4 -> 1, 
Completed 13/22

Clock Cycle 8284:
$t4 -> 1, 
Completed 14/22

Clock Cycle 8285:
$t4 -> 1, 
Completed 15/22

Clock Cycle 8286:
$t4 -> 1, 
Completed 16/22

Clock Cycle 8287:
$t4 -> 1, 
Completed 17/22

Clock Cycle 8288:
$t4 -> 1, 
Completed 18/22

Clock Cycle 8289:
$t4 -> 1, 
Completed 19/22

Clock Cycle 8290:
$t4 -> 1, 
Completed 20/22

Clock Cycle 8291:
$t4 -> 1, 
Completed 21/22

Clock Cycle 8292:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1736 2284 on Line 1063

Clock Cycle 8293:
$t4 -> 1, 
Started lw 1004 $t4 on Line 1064
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8294:
$t4 -> 1, 
Completed 2/22

Clock Cycle 8295:
$t4 -> 1, 
Completed 3/22

Clock Cycle 8296:
$t4 -> 1, 
Completed 4/22

Clock Cycle 8297:
$t4 -> 1, 
Completed 5/22

Clock Cycle 8298:
$t4 -> 1, 
Completed 6/22

Clock Cycle 8299:
$t4 -> 1, 
Completed 7/22

Clock Cycle 8300:
$t4 -> 1, 
Completed 8/22

Clock Cycle 8301:
$t4 -> 1, 
Completed 9/22

Clock Cycle 8302:
$t4 -> 1, 
Completed 10/22
Memory at 1736 = 2284

Clock Cycle 8303:
$t4 -> 1, 
Completed 11/22

Clock Cycle 8304:
$t4 -> 1, 
Completed 12/22

Clock Cycle 8305:
$t4 -> 1, 
Completed 13/22

Clock Cycle 8306:
$t4 -> 1, 
Completed 14/22

Clock Cycle 8307:
$t4 -> 1, 
Completed 15/22

Clock Cycle 8308:
$t4 -> 1, 
Completed 16/22

Clock Cycle 8309:
$t4 -> 1, 
Completed 17/22

Clock Cycle 8310:
$t4 -> 1, 
Completed 18/22

Clock Cycle 8311:
$t4 -> 1, 
Completed 19/22

Clock Cycle 8312:
$t4 -> 1, 
Completed 20/22

Clock Cycle 8313:
$t4 -> 1, 
Completed 21/22

Clock Cycle 8314:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1004 $t4 on Line 1064

Clock Cycle 8315:
lw
DRAM Request(Read) Issued for lw 2944 $t4 on Line 1065

Clock Cycle 8316:
$t4 -> 1, 
Started lw 2944 $t4 on Line 1065
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 8317:
$t4 -> 1, 
Completed 2/12

Clock Cycle 8318:
$t4 -> 1, 
Completed 3/12

Clock Cycle 8319:
$t4 -> 1, 
Completed 4/12

Clock Cycle 8320:
$t4 -> 1, 
Completed 5/12

Clock Cycle 8321:
$t4 -> 1, 
Completed 6/12

Clock Cycle 8322:
$t4 -> 1, 
Completed 7/12

Clock Cycle 8323:
$t4 -> 1, 
Completed 8/12

Clock Cycle 8324:
$t4 -> 1, 
Completed 9/12

Clock Cycle 8325:
$t4 -> 1, 
Completed 10/12

Clock Cycle 8326:
$t4 -> 1, 
Completed 11/12

Clock Cycle 8327:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2944 $t4 on Line 1065

Clock Cycle 8328:
sw
DRAM Request(Write) Issued for sw 3200 0 on Line 1066

Clock Cycle 8329:

Started sw 3200 0 on Line 1066
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 756 6564 on Line 1067

Clock Cycle 8330:

Completed 2/12
addi
addi$t1,$t3,3176
$t1 = 9740

Clock Cycle 8331:

Completed 3/12
addi
addi$t3,$t3,3376
$t3 = 9940

Clock Cycle 8332:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 3284 9940 on Line 1070

Clock Cycle 8333:

Completed 5/12
addi
addi$t4,$t3,3100
$t4 = 13040

Clock Cycle 8334:

Completed 6/12
addi
addi$t2,$t2,1648
$t2 = 7744

Clock Cycle 8335:

Completed 7/12
lw
DRAM Request(Read) Issued for lw 1848 $t4 on Line 1073

Clock Cycle 8336:
$t4 -> 1, 
Completed 8/12
lw
DRAM Request(Read) Issued for lw 1764 $t3 on Line 1074

Clock Cycle 8337:
$t3 -> 1, $t4 -> 1, 
Completed 9/12
lw
DRAM Request(Read) Issued for lw 1680 $t2 on Line 1075

Clock Cycle 8338:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 8339:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 8340:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 3200 0 on Line 1066

Clock Cycle 8341:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 3284 9940 on Line 1070
Completed 1/2

Clock Cycle 8342:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3284 9940 on Line 1070

Clock Cycle 8343:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 756 6564 on Line 1067
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8344:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 8345:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 8346:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 8347:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 8348:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 8349:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 8350:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 8351:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 8352:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3284 = 9940

Clock Cycle 8353:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 8354:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 8355:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 8356:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 8357:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 8358:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 8359:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 8360:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 8361:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 8362:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 8363:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 8364:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 756 6564 on Line 1067

Clock Cycle 8365:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 1848 $t4 on Line 1073
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8366:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 8367:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 8368:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 8369:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 8370:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 8371:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 8372:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 8373:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 8374:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 756 = 6564

Clock Cycle 8375:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 8376:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 8377:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 8378:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 8379:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 8380:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 8381:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 8382:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 8383:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 8384:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 8385:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 8386:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1848 $t4 on Line 1073

Clock Cycle 8387:
$t2 -> 1, $t3 -> 1, 
Started lw 1764 $t3 on Line 1074
Completed 1/2

Clock Cycle 8388:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1764 $t3 on Line 1074

Clock Cycle 8389:
$t2 -> 1, 
Started lw 1680 $t2 on Line 1075
Completed 1/2

Clock Cycle 8390:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1680 $t2 on Line 1075

Clock Cycle 8391:
lw
DRAM Request(Read) Issued for lw 3916 $t2 on Line 1076

Clock Cycle 8392:
$t2 -> 1, 
Started lw 3916 $t2 on Line 1076
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t3,$t3,128
$t3 = 128

Clock Cycle 8393:
$t2 -> 1, 
Completed 2/12
addi
addi$t4,$t0,292
$t4 = 2576

Clock Cycle 8394:
$t2 -> 1, 
Completed 3/12
addi
addi$t4,$t1,420
$t4 = 10160

Clock Cycle 8395:
$t2 -> 1, 
Completed 4/12
addi
addi$t4,$t3,3516
$t4 = 3644

Clock Cycle 8396:
$t2 -> 1, 
Completed 5/12
addi
addi$t1,$t4,2140
$t1 = 5784

Clock Cycle 8397:
$t2 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 608 $t0 on Line 1082

Clock Cycle 8398:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 8399:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 8400:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 8401:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 8402:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 8403:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3916 $t2 on Line 1076

Clock Cycle 8404:
$t0 -> 1, 
Started lw 608 $t0 on Line 1082
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 8405:
$t0 -> 1, 
Completed 2/12

Clock Cycle 8406:
$t0 -> 1, 
Completed 3/12

Clock Cycle 8407:
$t0 -> 1, 
Completed 4/12

Clock Cycle 8408:
$t0 -> 1, 
Completed 5/12

Clock Cycle 8409:
$t0 -> 1, 
Completed 6/12

Clock Cycle 8410:
$t0 -> 1, 
Completed 7/12

Clock Cycle 8411:
$t0 -> 1, 
Completed 8/12

Clock Cycle 8412:
$t0 -> 1, 
Completed 9/12

Clock Cycle 8413:
$t0 -> 1, 
Completed 10/12

Clock Cycle 8414:
$t0 -> 1, 
Completed 11/12

Clock Cycle 8415:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 608 $t0 on Line 1082

Clock Cycle 8416:
sw
DRAM Request(Write) Issued for sw 788 0 on Line 1083

Clock Cycle 8417:

Started sw 788 0 on Line 1083
Completed 1/2
sw
DRAM Request(Write) Issued for sw 12 0 on Line 1084

Clock Cycle 8418:

Completed 2/2
Finished Instruction sw 788 0 on Line 1083
sw
DRAM Request(Write) Issued for sw 1300 128 on Line 1085

Clock Cycle 8419:

Started sw 12 0 on Line 1084
Completed 1/2
lw
DRAM Request(Read) Issued for lw 628 $t0 on Line 1086

Clock Cycle 8420:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 12 0 on Line 1084
sw
DRAM Request(Write) Issued for sw 2536 0 on Line 1087

Clock Cycle 8421:
$t0 -> 1, 
Started lw 628 $t0 on Line 1086
Completed 1/2
addi
addi$t4,$t2,2676
$t4 = 2676

Clock Cycle 8422:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 628 $t0 on Line 1086
lw
DRAM Request(Read) Issued for lw 2684 $t2 on Line 1089

Clock Cycle 8423:
$t2 -> 1, 
Started sw 1300 128 on Line 1085
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8424:
$t2 -> 1, 
Completed 2/22

Clock Cycle 8425:
$t2 -> 1, 
Completed 3/22

Clock Cycle 8426:
$t2 -> 1, 
Completed 4/22

Clock Cycle 8427:
$t2 -> 1, 
Completed 5/22

Clock Cycle 8428:
$t2 -> 1, 
Completed 6/22

Clock Cycle 8429:
$t2 -> 1, 
Completed 7/22

Clock Cycle 8430:
$t2 -> 1, 
Completed 8/22

Clock Cycle 8431:
$t2 -> 1, 
Completed 9/22

Clock Cycle 8432:
$t2 -> 1, 
Completed 10/22
Memory at 788 = 0

Clock Cycle 8433:
$t2 -> 1, 
Completed 11/22

Clock Cycle 8434:
$t2 -> 1, 
Completed 12/22

Clock Cycle 8435:
$t2 -> 1, 
Completed 13/22

Clock Cycle 8436:
$t2 -> 1, 
Completed 14/22

Clock Cycle 8437:
$t2 -> 1, 
Completed 15/22

Clock Cycle 8438:
$t2 -> 1, 
Completed 16/22

Clock Cycle 8439:
$t2 -> 1, 
Completed 17/22

Clock Cycle 8440:
$t2 -> 1, 
Completed 18/22

Clock Cycle 8441:
$t2 -> 1, 
Completed 19/22

Clock Cycle 8442:
$t2 -> 1, 
Completed 20/22

Clock Cycle 8443:
$t2 -> 1, 
Completed 21/22

Clock Cycle 8444:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1300 128 on Line 1085

Clock Cycle 8445:
$t2 -> 1, 
Started sw 2536 0 on Line 1087
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 8446:
$t2 -> 1, 
Completed 2/22

Clock Cycle 8447:
$t2 -> 1, 
Completed 3/22

Clock Cycle 8448:
$t2 -> 1, 
Completed 4/22

Clock Cycle 8449:
$t2 -> 1, 
Completed 5/22

Clock Cycle 8450:
$t2 -> 1, 
Completed 6/22

Clock Cycle 8451:
$t2 -> 1, 
Completed 7/22

Clock Cycle 8452:
$t2 -> 1, 
Completed 8/22

Clock Cycle 8453:
$t2 -> 1, 
Completed 9/22

Clock Cycle 8454:
$t2 -> 1, 
Completed 10/22
Memory at 1300 = 128

Clock Cycle 8455:
$t2 -> 1, 
Completed 11/22

Clock Cycle 8456:
$t2 -> 1, 
Completed 12/22

Clock Cycle 8457:
$t2 -> 1, 
Completed 13/22

Clock Cycle 8458:
$t2 -> 1, 
Completed 14/22

Clock Cycle 8459:
$t2 -> 1, 
Completed 15/22

Clock Cycle 8460:
$t2 -> 1, 
Completed 16/22

Clock Cycle 8461:
$t2 -> 1, 
Completed 17/22

Clock Cycle 8462:
$t2 -> 1, 
Completed 18/22

Clock Cycle 8463:
$t2 -> 1, 
Completed 19/22

Clock Cycle 8464:
$t2 -> 1, 
Completed 20/22

Clock Cycle 8465:
$t2 -> 1, 
Completed 21/22

Clock Cycle 8466:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2536 0 on Line 1087

Clock Cycle 8467:
$t2 -> 1, 
Started lw 2684 $t2 on Line 1089
Completed 1/2

Clock Cycle 8468:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2684 $t2 on Line 1089

Clock Cycle 8469:
lw
DRAM Request(Read) Issued for lw 2188 $t2 on Line 1090

Clock Cycle 8470:
$t2 -> 1, 
Started lw 2188 $t2 on Line 1090
Completed 1/2
sw
DRAM Request(Write) Issued for sw 40 5784 on Line 1091

Clock Cycle 8471:
$t2 -> 1, 
Completed 2/2
$t2 = 340
Finished Instruction lw 2188 $t2 on Line 1090
sw
DRAM Request(Write) Issued for sw 3652 128 on Line 1092

Clock Cycle 8472:

Started sw 40 5784 on Line 1091
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t1,$t2,1800
$t1 = 2140

Clock Cycle 8473:

Completed 2/22
addi
addi$t1,$t1,440
$t1 = 2580

Clock Cycle 8474:

Completed 3/22
addi
addi$t3,$t2,2552
$t3 = 2892

Clock Cycle 8475:

Completed 4/22
addi
addi$t3,$t2,1624
$t3 = 1964

Clock Cycle 8476:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 552 340 on Line 1097

Clock Cycle 8477:

Completed 6/22
lw
DRAM Request(Read) Issued for lw 3300 $t1 on Line 1098

Clock Cycle 8478:
$t1 -> 1, 
Completed 7/22
sw
DRAM Request(Write) Issued for sw 2724 1964 on Line 1099

Clock Cycle 8479:
$t1 -> 1, 
Completed 8/22

Clock Cycle 8480:
$t1 -> 1, 
Completed 9/22

Clock Cycle 8481:
$t1 -> 1, 
Completed 10/22

Clock Cycle 8482:
$t1 -> 1, 
Completed 11/22

Clock Cycle 8483:
$t1 -> 1, 
Completed 12/22

Clock Cycle 8484:
$t1 -> 1, 
Completed 13/22

Clock Cycle 8485:
$t1 -> 1, 
Completed 14/22

Clock Cycle 8486:
$t1 -> 1, 
Completed 15/22

Clock Cycle 8487:
$t1 -> 1, 
Completed 16/22

Clock Cycle 8488:
$t1 -> 1, 
Completed 17/22

Clock Cycle 8489:
$t1 -> 1, 
Completed 18/22

Clock Cycle 8490:
$t1 -> 1, 
Completed 19/22

Clock Cycle 8491:
$t1 -> 1, 
Completed 20/22

Clock Cycle 8492:
$t1 -> 1, 
Completed 21/22

Clock Cycle 8493:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 40 5784 on Line 1091

Clock Cycle 8494:
$t1 -> 1, 
Started sw 552 340 on Line 1097
Completed 1/2

Clock Cycle 8495:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 552 340 on Line 1097

Clock Cycle 8496:
$t1 -> 1, 
Started sw 3652 128 on Line 1092
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8497:
$t1 -> 1, 
Completed 2/22

Clock Cycle 8498:
$t1 -> 1, 
Completed 3/22

Clock Cycle 8499:
$t1 -> 1, 
Completed 4/22

Clock Cycle 8500:
$t1 -> 1, 
Completed 5/22

Clock Cycle 8501:
$t1 -> 1, 
Completed 6/22

Clock Cycle 8502:
$t1 -> 1, 
Completed 7/22

Clock Cycle 8503:
$t1 -> 1, 
Completed 8/22

Clock Cycle 8504:
$t1 -> 1, 
Completed 9/22

Clock Cycle 8505:
$t1 -> 1, 
Completed 10/22
Memory at 40 = 5784
Memory at 552 = 340

Clock Cycle 8506:
$t1 -> 1, 
Completed 11/22

Clock Cycle 8507:
$t1 -> 1, 
Completed 12/22

Clock Cycle 8508:
$t1 -> 1, 
Completed 13/22

Clock Cycle 8509:
$t1 -> 1, 
Completed 14/22

Clock Cycle 8510:
$t1 -> 1, 
Completed 15/22

Clock Cycle 8511:
$t1 -> 1, 
Completed 16/22

Clock Cycle 8512:
$t1 -> 1, 
Completed 17/22

Clock Cycle 8513:
$t1 -> 1, 
Completed 18/22

Clock Cycle 8514:
$t1 -> 1, 
Completed 19/22

Clock Cycle 8515:
$t1 -> 1, 
Completed 20/22

Clock Cycle 8516:
$t1 -> 1, 
Completed 21/22

Clock Cycle 8517:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3652 128 on Line 1092

Clock Cycle 8518:
$t1 -> 1, 
Started lw 3300 $t1 on Line 1098
Completed 1/2

Clock Cycle 8519:
$t1 -> 1, 
Completed 2/2
$t1 = 3908
Finished Instruction lw 3300 $t1 on Line 1098

Clock Cycle 8520:

Started sw 2724 1964 on Line 1099
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2776 $t1 on Line 1100

Clock Cycle 8521:
$t1 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 3852 0 on Line 1101

Clock Cycle 8522:
$t1 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 3980 $t3 on Line 1102

Clock Cycle 8523:
$t1 -> 1, $t3 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 1100 $t0 on Line 1103

Clock Cycle 8524:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 8525:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 8526:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 8527:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 8528:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 8529:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3652 = 128

Clock Cycle 8530:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 8531:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 8532:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 8533:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 8534:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 8535:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 8536:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 8537:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 8538:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 8539:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 8540:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 8541:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2724 1964 on Line 1099

Clock Cycle 8542:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started lw 2776 $t1 on Line 1100
Completed 1/2

Clock Cycle 8543:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2776 $t1 on Line 1100

Clock Cycle 8544:
$t0 -> 1, $t3 -> 1, 
Started sw 3852 0 on Line 1101
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8545:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 8546:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 8547:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 8548:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 8549:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 8550:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 8551:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 8552:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 8553:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2724 = 1964

Clock Cycle 8554:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 8555:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 8556:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 8557:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 8558:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 8559:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 8560:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 8561:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 8562:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 8563:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 8564:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 8565:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3852 0 on Line 1101

Clock Cycle 8566:
$t0 -> 1, $t3 -> 1, 
Started lw 3980 $t3 on Line 1102
Completed 1/2

Clock Cycle 8567:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3980 $t3 on Line 1102

Clock Cycle 8568:
$t0 -> 1, 
Started lw 1100 $t0 on Line 1103
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t1,$t3,2480
$t1 = 2480

Clock Cycle 8569:
$t0 -> 1, 
Completed 2/22
addi
addi$t4,$t3,400
$t4 = 400

Clock Cycle 8570:
$t0 -> 1, 
Completed 3/22
addi
addi$t4,$t2,1404
$t4 = 1744

Clock Cycle 8571:
$t0 -> 1, 
Completed 4/22

Clock Cycle 8572:
$t0 -> 1, 
Completed 5/22

Clock Cycle 8573:
$t0 -> 1, 
Completed 6/22

Clock Cycle 8574:
$t0 -> 1, 
Completed 7/22

Clock Cycle 8575:
$t0 -> 1, 
Completed 8/22

Clock Cycle 8576:
$t0 -> 1, 
Completed 9/22

Clock Cycle 8577:
$t0 -> 1, 
Completed 10/22
Memory at 3852 = 0

Clock Cycle 8578:
$t0 -> 1, 
Completed 11/22

Clock Cycle 8579:
$t0 -> 1, 
Completed 12/22

Clock Cycle 8580:
$t0 -> 1, 
Completed 13/22

Clock Cycle 8581:
$t0 -> 1, 
Completed 14/22

Clock Cycle 8582:
$t0 -> 1, 
Completed 15/22

Clock Cycle 8583:
$t0 -> 1, 
Completed 16/22

Clock Cycle 8584:
$t0 -> 1, 
Completed 17/22

Clock Cycle 8585:
$t0 -> 1, 
Completed 18/22

Clock Cycle 8586:
$t0 -> 1, 
Completed 19/22

Clock Cycle 8587:
$t0 -> 1, 
Completed 20/22

Clock Cycle 8588:
$t0 -> 1, 
Completed 21/22

Clock Cycle 8589:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1100 $t0 on Line 1103

Clock Cycle 8590:
addi
addi$t2,$t0,588
$t2 = 588

Clock Cycle 8591:
addi
addi$t0,$t1,2548
$t0 = 5028

Clock Cycle 8592:
addi
addi$t4,$t1,2428
$t4 = 4908

Clock Cycle 8593:
lw
DRAM Request(Read) Issued for lw 588 $t2 on Line 1110

Clock Cycle 8594:
$t2 -> 1, 
Started lw 588 $t2 on Line 1110
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1164 $t4 on Line 1111

Clock Cycle 8595:
$t2 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 8596:
$t2 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 8597:
$t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 8598:
$t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 8599:
$t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 8600:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 8601:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 8602:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 8603:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 8604:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 8605:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 588 $t2 on Line 1110

Clock Cycle 8606:
$t4 -> 1, 
Started lw 1164 $t4 on Line 1111
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t0,$t2,2680
$t0 = 2680

Clock Cycle 8607:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 652 $t3 on Line 1113

Clock Cycle 8608:
$t3 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 8609:
$t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 8610:
$t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 8611:
$t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 8612:
$t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 8613:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 8614:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 8615:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 8616:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 8617:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1164 $t4 on Line 1111

Clock Cycle 8618:
$t3 -> 1, 
Started lw 652 $t3 on Line 1113
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 8619:
$t3 -> 1, 
Completed 2/12

Clock Cycle 8620:
$t3 -> 1, 
Completed 3/12

Clock Cycle 8621:
$t3 -> 1, 
Completed 4/12

Clock Cycle 8622:
$t3 -> 1, 
Completed 5/12

Clock Cycle 8623:
$t3 -> 1, 
Completed 6/12

Clock Cycle 8624:
$t3 -> 1, 
Completed 7/12

Clock Cycle 8625:
$t3 -> 1, 
Completed 8/12

Clock Cycle 8626:
$t3 -> 1, 
Completed 9/12

Clock Cycle 8627:
$t3 -> 1, 
Completed 10/12

Clock Cycle 8628:
$t3 -> 1, 
Completed 11/12

Clock Cycle 8629:
$t3 -> 1, 
Completed 12/12
$t3 = 3424
Finished Instruction lw 652 $t3 on Line 1113

Clock Cycle 8630:
addi
addi$t2,$t3,540
$t2 = 3964

Clock Cycle 8631:
sw
DRAM Request(Write) Issued for sw 2768 3424 on Line 1115

Clock Cycle 8632:

Started sw 2768 3424 on Line 1115
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t4,$t1,3816
$t4 = 6296

Clock Cycle 8633:

Completed 2/12
addi
addi$t2,$t4,2700
$t2 = 8996

Clock Cycle 8634:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 3312 $t4 on Line 1118

Clock Cycle 8635:
$t4 -> 1, 
Completed 4/12

Clock Cycle 8636:
$t4 -> 1, 
Completed 5/12

Clock Cycle 8637:
$t4 -> 1, 
Completed 6/12

Clock Cycle 8638:
$t4 -> 1, 
Completed 7/12

Clock Cycle 8639:
$t4 -> 1, 
Completed 8/12

Clock Cycle 8640:
$t4 -> 1, 
Completed 9/12

Clock Cycle 8641:
$t4 -> 1, 
Completed 10/12

Clock Cycle 8642:
$t4 -> 1, 
Completed 11/12

Clock Cycle 8643:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 2768 3424 on Line 1115

Clock Cycle 8644:
$t4 -> 1, 
Started lw 3312 $t4 on Line 1118
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8645:
$t4 -> 1, 
Completed 2/22

Clock Cycle 8646:
$t4 -> 1, 
Completed 3/22

Clock Cycle 8647:
$t4 -> 1, 
Completed 4/22

Clock Cycle 8648:
$t4 -> 1, 
Completed 5/22

Clock Cycle 8649:
$t4 -> 1, 
Completed 6/22

Clock Cycle 8650:
$t4 -> 1, 
Completed 7/22

Clock Cycle 8651:
$t4 -> 1, 
Completed 8/22

Clock Cycle 8652:
$t4 -> 1, 
Completed 9/22

Clock Cycle 8653:
$t4 -> 1, 
Completed 10/22
Memory at 2768 = 3424

Clock Cycle 8654:
$t4 -> 1, 
Completed 11/22

Clock Cycle 8655:
$t4 -> 1, 
Completed 12/22

Clock Cycle 8656:
$t4 -> 1, 
Completed 13/22

Clock Cycle 8657:
$t4 -> 1, 
Completed 14/22

Clock Cycle 8658:
$t4 -> 1, 
Completed 15/22

Clock Cycle 8659:
$t4 -> 1, 
Completed 16/22

Clock Cycle 8660:
$t4 -> 1, 
Completed 17/22

Clock Cycle 8661:
$t4 -> 1, 
Completed 18/22

Clock Cycle 8662:
$t4 -> 1, 
Completed 19/22

Clock Cycle 8663:
$t4 -> 1, 
Completed 20/22

Clock Cycle 8664:
$t4 -> 1, 
Completed 21/22

Clock Cycle 8665:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3312 $t4 on Line 1118

Clock Cycle 8666:
addi
addi$t4,$t4,1596
$t4 = 1596

Clock Cycle 8667:
addi
addi$t2,$t2,2852
$t2 = 11848

Clock Cycle 8668:
addi
addi$t0,$t3,2088
$t0 = 5512

Clock Cycle 8669:
sw
DRAM Request(Write) Issued for sw 1880 5512 on Line 1122

Clock Cycle 8670:

Started sw 1880 5512 on Line 1122
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1248 2480 on Line 1123

Clock Cycle 8671:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1848 $t2 on Line 1124

Clock Cycle 8672:
$t2 -> 1, 
Completed 3/12

Clock Cycle 8673:
$t2 -> 1, 
Completed 4/12

Clock Cycle 8674:
$t2 -> 1, 
Completed 5/12

Clock Cycle 8675:
$t2 -> 1, 
Completed 6/12

Clock Cycle 8676:
$t2 -> 1, 
Completed 7/12

Clock Cycle 8677:
$t2 -> 1, 
Completed 8/12

Clock Cycle 8678:
$t2 -> 1, 
Completed 9/12

Clock Cycle 8679:
$t2 -> 1, 
Completed 10/12

Clock Cycle 8680:
$t2 -> 1, 
Completed 11/12

Clock Cycle 8681:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 1880 5512 on Line 1122

Clock Cycle 8682:
$t2 -> 1, 
Started sw 1248 2480 on Line 1123
Completed 1/2

Clock Cycle 8683:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1248 2480 on Line 1123

Clock Cycle 8684:
$t2 -> 1, 
Started lw 1848 $t2 on Line 1124
Completed 1/2

Clock Cycle 8685:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1848 $t2 on Line 1124

Clock Cycle 8686:
addi
addi$t2,$t3,2124
$t2 = 5548

Clock Cycle 8687:
sw
DRAM Request(Write) Issued for sw 2796 5512 on Line 1126

Clock Cycle 8688:

Started sw 2796 5512 on Line 1126
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 312 3424 on Line 1127

Clock Cycle 8689:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 1944 $t2 on Line 1128

Clock Cycle 8690:
$t2 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 3556 $t1 on Line 1129

Clock Cycle 8691:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 8692:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 8693:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 8694:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 8695:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 8696:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 8697:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1248 = 2480
Memory at 1880 = 5512

Clock Cycle 8698:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 8699:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 8700:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 8701:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 8702:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 8703:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 8704:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 8705:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 8706:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 8707:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 8708:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 8709:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 2796 5512 on Line 1126

Clock Cycle 8710:
$t1 -> 1, $t2 -> 1, 
Started sw 312 3424 on Line 1127
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8711:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 8712:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 8713:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 8714:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 8715:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 8716:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 8717:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 8718:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 8719:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 2796 = 5512

Clock Cycle 8720:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 8721:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 8722:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 8723:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 8724:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 8725:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 8726:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 8727:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 8728:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 8729:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 8730:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 8731:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 312 3424 on Line 1127

Clock Cycle 8732:
$t1 -> 1, $t2 -> 1, 
Started lw 1944 $t2 on Line 1128
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8733:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 8734:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 8735:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 8736:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 8737:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 8738:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 8739:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 8740:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 8741:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 312 = 3424

Clock Cycle 8742:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 8743:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 8744:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 8745:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 8746:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 8747:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 8748:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 8749:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 8750:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 8751:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 8752:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 8753:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 2284
Finished Instruction lw 1944 $t2 on Line 1128

Clock Cycle 8754:
$t1 -> 1, 
Started lw 3556 $t1 on Line 1129
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t2,$t2,1344
$t2 = 3628

Clock Cycle 8755:
$t1 -> 1, 
Completed 2/12

Clock Cycle 8756:
$t1 -> 1, 
Completed 3/12

Clock Cycle 8757:
$t1 -> 1, 
Completed 4/12

Clock Cycle 8758:
$t1 -> 1, 
Completed 5/12

Clock Cycle 8759:
$t1 -> 1, 
Completed 6/12

Clock Cycle 8760:
$t1 -> 1, 
Completed 7/12

Clock Cycle 8761:
$t1 -> 1, 
Completed 8/12

Clock Cycle 8762:
$t1 -> 1, 
Completed 9/12

Clock Cycle 8763:
$t1 -> 1, 
Completed 10/12

Clock Cycle 8764:
$t1 -> 1, 
Completed 11/12

Clock Cycle 8765:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 3556 $t1 on Line 1129

Clock Cycle 8766:
addi
addi$t1,$t1,2720
$t1 = 2720

Clock Cycle 8767:
sw
DRAM Request(Write) Issued for sw 3992 1596 on Line 1132

Clock Cycle 8768:

Started sw 3992 1596 on Line 1132
Completed 1/2
lw
DRAM Request(Read) Issued for lw 200 $t1 on Line 1133

Clock Cycle 8769:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3992 1596 on Line 1132
lw
DRAM Request(Read) Issued for lw 236 $t0 on Line 1134

Clock Cycle 8770:
$t0 -> 1, $t1 -> 1, 
Started lw 200 $t1 on Line 1133
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2376 $t3 on Line 1135

Clock Cycle 8771:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 8772:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 8773:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 8774:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 8775:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 8776:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 8777:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 8778:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 8779:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3992 = 1596

Clock Cycle 8780:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 8781:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 8782:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 8783:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 8784:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 8785:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 8786:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 8787:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 8788:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 8789:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 8790:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 8791:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 200 $t1 on Line 1133

Clock Cycle 8792:
$t0 -> 1, $t3 -> 1, 
Started lw 236 $t0 on Line 1134
Completed 1/2

Clock Cycle 8793:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 236 $t0 on Line 1134

Clock Cycle 8794:
$t3 -> 1, 
Started lw 2376 $t3 on Line 1135
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t1,$t0,2528
$t1 = 2528

Clock Cycle 8795:
$t3 -> 1, 
Completed 2/12
addi
addi$t0,$t1,1376
$t0 = 3904

Clock Cycle 8796:
$t3 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 2180 2528 on Line 1138

Clock Cycle 8797:
$t3 -> 1, 
Completed 4/12
addi
addi$t0,$t1,1236
$t0 = 3764

Clock Cycle 8798:
$t3 -> 1, 
Completed 5/12

Clock Cycle 8799:
$t3 -> 1, 
Completed 6/12

Clock Cycle 8800:
$t3 -> 1, 
Completed 7/12

Clock Cycle 8801:
$t3 -> 1, 
Completed 8/12

Clock Cycle 8802:
$t3 -> 1, 
Completed 9/12

Clock Cycle 8803:
$t3 -> 1, 
Completed 10/12

Clock Cycle 8804:
$t3 -> 1, 
Completed 11/12

Clock Cycle 8805:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2376 $t3 on Line 1135

Clock Cycle 8806:

Started sw 2180 2528 on Line 1138
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1720 0 on Line 1140

Clock Cycle 8807:

Completed 2/2
Finished Instruction sw 2180 2528 on Line 1138
sw
DRAM Request(Write) Issued for sw 1796 2528 on Line 1141

Clock Cycle 8808:

Started sw 1720 0 on Line 1140
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t4,$t0,2080
$t4 = 5844

Clock Cycle 8809:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 348 2528 on Line 1143

Clock Cycle 8810:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 2876 5844 on Line 1144

Clock Cycle 8811:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 1216 $t0 on Line 1145

Clock Cycle 8812:
$t0 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 644 $t1 on Line 1146

Clock Cycle 8813:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 8814:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 8815:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 8816:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 8817:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 2180 = 2528

Clock Cycle 8818:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 8819:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 8820:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 8821:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 8822:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 8823:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 8824:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 8825:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 8826:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 8827:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 8828:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 8829:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 1720 0 on Line 1140

Clock Cycle 8830:
$t0 -> 1, $t1 -> 1, 
Started sw 1796 2528 on Line 1141
Completed 1/2

Clock Cycle 8831:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 1796 2528 on Line 1141

Clock Cycle 8832:
$t0 -> 1, $t1 -> 1, 
Started lw 1216 $t0 on Line 1145
Completed 1/2

Clock Cycle 8833:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1216 $t0 on Line 1145

Clock Cycle 8834:
$t1 -> 1, 
Started sw 348 2528 on Line 1143
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8835:
$t1 -> 1, 
Completed 2/22

Clock Cycle 8836:
$t1 -> 1, 
Completed 3/22

Clock Cycle 8837:
$t1 -> 1, 
Completed 4/22

Clock Cycle 8838:
$t1 -> 1, 
Completed 5/22

Clock Cycle 8839:
$t1 -> 1, 
Completed 6/22

Clock Cycle 8840:
$t1 -> 1, 
Completed 7/22

Clock Cycle 8841:
$t1 -> 1, 
Completed 8/22

Clock Cycle 8842:
$t1 -> 1, 
Completed 9/22

Clock Cycle 8843:
$t1 -> 1, 
Completed 10/22
Memory at 1796 = 2528

Clock Cycle 8844:
$t1 -> 1, 
Completed 11/22

Clock Cycle 8845:
$t1 -> 1, 
Completed 12/22

Clock Cycle 8846:
$t1 -> 1, 
Completed 13/22

Clock Cycle 8847:
$t1 -> 1, 
Completed 14/22

Clock Cycle 8848:
$t1 -> 1, 
Completed 15/22

Clock Cycle 8849:
$t1 -> 1, 
Completed 16/22

Clock Cycle 8850:
$t1 -> 1, 
Completed 17/22

Clock Cycle 8851:
$t1 -> 1, 
Completed 18/22

Clock Cycle 8852:
$t1 -> 1, 
Completed 19/22

Clock Cycle 8853:
$t1 -> 1, 
Completed 20/22

Clock Cycle 8854:
$t1 -> 1, 
Completed 21/22

Clock Cycle 8855:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 348 2528 on Line 1143

Clock Cycle 8856:
$t1 -> 1, 
Started lw 644 $t1 on Line 1146
Completed 1/2

Clock Cycle 8857:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 644 $t1 on Line 1146

Clock Cycle 8858:

Started sw 2876 5844 on Line 1144
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t1,$t2,2268
$t1 = 5896

Clock Cycle 8859:

Completed 2/22
addi
addi$t3,$t0,2668
$t3 = 2668

Clock Cycle 8860:

Completed 3/22
addi
addi$t4,$t1,2672
$t4 = 8568

Clock Cycle 8861:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 1684 $t2 on Line 1150

Clock Cycle 8862:
$t2 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 2396 0 on Line 1151

Clock Cycle 8863:
$t2 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 1800 8568 on Line 1152

Clock Cycle 8864:
$t2 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 264 $t0 on Line 1153

Clock Cycle 8865:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 8866:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 8867:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 348 = 2528

Clock Cycle 8868:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 8869:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 8870:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 8871:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 8872:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 8873:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 8874:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 8875:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 8876:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 8877:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 8878:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 8879:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 2876 5844 on Line 1144

Clock Cycle 8880:
$t0 -> 1, $t2 -> 1, 
Started sw 2396 0 on Line 1151
Completed 1/2

Clock Cycle 8881:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 2396 0 on Line 1151

Clock Cycle 8882:
$t0 -> 1, $t2 -> 1, 
Started lw 1684 $t2 on Line 1150
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8883:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 8884:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 8885:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 8886:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 8887:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 8888:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 8889:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 8890:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 8891:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 2876 = 5844

Clock Cycle 8892:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 8893:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 8894:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 8895:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 8896:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 8897:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 8898:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 8899:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 8900:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 8901:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 8902:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 8903:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1684 $t2 on Line 1150

Clock Cycle 8904:
$t0 -> 1, 
Started sw 1800 8568 on Line 1152
Completed 1/2

Clock Cycle 8905:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1800 8568 on Line 1152

Clock Cycle 8906:
$t0 -> 1, 
Started lw 264 $t0 on Line 1153
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8907:
$t0 -> 1, 
Completed 2/22

Clock Cycle 8908:
$t0 -> 1, 
Completed 3/22

Clock Cycle 8909:
$t0 -> 1, 
Completed 4/22

Clock Cycle 8910:
$t0 -> 1, 
Completed 5/22

Clock Cycle 8911:
$t0 -> 1, 
Completed 6/22

Clock Cycle 8912:
$t0 -> 1, 
Completed 7/22

Clock Cycle 8913:
$t0 -> 1, 
Completed 8/22

Clock Cycle 8914:
$t0 -> 1, 
Completed 9/22

Clock Cycle 8915:
$t0 -> 1, 
Completed 10/22
Memory at 1800 = 8568

Clock Cycle 8916:
$t0 -> 1, 
Completed 11/22

Clock Cycle 8917:
$t0 -> 1, 
Completed 12/22

Clock Cycle 8918:
$t0 -> 1, 
Completed 13/22

Clock Cycle 8919:
$t0 -> 1, 
Completed 14/22

Clock Cycle 8920:
$t0 -> 1, 
Completed 15/22

Clock Cycle 8921:
$t0 -> 1, 
Completed 16/22

Clock Cycle 8922:
$t0 -> 1, 
Completed 17/22

Clock Cycle 8923:
$t0 -> 1, 
Completed 18/22

Clock Cycle 8924:
$t0 -> 1, 
Completed 19/22

Clock Cycle 8925:
$t0 -> 1, 
Completed 20/22

Clock Cycle 8926:
$t0 -> 1, 
Completed 21/22

Clock Cycle 8927:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 264 $t0 on Line 1153

Clock Cycle 8928:
sw
DRAM Request(Write) Issued for sw 752 0 on Line 1154

Clock Cycle 8929:

Started sw 752 0 on Line 1154
Completed 1/2
addi
addi$t3,$t1,648
$t3 = 6544

Clock Cycle 8930:

Completed 2/2
Finished Instruction sw 752 0 on Line 1154
addi
addi$t2,$t1,2052
$t2 = 7948

Clock Cycle 8931:
addi
addi$t0,$t1,2804
$t0 = 8700

Clock Cycle 8932:
addi
addi$t2,$t4,1704
$t2 = 10272

Clock Cycle 8933:
lw
DRAM Request(Read) Issued for lw 2424 $t4 on Line 1159

Clock Cycle 8934:
$t4 -> 1, 
Started lw 2424 $t4 on Line 1159
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t1,$t3,2248
$t1 = 8792

Clock Cycle 8935:
$t4 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 1244 $t3 on Line 1161

Clock Cycle 8936:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 8937:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 8938:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 8939:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 8940:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 8941:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 8942:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 8943:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 8944:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 8945:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 8946:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 8947:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 8948:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 8949:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 8950:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 8951:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 8952:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 8953:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 8954:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 8955:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2424 $t4 on Line 1159

Clock Cycle 8956:
$t3 -> 1, 
Started lw 1244 $t3 on Line 1161
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 8957:
$t3 -> 1, 
Completed 2/12

Clock Cycle 8958:
$t3 -> 1, 
Completed 3/12

Clock Cycle 8959:
$t3 -> 1, 
Completed 4/12

Clock Cycle 8960:
$t3 -> 1, 
Completed 5/12

Clock Cycle 8961:
$t3 -> 1, 
Completed 6/12

Clock Cycle 8962:
$t3 -> 1, 
Completed 7/12

Clock Cycle 8963:
$t3 -> 1, 
Completed 8/12

Clock Cycle 8964:
$t3 -> 1, 
Completed 9/12

Clock Cycle 8965:
$t3 -> 1, 
Completed 10/12

Clock Cycle 8966:
$t3 -> 1, 
Completed 11/12

Clock Cycle 8967:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1244 $t3 on Line 1161

Clock Cycle 8968:
lw
DRAM Request(Read) Issued for lw 1648 $t3 on Line 1162

Clock Cycle 8969:
$t3 -> 1, 
Started lw 1648 $t3 on Line 1162
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3064 10272 on Line 1163

Clock Cycle 8970:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1648 $t3 on Line 1162
addi
addi$t1,$t4,2856
$t1 = 2856

Clock Cycle 8971:

Started sw 3064 10272 on Line 1163
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2120 0 on Line 1165

Clock Cycle 8972:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 468 10272 on Line 1166

Clock Cycle 8973:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 2820 $t4 on Line 1167

Clock Cycle 8974:
$t4 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 676 2856 on Line 1168

Clock Cycle 8975:
$t4 -> 1, 
Completed 5/12
addi
addi$t0,$t2,616
$t0 = 10888

Clock Cycle 8976:
$t4 -> 1, 
Completed 6/12
addi
addi$t2,$t0,2376
$t2 = 13264

Clock Cycle 8977:
$t4 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 3384 10888 on Line 1171

Clock Cycle 8978:
$t4 -> 1, 
Completed 8/12
addi
addi$t0,$t1,2428
$t0 = 5284

Clock Cycle 8979:
$t4 -> 1, 
Completed 9/12
lw
DRAM Request(Read) Issued for lw 3060 $t3 on Line 1173

Clock Cycle 8980:
$t3 -> 1, $t4 -> 1, 
Completed 10/12
lw
DRAM Request(Read) Issued for lw 3652 $t0 on Line 1174

Clock Cycle 8981:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 8982:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 3064 10272 on Line 1163

Clock Cycle 8983:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 2120 0 on Line 1165
Completed 1/2

Clock Cycle 8984:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2120 0 on Line 1165

Clock Cycle 8985:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 2820 $t4 on Line 1167
Completed 1/2

Clock Cycle 8986:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2820 $t4 on Line 1167

Clock Cycle 8987:
$t0 -> 1, $t3 -> 1, 
Started lw 3060 $t3 on Line 1173
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1092 0 on Line 1175

Clock Cycle 8988:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3060 $t3 on Line 1173
lw
DRAM Request(Read) Issued for lw 3220 $t4 on Line 1176

Clock Cycle 8989:
$t0 -> 1, $t4 -> 1, 
Started sw 468 10272 on Line 1166
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2480 0 on Line 1177

Clock Cycle 8990:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 8991:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 8992:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 8993:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 8994:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 8995:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 8996:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 8997:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 8998:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3064 = 10272

Clock Cycle 8999:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 9000:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 9001:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 9002:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 9003:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 9004:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 9005:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 9006:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 9007:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 9008:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 9009:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 9010:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 468 10272 on Line 1166

Clock Cycle 9011:
$t0 -> 1, $t4 -> 1, 
Started sw 676 2856 on Line 1168
Completed 1/2

Clock Cycle 9012:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 676 2856 on Line 1168

Clock Cycle 9013:
$t0 -> 1, $t4 -> 1, 
Started sw 3384 10888 on Line 1171
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9014:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 9015:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 9016:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 9017:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 9018:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 9019:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 9020:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 9021:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 9022:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 468 = 10272
Memory at 676 = 2856

Clock Cycle 9023:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 9024:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 9025:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 9026:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 9027:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 9028:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 9029:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 9030:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 9031:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 9032:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 9033:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 9034:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3384 10888 on Line 1171

Clock Cycle 9035:
$t0 -> 1, $t4 -> 1, 
Started lw 3652 $t0 on Line 1174
Completed 1/2

Clock Cycle 9036:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 128
Finished Instruction lw 3652 $t0 on Line 1174

Clock Cycle 9037:
$t4 -> 1, 
Started lw 3220 $t4 on Line 1176
Completed 1/2

Clock Cycle 9038:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3220 $t4 on Line 1176

Clock Cycle 9039:

Started sw 1092 0 on Line 1175
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t4,3944
$t2 = 3944

Clock Cycle 9040:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3896 $t4 on Line 1179

Clock Cycle 9041:
$t4 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 3368 $t2 on Line 1180

Clock Cycle 9042:
$t2 -> 1, $t4 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 1596 2856 on Line 1181

Clock Cycle 9043:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 9044:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 9045:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 9046:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 9047:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 9048:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3384 = 10888

Clock Cycle 9049:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 9050:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 9051:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 9052:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 9053:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 9054:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 9055:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 9056:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 9057:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 9058:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 9059:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 9060:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1092 0 on Line 1175

Clock Cycle 9061:
$t2 -> 1, $t4 -> 1, 
Started sw 1596 2856 on Line 1181
Completed 1/2

Clock Cycle 9062:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1596 2856 on Line 1181

Clock Cycle 9063:
$t2 -> 1, $t4 -> 1, 
Started sw 2480 0 on Line 1177
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9064:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 9065:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 9066:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 9067:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 9068:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 9069:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 9070:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 9071:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 9072:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1092 = 0
Memory at 1596 = 2856

Clock Cycle 9073:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 9074:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 9075:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 9076:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 9077:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 9078:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 9079:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 9080:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 9081:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 9082:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 9083:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 9084:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2480 0 on Line 1177

Clock Cycle 9085:
$t2 -> 1, $t4 -> 1, 
Started lw 3896 $t4 on Line 1179
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9086:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 9087:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 9088:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 9089:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 9090:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 9091:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 9092:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 9093:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 9094:
$t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 9095:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 9096:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 9097:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 9098:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 9099:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 9100:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 9101:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 9102:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 9103:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 9104:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 9105:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 9106:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3896 $t4 on Line 1179

Clock Cycle 9107:
$t2 -> 1, 
Started lw 3368 $t2 on Line 1180
Completed 1/2

Clock Cycle 9108:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3368 $t2 on Line 1180

Clock Cycle 9109:
addi
addi$t2,$t0,2700
$t2 = 2828

Clock Cycle 9110:
lw
DRAM Request(Read) Issued for lw 2060 $t1 on Line 1183

Clock Cycle 9111:
$t1 -> 1, 
Started lw 2060 $t1 on Line 1183
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2972 2828 on Line 1184

Clock Cycle 9112:
$t1 -> 1, 
Completed 2/12

Clock Cycle 9113:
$t1 -> 1, 
Completed 3/12

Clock Cycle 9114:
$t1 -> 1, 
Completed 4/12

Clock Cycle 9115:
$t1 -> 1, 
Completed 5/12

Clock Cycle 9116:
$t1 -> 1, 
Completed 6/12

Clock Cycle 9117:
$t1 -> 1, 
Completed 7/12

Clock Cycle 9118:
$t1 -> 1, 
Completed 8/12

Clock Cycle 9119:
$t1 -> 1, 
Completed 9/12

Clock Cycle 9120:
$t1 -> 1, 
Completed 10/12

Clock Cycle 9121:
$t1 -> 1, 
Completed 11/12

Clock Cycle 9122:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2060 $t1 on Line 1183

Clock Cycle 9123:

Started sw 2972 2828 on Line 1184
Completed 1/2
sw
DRAM Request(Write) Issued for sw 328 0 on Line 1185

Clock Cycle 9124:

Completed 2/2
Finished Instruction sw 2972 2828 on Line 1184
sw
DRAM Request(Write) Issued for sw 876 0 on Line 1186

Clock Cycle 9125:

Started sw 328 0 on Line 1185
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1160 0 on Line 1187

Clock Cycle 9126:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 140 0 on Line 1188

Clock Cycle 9127:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 2756 0 on Line 1189

Clock Cycle 9128:

Completed 4/22
addi
addi$t0,$t4,2352
$t0 = 2352

Clock Cycle 9129:

Completed 5/22
lw
DRAM Request(Read) Issued for lw 3756 $t4 on Line 1191

Clock Cycle 9130:
$t4 -> 1, 
Completed 6/22

Clock Cycle 9131:
$t4 -> 1, 
Completed 7/22

Clock Cycle 9132:
$t4 -> 1, 
Completed 8/22

Clock Cycle 9133:
$t4 -> 1, 
Completed 9/22

Clock Cycle 9134:
$t4 -> 1, 
Completed 10/22
Memory at 2972 = 2828

Clock Cycle 9135:
$t4 -> 1, 
Completed 11/22

Clock Cycle 9136:
$t4 -> 1, 
Completed 12/22

Clock Cycle 9137:
$t4 -> 1, 
Completed 13/22

Clock Cycle 9138:
$t4 -> 1, 
Completed 14/22

Clock Cycle 9139:
$t4 -> 1, 
Completed 15/22

Clock Cycle 9140:
$t4 -> 1, 
Completed 16/22

Clock Cycle 9141:
$t4 -> 1, 
Completed 17/22

Clock Cycle 9142:
$t4 -> 1, 
Completed 18/22

Clock Cycle 9143:
$t4 -> 1, 
Completed 19/22

Clock Cycle 9144:
$t4 -> 1, 
Completed 20/22

Clock Cycle 9145:
$t4 -> 1, 
Completed 21/22

Clock Cycle 9146:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 328 0 on Line 1185

Clock Cycle 9147:
$t4 -> 1, 
Started sw 876 0 on Line 1186
Completed 1/2

Clock Cycle 9148:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 876 0 on Line 1186

Clock Cycle 9149:
$t4 -> 1, 
Started sw 140 0 on Line 1188
Completed 1/2

Clock Cycle 9150:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 140 0 on Line 1188

Clock Cycle 9151:
$t4 -> 1, 
Started sw 1160 0 on Line 1187
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 9152:
$t4 -> 1, 
Completed 2/22

Clock Cycle 9153:
$t4 -> 1, 
Completed 3/22

Clock Cycle 9154:
$t4 -> 1, 
Completed 4/22

Clock Cycle 9155:
$t4 -> 1, 
Completed 5/22

Clock Cycle 9156:
$t4 -> 1, 
Completed 6/22

Clock Cycle 9157:
$t4 -> 1, 
Completed 7/22

Clock Cycle 9158:
$t4 -> 1, 
Completed 8/22

Clock Cycle 9159:
$t4 -> 1, 
Completed 9/22

Clock Cycle 9160:
$t4 -> 1, 
Completed 10/22

Clock Cycle 9161:
$t4 -> 1, 
Completed 11/22

Clock Cycle 9162:
$t4 -> 1, 
Completed 12/22

Clock Cycle 9163:
$t4 -> 1, 
Completed 13/22

Clock Cycle 9164:
$t4 -> 1, 
Completed 14/22

Clock Cycle 9165:
$t4 -> 1, 
Completed 15/22

Clock Cycle 9166:
$t4 -> 1, 
Completed 16/22

Clock Cycle 9167:
$t4 -> 1, 
Completed 17/22

Clock Cycle 9168:
$t4 -> 1, 
Completed 18/22

Clock Cycle 9169:
$t4 -> 1, 
Completed 19/22

Clock Cycle 9170:
$t4 -> 1, 
Completed 20/22

Clock Cycle 9171:
$t4 -> 1, 
Completed 21/22

Clock Cycle 9172:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1160 0 on Line 1187

Clock Cycle 9173:
$t4 -> 1, 
Started sw 2756 0 on Line 1189
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9174:
$t4 -> 1, 
Completed 2/22

Clock Cycle 9175:
$t4 -> 1, 
Completed 3/22

Clock Cycle 9176:
$t4 -> 1, 
Completed 4/22

Clock Cycle 9177:
$t4 -> 1, 
Completed 5/22

Clock Cycle 9178:
$t4 -> 1, 
Completed 6/22

Clock Cycle 9179:
$t4 -> 1, 
Completed 7/22

Clock Cycle 9180:
$t4 -> 1, 
Completed 8/22

Clock Cycle 9181:
$t4 -> 1, 
Completed 9/22

Clock Cycle 9182:
$t4 -> 1, 
Completed 10/22

Clock Cycle 9183:
$t4 -> 1, 
Completed 11/22

Clock Cycle 9184:
$t4 -> 1, 
Completed 12/22

Clock Cycle 9185:
$t4 -> 1, 
Completed 13/22

Clock Cycle 9186:
$t4 -> 1, 
Completed 14/22

Clock Cycle 9187:
$t4 -> 1, 
Completed 15/22

Clock Cycle 9188:
$t4 -> 1, 
Completed 16/22

Clock Cycle 9189:
$t4 -> 1, 
Completed 17/22

Clock Cycle 9190:
$t4 -> 1, 
Completed 18/22

Clock Cycle 9191:
$t4 -> 1, 
Completed 19/22

Clock Cycle 9192:
$t4 -> 1, 
Completed 20/22

Clock Cycle 9193:
$t4 -> 1, 
Completed 21/22

Clock Cycle 9194:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 2756 0 on Line 1189

Clock Cycle 9195:
$t4 -> 1, 
Started lw 3756 $t4 on Line 1191
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9196:
$t4 -> 1, 
Completed 2/22

Clock Cycle 9197:
$t4 -> 1, 
Completed 3/22

Clock Cycle 9198:
$t4 -> 1, 
Completed 4/22

Clock Cycle 9199:
$t4 -> 1, 
Completed 5/22

Clock Cycle 9200:
$t4 -> 1, 
Completed 6/22

Clock Cycle 9201:
$t4 -> 1, 
Completed 7/22

Clock Cycle 9202:
$t4 -> 1, 
Completed 8/22

Clock Cycle 9203:
$t4 -> 1, 
Completed 9/22

Clock Cycle 9204:
$t4 -> 1, 
Completed 10/22
Memory at 2756 = 0

Clock Cycle 9205:
$t4 -> 1, 
Completed 11/22

Clock Cycle 9206:
$t4 -> 1, 
Completed 12/22

Clock Cycle 9207:
$t4 -> 1, 
Completed 13/22

Clock Cycle 9208:
$t4 -> 1, 
Completed 14/22

Clock Cycle 9209:
$t4 -> 1, 
Completed 15/22

Clock Cycle 9210:
$t4 -> 1, 
Completed 16/22

Clock Cycle 9211:
$t4 -> 1, 
Completed 17/22

Clock Cycle 9212:
$t4 -> 1, 
Completed 18/22

Clock Cycle 9213:
$t4 -> 1, 
Completed 19/22

Clock Cycle 9214:
$t4 -> 1, 
Completed 20/22

Clock Cycle 9215:
$t4 -> 1, 
Completed 21/22

Clock Cycle 9216:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3756 $t4 on Line 1191

Clock Cycle 9217:
lw
DRAM Request(Read) Issued for lw 1680 $t4 on Line 1192

Clock Cycle 9218:
$t4 -> 1, 
Started lw 1680 $t4 on Line 1192
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3940 2828 on Line 1193

Clock Cycle 9219:
$t4 -> 1, 
Completed 2/12
addi
addi$t0,$t0,704
$t0 = 3056

Clock Cycle 9220:
$t4 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 2804 2828 on Line 1195

Clock Cycle 9221:
$t4 -> 1, 
Completed 4/12
addi
addi$t1,$t3,2168
$t1 = 2168

Clock Cycle 9222:
$t4 -> 1, 
Completed 5/12
addi
addi$t0,$t0,3676
$t0 = 6732

Clock Cycle 9223:
$t4 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 2036 $t2 on Line 1198

Clock Cycle 9224:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 9225:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 9226:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 9227:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 9228:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 9229:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1680 $t4 on Line 1192

Clock Cycle 9230:
$t2 -> 1, 
Started lw 2036 $t2 on Line 1198
Completed 1/2

Clock Cycle 9231:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2036 $t2 on Line 1198

Clock Cycle 9232:

Started sw 3940 2828 on Line 1193
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t2,$t4,3256
$t2 = 3256

Clock Cycle 9233:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1240 $t0 on Line 1200

Clock Cycle 9234:
$t0 -> 1, 
Completed 3/12
addi
addi$t3,$t3,3532
$t3 = 3532

Clock Cycle 9235:
$t0 -> 1, 
Completed 4/12
addi
addi$t4,$t1,3784
$t4 = 5952

Clock Cycle 9236:
$t0 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 1440 3256 on Line 1203

Clock Cycle 9237:
$t0 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 1660 3256 on Line 1204

Clock Cycle 9238:
$t0 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 2484 $t4 on Line 1205

Clock Cycle 9239:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 9240:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 9241:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 9242:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 9243:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 3940 2828 on Line 1193

Clock Cycle 9244:
$t0 -> 1, $t4 -> 1, 
Started sw 2804 2828 on Line 1195
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9245:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 9246:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 9247:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 9248:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 9249:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 9250:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 9251:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 9252:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 9253:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3940 = 2828

Clock Cycle 9254:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 9255:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 9256:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 9257:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 9258:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 9259:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 9260:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 9261:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 9262:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 9263:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 9264:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 9265:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2804 2828 on Line 1195

Clock Cycle 9266:
$t0 -> 1, $t4 -> 1, 
Started lw 2484 $t4 on Line 1205
Completed 1/2

Clock Cycle 9267:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2484 $t4 on Line 1205

Clock Cycle 9268:
$t0 -> 1, 
Started lw 1240 $t0 on Line 1200
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 9269:
$t0 -> 1, 
Completed 2/22

Clock Cycle 9270:
$t0 -> 1, 
Completed 3/22

Clock Cycle 9271:
$t0 -> 1, 
Completed 4/22

Clock Cycle 9272:
$t0 -> 1, 
Completed 5/22

Clock Cycle 9273:
$t0 -> 1, 
Completed 6/22

Clock Cycle 9274:
$t0 -> 1, 
Completed 7/22

Clock Cycle 9275:
$t0 -> 1, 
Completed 8/22

Clock Cycle 9276:
$t0 -> 1, 
Completed 9/22

Clock Cycle 9277:
$t0 -> 1, 
Completed 10/22
Memory at 2804 = 2828

Clock Cycle 9278:
$t0 -> 1, 
Completed 11/22

Clock Cycle 9279:
$t0 -> 1, 
Completed 12/22

Clock Cycle 9280:
$t0 -> 1, 
Completed 13/22

Clock Cycle 9281:
$t0 -> 1, 
Completed 14/22

Clock Cycle 9282:
$t0 -> 1, 
Completed 15/22

Clock Cycle 9283:
$t0 -> 1, 
Completed 16/22

Clock Cycle 9284:
$t0 -> 1, 
Completed 17/22

Clock Cycle 9285:
$t0 -> 1, 
Completed 18/22

Clock Cycle 9286:
$t0 -> 1, 
Completed 19/22

Clock Cycle 9287:
$t0 -> 1, 
Completed 20/22

Clock Cycle 9288:
$t0 -> 1, 
Completed 21/22

Clock Cycle 9289:
$t0 -> 1, 
Completed 22/22
$t0 = 1780
Finished Instruction lw 1240 $t0 on Line 1200

Clock Cycle 9290:

Started sw 1440 3256 on Line 1203
Completed 1/2
sw
DRAM Request(Write) Issued for sw 724 1780 on Line 1206

Clock Cycle 9291:

Completed 2/2
Finished Instruction sw 1440 3256 on Line 1203
sw
DRAM Request(Write) Issued for sw 3780 1780 on Line 1207

Clock Cycle 9292:

Started sw 1660 3256 on Line 1204
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1848 $t2 on Line 1208

Clock Cycle 9293:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1660 3256 on Line 1204
sw
DRAM Request(Write) Issued for sw 2760 3532 on Line 1209

Clock Cycle 9294:
$t2 -> 1, 
Started lw 1848 $t2 on Line 1208
Completed 1/2
lw
DRAM Request(Read) Issued for lw 680 $t4 on Line 1210

Clock Cycle 9295:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1848 $t2 on Line 1208

Clock Cycle 9296:
$t4 -> 1, 
Started sw 724 1780 on Line 1206
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 9297:
$t4 -> 1, 
Completed 2/22

Clock Cycle 9298:
$t4 -> 1, 
Completed 3/22

Clock Cycle 9299:
$t4 -> 1, 
Completed 4/22

Clock Cycle 9300:
$t4 -> 1, 
Completed 5/22

Clock Cycle 9301:
$t4 -> 1, 
Completed 6/22

Clock Cycle 9302:
$t4 -> 1, 
Completed 7/22

Clock Cycle 9303:
$t4 -> 1, 
Completed 8/22

Clock Cycle 9304:
$t4 -> 1, 
Completed 9/22

Clock Cycle 9305:
$t4 -> 1, 
Completed 10/22
Memory at 1440 = 3256
Memory at 1660 = 3256

Clock Cycle 9306:
$t4 -> 1, 
Completed 11/22

Clock Cycle 9307:
$t4 -> 1, 
Completed 12/22

Clock Cycle 9308:
$t4 -> 1, 
Completed 13/22

Clock Cycle 9309:
$t4 -> 1, 
Completed 14/22

Clock Cycle 9310:
$t4 -> 1, 
Completed 15/22

Clock Cycle 9311:
$t4 -> 1, 
Completed 16/22

Clock Cycle 9312:
$t4 -> 1, 
Completed 17/22

Clock Cycle 9313:
$t4 -> 1, 
Completed 18/22

Clock Cycle 9314:
$t4 -> 1, 
Completed 19/22

Clock Cycle 9315:
$t4 -> 1, 
Completed 20/22

Clock Cycle 9316:
$t4 -> 1, 
Completed 21/22

Clock Cycle 9317:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 724 1780 on Line 1206

Clock Cycle 9318:
$t4 -> 1, 
Started lw 680 $t4 on Line 1210
Completed 1/2

Clock Cycle 9319:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 680 $t4 on Line 1210

Clock Cycle 9320:

Started sw 3780 1780 on Line 1207
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3872 0 on Line 1211

Clock Cycle 9321:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 3820 0 on Line 1212

Clock Cycle 9322:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 1588 0 on Line 1213

Clock Cycle 9323:

Completed 4/22
addi
addi$t3,$t1,452
$t3 = 2620

Clock Cycle 9324:

Completed 5/22
lw
DRAM Request(Read) Issued for lw 1144 $t0 on Line 1215

Clock Cycle 9325:
$t0 -> 1, 
Completed 6/22
lw
DRAM Request(Read) Issued for lw 2252 $t1 on Line 1216

Clock Cycle 9326:
$t0 -> 1, $t1 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 2900 $t3 on Line 1217

Clock Cycle 9327:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22
sw
DRAM Request(Write) Issued for sw 212 0 on Line 1218

Clock Cycle 9328:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22
sw
DRAM Request(Write) Issued for sw 1424 0 on Line 1219

Clock Cycle 9329:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 724 = 1780
lw
DRAM Request(Read) Issued for lw 24 $t2 on Line 1220

Clock Cycle 9330:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 9331:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 9332:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 9333:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 9334:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 9335:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 9336:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 9337:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 9338:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 9339:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 9340:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 9341:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3780 1780 on Line 1207

Clock Cycle 9342:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started sw 3872 0 on Line 1211
Completed 1/2

Clock Cycle 9343:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3872 0 on Line 1211

Clock Cycle 9344:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started sw 3820 0 on Line 1212
Completed 1/2

Clock Cycle 9345:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3820 0 on Line 1212

Clock Cycle 9346:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started sw 2760 3532 on Line 1209
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9347:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 9348:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 9349:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 9350:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 9351:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 9352:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 9353:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 9354:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 9355:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3780 = 1780
Memory at 3820 = 0

Clock Cycle 9356:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 9357:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 9358:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 9359:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 9360:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 9361:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 9362:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 9363:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 9364:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 9365:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 9366:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 9367:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2760 3532 on Line 1209

Clock Cycle 9368:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 2252 $t1 on Line 1216
Completed 1/2

Clock Cycle 9369:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2252 $t1 on Line 1216

Clock Cycle 9370:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 2900 $t3 on Line 1217
Completed 1/2

Clock Cycle 9371:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2900 $t3 on Line 1217

Clock Cycle 9372:
$t0 -> 1, $t2 -> 1, 
Started sw 1588 0 on Line 1213
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 9373:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 9374:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 9375:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 9376:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 9377:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 9378:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 9379:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 9380:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 9381:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 2760 = 3532

Clock Cycle 9382:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 9383:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 9384:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 9385:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 9386:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 9387:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 9388:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 9389:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 9390:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 9391:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 9392:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 9393:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 1588 0 on Line 1213

Clock Cycle 9394:
$t0 -> 1, $t2 -> 1, 
Started lw 1144 $t0 on Line 1215
Completed 1/2

Clock Cycle 9395:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1144 $t0 on Line 1215

Clock Cycle 9396:
$t2 -> 1, 
Started sw 1424 0 on Line 1219
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2936 $t0 on Line 1221

Clock Cycle 9397:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 1424 0 on Line 1219

Clock Cycle 9398:
$t0 -> 1, $t2 -> 1, 
Started sw 212 0 on Line 1218
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 9399:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 9400:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 9401:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 9402:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 9403:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 9404:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 9405:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 9406:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 9407:
$t0 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 9408:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 9409:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 9410:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 9411:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 9412:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 9413:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 9414:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 9415:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 9416:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 9417:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 9418:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 9419:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 212 0 on Line 1218

Clock Cycle 9420:
$t0 -> 1, $t2 -> 1, 
Started lw 24 $t2 on Line 1220
Completed 1/2

Clock Cycle 9421:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 3424
Finished Instruction lw 24 $t2 on Line 1220

Clock Cycle 9422:
$t0 -> 1, 
Started lw 2936 $t0 on Line 1221
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9423:
$t0 -> 1, 
Completed 2/22

Clock Cycle 9424:
$t0 -> 1, 
Completed 3/22

Clock Cycle 9425:
$t0 -> 1, 
Completed 4/22

Clock Cycle 9426:
$t0 -> 1, 
Completed 5/22

Clock Cycle 9427:
$t0 -> 1, 
Completed 6/22

Clock Cycle 9428:
$t0 -> 1, 
Completed 7/22

Clock Cycle 9429:
$t0 -> 1, 
Completed 8/22

Clock Cycle 9430:
$t0 -> 1, 
Completed 9/22

Clock Cycle 9431:
$t0 -> 1, 
Completed 10/22

Clock Cycle 9432:
$t0 -> 1, 
Completed 11/22

Clock Cycle 9433:
$t0 -> 1, 
Completed 12/22

Clock Cycle 9434:
$t0 -> 1, 
Completed 13/22

Clock Cycle 9435:
$t0 -> 1, 
Completed 14/22

Clock Cycle 9436:
$t0 -> 1, 
Completed 15/22

Clock Cycle 9437:
$t0 -> 1, 
Completed 16/22

Clock Cycle 9438:
$t0 -> 1, 
Completed 17/22

Clock Cycle 9439:
$t0 -> 1, 
Completed 18/22

Clock Cycle 9440:
$t0 -> 1, 
Completed 19/22

Clock Cycle 9441:
$t0 -> 1, 
Completed 20/22

Clock Cycle 9442:
$t0 -> 1, 
Completed 21/22

Clock Cycle 9443:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2936 $t0 on Line 1221

Clock Cycle 9444:
addi
addi$t2,$t0,2292
$t2 = 2292

Clock Cycle 9445:
lw
DRAM Request(Read) Issued for lw 128 $t4 on Line 1223

Clock Cycle 9446:
$t4 -> 1, 
Started lw 128 $t4 on Line 1223
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 60 $t1 on Line 1224

Clock Cycle 9447:
$t1 -> 1, $t4 -> 1, 
Completed 2/12
addi
addi$t3,$t2,2048
$t3 = 4340

Clock Cycle 9448:
$t1 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 9449:
$t1 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 9450:
$t1 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 9451:
$t1 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 9452:
$t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 9453:
$t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 9454:
$t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 9455:
$t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 9456:
$t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 9457:
$t1 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 128 $t4 on Line 1223

Clock Cycle 9458:
$t1 -> 1, 
Started lw 60 $t1 on Line 1224
Completed 1/2
addi
addi$t4,$t0,1740
$t4 = 1740

Clock Cycle 9459:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 60 $t1 on Line 1224
sw
DRAM Request(Write) Issued for sw 336 4340 on Line 1227

Clock Cycle 9460:

Started sw 336 4340 on Line 1227
Completed 1/2
addi
addi$t3,$t3,2448
$t3 = 6788

Clock Cycle 9461:

Completed 2/2
Finished Instruction sw 336 4340 on Line 1227
sw
DRAM Request(Write) Issued for sw 1204 0 on Line 1229

Clock Cycle 9462:

Started sw 1204 0 on Line 1229
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 4 $t4 on Line 1230

Clock Cycle 9463:
$t4 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 272 $t0 on Line 1231

Clock Cycle 9464:
$t0 -> 1, $t4 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 812 $t2 on Line 1232

Clock Cycle 9465:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 9466:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 9467:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 9468:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 9469:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 9470:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 9471:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 336 = 4340

Clock Cycle 9472:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 9473:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 9474:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 9475:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 9476:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 9477:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 9478:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 9479:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 9480:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 9481:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 9482:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 9483:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1204 0 on Line 1229

Clock Cycle 9484:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 4 $t4 on Line 1230
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 9485:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 9486:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 9487:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 9488:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 9489:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 9490:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 9491:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 9492:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 9493:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 9494:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 9495:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 9496:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 9497:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 9498:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 9499:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 9500:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 9501:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 9502:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 9503:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 9504:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 9505:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 4 $t4 on Line 1230

Clock Cycle 9506:
$t0 -> 1, $t2 -> 1, 
Started lw 272 $t0 on Line 1231
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2104 0 on Line 1233

Clock Cycle 9507:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 272 $t0 on Line 1231

Clock Cycle 9508:
$t2 -> 1, 
Started lw 812 $t2 on Line 1232
Completed 1/2

Clock Cycle 9509:
$t2 -> 1, 
Completed 2/2
$t2 = 4720
Finished Instruction lw 812 $t2 on Line 1232

Clock Cycle 9510:

Started sw 2104 0 on Line 1233
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 168 4720 on Line 1234

Clock Cycle 9511:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 2988 $t2 on Line 1235

Clock Cycle 9512:
$t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 3512 0 on Line 1236

Clock Cycle 9513:
$t2 -> 1, 
Completed 4/12
addi
addi$t3,$t1,2680
$t3 = 2680

Clock Cycle 9514:
$t2 -> 1, 
Completed 5/12
addi
addi$t4,$t4,1804
$t4 = 1804

Clock Cycle 9515:
$t2 -> 1, 
Completed 6/12
addi
addi$t4,$t0,136
$t4 = 136

Clock Cycle 9516:
$t2 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 1276 $t0 on Line 1240

Clock Cycle 9517:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 9518:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 9519:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 9520:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 9521:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 2104 0 on Line 1233

Clock Cycle 9522:
$t0 -> 1, $t2 -> 1, 
Started lw 2988 $t2 on Line 1235
Completed 1/2

Clock Cycle 9523:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2988 $t2 on Line 1235

Clock Cycle 9524:
$t0 -> 1, 
Started sw 168 4720 on Line 1234
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 9525:
$t0 -> 1, 
Completed 2/22

Clock Cycle 9526:
$t0 -> 1, 
Completed 3/22

Clock Cycle 9527:
$t0 -> 1, 
Completed 4/22

Clock Cycle 9528:
$t0 -> 1, 
Completed 5/22

Clock Cycle 9529:
$t0 -> 1, 
Completed 6/22

Clock Cycle 9530:
$t0 -> 1, 
Completed 7/22

Clock Cycle 9531:
$t0 -> 1, 
Completed 8/22

Clock Cycle 9532:
$t0 -> 1, 
Completed 9/22

Clock Cycle 9533:
$t0 -> 1, 
Completed 10/22

Clock Cycle 9534:
$t0 -> 1, 
Completed 11/22

Clock Cycle 9535:
$t0 -> 1, 
Completed 12/22

Clock Cycle 9536:
$t0 -> 1, 
Completed 13/22

Clock Cycle 9537:
$t0 -> 1, 
Completed 14/22

Clock Cycle 9538:
$t0 -> 1, 
Completed 15/22

Clock Cycle 9539:
$t0 -> 1, 
Completed 16/22

Clock Cycle 9540:
$t0 -> 1, 
Completed 17/22

Clock Cycle 9541:
$t0 -> 1, 
Completed 18/22

Clock Cycle 9542:
$t0 -> 1, 
Completed 19/22

Clock Cycle 9543:
$t0 -> 1, 
Completed 20/22

Clock Cycle 9544:
$t0 -> 1, 
Completed 21/22

Clock Cycle 9545:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 168 4720 on Line 1234

Clock Cycle 9546:
$t0 -> 1, 
Started sw 3512 0 on Line 1236
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9547:
$t0 -> 1, 
Completed 2/22

Clock Cycle 9548:
$t0 -> 1, 
Completed 3/22

Clock Cycle 9549:
$t0 -> 1, 
Completed 4/22

Clock Cycle 9550:
$t0 -> 1, 
Completed 5/22

Clock Cycle 9551:
$t0 -> 1, 
Completed 6/22

Clock Cycle 9552:
$t0 -> 1, 
Completed 7/22

Clock Cycle 9553:
$t0 -> 1, 
Completed 8/22

Clock Cycle 9554:
$t0 -> 1, 
Completed 9/22

Clock Cycle 9555:
$t0 -> 1, 
Completed 10/22
Memory at 168 = 4720

Clock Cycle 9556:
$t0 -> 1, 
Completed 11/22

Clock Cycle 9557:
$t0 -> 1, 
Completed 12/22

Clock Cycle 9558:
$t0 -> 1, 
Completed 13/22

Clock Cycle 9559:
$t0 -> 1, 
Completed 14/22

Clock Cycle 9560:
$t0 -> 1, 
Completed 15/22

Clock Cycle 9561:
$t0 -> 1, 
Completed 16/22

Clock Cycle 9562:
$t0 -> 1, 
Completed 17/22

Clock Cycle 9563:
$t0 -> 1, 
Completed 18/22

Clock Cycle 9564:
$t0 -> 1, 
Completed 19/22

Clock Cycle 9565:
$t0 -> 1, 
Completed 20/22

Clock Cycle 9566:
$t0 -> 1, 
Completed 21/22

Clock Cycle 9567:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 3512 0 on Line 1236

Clock Cycle 9568:
$t0 -> 1, 
Started lw 1276 $t0 on Line 1240
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 9569:
$t0 -> 1, 
Completed 2/22

Clock Cycle 9570:
$t0 -> 1, 
Completed 3/22

Clock Cycle 9571:
$t0 -> 1, 
Completed 4/22

Clock Cycle 9572:
$t0 -> 1, 
Completed 5/22

Clock Cycle 9573:
$t0 -> 1, 
Completed 6/22

Clock Cycle 9574:
$t0 -> 1, 
Completed 7/22

Clock Cycle 9575:
$t0 -> 1, 
Completed 8/22

Clock Cycle 9576:
$t0 -> 1, 
Completed 9/22

Clock Cycle 9577:
$t0 -> 1, 
Completed 10/22

Clock Cycle 9578:
$t0 -> 1, 
Completed 11/22

Clock Cycle 9579:
$t0 -> 1, 
Completed 12/22

Clock Cycle 9580:
$t0 -> 1, 
Completed 13/22

Clock Cycle 9581:
$t0 -> 1, 
Completed 14/22

Clock Cycle 9582:
$t0 -> 1, 
Completed 15/22

Clock Cycle 9583:
$t0 -> 1, 
Completed 16/22

Clock Cycle 9584:
$t0 -> 1, 
Completed 17/22

Clock Cycle 9585:
$t0 -> 1, 
Completed 18/22

Clock Cycle 9586:
$t0 -> 1, 
Completed 19/22

Clock Cycle 9587:
$t0 -> 1, 
Completed 20/22

Clock Cycle 9588:
$t0 -> 1, 
Completed 21/22

Clock Cycle 9589:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1276 $t0 on Line 1240

Clock Cycle 9590:
addi
addi$t0,$t2,3620
$t0 = 3620

Clock Cycle 9591:
addi
addi$t4,$t3,3748
$t4 = 6428

Clock Cycle 9592:
addi
addi$t2,$t3,908
$t2 = 3588

Clock Cycle 9593:
lw
DRAM Request(Read) Issued for lw 2016 $t4 on Line 1244

Clock Cycle 9594:
$t4 -> 1, 
Started lw 2016 $t4 on Line 1244
Completed 1/2

Clock Cycle 9595:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2016 $t4 on Line 1244

Clock Cycle 9596:
sw
DRAM Request(Write) Issued for sw 3424 0 on Line 1245

Clock Cycle 9597:

Started sw 3424 0 on Line 1245
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t2,$t0,2804
$t2 = 6424

Clock Cycle 9598:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1236 $t0 on Line 1247

Clock Cycle 9599:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 48 0 on Line 1248

Clock Cycle 9600:
$t0 -> 1, 
Completed 4/12

Clock Cycle 9601:
$t0 -> 1, 
Completed 5/12

Clock Cycle 9602:
$t0 -> 1, 
Completed 6/12

Clock Cycle 9603:
$t0 -> 1, 
Completed 7/12

Clock Cycle 9604:
$t0 -> 1, 
Completed 8/12

Clock Cycle 9605:
$t0 -> 1, 
Completed 9/12

Clock Cycle 9606:
$t0 -> 1, 
Completed 10/12

Clock Cycle 9607:
$t0 -> 1, 
Completed 11/12

Clock Cycle 9608:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3424 0 on Line 1245

Clock Cycle 9609:
$t0 -> 1, 
Started lw 1236 $t0 on Line 1247
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 9610:
$t0 -> 1, 
Completed 2/22

Clock Cycle 9611:
$t0 -> 1, 
Completed 3/22

Clock Cycle 9612:
$t0 -> 1, 
Completed 4/22

Clock Cycle 9613:
$t0 -> 1, 
Completed 5/22

Clock Cycle 9614:
$t0 -> 1, 
Completed 6/22

Clock Cycle 9615:
$t0 -> 1, 
Completed 7/22

Clock Cycle 9616:
$t0 -> 1, 
Completed 8/22

Clock Cycle 9617:
$t0 -> 1, 
Completed 9/22

Clock Cycle 9618:
$t0 -> 1, 
Completed 10/22

Clock Cycle 9619:
$t0 -> 1, 
Completed 11/22

Clock Cycle 9620:
$t0 -> 1, 
Completed 12/22

Clock Cycle 9621:
$t0 -> 1, 
Completed 13/22

Clock Cycle 9622:
$t0 -> 1, 
Completed 14/22

Clock Cycle 9623:
$t0 -> 1, 
Completed 15/22

Clock Cycle 9624:
$t0 -> 1, 
Completed 16/22

Clock Cycle 9625:
$t0 -> 1, 
Completed 17/22

Clock Cycle 9626:
$t0 -> 1, 
Completed 18/22

Clock Cycle 9627:
$t0 -> 1, 
Completed 19/22

Clock Cycle 9628:
$t0 -> 1, 
Completed 20/22

Clock Cycle 9629:
$t0 -> 1, 
Completed 21/22

Clock Cycle 9630:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1236 $t0 on Line 1247

Clock Cycle 9631:

Started sw 48 0 on Line 1248
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t0,$t4,2384
$t0 = 2384

Clock Cycle 9632:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 320 2680 on Line 1250

Clock Cycle 9633:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 1816 0 on Line 1251

Clock Cycle 9634:

Completed 4/12
addi
addi$t2,$t1,2596
$t2 = 2596

Clock Cycle 9635:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 640 $t4 on Line 1253

Clock Cycle 9636:
$t4 -> 1, 
Completed 6/12
addi
addi$t1,$t2,1132
$t1 = 3728

Clock Cycle 9637:
$t4 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 2188 $t2 on Line 1255

Clock Cycle 9638:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 9639:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 9640:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 9641:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 9642:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 48 0 on Line 1248

Clock Cycle 9643:
$t2 -> 1, $t4 -> 1, 
Started sw 320 2680 on Line 1250
Completed 1/2

Clock Cycle 9644:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 320 2680 on Line 1250

Clock Cycle 9645:
$t2 -> 1, $t4 -> 1, 
Started lw 640 $t4 on Line 1253
Completed 1/2

Clock Cycle 9646:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 4412
Finished Instruction lw 640 $t4 on Line 1253

Clock Cycle 9647:
$t2 -> 1, 
Started sw 1816 0 on Line 1251
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2664 4412 on Line 1256

Clock Cycle 9648:
$t2 -> 1, 
Completed 2/22

Clock Cycle 9649:
$t2 -> 1, 
Completed 3/22

Clock Cycle 9650:
$t2 -> 1, 
Completed 4/22

Clock Cycle 9651:
$t2 -> 1, 
Completed 5/22

Clock Cycle 9652:
$t2 -> 1, 
Completed 6/22

Clock Cycle 9653:
$t2 -> 1, 
Completed 7/22

Clock Cycle 9654:
$t2 -> 1, 
Completed 8/22

Clock Cycle 9655:
$t2 -> 1, 
Completed 9/22

Clock Cycle 9656:
$t2 -> 1, 
Completed 10/22
Memory at 320 = 2680

Clock Cycle 9657:
$t2 -> 1, 
Completed 11/22

Clock Cycle 9658:
$t2 -> 1, 
Completed 12/22

Clock Cycle 9659:
$t2 -> 1, 
Completed 13/22

Clock Cycle 9660:
$t2 -> 1, 
Completed 14/22

Clock Cycle 9661:
$t2 -> 1, 
Completed 15/22

Clock Cycle 9662:
$t2 -> 1, 
Completed 16/22

Clock Cycle 9663:
$t2 -> 1, 
Completed 17/22

Clock Cycle 9664:
$t2 -> 1, 
Completed 18/22

Clock Cycle 9665:
$t2 -> 1, 
Completed 19/22

Clock Cycle 9666:
$t2 -> 1, 
Completed 20/22

Clock Cycle 9667:
$t2 -> 1, 
Completed 21/22

Clock Cycle 9668:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1816 0 on Line 1251

Clock Cycle 9669:
$t2 -> 1, 
Started lw 2188 $t2 on Line 1255
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9670:
$t2 -> 1, 
Completed 2/22

Clock Cycle 9671:
$t2 -> 1, 
Completed 3/22

Clock Cycle 9672:
$t2 -> 1, 
Completed 4/22

Clock Cycle 9673:
$t2 -> 1, 
Completed 5/22

Clock Cycle 9674:
$t2 -> 1, 
Completed 6/22

Clock Cycle 9675:
$t2 -> 1, 
Completed 7/22

Clock Cycle 9676:
$t2 -> 1, 
Completed 8/22

Clock Cycle 9677:
$t2 -> 1, 
Completed 9/22

Clock Cycle 9678:
$t2 -> 1, 
Completed 10/22

Clock Cycle 9679:
$t2 -> 1, 
Completed 11/22

Clock Cycle 9680:
$t2 -> 1, 
Completed 12/22

Clock Cycle 9681:
$t2 -> 1, 
Completed 13/22

Clock Cycle 9682:
$t2 -> 1, 
Completed 14/22

Clock Cycle 9683:
$t2 -> 1, 
Completed 15/22

Clock Cycle 9684:
$t2 -> 1, 
Completed 16/22

Clock Cycle 9685:
$t2 -> 1, 
Completed 17/22

Clock Cycle 9686:
$t2 -> 1, 
Completed 18/22

Clock Cycle 9687:
$t2 -> 1, 
Completed 19/22

Clock Cycle 9688:
$t2 -> 1, 
Completed 20/22

Clock Cycle 9689:
$t2 -> 1, 
Completed 21/22

Clock Cycle 9690:
$t2 -> 1, 
Completed 22/22
$t2 = 340
Finished Instruction lw 2188 $t2 on Line 1255

Clock Cycle 9691:

Started sw 2664 4412 on Line 1256
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2740 340 on Line 1257

Clock Cycle 9692:

Completed 2/2
Finished Instruction sw 2664 4412 on Line 1256
addi
addi$t4,$t4,3384
$t4 = 7796

Clock Cycle 9693:

Started sw 2740 340 on Line 1257
Completed 1/2
addi
addi$t2,$t0,2040
$t2 = 4424

Clock Cycle 9694:

Completed 2/2
Finished Instruction sw 2740 340 on Line 1257
addi
addi$t4,$t0,1692
$t4 = 4076

Clock Cycle 9695:
addi
addi$t4,$t2,1260
$t4 = 5684

Clock Cycle 9696:
sw
DRAM Request(Write) Issued for sw 3400 2384 on Line 1262

Clock Cycle 9697:

Started sw 3400 2384 on Line 1262
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 332 $t2 on Line 1263

Clock Cycle 9698:
$t2 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 2080 $t3 on Line 1264

Clock Cycle 9699:
$t2 -> 1, $t3 -> 1, 
Completed 3/22
addi
addi$t1,$t1,3336
$t1 = 7064

Clock Cycle 9700:
$t2 -> 1, $t3 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 1136 7064 on Line 1266

Clock Cycle 9701:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 9702:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 9703:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 9704:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 9705:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 9706:
$t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2664 = 4412
Memory at 2740 = 340

Clock Cycle 9707:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 9708:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 9709:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 9710:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 9711:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 9712:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 9713:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 9714:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 9715:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 9716:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 9717:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 9718:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3400 2384 on Line 1262

Clock Cycle 9719:
$t2 -> 1, $t3 -> 1, 
Started lw 332 $t2 on Line 1263
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 9720:
$t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 9721:
$t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 9722:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 9723:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 9724:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 9725:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 9726:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 9727:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 9728:
$t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3400 = 2384

Clock Cycle 9729:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 9730:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 9731:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 9732:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 9733:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 9734:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 9735:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 9736:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 9737:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 9738:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 9739:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 9740:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 332 $t2 on Line 1263

Clock Cycle 9741:
$t3 -> 1, 
Started lw 2080 $t3 on Line 1264
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 9742:
$t3 -> 1, 
Completed 2/12

Clock Cycle 9743:
$t3 -> 1, 
Completed 3/12

Clock Cycle 9744:
$t3 -> 1, 
Completed 4/12

Clock Cycle 9745:
$t3 -> 1, 
Completed 5/12

Clock Cycle 9746:
$t3 -> 1, 
Completed 6/12

Clock Cycle 9747:
$t3 -> 1, 
Completed 7/12

Clock Cycle 9748:
$t3 -> 1, 
Completed 8/12

Clock Cycle 9749:
$t3 -> 1, 
Completed 9/12

Clock Cycle 9750:
$t3 -> 1, 
Completed 10/12

Clock Cycle 9751:
$t3 -> 1, 
Completed 11/12

Clock Cycle 9752:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2080 $t3 on Line 1264

Clock Cycle 9753:

Started sw 1136 7064 on Line 1266
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t3,$t4,3688
$t3 = 9372

Clock Cycle 9754:

Completed 2/12
addi
addi$t3,$t0,3200
$t3 = 5584

Clock Cycle 9755:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 1916 2384 on Line 1269

Clock Cycle 9756:

Completed 4/12
addi
addi$t1,$t1,652
$t1 = 7716

Clock Cycle 9757:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 3796 5684 on Line 1271

Clock Cycle 9758:

Completed 6/12
sw
DRAM Request(Write) Issued for sw 2160 5584 on Line 1272

Clock Cycle 9759:

Completed 7/12
sw
DRAM Request(Write) Issued for sw 1956 0 on Line 1273

Clock Cycle 9760:

Completed 8/12
lw
DRAM Request(Read) Issued for lw 448 $t2 on Line 1274

Clock Cycle 9761:
$t2 -> 1, 
Completed 9/12
sw
DRAM Request(Write) Issued for sw 3136 5584 on Line 1275

Clock Cycle 9762:
$t2 -> 1, 
Completed 10/12
lw
DRAM Request(Read) Issued for lw 2104 $t1 on Line 1276

Clock Cycle 9763:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 9764:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 1136 7064 on Line 1266

Clock Cycle 9765:
$t1 -> 1, $t2 -> 1, 
Started sw 1916 2384 on Line 1269
Completed 1/2

Clock Cycle 9766:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 1916 2384 on Line 1269

Clock Cycle 9767:
$t1 -> 1, $t2 -> 1, 
Started sw 1956 0 on Line 1273
Completed 1/2

Clock Cycle 9768:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 1956 0 on Line 1273

Clock Cycle 9769:
$t1 -> 1, $t2 -> 1, 
Started sw 3796 5684 on Line 1271
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9770:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 9771:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 9772:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 9773:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 9774:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 9775:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 9776:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 9777:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 9778:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1136 = 7064
Memory at 1916 = 2384

Clock Cycle 9779:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 9780:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 9781:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 9782:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 9783:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 9784:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 9785:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 9786:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 9787:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 9788:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 9789:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 9790:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 3796 5684 on Line 1271

Clock Cycle 9791:
$t1 -> 1, $t2 -> 1, 
Started sw 3136 5584 on Line 1275
Completed 1/2

Clock Cycle 9792:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 3136 5584 on Line 1275

Clock Cycle 9793:
$t1 -> 1, $t2 -> 1, 
Started sw 2160 5584 on Line 1272
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9794:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 9795:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 9796:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 9797:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 9798:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 9799:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 9800:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 9801:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 9802:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 3136 = 5584
Memory at 3796 = 5684

Clock Cycle 9803:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 9804:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 9805:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 9806:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 9807:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 9808:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 9809:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 9810:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 9811:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 9812:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 9813:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 9814:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 2160 5584 on Line 1272

Clock Cycle 9815:
$t1 -> 1, $t2 -> 1, 
Started lw 2104 $t1 on Line 1276
Completed 1/2

Clock Cycle 9816:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2104 $t1 on Line 1276

Clock Cycle 9817:
$t2 -> 1, 
Started lw 448 $t2 on Line 1274
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 9818:
$t2 -> 1, 
Completed 2/22

Clock Cycle 9819:
$t2 -> 1, 
Completed 3/22

Clock Cycle 9820:
$t2 -> 1, 
Completed 4/22

Clock Cycle 9821:
$t2 -> 1, 
Completed 5/22

Clock Cycle 9822:
$t2 -> 1, 
Completed 6/22

Clock Cycle 9823:
$t2 -> 1, 
Completed 7/22

Clock Cycle 9824:
$t2 -> 1, 
Completed 8/22

Clock Cycle 9825:
$t2 -> 1, 
Completed 9/22

Clock Cycle 9826:
$t2 -> 1, 
Completed 10/22
Memory at 2160 = 5584

Clock Cycle 9827:
$t2 -> 1, 
Completed 11/22

Clock Cycle 9828:
$t2 -> 1, 
Completed 12/22

Clock Cycle 9829:
$t2 -> 1, 
Completed 13/22

Clock Cycle 9830:
$t2 -> 1, 
Completed 14/22

Clock Cycle 9831:
$t2 -> 1, 
Completed 15/22

Clock Cycle 9832:
$t2 -> 1, 
Completed 16/22

Clock Cycle 9833:
$t2 -> 1, 
Completed 17/22

Clock Cycle 9834:
$t2 -> 1, 
Completed 18/22

Clock Cycle 9835:
$t2 -> 1, 
Completed 19/22

Clock Cycle 9836:
$t2 -> 1, 
Completed 20/22

Clock Cycle 9837:
$t2 -> 1, 
Completed 21/22

Clock Cycle 9838:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 448 $t2 on Line 1274

Clock Cycle 9839:
addi
addi$t1,$t2,2184
$t1 = 2184

Clock Cycle 9840:
sw
DRAM Request(Write) Issued for sw 456 5584 on Line 1278

Clock Cycle 9841:

Started sw 456 5584 on Line 1278
Completed 1/2
sw
DRAM Request(Write) Issued for sw 516 5684 on Line 1279

Clock Cycle 9842:

Completed 2/2
Finished Instruction sw 456 5584 on Line 1278
addi
addi$t4,$t3,392
$t4 = 5976

Clock Cycle 9843:

Started sw 516 5684 on Line 1279
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1308 $t3 on Line 1281

Clock Cycle 9844:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 516 5684 on Line 1279
addi
addi$t4,$t4,3148
$t4 = 9124

Clock Cycle 9845:
$t3 -> 1, 
Started lw 1308 $t3 on Line 1281
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 9846:
$t3 -> 1, 
Completed 2/22

Clock Cycle 9847:
$t3 -> 1, 
Completed 3/22

Clock Cycle 9848:
$t3 -> 1, 
Completed 4/22

Clock Cycle 9849:
$t3 -> 1, 
Completed 5/22

Clock Cycle 9850:
$t3 -> 1, 
Completed 6/22

Clock Cycle 9851:
$t3 -> 1, 
Completed 7/22

Clock Cycle 9852:
$t3 -> 1, 
Completed 8/22

Clock Cycle 9853:
$t3 -> 1, 
Completed 9/22

Clock Cycle 9854:
$t3 -> 1, 
Completed 10/22
Memory at 456 = 5584
Memory at 516 = 5684

Clock Cycle 9855:
$t3 -> 1, 
Completed 11/22

Clock Cycle 9856:
$t3 -> 1, 
Completed 12/22

Clock Cycle 9857:
$t3 -> 1, 
Completed 13/22

Clock Cycle 9858:
$t3 -> 1, 
Completed 14/22

Clock Cycle 9859:
$t3 -> 1, 
Completed 15/22

Clock Cycle 9860:
$t3 -> 1, 
Completed 16/22

Clock Cycle 9861:
$t3 -> 1, 
Completed 17/22

Clock Cycle 9862:
$t3 -> 1, 
Completed 18/22

Clock Cycle 9863:
$t3 -> 1, 
Completed 19/22

Clock Cycle 9864:
$t3 -> 1, 
Completed 20/22

Clock Cycle 9865:
$t3 -> 1, 
Completed 21/22

Clock Cycle 9866:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1308 $t3 on Line 1281

Clock Cycle 9867:
addi
addi$t2,$t3,1828
$t2 = 1828

Clock Cycle 9868:
lw
DRAM Request(Read) Issued for lw 692 $t4 on Line 1284

Clock Cycle 9869:
$t4 -> 1, 
Started lw 692 $t4 on Line 1284
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1664 $t0 on Line 1285

Clock Cycle 9870:
$t0 -> 1, $t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 2540 $t3 on Line 1286

Clock Cycle 9871:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 9872:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 9873:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 9874:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 9875:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 9876:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 9877:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 9878:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 9879:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 9880:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 692 $t4 on Line 1284

Clock Cycle 9881:
$t0 -> 1, $t3 -> 1, 
Started lw 1664 $t0 on Line 1285
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t4,$t4,3332
$t4 = 3332

Clock Cycle 9882:
$t0 -> 1, $t3 -> 1, 
Completed 2/12

Clock Cycle 9883:
$t0 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 9884:
$t0 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 9885:
$t0 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 9886:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 9887:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 9888:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 9889:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 9890:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 9891:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 9892:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1664 $t0 on Line 1285

Clock Cycle 9893:
$t3 -> 1, 
Started lw 2540 $t3 on Line 1286
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1036 $t0 on Line 1288

Clock Cycle 9894:
$t0 -> 1, $t3 -> 1, 
Completed 2/12

Clock Cycle 9895:
$t0 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 9896:
$t0 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 9897:
$t0 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 9898:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 9899:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 9900:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 9901:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 9902:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 9903:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 9904:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2540 $t3 on Line 1286

Clock Cycle 9905:
$t0 -> 1, 
Started lw 1036 $t0 on Line 1288
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 9906:
$t0 -> 1, 
Completed 2/12

Clock Cycle 9907:
$t0 -> 1, 
Completed 3/12

Clock Cycle 9908:
$t0 -> 1, 
Completed 4/12

Clock Cycle 9909:
$t0 -> 1, 
Completed 5/12

Clock Cycle 9910:
$t0 -> 1, 
Completed 6/12

Clock Cycle 9911:
$t0 -> 1, 
Completed 7/12

Clock Cycle 9912:
$t0 -> 1, 
Completed 8/12

Clock Cycle 9913:
$t0 -> 1, 
Completed 9/12

Clock Cycle 9914:
$t0 -> 1, 
Completed 10/12

Clock Cycle 9915:
$t0 -> 1, 
Completed 11/12

Clock Cycle 9916:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1036 $t0 on Line 1288

Clock Cycle 9917:
sw
DRAM Request(Write) Issued for sw 512 0 on Line 1289

Clock Cycle 9918:

Started sw 512 0 on Line 1289
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3632 0 on Line 1290

Clock Cycle 9919:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 1368 0 on Line 1291

Clock Cycle 9920:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 3856 $t4 on Line 1292

Clock Cycle 9921:
$t4 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 3044 $t0 on Line 1293

Clock Cycle 9922:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 9923:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 9924:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 9925:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 9926:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 9927:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 9928:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 9929:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 512 0 on Line 1289

Clock Cycle 9930:
$t0 -> 1, $t4 -> 1, 
Started sw 3632 0 on Line 1290
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9931:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 9932:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 9933:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 9934:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 9935:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 9936:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 9937:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 9938:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 9939:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 9940:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 9941:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 9942:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 9943:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 9944:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 9945:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 9946:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 9947:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 9948:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 9949:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 9950:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 9951:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3632 0 on Line 1290

Clock Cycle 9952:
$t0 -> 1, $t4 -> 1, 
Started lw 3856 $t4 on Line 1292
Completed 1/2

Clock Cycle 9953:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3856 $t4 on Line 1292

Clock Cycle 9954:
$t0 -> 1, 
Started sw 1368 0 on Line 1291
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1888 $t4 on Line 1294

Clock Cycle 9955:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 9956:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 9957:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 9958:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 9959:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 9960:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 9961:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 9962:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 9963:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 9964:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 9965:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 9966:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 9967:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 9968:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 9969:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 9970:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 9971:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 9972:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 9973:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 9974:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 9975:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1368 0 on Line 1291

Clock Cycle 9976:
$t0 -> 1, $t4 -> 1, 
Started lw 1888 $t4 on Line 1294
Completed 1/2

Clock Cycle 9977:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1888 $t4 on Line 1294

Clock Cycle 9978:
$t0 -> 1, 
Started lw 3044 $t0 on Line 1293
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t2,$t4,2164
$t2 = 2164

Clock Cycle 9979:
$t0 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 1612 $t1 on Line 1296

Clock Cycle 9980:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 9981:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 9982:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 9983:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 9984:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 9985:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 9986:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 9987:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 9988:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 9989:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 9990:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 9991:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 9992:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 9993:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 9994:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 9995:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 9996:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 9997:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 9998:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 9999:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3044 $t0 on Line 1293

Clock Cycle 10000:
$t1 -> 1, 
Started lw 1612 $t1 on Line 1296
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 368 $t0 on Line 1297

Clock Cycle 10001:
$t0 -> 1, $t1 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 3780 $t4 on Line 1298

Clock Cycle 10002:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 10003:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 10004:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 10005:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 10006:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 10007:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 10008:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 10009:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 10010:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 10011:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 1612 $t1 on Line 1296

Clock Cycle 10012:
$t0 -> 1, $t4 -> 1, 
Started lw 368 $t0 on Line 1297
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 10013:
$t0 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 10014:
$t0 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 10015:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 10016:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 10017:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 10018:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 10019:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 10020:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 10021:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 10022:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 10023:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 368 $t0 on Line 1297

Clock Cycle 10024:
$t4 -> 1, 
Started lw 3780 $t4 on Line 1298
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2732 $t0 on Line 1299

Clock Cycle 10025:
$t0 -> 1, $t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 3256 $t3 on Line 1300

Clock Cycle 10026:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 352 2164 on Line 1301

Clock Cycle 10027:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 10028:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 10029:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 10030:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 10031:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 10032:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 10033:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 10034:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 10035:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 1780
Finished Instruction lw 3780 $t4 on Line 1298

Clock Cycle 10036:
$t0 -> 1, $t3 -> 1, 
Started lw 3256 $t3 on Line 1300
Completed 1/2

Clock Cycle 10037:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3256 $t3 on Line 1300

Clock Cycle 10038:
$t0 -> 1, 
Started lw 2732 $t0 on Line 1299
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1512 $t3 on Line 1302

Clock Cycle 10039:
$t0 -> 1, $t3 -> 1, 
Completed 2/12

Clock Cycle 10040:
$t0 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 10041:
$t0 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 10042:
$t0 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 10043:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 10044:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 10045:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 10046:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 10047:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 10048:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 10049:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2732 $t0 on Line 1299

Clock Cycle 10050:
$t3 -> 1, 
Started sw 352 2164 on Line 1301
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 10051:
$t3 -> 1, 
Completed 2/12

Clock Cycle 10052:
$t3 -> 1, 
Completed 3/12

Clock Cycle 10053:
$t3 -> 1, 
Completed 4/12

Clock Cycle 10054:
$t3 -> 1, 
Completed 5/12

Clock Cycle 10055:
$t3 -> 1, 
Completed 6/12

Clock Cycle 10056:
$t3 -> 1, 
Completed 7/12

Clock Cycle 10057:
$t3 -> 1, 
Completed 8/12

Clock Cycle 10058:
$t3 -> 1, 
Completed 9/12

Clock Cycle 10059:
$t3 -> 1, 
Completed 10/12

Clock Cycle 10060:
$t3 -> 1, 
Completed 11/12

Clock Cycle 10061:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 352 2164 on Line 1301

Clock Cycle 10062:
$t3 -> 1, 
Started lw 1512 $t3 on Line 1302
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10063:
$t3 -> 1, 
Completed 2/22

Clock Cycle 10064:
$t3 -> 1, 
Completed 3/22

Clock Cycle 10065:
$t3 -> 1, 
Completed 4/22

Clock Cycle 10066:
$t3 -> 1, 
Completed 5/22

Clock Cycle 10067:
$t3 -> 1, 
Completed 6/22

Clock Cycle 10068:
$t3 -> 1, 
Completed 7/22

Clock Cycle 10069:
$t3 -> 1, 
Completed 8/22

Clock Cycle 10070:
$t3 -> 1, 
Completed 9/22

Clock Cycle 10071:
$t3 -> 1, 
Completed 10/22
Memory at 352 = 2164

Clock Cycle 10072:
$t3 -> 1, 
Completed 11/22

Clock Cycle 10073:
$t3 -> 1, 
Completed 12/22

Clock Cycle 10074:
$t3 -> 1, 
Completed 13/22

Clock Cycle 10075:
$t3 -> 1, 
Completed 14/22

Clock Cycle 10076:
$t3 -> 1, 
Completed 15/22

Clock Cycle 10077:
$t3 -> 1, 
Completed 16/22

Clock Cycle 10078:
$t3 -> 1, 
Completed 17/22

Clock Cycle 10079:
$t3 -> 1, 
Completed 18/22

Clock Cycle 10080:
$t3 -> 1, 
Completed 19/22

Clock Cycle 10081:
$t3 -> 1, 
Completed 20/22

Clock Cycle 10082:
$t3 -> 1, 
Completed 21/22

Clock Cycle 10083:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1512 $t3 on Line 1302

Clock Cycle 10084:
lw
DRAM Request(Read) Issued for lw 2116 $t3 on Line 1303

Clock Cycle 10085:
$t3 -> 1, 
Started lw 2116 $t3 on Line 1303
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1228 $t1 on Line 1304

Clock Cycle 10086:
$t1 -> 1, $t3 -> 1, 
Completed 2/12

Clock Cycle 10087:
$t1 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 10088:
$t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 10089:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 10090:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 10091:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 10092:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 10093:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 10094:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 10095:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 10096:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 476
Finished Instruction lw 2116 $t3 on Line 1303

Clock Cycle 10097:
$t1 -> 1, 
Started lw 1228 $t1 on Line 1304
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t0,$t3,3476
$t0 = 3952

Clock Cycle 10098:
$t1 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3740 1780 on Line 1306

Clock Cycle 10099:
$t1 -> 1, 
Completed 3/12

Clock Cycle 10100:
$t1 -> 1, 
Completed 4/12

Clock Cycle 10101:
$t1 -> 1, 
Completed 5/12

Clock Cycle 10102:
$t1 -> 1, 
Completed 6/12

Clock Cycle 10103:
$t1 -> 1, 
Completed 7/12

Clock Cycle 10104:
$t1 -> 1, 
Completed 8/12

Clock Cycle 10105:
$t1 -> 1, 
Completed 9/12

Clock Cycle 10106:
$t1 -> 1, 
Completed 10/12

Clock Cycle 10107:
$t1 -> 1, 
Completed 11/12

Clock Cycle 10108:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 1228 $t1 on Line 1304

Clock Cycle 10109:

Started sw 3740 1780 on Line 1306
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t4,$t1,2976
$t4 = 2976

Clock Cycle 10110:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 3716 2976 on Line 1308

Clock Cycle 10111:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 3788 $t0 on Line 1309

Clock Cycle 10112:
$t0 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 3540 2164 on Line 1310

Clock Cycle 10113:
$t0 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 2916 $t3 on Line 1311

Clock Cycle 10114:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 10115:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 10116:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 10117:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 10118:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 10119:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 10120:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 3740 1780 on Line 1306

Clock Cycle 10121:
$t0 -> 1, $t3 -> 1, 
Started sw 3716 2976 on Line 1308
Completed 1/2

Clock Cycle 10122:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3716 2976 on Line 1308

Clock Cycle 10123:
$t0 -> 1, $t3 -> 1, 
Started lw 3788 $t0 on Line 1309
Completed 1/2

Clock Cycle 10124:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3788 $t0 on Line 1309

Clock Cycle 10125:
$t3 -> 1, 
Started sw 3540 2164 on Line 1310
Completed 1/2

Clock Cycle 10126:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3540 2164 on Line 1310

Clock Cycle 10127:
$t3 -> 1, 
Started lw 2916 $t3 on Line 1311
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10128:
$t3 -> 1, 
Completed 2/22

Clock Cycle 10129:
$t3 -> 1, 
Completed 3/22

Clock Cycle 10130:
$t3 -> 1, 
Completed 4/22

Clock Cycle 10131:
$t3 -> 1, 
Completed 5/22

Clock Cycle 10132:
$t3 -> 1, 
Completed 6/22

Clock Cycle 10133:
$t3 -> 1, 
Completed 7/22

Clock Cycle 10134:
$t3 -> 1, 
Completed 8/22

Clock Cycle 10135:
$t3 -> 1, 
Completed 9/22

Clock Cycle 10136:
$t3 -> 1, 
Completed 10/22
Memory at 3540 = 2164
Memory at 3716 = 2976
Memory at 3740 = 1780

Clock Cycle 10137:
$t3 -> 1, 
Completed 11/22

Clock Cycle 10138:
$t3 -> 1, 
Completed 12/22

Clock Cycle 10139:
$t3 -> 1, 
Completed 13/22

Clock Cycle 10140:
$t3 -> 1, 
Completed 14/22

Clock Cycle 10141:
$t3 -> 1, 
Completed 15/22

Clock Cycle 10142:
$t3 -> 1, 
Completed 16/22

Clock Cycle 10143:
$t3 -> 1, 
Completed 17/22

Clock Cycle 10144:
$t3 -> 1, 
Completed 18/22

Clock Cycle 10145:
$t3 -> 1, 
Completed 19/22

Clock Cycle 10146:
$t3 -> 1, 
Completed 20/22

Clock Cycle 10147:
$t3 -> 1, 
Completed 21/22

Clock Cycle 10148:
$t3 -> 1, 
Completed 22/22
$t3 = 3284
Finished Instruction lw 2916 $t3 on Line 1311

Clock Cycle 10149:
lw
DRAM Request(Read) Issued for lw 2100 $t3 on Line 1312

Clock Cycle 10150:
$t3 -> 1, 
Started lw 2100 $t3 on Line 1312
Completed 1/2

Clock Cycle 10151:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2100 $t3 on Line 1312

Clock Cycle 10152:
lw
DRAM Request(Read) Issued for lw 204 $t3 on Line 1313

Clock Cycle 10153:
$t3 -> 1, 
Started lw 204 $t3 on Line 1313
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1148 0 on Line 1314

Clock Cycle 10154:
$t3 -> 1, 
Completed 2/12

Clock Cycle 10155:
$t3 -> 1, 
Completed 3/12

Clock Cycle 10156:
$t3 -> 1, 
Completed 4/12

Clock Cycle 10157:
$t3 -> 1, 
Completed 5/12

Clock Cycle 10158:
$t3 -> 1, 
Completed 6/12

Clock Cycle 10159:
$t3 -> 1, 
Completed 7/12

Clock Cycle 10160:
$t3 -> 1, 
Completed 8/12

Clock Cycle 10161:
$t3 -> 1, 
Completed 9/12

Clock Cycle 10162:
$t3 -> 1, 
Completed 10/12

Clock Cycle 10163:
$t3 -> 1, 
Completed 11/12

Clock Cycle 10164:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 204 $t3 on Line 1313

Clock Cycle 10165:

Started sw 1148 0 on Line 1314
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t3,$t0,372
$t3 = 372

Clock Cycle 10166:

Completed 2/12
addi
addi$t2,$t4,3612
$t2 = 6588

Clock Cycle 10167:

Completed 3/12
addi
addi$t4,$t4,2020
$t4 = 4996

Clock Cycle 10168:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 900 0 on Line 1318

Clock Cycle 10169:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 2572 6588 on Line 1319

Clock Cycle 10170:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 2068 $t4 on Line 1320

Clock Cycle 10171:
$t4 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 288 $t1 on Line 1321

Clock Cycle 10172:
$t1 -> 1, $t4 -> 1, 
Completed 8/12
lw
DRAM Request(Read) Issued for lw 2484 $t0 on Line 1322

Clock Cycle 10173:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 10174:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 10175:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 10176:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1148 0 on Line 1314

Clock Cycle 10177:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Started sw 900 0 on Line 1318
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10178:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 10179:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 10180:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 10181:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 10182:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 10183:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 10184:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 10185:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 10186:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 10187:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 10188:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 10189:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 10190:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 10191:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 10192:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 10193:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 10194:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 10195:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 10196:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 10197:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 10198:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 900 0 on Line 1318

Clock Cycle 10199:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Started lw 288 $t1 on Line 1321
Completed 1/2

Clock Cycle 10200:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 288 $t1 on Line 1321

Clock Cycle 10201:
$t0 -> 1, $t4 -> 1, 
Started sw 2572 6588 on Line 1319
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10202:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 10203:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 10204:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 10205:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 10206:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 10207:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 10208:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 10209:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 10210:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 10211:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 10212:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 10213:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 10214:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 10215:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 10216:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 10217:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 10218:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 10219:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 10220:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 10221:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 10222:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2572 6588 on Line 1319

Clock Cycle 10223:
$t0 -> 1, $t4 -> 1, 
Started lw 2068 $t4 on Line 1320
Completed 1/2

Clock Cycle 10224:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2068 $t4 on Line 1320

Clock Cycle 10225:
$t0 -> 1, 
Started lw 2484 $t0 on Line 1322
Completed 1/2

Clock Cycle 10226:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2484 $t0 on Line 1322

Clock Cycle 10227:
addi
addi$t0,$t2,2068
$t0 = 8656

Clock Cycle 10228:
addi
addi$t4,$t1,3236
$t4 = 3236

Clock Cycle 10229:
sw
DRAM Request(Write) Issued for sw 1504 372 on Line 1325

Clock Cycle 10230:

Started sw 1504 372 on Line 1325
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3244 $t3 on Line 1326

Clock Cycle 10231:
$t3 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 2984 0 on Line 1327

Clock Cycle 10232:
$t3 -> 1, 
Completed 3/22

Clock Cycle 10233:
$t3 -> 1, 
Completed 4/22

Clock Cycle 10234:
$t3 -> 1, 
Completed 5/22

Clock Cycle 10235:
$t3 -> 1, 
Completed 6/22

Clock Cycle 10236:
$t3 -> 1, 
Completed 7/22

Clock Cycle 10237:
$t3 -> 1, 
Completed 8/22

Clock Cycle 10238:
$t3 -> 1, 
Completed 9/22

Clock Cycle 10239:
$t3 -> 1, 
Completed 10/22
Memory at 2572 = 6588

Clock Cycle 10240:
$t3 -> 1, 
Completed 11/22

Clock Cycle 10241:
$t3 -> 1, 
Completed 12/22

Clock Cycle 10242:
$t3 -> 1, 
Completed 13/22

Clock Cycle 10243:
$t3 -> 1, 
Completed 14/22

Clock Cycle 10244:
$t3 -> 1, 
Completed 15/22

Clock Cycle 10245:
$t3 -> 1, 
Completed 16/22

Clock Cycle 10246:
$t3 -> 1, 
Completed 17/22

Clock Cycle 10247:
$t3 -> 1, 
Completed 18/22

Clock Cycle 10248:
$t3 -> 1, 
Completed 19/22

Clock Cycle 10249:
$t3 -> 1, 
Completed 20/22

Clock Cycle 10250:
$t3 -> 1, 
Completed 21/22

Clock Cycle 10251:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1504 372 on Line 1325

Clock Cycle 10252:
$t3 -> 1, 
Started lw 3244 $t3 on Line 1326
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 10253:
$t3 -> 1, 
Completed 2/22

Clock Cycle 10254:
$t3 -> 1, 
Completed 3/22

Clock Cycle 10255:
$t3 -> 1, 
Completed 4/22

Clock Cycle 10256:
$t3 -> 1, 
Completed 5/22

Clock Cycle 10257:
$t3 -> 1, 
Completed 6/22

Clock Cycle 10258:
$t3 -> 1, 
Completed 7/22

Clock Cycle 10259:
$t3 -> 1, 
Completed 8/22

Clock Cycle 10260:
$t3 -> 1, 
Completed 9/22

Clock Cycle 10261:
$t3 -> 1, 
Completed 10/22
Memory at 1504 = 372

Clock Cycle 10262:
$t3 -> 1, 
Completed 11/22

Clock Cycle 10263:
$t3 -> 1, 
Completed 12/22

Clock Cycle 10264:
$t3 -> 1, 
Completed 13/22

Clock Cycle 10265:
$t3 -> 1, 
Completed 14/22

Clock Cycle 10266:
$t3 -> 1, 
Completed 15/22

Clock Cycle 10267:
$t3 -> 1, 
Completed 16/22

Clock Cycle 10268:
$t3 -> 1, 
Completed 17/22

Clock Cycle 10269:
$t3 -> 1, 
Completed 18/22

Clock Cycle 10270:
$t3 -> 1, 
Completed 19/22

Clock Cycle 10271:
$t3 -> 1, 
Completed 20/22

Clock Cycle 10272:
$t3 -> 1, 
Completed 21/22

Clock Cycle 10273:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3244 $t3 on Line 1326

Clock Cycle 10274:

Started sw 2984 0 on Line 1327
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t3,$t1,2232
$t3 = 2232

Clock Cycle 10275:

Completed 2/12
addi
addi$t4,$t1,1268
$t4 = 1268

Clock Cycle 10276:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 2860 8656 on Line 1330

Clock Cycle 10277:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 1928 8656 on Line 1331

Clock Cycle 10278:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 412 1268 on Line 1332

Clock Cycle 10279:

Completed 6/12
addi
addi$t4,$t0,3340
$t4 = 11996

Clock Cycle 10280:

Completed 7/12
lw
DRAM Request(Read) Issued for lw 1160 $t0 on Line 1334

Clock Cycle 10281:
$t0 -> 1, 
Completed 8/12
lw
DRAM Request(Read) Issued for lw 2492 $t2 on Line 1335

Clock Cycle 10282:
$t0 -> 1, $t2 -> 1, 
Completed 9/12
addi
addi$t3,$t3,2892
$t3 = 5124

Clock Cycle 10283:
$t0 -> 1, $t2 -> 1, 
Completed 10/12
lw
DRAM Request(Read) Issued for lw 32 $t1 on Line 1337

Clock Cycle 10284:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 10285:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 2984 0 on Line 1327

Clock Cycle 10286:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Started sw 2860 8656 on Line 1330
Completed 1/2

Clock Cycle 10287:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 2860 8656 on Line 1330

Clock Cycle 10288:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Started lw 2492 $t2 on Line 1335
Completed 1/2

Clock Cycle 10289:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 2932
Finished Instruction lw 2492 $t2 on Line 1335

Clock Cycle 10290:
$t0 -> 1, $t1 -> 1, 
Started sw 1928 8656 on Line 1331
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10291:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 10292:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 10293:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 10294:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 10295:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 10296:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 10297:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 10298:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 10299:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 2860 = 8656
Memory at 2984 = 0

Clock Cycle 10300:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 10301:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 10302:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 10303:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 10304:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 10305:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 10306:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 10307:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 10308:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 10309:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 10310:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 10311:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 1928 8656 on Line 1331

Clock Cycle 10312:
$t0 -> 1, $t1 -> 1, 
Started lw 1160 $t0 on Line 1334
Completed 1/2

Clock Cycle 10313:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1160 $t0 on Line 1334

Clock Cycle 10314:
$t1 -> 1, 
Started sw 412 1268 on Line 1332
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3484 $t0 on Line 1338

Clock Cycle 10315:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 10316:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 10317:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 10318:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 10319:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 10320:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 10321:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 10322:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 10323:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 1928 = 8656

Clock Cycle 10324:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 10325:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 10326:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 10327:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 10328:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 10329:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 10330:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 10331:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 10332:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 10333:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 10334:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 10335:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 412 1268 on Line 1332

Clock Cycle 10336:
$t0 -> 1, $t1 -> 1, 
Started lw 32 $t1 on Line 1337
Completed 1/2

Clock Cycle 10337:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 1964
Finished Instruction lw 32 $t1 on Line 1337

Clock Cycle 10338:
$t0 -> 1, 
Started lw 3484 $t0 on Line 1338
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t3,$t1,872
$t3 = 2836

Clock Cycle 10339:
$t0 -> 1, 
Completed 2/22
addi
addi$t1,$t1,1588
$t1 = 3552

Clock Cycle 10340:
$t0 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 308 $t1 on Line 1341

Clock Cycle 10341:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 10342:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 10343:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 10344:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 10345:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 10346:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 10347:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 412 = 1268

Clock Cycle 10348:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 10349:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 10350:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 10351:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 10352:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 10353:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 10354:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 10355:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 10356:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 10357:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 10358:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 10359:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3484 $t0 on Line 1338

Clock Cycle 10360:
$t1 -> 1, 
Started lw 308 $t1 on Line 1341
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 10361:
$t1 -> 1, 
Completed 2/12

Clock Cycle 10362:
$t1 -> 1, 
Completed 3/12

Clock Cycle 10363:
$t1 -> 1, 
Completed 4/12

Clock Cycle 10364:
$t1 -> 1, 
Completed 5/12

Clock Cycle 10365:
$t1 -> 1, 
Completed 6/12

Clock Cycle 10366:
$t1 -> 1, 
Completed 7/12

Clock Cycle 10367:
$t1 -> 1, 
Completed 8/12

Clock Cycle 10368:
$t1 -> 1, 
Completed 9/12

Clock Cycle 10369:
$t1 -> 1, 
Completed 10/12

Clock Cycle 10370:
$t1 -> 1, 
Completed 11/12

Clock Cycle 10371:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 308 $t1 on Line 1341

Clock Cycle 10372:
addi
addi$t2,$t1,392
$t2 = 392

Clock Cycle 10373:
sw
DRAM Request(Write) Issued for sw 3152 0 on Line 1343

Clock Cycle 10374:

Started sw 3152 0 on Line 1343
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3512 $t1 on Line 1344

Clock Cycle 10375:
$t1 -> 1, 
Completed 2/12

Clock Cycle 10376:
$t1 -> 1, 
Completed 3/12

Clock Cycle 10377:
$t1 -> 1, 
Completed 4/12

Clock Cycle 10378:
$t1 -> 1, 
Completed 5/12

Clock Cycle 10379:
$t1 -> 1, 
Completed 6/12

Clock Cycle 10380:
$t1 -> 1, 
Completed 7/12

Clock Cycle 10381:
$t1 -> 1, 
Completed 8/12

Clock Cycle 10382:
$t1 -> 1, 
Completed 9/12

Clock Cycle 10383:
$t1 -> 1, 
Completed 10/12

Clock Cycle 10384:
$t1 -> 1, 
Completed 11/12

Clock Cycle 10385:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3152 0 on Line 1343

Clock Cycle 10386:
$t1 -> 1, 
Started lw 3512 $t1 on Line 1344
Completed 1/2

Clock Cycle 10387:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3512 $t1 on Line 1344

Clock Cycle 10388:
addi
addi$t4,$t1,992
$t4 = 992

Clock Cycle 10389:
sw
DRAM Request(Write) Issued for sw 116 2836 on Line 1346

Clock Cycle 10390:

Started sw 116 2836 on Line 1346
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t0,$t3,124
$t0 = 2960

Clock Cycle 10391:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 2860 0 on Line 1348

Clock Cycle 10392:

Completed 3/22
addi
addi$t0,$t1,912
$t0 = 912

Clock Cycle 10393:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 1996 0 on Line 1350

Clock Cycle 10394:

Completed 5/22
lw
DRAM Request(Read) Issued for lw 2664 $t0 on Line 1351

Clock Cycle 10395:
$t0 -> 1, 
Completed 6/22

Clock Cycle 10396:
$t0 -> 1, 
Completed 7/22

Clock Cycle 10397:
$t0 -> 1, 
Completed 8/22

Clock Cycle 10398:
$t0 -> 1, 
Completed 9/22

Clock Cycle 10399:
$t0 -> 1, 
Completed 10/22

Clock Cycle 10400:
$t0 -> 1, 
Completed 11/22

Clock Cycle 10401:
$t0 -> 1, 
Completed 12/22

Clock Cycle 10402:
$t0 -> 1, 
Completed 13/22

Clock Cycle 10403:
$t0 -> 1, 
Completed 14/22

Clock Cycle 10404:
$t0 -> 1, 
Completed 15/22

Clock Cycle 10405:
$t0 -> 1, 
Completed 16/22

Clock Cycle 10406:
$t0 -> 1, 
Completed 17/22

Clock Cycle 10407:
$t0 -> 1, 
Completed 18/22

Clock Cycle 10408:
$t0 -> 1, 
Completed 19/22

Clock Cycle 10409:
$t0 -> 1, 
Completed 20/22

Clock Cycle 10410:
$t0 -> 1, 
Completed 21/22

Clock Cycle 10411:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 116 2836 on Line 1346

Clock Cycle 10412:
$t0 -> 1, 
Started sw 2860 0 on Line 1348
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10413:
$t0 -> 1, 
Completed 2/22

Clock Cycle 10414:
$t0 -> 1, 
Completed 3/22

Clock Cycle 10415:
$t0 -> 1, 
Completed 4/22

Clock Cycle 10416:
$t0 -> 1, 
Completed 5/22

Clock Cycle 10417:
$t0 -> 1, 
Completed 6/22

Clock Cycle 10418:
$t0 -> 1, 
Completed 7/22

Clock Cycle 10419:
$t0 -> 1, 
Completed 8/22

Clock Cycle 10420:
$t0 -> 1, 
Completed 9/22

Clock Cycle 10421:
$t0 -> 1, 
Completed 10/22
Memory at 116 = 2836

Clock Cycle 10422:
$t0 -> 1, 
Completed 11/22

Clock Cycle 10423:
$t0 -> 1, 
Completed 12/22

Clock Cycle 10424:
$t0 -> 1, 
Completed 13/22

Clock Cycle 10425:
$t0 -> 1, 
Completed 14/22

Clock Cycle 10426:
$t0 -> 1, 
Completed 15/22

Clock Cycle 10427:
$t0 -> 1, 
Completed 16/22

Clock Cycle 10428:
$t0 -> 1, 
Completed 17/22

Clock Cycle 10429:
$t0 -> 1, 
Completed 18/22

Clock Cycle 10430:
$t0 -> 1, 
Completed 19/22

Clock Cycle 10431:
$t0 -> 1, 
Completed 20/22

Clock Cycle 10432:
$t0 -> 1, 
Completed 21/22

Clock Cycle 10433:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2860 0 on Line 1348

Clock Cycle 10434:
$t0 -> 1, 
Started lw 2664 $t0 on Line 1351
Completed 1/2

Clock Cycle 10435:
$t0 -> 1, 
Completed 2/2
$t0 = 4412
Finished Instruction lw 2664 $t0 on Line 1351

Clock Cycle 10436:

Started sw 1996 0 on Line 1350
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t0,$t4,756
$t0 = 1748

Clock Cycle 10437:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3392 $t4 on Line 1353

Clock Cycle 10438:
$t4 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 1260 $t0 on Line 1354

Clock Cycle 10439:
$t0 -> 1, $t4 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 1700 392 on Line 1355

Clock Cycle 10440:
$t0 -> 1, $t4 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 2260 2836 on Line 1356

Clock Cycle 10441:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 10442:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 10443:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 10444:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 10445:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2860 = 0

Clock Cycle 10446:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 10447:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 10448:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 10449:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 10450:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 10451:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 10452:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 10453:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 10454:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 10455:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 10456:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 10457:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1996 0 on Line 1350

Clock Cycle 10458:
$t0 -> 1, $t4 -> 1, 
Started lw 1260 $t0 on Line 1354
Completed 1/2

Clock Cycle 10459:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1260 $t0 on Line 1354

Clock Cycle 10460:
$t4 -> 1, 
Started sw 1700 392 on Line 1355
Completed 1/2

Clock Cycle 10461:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 1700 392 on Line 1355

Clock Cycle 10462:
$t4 -> 1, 
Started lw 3392 $t4 on Line 1353
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 10463:
$t4 -> 1, 
Completed 2/22

Clock Cycle 10464:
$t4 -> 1, 
Completed 3/22

Clock Cycle 10465:
$t4 -> 1, 
Completed 4/22

Clock Cycle 10466:
$t4 -> 1, 
Completed 5/22

Clock Cycle 10467:
$t4 -> 1, 
Completed 6/22

Clock Cycle 10468:
$t4 -> 1, 
Completed 7/22

Clock Cycle 10469:
$t4 -> 1, 
Completed 8/22

Clock Cycle 10470:
$t4 -> 1, 
Completed 9/22

Clock Cycle 10471:
$t4 -> 1, 
Completed 10/22
Memory at 1700 = 392
Memory at 1996 = 0

Clock Cycle 10472:
$t4 -> 1, 
Completed 11/22

Clock Cycle 10473:
$t4 -> 1, 
Completed 12/22

Clock Cycle 10474:
$t4 -> 1, 
Completed 13/22

Clock Cycle 10475:
$t4 -> 1, 
Completed 14/22

Clock Cycle 10476:
$t4 -> 1, 
Completed 15/22

Clock Cycle 10477:
$t4 -> 1, 
Completed 16/22

Clock Cycle 10478:
$t4 -> 1, 
Completed 17/22

Clock Cycle 10479:
$t4 -> 1, 
Completed 18/22

Clock Cycle 10480:
$t4 -> 1, 
Completed 19/22

Clock Cycle 10481:
$t4 -> 1, 
Completed 20/22

Clock Cycle 10482:
$t4 -> 1, 
Completed 21/22

Clock Cycle 10483:
$t4 -> 1, 
Completed 22/22
$t4 = 340
Finished Instruction lw 3392 $t4 on Line 1353

Clock Cycle 10484:

Started sw 2260 2836 on Line 1356
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t4,$t2,3356
$t4 = 3748

Clock Cycle 10485:

Completed 2/12
addi
addi$t0,$t2,3168
$t0 = 3560

Clock Cycle 10486:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 2176 3560 on Line 1359

Clock Cycle 10487:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 932 $t4 on Line 1360

Clock Cycle 10488:
$t4 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 3488 $t1 on Line 1361

Clock Cycle 10489:
$t1 -> 1, $t4 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 1088 $t2 on Line 1362

Clock Cycle 10490:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 10491:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 10492:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 10493:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 10494:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 10495:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2260 2836 on Line 1356

Clock Cycle 10496:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 2176 3560 on Line 1359
Completed 1/2

Clock Cycle 10497:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2176 3560 on Line 1359

Clock Cycle 10498:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 932 $t4 on Line 1360
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10499:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 10500:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 10501:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 10502:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 10503:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 10504:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 10505:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 10506:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 10507:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2176 = 3560
Memory at 2260 = 2836

Clock Cycle 10508:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 10509:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 10510:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 10511:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 10512:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 10513:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 10514:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 10515:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 10516:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 10517:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 10518:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 10519:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 992
Finished Instruction lw 932 $t4 on Line 1360

Clock Cycle 10520:
$t1 -> 1, $t2 -> 1, 
Started lw 3488 $t1 on Line 1361
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 10521:
$t1 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 10522:
$t1 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 10523:
$t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 10524:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 10525:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 10526:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 10527:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 10528:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 10529:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 10530:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 10531:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 3488 $t1 on Line 1361

Clock Cycle 10532:
$t2 -> 1, 
Started lw 1088 $t2 on Line 1362
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 10533:
$t2 -> 1, 
Completed 2/12

Clock Cycle 10534:
$t2 -> 1, 
Completed 3/12

Clock Cycle 10535:
$t2 -> 1, 
Completed 4/12

Clock Cycle 10536:
$t2 -> 1, 
Completed 5/12

Clock Cycle 10537:
$t2 -> 1, 
Completed 6/12

Clock Cycle 10538:
$t2 -> 1, 
Completed 7/12

Clock Cycle 10539:
$t2 -> 1, 
Completed 8/12

Clock Cycle 10540:
$t2 -> 1, 
Completed 9/12

Clock Cycle 10541:
$t2 -> 1, 
Completed 10/12

Clock Cycle 10542:
$t2 -> 1, 
Completed 11/12

Clock Cycle 10543:
$t2 -> 1, 
Completed 12/12
$t2 = 3988
Finished Instruction lw 1088 $t2 on Line 1362

Clock Cycle 10544:
sw
DRAM Request(Write) Issued for sw 664 3988 on Line 1363

Clock Cycle 10545:

Started sw 664 3988 on Line 1363
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 868 $t1 on Line 1364

Clock Cycle 10546:
$t1 -> 1, 
Completed 2/12

Clock Cycle 10547:
$t1 -> 1, 
Completed 3/12

Clock Cycle 10548:
$t1 -> 1, 
Completed 4/12

Clock Cycle 10549:
$t1 -> 1, 
Completed 5/12

Clock Cycle 10550:
$t1 -> 1, 
Completed 6/12

Clock Cycle 10551:
$t1 -> 1, 
Completed 7/12

Clock Cycle 10552:
$t1 -> 1, 
Completed 8/12

Clock Cycle 10553:
$t1 -> 1, 
Completed 9/12

Clock Cycle 10554:
$t1 -> 1, 
Completed 10/12

Clock Cycle 10555:
$t1 -> 1, 
Completed 11/12

Clock Cycle 10556:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 664 3988 on Line 1363

Clock Cycle 10557:
$t1 -> 1, 
Started lw 868 $t1 on Line 1364
Completed 1/2

Clock Cycle 10558:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 868 $t1 on Line 1364

Clock Cycle 10559:
addi
addi$t1,$t4,916
$t1 = 1908

Clock Cycle 10560:
sw
DRAM Request(Write) Issued for sw 3696 1908 on Line 1366

Clock Cycle 10561:

Started sw 3696 1908 on Line 1366
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 36 $t1 on Line 1367

Clock Cycle 10562:
$t1 -> 1, 
Completed 2/22
addi
addi$t2,$t0,272
$t2 = 3832

Clock Cycle 10563:
$t1 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 2776 $t0 on Line 1369

Clock Cycle 10564:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 10565:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 10566:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 10567:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 10568:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 10569:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 10570:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 664 = 3988

Clock Cycle 10571:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 10572:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 10573:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 10574:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 10575:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 10576:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 10577:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 10578:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 10579:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 10580:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 10581:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 10582:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 3696 1908 on Line 1366

Clock Cycle 10583:
$t0 -> 1, $t1 -> 1, 
Started lw 36 $t1 on Line 1367
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10584:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 10585:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 10586:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 10587:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 10588:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 10589:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 10590:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 10591:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 10592:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 3696 = 1908

Clock Cycle 10593:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 10594:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 10595:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 10596:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 10597:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 10598:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 10599:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 10600:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 10601:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 10602:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 10603:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 10604:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 36 $t1 on Line 1367

Clock Cycle 10605:
$t0 -> 1, 
Started lw 2776 $t0 on Line 1369
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 10606:
$t0 -> 1, 
Completed 2/12

Clock Cycle 10607:
$t0 -> 1, 
Completed 3/12

Clock Cycle 10608:
$t0 -> 1, 
Completed 4/12

Clock Cycle 10609:
$t0 -> 1, 
Completed 5/12

Clock Cycle 10610:
$t0 -> 1, 
Completed 6/12

Clock Cycle 10611:
$t0 -> 1, 
Completed 7/12

Clock Cycle 10612:
$t0 -> 1, 
Completed 8/12

Clock Cycle 10613:
$t0 -> 1, 
Completed 9/12

Clock Cycle 10614:
$t0 -> 1, 
Completed 10/12

Clock Cycle 10615:
$t0 -> 1, 
Completed 11/12

Clock Cycle 10616:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2776 $t0 on Line 1369

Clock Cycle 10617:
sw
DRAM Request(Write) Issued for sw 3240 0 on Line 1370

Clock Cycle 10618:

Started sw 3240 0 on Line 1370
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t0,$t4,1760
$t0 = 2752

Clock Cycle 10619:

Completed 2/12
addi
addi$t0,$t3,2328
$t0 = 5164

Clock Cycle 10620:

Completed 3/12
addi
addi$t2,$t3,2800
$t2 = 5636

Clock Cycle 10621:

Completed 4/12
addi
addi$t2,$t3,16
$t2 = 2852

Clock Cycle 10622:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 412 $t1 on Line 1375

Clock Cycle 10623:
$t1 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 2984 5164 on Line 1376

Clock Cycle 10624:
$t1 -> 1, 
Completed 7/12
addi
addi$t2,$t3,2680
$t2 = 5516

Clock Cycle 10625:
$t1 -> 1, 
Completed 8/12
sw
DRAM Request(Write) Issued for sw 3484 5516 on Line 1378

Clock Cycle 10626:
$t1 -> 1, 
Completed 9/12
sw
DRAM Request(Write) Issued for sw 2412 992 on Line 1379

Clock Cycle 10627:
$t1 -> 1, 
Completed 10/12

Clock Cycle 10628:
$t1 -> 1, 
Completed 11/12

Clock Cycle 10629:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3240 0 on Line 1370

Clock Cycle 10630:
$t1 -> 1, 
Started sw 3484 5516 on Line 1378
Completed 1/2

Clock Cycle 10631:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3484 5516 on Line 1378

Clock Cycle 10632:
$t1 -> 1, 
Started lw 412 $t1 on Line 1375
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10633:
$t1 -> 1, 
Completed 2/22

Clock Cycle 10634:
$t1 -> 1, 
Completed 3/22

Clock Cycle 10635:
$t1 -> 1, 
Completed 4/22

Clock Cycle 10636:
$t1 -> 1, 
Completed 5/22

Clock Cycle 10637:
$t1 -> 1, 
Completed 6/22

Clock Cycle 10638:
$t1 -> 1, 
Completed 7/22

Clock Cycle 10639:
$t1 -> 1, 
Completed 8/22

Clock Cycle 10640:
$t1 -> 1, 
Completed 9/22

Clock Cycle 10641:
$t1 -> 1, 
Completed 10/22
Memory at 3484 = 5516

Clock Cycle 10642:
$t1 -> 1, 
Completed 11/22

Clock Cycle 10643:
$t1 -> 1, 
Completed 12/22

Clock Cycle 10644:
$t1 -> 1, 
Completed 13/22

Clock Cycle 10645:
$t1 -> 1, 
Completed 14/22

Clock Cycle 10646:
$t1 -> 1, 
Completed 15/22

Clock Cycle 10647:
$t1 -> 1, 
Completed 16/22

Clock Cycle 10648:
$t1 -> 1, 
Completed 17/22

Clock Cycle 10649:
$t1 -> 1, 
Completed 18/22

Clock Cycle 10650:
$t1 -> 1, 
Completed 19/22

Clock Cycle 10651:
$t1 -> 1, 
Completed 20/22

Clock Cycle 10652:
$t1 -> 1, 
Completed 21/22

Clock Cycle 10653:
$t1 -> 1, 
Completed 22/22
$t1 = 1268
Finished Instruction lw 412 $t1 on Line 1375

Clock Cycle 10654:

Started sw 2984 5164 on Line 1376
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t4,$t1,1484
$t4 = 2752

Clock Cycle 10655:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 976 $t3 on Line 1381

Clock Cycle 10656:
$t3 -> 1, 
Completed 3/12

Clock Cycle 10657:
$t3 -> 1, 
Completed 4/12

Clock Cycle 10658:
$t3 -> 1, 
Completed 5/12

Clock Cycle 10659:
$t3 -> 1, 
Completed 6/12

Clock Cycle 10660:
$t3 -> 1, 
Completed 7/12

Clock Cycle 10661:
$t3 -> 1, 
Completed 8/12

Clock Cycle 10662:
$t3 -> 1, 
Completed 9/12

Clock Cycle 10663:
$t3 -> 1, 
Completed 10/12

Clock Cycle 10664:
$t3 -> 1, 
Completed 11/12

Clock Cycle 10665:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 2984 5164 on Line 1376

Clock Cycle 10666:
$t3 -> 1, 
Started sw 2412 992 on Line 1379
Completed 1/2

Clock Cycle 10667:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2412 992 on Line 1379

Clock Cycle 10668:
$t3 -> 1, 
Started lw 976 $t3 on Line 1381
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10669:
$t3 -> 1, 
Completed 2/22

Clock Cycle 10670:
$t3 -> 1, 
Completed 3/22

Clock Cycle 10671:
$t3 -> 1, 
Completed 4/22

Clock Cycle 10672:
$t3 -> 1, 
Completed 5/22

Clock Cycle 10673:
$t3 -> 1, 
Completed 6/22

Clock Cycle 10674:
$t3 -> 1, 
Completed 7/22

Clock Cycle 10675:
$t3 -> 1, 
Completed 8/22

Clock Cycle 10676:
$t3 -> 1, 
Completed 9/22

Clock Cycle 10677:
$t3 -> 1, 
Completed 10/22
Memory at 2412 = 992
Memory at 2984 = 5164

Clock Cycle 10678:
$t3 -> 1, 
Completed 11/22

Clock Cycle 10679:
$t3 -> 1, 
Completed 12/22

Clock Cycle 10680:
$t3 -> 1, 
Completed 13/22

Clock Cycle 10681:
$t3 -> 1, 
Completed 14/22

Clock Cycle 10682:
$t3 -> 1, 
Completed 15/22

Clock Cycle 10683:
$t3 -> 1, 
Completed 16/22

Clock Cycle 10684:
$t3 -> 1, 
Completed 17/22

Clock Cycle 10685:
$t3 -> 1, 
Completed 18/22

Clock Cycle 10686:
$t3 -> 1, 
Completed 19/22

Clock Cycle 10687:
$t3 -> 1, 
Completed 20/22

Clock Cycle 10688:
$t3 -> 1, 
Completed 21/22

Clock Cycle 10689:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 976 $t3 on Line 1381

Clock Cycle 10690:
sw
DRAM Request(Write) Issued for sw 3004 0 on Line 1382

Clock Cycle 10691:

Started sw 3004 0 on Line 1382
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2264 $t2 on Line 1383

Clock Cycle 10692:
$t2 -> 1, 
Completed 2/12

Clock Cycle 10693:
$t2 -> 1, 
Completed 3/12

Clock Cycle 10694:
$t2 -> 1, 
Completed 4/12

Clock Cycle 10695:
$t2 -> 1, 
Completed 5/12

Clock Cycle 10696:
$t2 -> 1, 
Completed 6/12

Clock Cycle 10697:
$t2 -> 1, 
Completed 7/12

Clock Cycle 10698:
$t2 -> 1, 
Completed 8/12

Clock Cycle 10699:
$t2 -> 1, 
Completed 9/12

Clock Cycle 10700:
$t2 -> 1, 
Completed 10/12

Clock Cycle 10701:
$t2 -> 1, 
Completed 11/12

Clock Cycle 10702:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 3004 0 on Line 1382

Clock Cycle 10703:
$t2 -> 1, 
Started lw 2264 $t2 on Line 1383
Completed 1/2

Clock Cycle 10704:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2264 $t2 on Line 1383

Clock Cycle 10705:
lw
DRAM Request(Read) Issued for lw 3568 $t2 on Line 1384

Clock Cycle 10706:
$t2 -> 1, 
Started lw 3568 $t2 on Line 1384
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1612 $t0 on Line 1385

Clock Cycle 10707:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 10708:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 10709:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 10710:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 10711:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 10712:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 10713:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 10714:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 10715:
$t0 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 10716:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 10717:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 10718:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 10719:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 10720:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 10721:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 10722:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 10723:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 10724:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 10725:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 10726:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 10727:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 3424
Finished Instruction lw 3568 $t2 on Line 1384

Clock Cycle 10728:
$t0 -> 1, 
Started lw 1612 $t0 on Line 1385
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3932 3424 on Line 1386

Clock Cycle 10729:
$t0 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 788 3424 on Line 1387

Clock Cycle 10730:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 2484 2752 on Line 1388

Clock Cycle 10731:
$t0 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 3120 2752 on Line 1389

Clock Cycle 10732:
$t0 -> 1, 
Completed 5/12
addi
addi$t2,$t1,1124
$t2 = 2392

Clock Cycle 10733:
$t0 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 1084 2392 on Line 1391

Clock Cycle 10734:
$t0 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 2748 $t3 on Line 1392

Clock Cycle 10735:
$t0 -> 1, $t3 -> 1, 
Completed 8/12
addi
addi$t4,$t1,1984
$t4 = 3252

Clock Cycle 10736:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 10737:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 10738:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 10739:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1612 $t0 on Line 1385

Clock Cycle 10740:
$t3 -> 1, 
Started sw 1084 2392 on Line 1391
Completed 1/2

Clock Cycle 10741:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1084 2392 on Line 1391

Clock Cycle 10742:
$t3 -> 1, 
Started sw 3932 3424 on Line 1386
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 10743:
$t3 -> 1, 
Completed 2/22

Clock Cycle 10744:
$t3 -> 1, 
Completed 3/22

Clock Cycle 10745:
$t3 -> 1, 
Completed 4/22

Clock Cycle 10746:
$t3 -> 1, 
Completed 5/22

Clock Cycle 10747:
$t3 -> 1, 
Completed 6/22

Clock Cycle 10748:
$t3 -> 1, 
Completed 7/22

Clock Cycle 10749:
$t3 -> 1, 
Completed 8/22

Clock Cycle 10750:
$t3 -> 1, 
Completed 9/22

Clock Cycle 10751:
$t3 -> 1, 
Completed 10/22
Memory at 1084 = 2392

Clock Cycle 10752:
$t3 -> 1, 
Completed 11/22

Clock Cycle 10753:
$t3 -> 1, 
Completed 12/22

Clock Cycle 10754:
$t3 -> 1, 
Completed 13/22

Clock Cycle 10755:
$t3 -> 1, 
Completed 14/22

Clock Cycle 10756:
$t3 -> 1, 
Completed 15/22

Clock Cycle 10757:
$t3 -> 1, 
Completed 16/22

Clock Cycle 10758:
$t3 -> 1, 
Completed 17/22

Clock Cycle 10759:
$t3 -> 1, 
Completed 18/22

Clock Cycle 10760:
$t3 -> 1, 
Completed 19/22

Clock Cycle 10761:
$t3 -> 1, 
Completed 20/22

Clock Cycle 10762:
$t3 -> 1, 
Completed 21/22

Clock Cycle 10763:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3932 3424 on Line 1386

Clock Cycle 10764:
$t3 -> 1, 
Started sw 3120 2752 on Line 1389
Completed 1/2

Clock Cycle 10765:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3120 2752 on Line 1389

Clock Cycle 10766:
$t3 -> 1, 
Started sw 788 3424 on Line 1387
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10767:
$t3 -> 1, 
Completed 2/22

Clock Cycle 10768:
$t3 -> 1, 
Completed 3/22

Clock Cycle 10769:
$t3 -> 1, 
Completed 4/22

Clock Cycle 10770:
$t3 -> 1, 
Completed 5/22

Clock Cycle 10771:
$t3 -> 1, 
Completed 6/22

Clock Cycle 10772:
$t3 -> 1, 
Completed 7/22

Clock Cycle 10773:
$t3 -> 1, 
Completed 8/22

Clock Cycle 10774:
$t3 -> 1, 
Completed 9/22

Clock Cycle 10775:
$t3 -> 1, 
Completed 10/22
Memory at 3120 = 2752
Memory at 3932 = 3424

Clock Cycle 10776:
$t3 -> 1, 
Completed 11/22

Clock Cycle 10777:
$t3 -> 1, 
Completed 12/22

Clock Cycle 10778:
$t3 -> 1, 
Completed 13/22

Clock Cycle 10779:
$t3 -> 1, 
Completed 14/22

Clock Cycle 10780:
$t3 -> 1, 
Completed 15/22

Clock Cycle 10781:
$t3 -> 1, 
Completed 16/22

Clock Cycle 10782:
$t3 -> 1, 
Completed 17/22

Clock Cycle 10783:
$t3 -> 1, 
Completed 18/22

Clock Cycle 10784:
$t3 -> 1, 
Completed 19/22

Clock Cycle 10785:
$t3 -> 1, 
Completed 20/22

Clock Cycle 10786:
$t3 -> 1, 
Completed 21/22

Clock Cycle 10787:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 788 3424 on Line 1387

Clock Cycle 10788:
$t3 -> 1, 
Started sw 2484 2752 on Line 1388
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10789:
$t3 -> 1, 
Completed 2/22

Clock Cycle 10790:
$t3 -> 1, 
Completed 3/22

Clock Cycle 10791:
$t3 -> 1, 
Completed 4/22

Clock Cycle 10792:
$t3 -> 1, 
Completed 5/22

Clock Cycle 10793:
$t3 -> 1, 
Completed 6/22

Clock Cycle 10794:
$t3 -> 1, 
Completed 7/22

Clock Cycle 10795:
$t3 -> 1, 
Completed 8/22

Clock Cycle 10796:
$t3 -> 1, 
Completed 9/22

Clock Cycle 10797:
$t3 -> 1, 
Completed 10/22
Memory at 788 = 3424

Clock Cycle 10798:
$t3 -> 1, 
Completed 11/22

Clock Cycle 10799:
$t3 -> 1, 
Completed 12/22

Clock Cycle 10800:
$t3 -> 1, 
Completed 13/22

Clock Cycle 10801:
$t3 -> 1, 
Completed 14/22

Clock Cycle 10802:
$t3 -> 1, 
Completed 15/22

Clock Cycle 10803:
$t3 -> 1, 
Completed 16/22

Clock Cycle 10804:
$t3 -> 1, 
Completed 17/22

Clock Cycle 10805:
$t3 -> 1, 
Completed 18/22

Clock Cycle 10806:
$t3 -> 1, 
Completed 19/22

Clock Cycle 10807:
$t3 -> 1, 
Completed 20/22

Clock Cycle 10808:
$t3 -> 1, 
Completed 21/22

Clock Cycle 10809:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2484 2752 on Line 1388

Clock Cycle 10810:
$t3 -> 1, 
Started lw 2748 $t3 on Line 1392
Completed 1/2

Clock Cycle 10811:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2748 $t3 on Line 1392

Clock Cycle 10812:
addi
addi$t1,$t3,476
$t1 = 476

Clock Cycle 10813:
sw
DRAM Request(Write) Issued for sw 3120 0 on Line 1395

Clock Cycle 10814:

Started sw 3120 0 on Line 1395
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t4,$t2,3532
$t4 = 5924

Clock Cycle 10815:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3688 $t3 on Line 1397

Clock Cycle 10816:
$t3 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 1424 2392 on Line 1398

Clock Cycle 10817:
$t3 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 1100 $t0 on Line 1399

Clock Cycle 10818:
$t0 -> 1, $t3 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 2716 5924 on Line 1400

Clock Cycle 10819:
$t0 -> 1, $t3 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 3612 476 on Line 1401

Clock Cycle 10820:
$t0 -> 1, $t3 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 3996 $t2 on Line 1402

Clock Cycle 10821:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 10822:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 10823:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2484 = 2752

Clock Cycle 10824:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 10825:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 10826:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 10827:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 10828:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 10829:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 10830:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 10831:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 10832:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 10833:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 10834:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 10835:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3120 0 on Line 1395

Clock Cycle 10836:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 3688 $t3 on Line 1397
Completed 1/2

Clock Cycle 10837:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 3804
Finished Instruction lw 3688 $t3 on Line 1397

Clock Cycle 10838:
$t0 -> 1, $t2 -> 1, 
Started sw 3612 476 on Line 1401
Completed 1/2
addi
addi$t3,$t1,660
$t3 = 1136

Clock Cycle 10839:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 3612 476 on Line 1401

Clock Cycle 10840:
$t0 -> 1, $t2 -> 1, 
Started lw 3996 $t2 on Line 1402
Completed 1/2

Clock Cycle 10841:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3996 $t2 on Line 1402

Clock Cycle 10842:
$t0 -> 1, 
Started sw 1424 2392 on Line 1398
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10843:
$t0 -> 1, 
Completed 2/22

Clock Cycle 10844:
$t0 -> 1, 
Completed 3/22

Clock Cycle 10845:
$t0 -> 1, 
Completed 4/22

Clock Cycle 10846:
$t0 -> 1, 
Completed 5/22

Clock Cycle 10847:
$t0 -> 1, 
Completed 6/22

Clock Cycle 10848:
$t0 -> 1, 
Completed 7/22

Clock Cycle 10849:
$t0 -> 1, 
Completed 8/22

Clock Cycle 10850:
$t0 -> 1, 
Completed 9/22

Clock Cycle 10851:
$t0 -> 1, 
Completed 10/22
Memory at 3120 = 0
Memory at 3612 = 476

Clock Cycle 10852:
$t0 -> 1, 
Completed 11/22

Clock Cycle 10853:
$t0 -> 1, 
Completed 12/22

Clock Cycle 10854:
$t0 -> 1, 
Completed 13/22

Clock Cycle 10855:
$t0 -> 1, 
Completed 14/22

Clock Cycle 10856:
$t0 -> 1, 
Completed 15/22

Clock Cycle 10857:
$t0 -> 1, 
Completed 16/22

Clock Cycle 10858:
$t0 -> 1, 
Completed 17/22

Clock Cycle 10859:
$t0 -> 1, 
Completed 18/22

Clock Cycle 10860:
$t0 -> 1, 
Completed 19/22

Clock Cycle 10861:
$t0 -> 1, 
Completed 20/22

Clock Cycle 10862:
$t0 -> 1, 
Completed 21/22

Clock Cycle 10863:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1424 2392 on Line 1398

Clock Cycle 10864:
$t0 -> 1, 
Started lw 1100 $t0 on Line 1399
Completed 1/2

Clock Cycle 10865:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1100 $t0 on Line 1399

Clock Cycle 10866:

Started sw 2716 5924 on Line 1400
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2744 0 on Line 1404

Clock Cycle 10867:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 1876 $t3 on Line 1405

Clock Cycle 10868:
$t3 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 2064 0 on Line 1406

Clock Cycle 10869:
$t3 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 3600 0 on Line 1407

Clock Cycle 10870:
$t3 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 1336 476 on Line 1408

Clock Cycle 10871:
$t3 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 736 0 on Line 1409

Clock Cycle 10872:
$t3 -> 1, 
Completed 7/22
addi
addi$t0,$t1,452
$t0 = 928

Clock Cycle 10873:
$t3 -> 1, 
Completed 8/22
addi
addi$t0,$t2,880
$t0 = 880

Clock Cycle 10874:
$t3 -> 1, 
Completed 9/22
sw
DRAM Request(Write) Issued for sw 3152 0 on Line 1412

Clock Cycle 10875:
$t3 -> 1, 
Completed 10/22
Memory at 1424 = 2392
sw
DRAM Request(Write) Issued for sw 3492 476 on Line 1413

Clock Cycle 10876:
$t3 -> 1, 
Completed 11/22

Clock Cycle 10877:
$t3 -> 1, 
Completed 12/22

Clock Cycle 10878:
$t3 -> 1, 
Completed 13/22

Clock Cycle 10879:
$t3 -> 1, 
Completed 14/22

Clock Cycle 10880:
$t3 -> 1, 
Completed 15/22

Clock Cycle 10881:
$t3 -> 1, 
Completed 16/22

Clock Cycle 10882:
$t3 -> 1, 
Completed 17/22

Clock Cycle 10883:
$t3 -> 1, 
Completed 18/22

Clock Cycle 10884:
$t3 -> 1, 
Completed 19/22

Clock Cycle 10885:
$t3 -> 1, 
Completed 20/22

Clock Cycle 10886:
$t3 -> 1, 
Completed 21/22

Clock Cycle 10887:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2716 5924 on Line 1400

Clock Cycle 10888:
$t3 -> 1, 
Started sw 2744 0 on Line 1404
Completed 1/2

Clock Cycle 10889:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2744 0 on Line 1404

Clock Cycle 10890:
$t3 -> 1, 
Started sw 2064 0 on Line 1406
Completed 1/2

Clock Cycle 10891:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2064 0 on Line 1406

Clock Cycle 10892:
$t3 -> 1, 
Started lw 1876 $t3 on Line 1405
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10893:
$t3 -> 1, 
Completed 2/22

Clock Cycle 10894:
$t3 -> 1, 
Completed 3/22

Clock Cycle 10895:
$t3 -> 1, 
Completed 4/22

Clock Cycle 10896:
$t3 -> 1, 
Completed 5/22

Clock Cycle 10897:
$t3 -> 1, 
Completed 6/22

Clock Cycle 10898:
$t3 -> 1, 
Completed 7/22

Clock Cycle 10899:
$t3 -> 1, 
Completed 8/22

Clock Cycle 10900:
$t3 -> 1, 
Completed 9/22

Clock Cycle 10901:
$t3 -> 1, 
Completed 10/22
Memory at 2716 = 5924

Clock Cycle 10902:
$t3 -> 1, 
Completed 11/22

Clock Cycle 10903:
$t3 -> 1, 
Completed 12/22

Clock Cycle 10904:
$t3 -> 1, 
Completed 13/22

Clock Cycle 10905:
$t3 -> 1, 
Completed 14/22

Clock Cycle 10906:
$t3 -> 1, 
Completed 15/22

Clock Cycle 10907:
$t3 -> 1, 
Completed 16/22

Clock Cycle 10908:
$t3 -> 1, 
Completed 17/22

Clock Cycle 10909:
$t3 -> 1, 
Completed 18/22

Clock Cycle 10910:
$t3 -> 1, 
Completed 19/22

Clock Cycle 10911:
$t3 -> 1, 
Completed 20/22

Clock Cycle 10912:
$t3 -> 1, 
Completed 21/22

Clock Cycle 10913:
$t3 -> 1, 
Completed 22/22
$t3 = 5300
Finished Instruction lw 1876 $t3 on Line 1405

Clock Cycle 10914:

Started sw 1336 476 on Line 1408
Completed 1/2
addi
addi$t4,$t3,2588
$t4 = 7888

Clock Cycle 10915:

Completed 2/2
Finished Instruction sw 1336 476 on Line 1408
sw
DRAM Request(Write) Issued for sw 3200 7888 on Line 1415

Clock Cycle 10916:

Started sw 3600 0 on Line 1407
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t2,$t0,3292
$t2 = 4172

Clock Cycle 10917:

Completed 2/22
addi
addi$t0,$t3,16
$t0 = 5316

Clock Cycle 10918:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 748 476 on Line 1418

Clock Cycle 10919:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 688 $t3 on Line 1419

Clock Cycle 10920:
$t3 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 3740 $t0 on Line 1420

Clock Cycle 10921:
$t0 -> 1, $t3 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 2808 476 on Line 1421

Clock Cycle 10922:
$t0 -> 1, $t3 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 244 $t1 on Line 1422

Clock Cycle 10923:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22
sw
DRAM Request(Write) Issued for sw 508 7888 on Line 1423

Clock Cycle 10924:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 10925:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1336 = 476

Clock Cycle 10926:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 10927:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 10928:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 10929:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 10930:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 10931:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 10932:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 10933:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 10934:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 10935:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 10936:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 10937:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3600 0 on Line 1407

Clock Cycle 10938:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started sw 3152 0 on Line 1412
Completed 1/2

Clock Cycle 10939:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3152 0 on Line 1412

Clock Cycle 10940:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started sw 3492 476 on Line 1413
Completed 1/2

Clock Cycle 10941:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3492 476 on Line 1413

Clock Cycle 10942:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started sw 3200 7888 on Line 1415
Completed 1/2

Clock Cycle 10943:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3200 7888 on Line 1415

Clock Cycle 10944:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started lw 3740 $t0 on Line 1420
Completed 1/2

Clock Cycle 10945:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 1780
Finished Instruction lw 3740 $t0 on Line 1420

Clock Cycle 10946:
$t1 -> 1, $t3 -> 1, 
Started sw 736 0 on Line 1409
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1912 $t0 on Line 1424

Clock Cycle 10947:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 10948:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 10949:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 10950:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 10951:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 10952:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 10953:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 10954:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 10955:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3200 = 7888
Memory at 3492 = 476
Memory at 3600 = 0

Clock Cycle 10956:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 10957:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 10958:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 10959:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 10960:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 10961:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 10962:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 10963:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 10964:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 10965:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 10966:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 10967:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 736 0 on Line 1409

Clock Cycle 10968:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started sw 748 476 on Line 1418
Completed 1/2

Clock Cycle 10969:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 748 476 on Line 1418

Clock Cycle 10970:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started lw 688 $t3 on Line 1419
Completed 1/2

Clock Cycle 10971:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 688 $t3 on Line 1419

Clock Cycle 10972:
$t0 -> 1, $t1 -> 1, 
Started lw 244 $t1 on Line 1422
Completed 1/2
addi
addi$t3,$t4,3016
$t3 = 10904

Clock Cycle 10973:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 244 $t1 on Line 1422
sw
DRAM Request(Write) Issued for sw 880 7888 on Line 1426

Clock Cycle 10974:
$t0 -> 1, 
Started sw 508 7888 on Line 1423
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3356 $t2 on Line 1427

Clock Cycle 10975:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 508 7888 on Line 1423

Clock Cycle 10976:
$t0 -> 1, $t2 -> 1, 
Started sw 880 7888 on Line 1426
Completed 1/2

Clock Cycle 10977:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 880 7888 on Line 1426

Clock Cycle 10978:
$t0 -> 1, $t2 -> 1, 
Started sw 2808 476 on Line 1421
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10979:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 10980:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 10981:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 10982:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 10983:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 10984:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 10985:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 10986:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 10987:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 508 = 7888
Memory at 748 = 476
Memory at 880 = 7888

Clock Cycle 10988:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 10989:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 10990:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 10991:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 10992:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 10993:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 10994:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 10995:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 10996:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 10997:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 10998:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 10999:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 2808 476 on Line 1421

Clock Cycle 11000:
$t0 -> 1, $t2 -> 1, 
Started lw 1912 $t0 on Line 1424
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11001:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 11002:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 11003:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 11004:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 11005:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 11006:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 11007:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 11008:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 11009:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 2808 = 476

Clock Cycle 11010:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 11011:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 11012:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 11013:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 11014:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 11015:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 11016:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 11017:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 11018:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 11019:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 11020:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 11021:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t0 = 4976
Finished Instruction lw 1912 $t0 on Line 1424

Clock Cycle 11022:
$t2 -> 1, 
Started lw 3356 $t2 on Line 1427
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 11023:
$t2 -> 1, 
Completed 2/12

Clock Cycle 11024:
$t2 -> 1, 
Completed 3/12

Clock Cycle 11025:
$t2 -> 1, 
Completed 4/12

Clock Cycle 11026:
$t2 -> 1, 
Completed 5/12

Clock Cycle 11027:
$t2 -> 1, 
Completed 6/12

Clock Cycle 11028:
$t2 -> 1, 
Completed 7/12

Clock Cycle 11029:
$t2 -> 1, 
Completed 8/12

Clock Cycle 11030:
$t2 -> 1, 
Completed 9/12

Clock Cycle 11031:
$t2 -> 1, 
Completed 10/12

Clock Cycle 11032:
$t2 -> 1, 
Completed 11/12

Clock Cycle 11033:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3356 $t2 on Line 1427

Clock Cycle 11034:
lw
DRAM Request(Read) Issued for lw 2476 $t2 on Line 1428

Clock Cycle 11035:
$t2 -> 1, 
Started lw 2476 $t2 on Line 1428
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t4,$t0,3844
$t4 = 8820

Clock Cycle 11036:
$t2 -> 1, 
Completed 2/12

Clock Cycle 11037:
$t2 -> 1, 
Completed 3/12

Clock Cycle 11038:
$t2 -> 1, 
Completed 4/12

Clock Cycle 11039:
$t2 -> 1, 
Completed 5/12

Clock Cycle 11040:
$t2 -> 1, 
Completed 6/12

Clock Cycle 11041:
$t2 -> 1, 
Completed 7/12

Clock Cycle 11042:
$t2 -> 1, 
Completed 8/12

Clock Cycle 11043:
$t2 -> 1, 
Completed 9/12

Clock Cycle 11044:
$t2 -> 1, 
Completed 10/12

Clock Cycle 11045:
$t2 -> 1, 
Completed 11/12

Clock Cycle 11046:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 2476 $t2 on Line 1428

Clock Cycle 11047:
lw
DRAM Request(Read) Issued for lw 2320 $t2 on Line 1430

Clock Cycle 11048:
$t2 -> 1, 
Started lw 2320 $t2 on Line 1430
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1096 10904 on Line 1431

Clock Cycle 11049:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2320 $t2 on Line 1430
lw
DRAM Request(Read) Issued for lw 3356 $t0 on Line 1432

Clock Cycle 11050:
$t0 -> 1, 
Started sw 1096 10904 on Line 1431
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1700 10904 on Line 1433

Clock Cycle 11051:
$t0 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 1116 $t1 on Line 1434

Clock Cycle 11052:
$t0 -> 1, $t1 -> 1, 
Completed 3/12

Clock Cycle 11053:
$t0 -> 1, $t1 -> 1, 
Completed 4/12

Clock Cycle 11054:
$t0 -> 1, $t1 -> 1, 
Completed 5/12

Clock Cycle 11055:
$t0 -> 1, $t1 -> 1, 
Completed 6/12

Clock Cycle 11056:
$t0 -> 1, $t1 -> 1, 
Completed 7/12

Clock Cycle 11057:
$t0 -> 1, $t1 -> 1, 
Completed 8/12

Clock Cycle 11058:
$t0 -> 1, $t1 -> 1, 
Completed 9/12

Clock Cycle 11059:
$t0 -> 1, $t1 -> 1, 
Completed 10/12

Clock Cycle 11060:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 11061:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
Finished Instruction sw 1096 10904 on Line 1431

Clock Cycle 11062:
$t0 -> 1, $t1 -> 1, 
Started sw 1700 10904 on Line 1433
Completed 1/2

Clock Cycle 11063:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 1700 10904 on Line 1433

Clock Cycle 11064:
$t0 -> 1, $t1 -> 1, 
Started lw 1116 $t1 on Line 1434
Completed 1/2

Clock Cycle 11065:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1116 $t1 on Line 1434

Clock Cycle 11066:
$t0 -> 1, 
Started lw 3356 $t0 on Line 1432
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2376 $t1 on Line 1435

Clock Cycle 11067:
$t0 -> 1, $t1 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 1616 $t2 on Line 1436

Clock Cycle 11068:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 11069:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 11070:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 11071:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 11072:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 11073:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 11074:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 11075:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1096 = 10904
Memory at 1700 = 10904

Clock Cycle 11076:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 11077:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 11078:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 11079:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 11080:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 11081:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 11082:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 11083:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 11084:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 11085:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 11086:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 11087:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3356 $t0 on Line 1432

Clock Cycle 11088:
$t1 -> 1, $t2 -> 1, 
Started lw 2376 $t1 on Line 1435
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 11089:
$t1 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 11090:
$t1 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 11091:
$t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 11092:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 11093:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 11094:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 11095:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 11096:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 11097:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 11098:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 11099:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2376 $t1 on Line 1435

Clock Cycle 11100:
$t2 -> 1, 
Started lw 1616 $t2 on Line 1436
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 11101:
$t2 -> 1, 
Completed 2/12

Clock Cycle 11102:
$t2 -> 1, 
Completed 3/12

Clock Cycle 11103:
$t2 -> 1, 
Completed 4/12

Clock Cycle 11104:
$t2 -> 1, 
Completed 5/12

Clock Cycle 11105:
$t2 -> 1, 
Completed 6/12

Clock Cycle 11106:
$t2 -> 1, 
Completed 7/12

Clock Cycle 11107:
$t2 -> 1, 
Completed 8/12

Clock Cycle 11108:
$t2 -> 1, 
Completed 9/12

Clock Cycle 11109:
$t2 -> 1, 
Completed 10/12

Clock Cycle 11110:
$t2 -> 1, 
Completed 11/12

Clock Cycle 11111:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1616 $t2 on Line 1436

Clock Cycle 11112:
lw
DRAM Request(Read) Issued for lw 3764 $t2 on Line 1437

Clock Cycle 11113:
$t2 -> 1, 
Started lw 3764 $t2 on Line 1437
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 11114:
$t2 -> 1, 
Completed 2/12

Clock Cycle 11115:
$t2 -> 1, 
Completed 3/12

Clock Cycle 11116:
$t2 -> 1, 
Completed 4/12

Clock Cycle 11117:
$t2 -> 1, 
Completed 5/12

Clock Cycle 11118:
$t2 -> 1, 
Completed 6/12

Clock Cycle 11119:
$t2 -> 1, 
Completed 7/12

Clock Cycle 11120:
$t2 -> 1, 
Completed 8/12

Clock Cycle 11121:
$t2 -> 1, 
Completed 9/12

Clock Cycle 11122:
$t2 -> 1, 
Completed 10/12

Clock Cycle 11123:
$t2 -> 1, 
Completed 11/12

Clock Cycle 11124:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3764 $t2 on Line 1437

Clock Cycle 11125:
sw
DRAM Request(Write) Issued for sw 1240 0 on Line 1438

Clock Cycle 11126:

Started sw 1240 0 on Line 1438
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 276 0 on Line 1439

Clock Cycle 11127:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 300 $t2 on Line 1440

Clock Cycle 11128:
$t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1532 10904 on Line 1441

Clock Cycle 11129:
$t2 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 3760 8820 on Line 1442

Clock Cycle 11130:
$t2 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 2836 $t3 on Line 1443

Clock Cycle 11131:
$t2 -> 1, $t3 -> 1, 
Completed 6/12
addi
addi$t1,$t0,3760
$t1 = 3760

Clock Cycle 11132:
$t2 -> 1, $t3 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 2800 $t0 on Line 1445

Clock Cycle 11133:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 11134:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 11135:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 11136:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 11137:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 1240 0 on Line 1438

Clock Cycle 11138:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Started sw 1532 10904 on Line 1441
Completed 1/2

Clock Cycle 11139:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1532 10904 on Line 1441

Clock Cycle 11140:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Started sw 276 0 on Line 1439
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11141:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 11142:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 11143:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 11144:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 11145:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 11146:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 11147:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 11148:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 11149:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1240 = 0
Memory at 1532 = 10904

Clock Cycle 11150:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 11151:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 11152:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 11153:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 11154:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 11155:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 11156:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 11157:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 11158:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 11159:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 11160:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 11161:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 276 0 on Line 1439

Clock Cycle 11162:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 300 $t2 on Line 1440
Completed 1/2

Clock Cycle 11163:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 300 $t2 on Line 1440

Clock Cycle 11164:
$t0 -> 1, $t3 -> 1, 
Started sw 3760 8820 on Line 1442
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11165:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 11166:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 11167:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 11168:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 11169:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 11170:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 11171:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 11172:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 11173:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 11174:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 11175:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 11176:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 11177:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 11178:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 11179:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 11180:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 11181:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 11182:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 11183:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 11184:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 11185:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3760 8820 on Line 1442

Clock Cycle 11186:
$t0 -> 1, $t3 -> 1, 
Started lw 2836 $t3 on Line 1443
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 11187:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 11188:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 11189:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 11190:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 11191:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 11192:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 11193:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 11194:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 11195:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3760 = 8820

Clock Cycle 11196:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 11197:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 11198:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 11199:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 11200:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 11201:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 11202:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 11203:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 11204:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 11205:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 11206:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 11207:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2836 $t3 on Line 1443

Clock Cycle 11208:
$t0 -> 1, 
Started lw 2800 $t0 on Line 1445
Completed 1/2

Clock Cycle 11209:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2800 $t0 on Line 1445

Clock Cycle 11210:
addi
addi$t4,$t0,968
$t4 = 968

Clock Cycle 11211:
lw
DRAM Request(Read) Issued for lw 2840 $t3 on Line 1447

Clock Cycle 11212:
$t3 -> 1, 
Started lw 2840 $t3 on Line 1447
Completed 1/2
addi
addi$t1,$t4,692
$t1 = 1660

Clock Cycle 11213:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2840 $t3 on Line 1447
sw
DRAM Request(Write) Issued for sw 3276 968 on Line 1449

Clock Cycle 11214:

Started sw 3276 968 on Line 1449
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t4,$t4,1744
$t4 = 2712

Clock Cycle 11215:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 3100 $t1 on Line 1451

Clock Cycle 11216:
$t1 -> 1, 
Completed 3/12
addi
addi$t0,$t4,532
$t0 = 3244

Clock Cycle 11217:
$t1 -> 1, 
Completed 4/12

Clock Cycle 11218:
$t1 -> 1, 
Completed 5/12

Clock Cycle 11219:
$t1 -> 1, 
Completed 6/12

Clock Cycle 11220:
$t1 -> 1, 
Completed 7/12

Clock Cycle 11221:
$t1 -> 1, 
Completed 8/12

Clock Cycle 11222:
$t1 -> 1, 
Completed 9/12

Clock Cycle 11223:
$t1 -> 1, 
Completed 10/12

Clock Cycle 11224:
$t1 -> 1, 
Completed 11/12

Clock Cycle 11225:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3276 968 on Line 1449

Clock Cycle 11226:
$t1 -> 1, 
Started lw 3100 $t1 on Line 1451
Completed 1/2

Clock Cycle 11227:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3100 $t1 on Line 1451

Clock Cycle 11228:
addi
addi$t1,$t2,1172
$t1 = 1172

Clock Cycle 11229:
addi
addi$t4,$t2,3552
$t4 = 3552

Clock Cycle 11230:
lw
DRAM Request(Read) Issued for lw 1116 $t3 on Line 1455

Clock Cycle 11231:
$t3 -> 1, 
Started lw 1116 $t3 on Line 1455
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t1,3580
$t2 = 4752

Clock Cycle 11232:
$t3 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 3292 $t2 on Line 1457

Clock Cycle 11233:
$t2 -> 1, $t3 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 1896 1172 on Line 1458

Clock Cycle 11234:
$t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 11235:
$t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 11236:
$t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 11237:
$t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 11238:
$t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 11239:
$t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 11240:
$t2 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3276 = 968

Clock Cycle 11241:
$t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 11242:
$t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 11243:
$t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 11244:
$t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 11245:
$t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 11246:
$t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 11247:
$t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 11248:
$t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 11249:
$t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 11250:
$t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 11251:
$t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 11252:
$t2 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1116 $t3 on Line 1455

Clock Cycle 11253:
$t2 -> 1, 
Started sw 1896 1172 on Line 1458
Completed 1/2
addi
addi$t1,$t3,1900
$t1 = 1900

Clock Cycle 11254:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1896 1172 on Line 1458
addi
addi$t3,$t1,388
$t3 = 2288

Clock Cycle 11255:
$t2 -> 1, 
Started lw 3292 $t2 on Line 1457
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11256:
$t2 -> 1, 
Completed 2/22

Clock Cycle 11257:
$t2 -> 1, 
Completed 3/22

Clock Cycle 11258:
$t2 -> 1, 
Completed 4/22

Clock Cycle 11259:
$t2 -> 1, 
Completed 5/22

Clock Cycle 11260:
$t2 -> 1, 
Completed 6/22

Clock Cycle 11261:
$t2 -> 1, 
Completed 7/22

Clock Cycle 11262:
$t2 -> 1, 
Completed 8/22

Clock Cycle 11263:
$t2 -> 1, 
Completed 9/22

Clock Cycle 11264:
$t2 -> 1, 
Completed 10/22
Memory at 1896 = 1172

Clock Cycle 11265:
$t2 -> 1, 
Completed 11/22

Clock Cycle 11266:
$t2 -> 1, 
Completed 12/22

Clock Cycle 11267:
$t2 -> 1, 
Completed 13/22

Clock Cycle 11268:
$t2 -> 1, 
Completed 14/22

Clock Cycle 11269:
$t2 -> 1, 
Completed 15/22

Clock Cycle 11270:
$t2 -> 1, 
Completed 16/22

Clock Cycle 11271:
$t2 -> 1, 
Completed 17/22

Clock Cycle 11272:
$t2 -> 1, 
Completed 18/22

Clock Cycle 11273:
$t2 -> 1, 
Completed 19/22

Clock Cycle 11274:
$t2 -> 1, 
Completed 20/22

Clock Cycle 11275:
$t2 -> 1, 
Completed 21/22

Clock Cycle 11276:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3292 $t2 on Line 1457

Clock Cycle 11277:
addi
addi$t2,$t4,2380
$t2 = 5932

Clock Cycle 11278:
addi
addi$t0,$t3,1636
$t0 = 3924

Clock Cycle 11279:
lw
DRAM Request(Read) Issued for lw 1244 $t4 on Line 1463

Clock Cycle 11280:
$t4 -> 1, 
Started lw 1244 $t4 on Line 1463
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 832 $t0 on Line 1464

Clock Cycle 11281:
$t0 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 11282:
$t0 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 11283:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 11284:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 11285:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 11286:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 11287:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 11288:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 11289:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 11290:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 11291:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1244 $t4 on Line 1463

Clock Cycle 11292:
$t0 -> 1, 
Started lw 832 $t0 on Line 1464
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 11293:
$t0 -> 1, 
Completed 2/12

Clock Cycle 11294:
$t0 -> 1, 
Completed 3/12

Clock Cycle 11295:
$t0 -> 1, 
Completed 4/12

Clock Cycle 11296:
$t0 -> 1, 
Completed 5/12

Clock Cycle 11297:
$t0 -> 1, 
Completed 6/12

Clock Cycle 11298:
$t0 -> 1, 
Completed 7/12

Clock Cycle 11299:
$t0 -> 1, 
Completed 8/12

Clock Cycle 11300:
$t0 -> 1, 
Completed 9/12

Clock Cycle 11301:
$t0 -> 1, 
Completed 10/12

Clock Cycle 11302:
$t0 -> 1, 
Completed 11/12

Clock Cycle 11303:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 832 $t0 on Line 1464

Clock Cycle 11304:
addi
addi$t0,$t1,3244
$t0 = 5144

Clock Cycle 11305:
sw
DRAM Request(Write) Issued for sw 1560 1900 on Line 1466

Clock Cycle 11306:

Started sw 1560 1900 on Line 1466
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2816 $t2 on Line 1467

Clock Cycle 11307:
$t2 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 844 $t4 on Line 1468

Clock Cycle 11308:
$t2 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 11309:
$t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 11310:
$t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 11311:
$t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 11312:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 11313:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 11314:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 11315:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 11316:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 11317:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1560 1900 on Line 1466

Clock Cycle 11318:
$t2 -> 1, $t4 -> 1, 
Started lw 2816 $t2 on Line 1467
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 11319:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 11320:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 11321:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 11322:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 11323:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 11324:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 11325:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 11326:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 11327:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1560 = 1900

Clock Cycle 11328:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 11329:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 11330:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 11331:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 11332:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 11333:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 11334:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 11335:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 11336:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 11337:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 11338:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 11339:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2816 $t2 on Line 1467

Clock Cycle 11340:
$t4 -> 1, 
Started lw 844 $t4 on Line 1468
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 11341:
$t4 -> 1, 
Completed 2/12

Clock Cycle 11342:
$t4 -> 1, 
Completed 3/12

Clock Cycle 11343:
$t4 -> 1, 
Completed 4/12

Clock Cycle 11344:
$t4 -> 1, 
Completed 5/12

Clock Cycle 11345:
$t4 -> 1, 
Completed 6/12

Clock Cycle 11346:
$t4 -> 1, 
Completed 7/12

Clock Cycle 11347:
$t4 -> 1, 
Completed 8/12

Clock Cycle 11348:
$t4 -> 1, 
Completed 9/12

Clock Cycle 11349:
$t4 -> 1, 
Completed 10/12

Clock Cycle 11350:
$t4 -> 1, 
Completed 11/12

Clock Cycle 11351:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 844 $t4 on Line 1468

Clock Cycle 11352:
addi
addi$t2,$t4,2856
$t2 = 2856

Clock Cycle 11353:
sw
DRAM Request(Write) Issued for sw 1436 2856 on Line 1470

Clock Cycle 11354:

Started sw 1436 2856 on Line 1470
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1776 $t1 on Line 1471

Clock Cycle 11355:
$t1 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 2912 $t3 on Line 1472

Clock Cycle 11356:
$t1 -> 1, $t3 -> 1, 
Completed 3/12
addi
addi$t2,$t2,3316
$t2 = 6172

Clock Cycle 11357:
$t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 11358:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 11359:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 11360:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 11361:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 11362:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 11363:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 11364:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 11365:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 1436 2856 on Line 1470

Clock Cycle 11366:
$t1 -> 1, $t3 -> 1, 
Started lw 1776 $t1 on Line 1471
Completed 1/2

Clock Cycle 11367:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1776 $t1 on Line 1471

Clock Cycle 11368:
$t3 -> 1, 
Started lw 2912 $t3 on Line 1472
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 11369:
$t3 -> 1, 
Completed 2/22

Clock Cycle 11370:
$t3 -> 1, 
Completed 3/22

Clock Cycle 11371:
$t3 -> 1, 
Completed 4/22

Clock Cycle 11372:
$t3 -> 1, 
Completed 5/22

Clock Cycle 11373:
$t3 -> 1, 
Completed 6/22

Clock Cycle 11374:
$t3 -> 1, 
Completed 7/22

Clock Cycle 11375:
$t3 -> 1, 
Completed 8/22

Clock Cycle 11376:
$t3 -> 1, 
Completed 9/22

Clock Cycle 11377:
$t3 -> 1, 
Completed 10/22
Memory at 1436 = 2856

Clock Cycle 11378:
$t3 -> 1, 
Completed 11/22

Clock Cycle 11379:
$t3 -> 1, 
Completed 12/22

Clock Cycle 11380:
$t3 -> 1, 
Completed 13/22

Clock Cycle 11381:
$t3 -> 1, 
Completed 14/22

Clock Cycle 11382:
$t3 -> 1, 
Completed 15/22

Clock Cycle 11383:
$t3 -> 1, 
Completed 16/22

Clock Cycle 11384:
$t3 -> 1, 
Completed 17/22

Clock Cycle 11385:
$t3 -> 1, 
Completed 18/22

Clock Cycle 11386:
$t3 -> 1, 
Completed 19/22

Clock Cycle 11387:
$t3 -> 1, 
Completed 20/22

Clock Cycle 11388:
$t3 -> 1, 
Completed 21/22

Clock Cycle 11389:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2912 $t3 on Line 1472

Clock Cycle 11390:
sw
DRAM Request(Write) Issued for sw 2496 0 on Line 1474

Clock Cycle 11391:

Started sw 2496 0 on Line 1474
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2508 $t2 on Line 1475

Clock Cycle 11392:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 2496 0 on Line 1474
sw
DRAM Request(Write) Issued for sw 1704 0 on Line 1476

Clock Cycle 11393:
$t2 -> 1, 
Started lw 2508 $t2 on Line 1475
Completed 1/2
addi
addi$t0,$t4,2768
$t0 = 2768

Clock Cycle 11394:
$t2 -> 1, 
Completed 2/2
$t2 = 6544
Finished Instruction lw 2508 $t2 on Line 1475
sw
DRAM Request(Write) Issued for sw 2008 0 on Line 1478

Clock Cycle 11395:

Started sw 1704 0 on Line 1476
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t0,$t0,1712
$t0 = 4480

Clock Cycle 11396:

Completed 2/22
addi
addi$t4,$t0,488
$t4 = 4968

Clock Cycle 11397:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 584 $t0 on Line 1481

Clock Cycle 11398:
$t0 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 3480 6544 on Line 1482

Clock Cycle 11399:
$t0 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 1444 $t3 on Line 1483

Clock Cycle 11400:
$t0 -> 1, $t3 -> 1, 
Completed 6/22
sw
DRAM Request(Write) Issued for sw 1244 6544 on Line 1484

Clock Cycle 11401:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 11402:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 11403:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 11404:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2496 = 0

Clock Cycle 11405:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 11406:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 11407:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 11408:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 11409:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 11410:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 11411:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 11412:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 11413:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 11414:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 11415:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 11416:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1704 0 on Line 1476

Clock Cycle 11417:
$t0 -> 1, $t3 -> 1, 
Started sw 2008 0 on Line 1478
Completed 1/2

Clock Cycle 11418:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 2008 0 on Line 1478

Clock Cycle 11419:
$t0 -> 1, $t3 -> 1, 
Started lw 1444 $t3 on Line 1483
Completed 1/2

Clock Cycle 11420:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1444 $t3 on Line 1483

Clock Cycle 11421:
$t0 -> 1, 
Started sw 1244 6544 on Line 1484
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2968 $t3 on Line 1485

Clock Cycle 11422:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 1244 6544 on Line 1484
lw
DRAM Request(Read) Issued for lw 1900 $t1 on Line 1486

Clock Cycle 11423:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started lw 584 $t0 on Line 1481
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 3892 6544 on Line 1487

Clock Cycle 11424:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 11425:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 11426:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 11427:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 11428:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 11429:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 11430:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 11431:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 11432:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1244 = 6544
Memory at 1704 = 0

Clock Cycle 11433:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 11434:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 11435:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 11436:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 11437:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 11438:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 11439:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 11440:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 11441:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 11442:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 11443:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 11444:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 584 $t0 on Line 1481

Clock Cycle 11445:
$t1 -> 1, $t3 -> 1, 
Started sw 3480 6544 on Line 1482
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 11446:
$t1 -> 1, $t3 -> 1, 
Completed 2/12

Clock Cycle 11447:
$t1 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 11448:
$t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 11449:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 11450:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 11451:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 11452:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 11453:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 11454:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 11455:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 11456:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 3480 6544 on Line 1482

Clock Cycle 11457:
$t1 -> 1, $t3 -> 1, 
Started sw 3892 6544 on Line 1487
Completed 1/2

Clock Cycle 11458:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 3892 6544 on Line 1487

Clock Cycle 11459:
$t1 -> 1, $t3 -> 1, 
Started lw 2968 $t3 on Line 1485
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 11460:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 11461:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 11462:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 11463:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 11464:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 11465:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 11466:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 11467:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 11468:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 3480 = 6544
Memory at 3892 = 6544

Clock Cycle 11469:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 11470:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 11471:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 11472:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 11473:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 11474:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 11475:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 11476:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 11477:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 11478:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 11479:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 11480:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 3564
Finished Instruction lw 2968 $t3 on Line 1485

Clock Cycle 11481:
$t1 -> 1, 
Started lw 1900 $t1 on Line 1486
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 11482:
$t1 -> 1, 
Completed 2/12

Clock Cycle 11483:
$t1 -> 1, 
Completed 3/12

Clock Cycle 11484:
$t1 -> 1, 
Completed 4/12

Clock Cycle 11485:
$t1 -> 1, 
Completed 5/12

Clock Cycle 11486:
$t1 -> 1, 
Completed 6/12

Clock Cycle 11487:
$t1 -> 1, 
Completed 7/12

Clock Cycle 11488:
$t1 -> 1, 
Completed 8/12

Clock Cycle 11489:
$t1 -> 1, 
Completed 9/12

Clock Cycle 11490:
$t1 -> 1, 
Completed 10/12

Clock Cycle 11491:
$t1 -> 1, 
Completed 11/12

Clock Cycle 11492:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 1900 $t1 on Line 1486

Clock Cycle 11493:
lw
DRAM Request(Read) Issued for lw 3980 $t1 on Line 1488

Clock Cycle 11494:
$t1 -> 1, 
Started lw 3980 $t1 on Line 1488
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 436 $t3 on Line 1489

Clock Cycle 11495:
$t1 -> 1, $t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3444 4968 on Line 1490

Clock Cycle 11496:
$t1 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 11497:
$t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 11498:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 11499:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 11500:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 11501:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 11502:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 11503:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 11504:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 11505:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 3980 $t1 on Line 1488

Clock Cycle 11506:
$t3 -> 1, 
Started sw 3444 4968 on Line 1490
Completed 1/2

Clock Cycle 11507:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3444 4968 on Line 1490

Clock Cycle 11508:
$t3 -> 1, 
Started lw 436 $t3 on Line 1489
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11509:
$t3 -> 1, 
Completed 2/22

Clock Cycle 11510:
$t3 -> 1, 
Completed 3/22

Clock Cycle 11511:
$t3 -> 1, 
Completed 4/22

Clock Cycle 11512:
$t3 -> 1, 
Completed 5/22

Clock Cycle 11513:
$t3 -> 1, 
Completed 6/22

Clock Cycle 11514:
$t3 -> 1, 
Completed 7/22

Clock Cycle 11515:
$t3 -> 1, 
Completed 8/22

Clock Cycle 11516:
$t3 -> 1, 
Completed 9/22

Clock Cycle 11517:
$t3 -> 1, 
Completed 10/22
Memory at 3444 = 4968

Clock Cycle 11518:
$t3 -> 1, 
Completed 11/22

Clock Cycle 11519:
$t3 -> 1, 
Completed 12/22

Clock Cycle 11520:
$t3 -> 1, 
Completed 13/22

Clock Cycle 11521:
$t3 -> 1, 
Completed 14/22

Clock Cycle 11522:
$t3 -> 1, 
Completed 15/22

Clock Cycle 11523:
$t3 -> 1, 
Completed 16/22

Clock Cycle 11524:
$t3 -> 1, 
Completed 17/22

Clock Cycle 11525:
$t3 -> 1, 
Completed 18/22

Clock Cycle 11526:
$t3 -> 1, 
Completed 19/22

Clock Cycle 11527:
$t3 -> 1, 
Completed 20/22

Clock Cycle 11528:
$t3 -> 1, 
Completed 21/22

Clock Cycle 11529:
$t3 -> 1, 
Completed 22/22
$t3 = 7576
Finished Instruction lw 436 $t3 on Line 1489

Clock Cycle 11530:
lw
DRAM Request(Read) Issued for lw 64 $t3 on Line 1491

Clock Cycle 11531:
$t3 -> 1, 
Started lw 64 $t3 on Line 1491
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1748 0 on Line 1492

Clock Cycle 11532:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 64 $t3 on Line 1491

Clock Cycle 11533:

Started sw 1748 0 on Line 1492
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3968 0 on Line 1493

Clock Cycle 11534:

Completed 2/12
addi
addi$t0,$t4,3396
$t0 = 8364

Clock Cycle 11535:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 2224 $t3 on Line 1495

Clock Cycle 11536:
$t3 -> 1, 
Completed 4/12

Clock Cycle 11537:
$t3 -> 1, 
Completed 5/12

Clock Cycle 11538:
$t3 -> 1, 
Completed 6/12

Clock Cycle 11539:
$t3 -> 1, 
Completed 7/12

Clock Cycle 11540:
$t3 -> 1, 
Completed 8/12

Clock Cycle 11541:
$t3 -> 1, 
Completed 9/12

Clock Cycle 11542:
$t3 -> 1, 
Completed 10/12

Clock Cycle 11543:
$t3 -> 1, 
Completed 11/12

Clock Cycle 11544:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 1748 0 on Line 1492

Clock Cycle 11545:
$t3 -> 1, 
Started sw 3968 0 on Line 1493
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11546:
$t3 -> 1, 
Completed 2/22

Clock Cycle 11547:
$t3 -> 1, 
Completed 3/22

Clock Cycle 11548:
$t3 -> 1, 
Completed 4/22

Clock Cycle 11549:
$t3 -> 1, 
Completed 5/22

Clock Cycle 11550:
$t3 -> 1, 
Completed 6/22

Clock Cycle 11551:
$t3 -> 1, 
Completed 7/22

Clock Cycle 11552:
$t3 -> 1, 
Completed 8/22

Clock Cycle 11553:
$t3 -> 1, 
Completed 9/22

Clock Cycle 11554:
$t3 -> 1, 
Completed 10/22

Clock Cycle 11555:
$t3 -> 1, 
Completed 11/22

Clock Cycle 11556:
$t3 -> 1, 
Completed 12/22

Clock Cycle 11557:
$t3 -> 1, 
Completed 13/22

Clock Cycle 11558:
$t3 -> 1, 
Completed 14/22

Clock Cycle 11559:
$t3 -> 1, 
Completed 15/22

Clock Cycle 11560:
$t3 -> 1, 
Completed 16/22

Clock Cycle 11561:
$t3 -> 1, 
Completed 17/22

Clock Cycle 11562:
$t3 -> 1, 
Completed 18/22

Clock Cycle 11563:
$t3 -> 1, 
Completed 19/22

Clock Cycle 11564:
$t3 -> 1, 
Completed 20/22

Clock Cycle 11565:
$t3 -> 1, 
Completed 21/22

Clock Cycle 11566:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3968 0 on Line 1493

Clock Cycle 11567:
$t3 -> 1, 
Started lw 2224 $t3 on Line 1495
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 11568:
$t3 -> 1, 
Completed 2/22

Clock Cycle 11569:
$t3 -> 1, 
Completed 3/22

Clock Cycle 11570:
$t3 -> 1, 
Completed 4/22

Clock Cycle 11571:
$t3 -> 1, 
Completed 5/22

Clock Cycle 11572:
$t3 -> 1, 
Completed 6/22

Clock Cycle 11573:
$t3 -> 1, 
Completed 7/22

Clock Cycle 11574:
$t3 -> 1, 
Completed 8/22

Clock Cycle 11575:
$t3 -> 1, 
Completed 9/22

Clock Cycle 11576:
$t3 -> 1, 
Completed 10/22

Clock Cycle 11577:
$t3 -> 1, 
Completed 11/22

Clock Cycle 11578:
$t3 -> 1, 
Completed 12/22

Clock Cycle 11579:
$t3 -> 1, 
Completed 13/22

Clock Cycle 11580:
$t3 -> 1, 
Completed 14/22

Clock Cycle 11581:
$t3 -> 1, 
Completed 15/22

Clock Cycle 11582:
$t3 -> 1, 
Completed 16/22

Clock Cycle 11583:
$t3 -> 1, 
Completed 17/22

Clock Cycle 11584:
$t3 -> 1, 
Completed 18/22

Clock Cycle 11585:
$t3 -> 1, 
Completed 19/22

Clock Cycle 11586:
$t3 -> 1, 
Completed 20/22

Clock Cycle 11587:
$t3 -> 1, 
Completed 21/22

Clock Cycle 11588:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 2224 $t3 on Line 1495

Clock Cycle 11589:
sw
DRAM Request(Write) Issued for sw 988 0 on Line 1496

Clock Cycle 11590:

Started sw 988 0 on Line 1496
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1652 $t2 on Line 1497

Clock Cycle 11591:
$t2 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 2636 $t3 on Line 1498

Clock Cycle 11592:
$t2 -> 1, $t3 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 2248 $t0 on Line 1499

Clock Cycle 11593:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 11594:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 11595:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 11596:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 11597:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 11598:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 11599:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 11600:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 11601:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 988 0 on Line 1496

Clock Cycle 11602:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 1652 $t2 on Line 1497
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11603:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 11604:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 11605:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 11606:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 11607:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 11608:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 11609:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 11610:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 11611:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 11612:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 11613:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 11614:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 11615:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 11616:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 11617:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 11618:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 11619:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 11620:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 11621:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 11622:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 11623:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1652 $t2 on Line 1497

Clock Cycle 11624:
$t0 -> 1, $t3 -> 1, 
Started lw 2636 $t3 on Line 1498
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 11625:
$t0 -> 1, $t3 -> 1, 
Completed 2/12

Clock Cycle 11626:
$t0 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 11627:
$t0 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 11628:
$t0 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 11629:
$t0 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 11630:
$t0 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 11631:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 11632:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 11633:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 11634:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 11635:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2636 $t3 on Line 1498

Clock Cycle 11636:
$t0 -> 1, 
Started lw 2248 $t0 on Line 1499
Completed 1/2
addi
addi$t3,$t4,2124
$t3 = 7092

Clock Cycle 11637:
$t0 -> 1, 
Completed 2/2
$t0 = 25892
Finished Instruction lw 2248 $t0 on Line 1499
addi
addi$t3,$t1,1564
$t3 = 1564

Clock Cycle 11638:
addi
addi$t2,$t3,3312
$t2 = 4876

Clock Cycle 11639:
sw
DRAM Request(Write) Issued for sw 2612 1564 on Line 1503

Clock Cycle 11640:

Started sw 2612 1564 on Line 1503
Completed 1/2
addi
addi$t4,$t0,452
$t4 = 26344

Clock Cycle 11641:

Completed 2/2
Finished Instruction sw 2612 1564 on Line 1503
addi
addi$t3,$t4,1252
$t3 = 27596

Clock Cycle 11642:
addi
addi$t0,$t4,396
$t0 = 26740

Clock Cycle 11643:
sw
DRAM Request(Write) Issued for sw 1484 26740 on Line 1507

Clock Cycle 11644:

Started sw 1484 26740 on Line 1507
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 124 4876 on Line 1508

Clock Cycle 11645:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 2132 26740 on Line 1509

Clock Cycle 11646:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 1968 $t0 on Line 1510

Clock Cycle 11647:
$t0 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 192 $t1 on Line 1511

Clock Cycle 11648:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 11649:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 11650:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 11651:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 11652:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 11653:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 2612 = 1564

Clock Cycle 11654:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 11655:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 11656:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 11657:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 11658:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 11659:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 11660:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 11661:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 11662:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 11663:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 11664:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 11665:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 1484 26740 on Line 1507

Clock Cycle 11666:
$t0 -> 1, $t1 -> 1, 
Started lw 1968 $t0 on Line 1510
Completed 1/2

Clock Cycle 11667:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1968 $t0 on Line 1510

Clock Cycle 11668:
$t1 -> 1, 
Started sw 124 4876 on Line 1508
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11669:
$t1 -> 1, 
Completed 2/22

Clock Cycle 11670:
$t1 -> 1, 
Completed 3/22

Clock Cycle 11671:
$t1 -> 1, 
Completed 4/22

Clock Cycle 11672:
$t1 -> 1, 
Completed 5/22

Clock Cycle 11673:
$t1 -> 1, 
Completed 6/22

Clock Cycle 11674:
$t1 -> 1, 
Completed 7/22

Clock Cycle 11675:
$t1 -> 1, 
Completed 8/22

Clock Cycle 11676:
$t1 -> 1, 
Completed 9/22

Clock Cycle 11677:
$t1 -> 1, 
Completed 10/22
Memory at 1484 = 26740

Clock Cycle 11678:
$t1 -> 1, 
Completed 11/22

Clock Cycle 11679:
$t1 -> 1, 
Completed 12/22

Clock Cycle 11680:
$t1 -> 1, 
Completed 13/22

Clock Cycle 11681:
$t1 -> 1, 
Completed 14/22

Clock Cycle 11682:
$t1 -> 1, 
Completed 15/22

Clock Cycle 11683:
$t1 -> 1, 
Completed 16/22

Clock Cycle 11684:
$t1 -> 1, 
Completed 17/22

Clock Cycle 11685:
$t1 -> 1, 
Completed 18/22

Clock Cycle 11686:
$t1 -> 1, 
Completed 19/22

Clock Cycle 11687:
$t1 -> 1, 
Completed 20/22

Clock Cycle 11688:
$t1 -> 1, 
Completed 21/22

Clock Cycle 11689:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 124 4876 on Line 1508

Clock Cycle 11690:
$t1 -> 1, 
Started lw 192 $t1 on Line 1511
Completed 1/2

Clock Cycle 11691:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 192 $t1 on Line 1511

Clock Cycle 11692:

Started sw 2132 26740 on Line 1509
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 148 $t1 on Line 1512

Clock Cycle 11693:
$t1 -> 1, 
Completed 2/22

Clock Cycle 11694:
$t1 -> 1, 
Completed 3/22

Clock Cycle 11695:
$t1 -> 1, 
Completed 4/22

Clock Cycle 11696:
$t1 -> 1, 
Completed 5/22

Clock Cycle 11697:
$t1 -> 1, 
Completed 6/22

Clock Cycle 11698:
$t1 -> 1, 
Completed 7/22

Clock Cycle 11699:
$t1 -> 1, 
Completed 8/22

Clock Cycle 11700:
$t1 -> 1, 
Completed 9/22

Clock Cycle 11701:
$t1 -> 1, 
Completed 10/22
Memory at 124 = 4876

Clock Cycle 11702:
$t1 -> 1, 
Completed 11/22

Clock Cycle 11703:
$t1 -> 1, 
Completed 12/22

Clock Cycle 11704:
$t1 -> 1, 
Completed 13/22

Clock Cycle 11705:
$t1 -> 1, 
Completed 14/22

Clock Cycle 11706:
$t1 -> 1, 
Completed 15/22

Clock Cycle 11707:
$t1 -> 1, 
Completed 16/22

Clock Cycle 11708:
$t1 -> 1, 
Completed 17/22

Clock Cycle 11709:
$t1 -> 1, 
Completed 18/22

Clock Cycle 11710:
$t1 -> 1, 
Completed 19/22

Clock Cycle 11711:
$t1 -> 1, 
Completed 20/22

Clock Cycle 11712:
$t1 -> 1, 
Completed 21/22

Clock Cycle 11713:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2132 26740 on Line 1509

Clock Cycle 11714:
$t1 -> 1, 
Started lw 148 $t1 on Line 1512
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11715:
$t1 -> 1, 
Completed 2/22

Clock Cycle 11716:
$t1 -> 1, 
Completed 3/22

Clock Cycle 11717:
$t1 -> 1, 
Completed 4/22

Clock Cycle 11718:
$t1 -> 1, 
Completed 5/22

Clock Cycle 11719:
$t1 -> 1, 
Completed 6/22

Clock Cycle 11720:
$t1 -> 1, 
Completed 7/22

Clock Cycle 11721:
$t1 -> 1, 
Completed 8/22

Clock Cycle 11722:
$t1 -> 1, 
Completed 9/22

Clock Cycle 11723:
$t1 -> 1, 
Completed 10/22
Memory at 2132 = 26740

Clock Cycle 11724:
$t1 -> 1, 
Completed 11/22

Clock Cycle 11725:
$t1 -> 1, 
Completed 12/22

Clock Cycle 11726:
$t1 -> 1, 
Completed 13/22

Clock Cycle 11727:
$t1 -> 1, 
Completed 14/22

Clock Cycle 11728:
$t1 -> 1, 
Completed 15/22

Clock Cycle 11729:
$t1 -> 1, 
Completed 16/22

Clock Cycle 11730:
$t1 -> 1, 
Completed 17/22

Clock Cycle 11731:
$t1 -> 1, 
Completed 18/22

Clock Cycle 11732:
$t1 -> 1, 
Completed 19/22

Clock Cycle 11733:
$t1 -> 1, 
Completed 20/22

Clock Cycle 11734:
$t1 -> 1, 
Completed 21/22

Clock Cycle 11735:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 148 $t1 on Line 1512

Clock Cycle 11736:
lw
DRAM Request(Read) Issued for lw 320 $t1 on Line 1513

Clock Cycle 11737:
$t1 -> 1, 
Started lw 320 $t1 on Line 1513
Completed 1/2
addi
addi$t0,$t2,2840
$t0 = 7716

Clock Cycle 11738:
$t1 -> 1, 
Completed 2/2
$t1 = 2680
Finished Instruction lw 320 $t1 on Line 1513
sw
DRAM Request(Write) Issued for sw 3660 4876 on Line 1515

Clock Cycle 11739:

Started sw 3660 4876 on Line 1515
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t1,$t1,44
$t1 = 2724

Clock Cycle 11740:

Completed 2/12
addi
addi$t4,$t0,2468
$t4 = 10184

Clock Cycle 11741:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 3128 10184 on Line 1518

Clock Cycle 11742:

Completed 4/12
addi
addi$t2,$t4,2952
$t2 = 13136

Clock Cycle 11743:

Completed 5/12
addi
addi$t2,$t3,3764
$t2 = 31360

Clock Cycle 11744:

Completed 6/12
sw
DRAM Request(Write) Issued for sw 1188 10184 on Line 1521

Clock Cycle 11745:

Completed 7/12
lw
DRAM Request(Read) Issued for lw 3400 $t0 on Line 1522

Clock Cycle 11746:
$t0 -> 1, 
Completed 8/12

Clock Cycle 11747:
$t0 -> 1, 
Completed 9/12

Clock Cycle 11748:
$t0 -> 1, 
Completed 10/12

Clock Cycle 11749:
$t0 -> 1, 
Completed 11/12

Clock Cycle 11750:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 3660 4876 on Line 1515

Clock Cycle 11751:
$t0 -> 1, 
Started sw 3128 10184 on Line 1518
Completed 1/2

Clock Cycle 11752:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 3128 10184 on Line 1518

Clock Cycle 11753:
$t0 -> 1, 
Started lw 3400 $t0 on Line 1522
Completed 1/2

Clock Cycle 11754:
$t0 -> 1, 
Completed 2/2
$t0 = 2384
Finished Instruction lw 3400 $t0 on Line 1522

Clock Cycle 11755:

Started sw 1188 10184 on Line 1521
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1684 $t0 on Line 1523

Clock Cycle 11756:
$t0 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 2536 $t2 on Line 1524

Clock Cycle 11757:
$t0 -> 1, $t2 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 348 10184 on Line 1525

Clock Cycle 11758:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 11759:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 11760:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 11761:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 11762:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 11763:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 11764:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 3128 = 10184
Memory at 3660 = 4876

Clock Cycle 11765:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 11766:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 11767:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 11768:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 11769:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 11770:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 11771:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 11772:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 11773:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 11774:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 11775:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 11776:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 1188 10184 on Line 1521

Clock Cycle 11777:
$t0 -> 1, $t2 -> 1, 
Started lw 1684 $t0 on Line 1523
Completed 1/2

Clock Cycle 11778:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1684 $t0 on Line 1523

Clock Cycle 11779:
$t2 -> 1, 
Started lw 2536 $t2 on Line 1524
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 11780:
$t2 -> 1, 
Completed 2/22

Clock Cycle 11781:
$t2 -> 1, 
Completed 3/22

Clock Cycle 11782:
$t2 -> 1, 
Completed 4/22

Clock Cycle 11783:
$t2 -> 1, 
Completed 5/22

Clock Cycle 11784:
$t2 -> 1, 
Completed 6/22

Clock Cycle 11785:
$t2 -> 1, 
Completed 7/22

Clock Cycle 11786:
$t2 -> 1, 
Completed 8/22

Clock Cycle 11787:
$t2 -> 1, 
Completed 9/22

Clock Cycle 11788:
$t2 -> 1, 
Completed 10/22
Memory at 1188 = 10184

Clock Cycle 11789:
$t2 -> 1, 
Completed 11/22

Clock Cycle 11790:
$t2 -> 1, 
Completed 12/22

Clock Cycle 11791:
$t2 -> 1, 
Completed 13/22

Clock Cycle 11792:
$t2 -> 1, 
Completed 14/22

Clock Cycle 11793:
$t2 -> 1, 
Completed 15/22

Clock Cycle 11794:
$t2 -> 1, 
Completed 16/22

Clock Cycle 11795:
$t2 -> 1, 
Completed 17/22

Clock Cycle 11796:
$t2 -> 1, 
Completed 18/22

Clock Cycle 11797:
$t2 -> 1, 
Completed 19/22

Clock Cycle 11798:
$t2 -> 1, 
Completed 20/22

Clock Cycle 11799:
$t2 -> 1, 
Completed 21/22

Clock Cycle 11800:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2536 $t2 on Line 1524

Clock Cycle 11801:

Started sw 348 10184 on Line 1525
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t1,$t2,288
$t1 = 288

Clock Cycle 11802:

Completed 2/12
addi
addi$t3,$t3,3444
$t3 = 31040

Clock Cycle 11803:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 1492 $t2 on Line 1528

Clock Cycle 11804:
$t2 -> 1, 
Completed 4/12

Clock Cycle 11805:
$t2 -> 1, 
Completed 5/12

Clock Cycle 11806:
$t2 -> 1, 
Completed 6/12

Clock Cycle 11807:
$t2 -> 1, 
Completed 7/12

Clock Cycle 11808:
$t2 -> 1, 
Completed 8/12

Clock Cycle 11809:
$t2 -> 1, 
Completed 9/12

Clock Cycle 11810:
$t2 -> 1, 
Completed 10/12

Clock Cycle 11811:
$t2 -> 1, 
Completed 11/12

Clock Cycle 11812:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 348 10184 on Line 1525

Clock Cycle 11813:
$t2 -> 1, 
Started lw 1492 $t2 on Line 1528
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11814:
$t2 -> 1, 
Completed 2/22

Clock Cycle 11815:
$t2 -> 1, 
Completed 3/22

Clock Cycle 11816:
$t2 -> 1, 
Completed 4/22

Clock Cycle 11817:
$t2 -> 1, 
Completed 5/22

Clock Cycle 11818:
$t2 -> 1, 
Completed 6/22

Clock Cycle 11819:
$t2 -> 1, 
Completed 7/22

Clock Cycle 11820:
$t2 -> 1, 
Completed 8/22

Clock Cycle 11821:
$t2 -> 1, 
Completed 9/22

Clock Cycle 11822:
$t2 -> 1, 
Completed 10/22
Memory at 348 = 10184

Clock Cycle 11823:
$t2 -> 1, 
Completed 11/22

Clock Cycle 11824:
$t2 -> 1, 
Completed 12/22

Clock Cycle 11825:
$t2 -> 1, 
Completed 13/22

Clock Cycle 11826:
$t2 -> 1, 
Completed 14/22

Clock Cycle 11827:
$t2 -> 1, 
Completed 15/22

Clock Cycle 11828:
$t2 -> 1, 
Completed 16/22

Clock Cycle 11829:
$t2 -> 1, 
Completed 17/22

Clock Cycle 11830:
$t2 -> 1, 
Completed 18/22

Clock Cycle 11831:
$t2 -> 1, 
Completed 19/22

Clock Cycle 11832:
$t2 -> 1, 
Completed 20/22

Clock Cycle 11833:
$t2 -> 1, 
Completed 21/22

Clock Cycle 11834:
$t2 -> 1, 
Completed 22/22
$t2 = 1636
Finished Instruction lw 1492 $t2 on Line 1528

Clock Cycle 11835:
lw
DRAM Request(Read) Issued for lw 3196 $t2 on Line 1529

Clock Cycle 11836:
$t2 -> 1, 
Started lw 3196 $t2 on Line 1529
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1892 10184 on Line 1530

Clock Cycle 11837:
$t2 -> 1, 
Completed 2/12
addi
addi$t4,$t4,740
$t4 = 10924

Clock Cycle 11838:
$t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 592 10924 on Line 1532

Clock Cycle 11839:
$t2 -> 1, 
Completed 4/12

Clock Cycle 11840:
$t2 -> 1, 
Completed 5/12

Clock Cycle 11841:
$t2 -> 1, 
Completed 6/12

Clock Cycle 11842:
$t2 -> 1, 
Completed 7/12

Clock Cycle 11843:
$t2 -> 1, 
Completed 8/12

Clock Cycle 11844:
$t2 -> 1, 
Completed 9/12

Clock Cycle 11845:
$t2 -> 1, 
Completed 10/12

Clock Cycle 11846:
$t2 -> 1, 
Completed 11/12

Clock Cycle 11847:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 3196 $t2 on Line 1529

Clock Cycle 11848:

Started sw 1892 10184 on Line 1530
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3656 0 on Line 1533

Clock Cycle 11849:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 1168 288 on Line 1534

Clock Cycle 11850:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 2468 $t4 on Line 1535

Clock Cycle 11851:
$t4 -> 1, 
Completed 4/12
addi
addi$t1,$t1,1904
$t1 = 2192

Clock Cycle 11852:
$t4 -> 1, 
Completed 5/12

Clock Cycle 11853:
$t4 -> 1, 
Completed 6/12

Clock Cycle 11854:
$t4 -> 1, 
Completed 7/12

Clock Cycle 11855:
$t4 -> 1, 
Completed 8/12

Clock Cycle 11856:
$t4 -> 1, 
Completed 9/12

Clock Cycle 11857:
$t4 -> 1, 
Completed 10/12

Clock Cycle 11858:
$t4 -> 1, 
Completed 11/12

Clock Cycle 11859:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 1892 10184 on Line 1530

Clock Cycle 11860:
$t4 -> 1, 
Started sw 1168 288 on Line 1534
Completed 1/2

Clock Cycle 11861:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 1168 288 on Line 1534

Clock Cycle 11862:
$t4 -> 1, 
Started sw 592 10924 on Line 1532
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11863:
$t4 -> 1, 
Completed 2/22

Clock Cycle 11864:
$t4 -> 1, 
Completed 3/22

Clock Cycle 11865:
$t4 -> 1, 
Completed 4/22

Clock Cycle 11866:
$t4 -> 1, 
Completed 5/22

Clock Cycle 11867:
$t4 -> 1, 
Completed 6/22

Clock Cycle 11868:
$t4 -> 1, 
Completed 7/22

Clock Cycle 11869:
$t4 -> 1, 
Completed 8/22

Clock Cycle 11870:
$t4 -> 1, 
Completed 9/22

Clock Cycle 11871:
$t4 -> 1, 
Completed 10/22
Memory at 1168 = 288
Memory at 1892 = 10184

Clock Cycle 11872:
$t4 -> 1, 
Completed 11/22

Clock Cycle 11873:
$t4 -> 1, 
Completed 12/22

Clock Cycle 11874:
$t4 -> 1, 
Completed 13/22

Clock Cycle 11875:
$t4 -> 1, 
Completed 14/22

Clock Cycle 11876:
$t4 -> 1, 
Completed 15/22

Clock Cycle 11877:
$t4 -> 1, 
Completed 16/22

Clock Cycle 11878:
$t4 -> 1, 
Completed 17/22

Clock Cycle 11879:
$t4 -> 1, 
Completed 18/22

Clock Cycle 11880:
$t4 -> 1, 
Completed 19/22

Clock Cycle 11881:
$t4 -> 1, 
Completed 20/22

Clock Cycle 11882:
$t4 -> 1, 
Completed 21/22

Clock Cycle 11883:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 592 10924 on Line 1532

Clock Cycle 11884:
$t4 -> 1, 
Started sw 3656 0 on Line 1533
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11885:
$t4 -> 1, 
Completed 2/22

Clock Cycle 11886:
$t4 -> 1, 
Completed 3/22

Clock Cycle 11887:
$t4 -> 1, 
Completed 4/22

Clock Cycle 11888:
$t4 -> 1, 
Completed 5/22

Clock Cycle 11889:
$t4 -> 1, 
Completed 6/22

Clock Cycle 11890:
$t4 -> 1, 
Completed 7/22

Clock Cycle 11891:
$t4 -> 1, 
Completed 8/22

Clock Cycle 11892:
$t4 -> 1, 
Completed 9/22

Clock Cycle 11893:
$t4 -> 1, 
Completed 10/22
Memory at 592 = 10924

Clock Cycle 11894:
$t4 -> 1, 
Completed 11/22

Clock Cycle 11895:
$t4 -> 1, 
Completed 12/22

Clock Cycle 11896:
$t4 -> 1, 
Completed 13/22

Clock Cycle 11897:
$t4 -> 1, 
Completed 14/22

Clock Cycle 11898:
$t4 -> 1, 
Completed 15/22

Clock Cycle 11899:
$t4 -> 1, 
Completed 16/22

Clock Cycle 11900:
$t4 -> 1, 
Completed 17/22

Clock Cycle 11901:
$t4 -> 1, 
Completed 18/22

Clock Cycle 11902:
$t4 -> 1, 
Completed 19/22

Clock Cycle 11903:
$t4 -> 1, 
Completed 20/22

Clock Cycle 11904:
$t4 -> 1, 
Completed 21/22

Clock Cycle 11905:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 3656 0 on Line 1533

Clock Cycle 11906:
$t4 -> 1, 
Started lw 2468 $t4 on Line 1535
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 11907:
$t4 -> 1, 
Completed 2/22

Clock Cycle 11908:
$t4 -> 1, 
Completed 3/22

Clock Cycle 11909:
$t4 -> 1, 
Completed 4/22

Clock Cycle 11910:
$t4 -> 1, 
Completed 5/22

Clock Cycle 11911:
$t4 -> 1, 
Completed 6/22

Clock Cycle 11912:
$t4 -> 1, 
Completed 7/22

Clock Cycle 11913:
$t4 -> 1, 
Completed 8/22

Clock Cycle 11914:
$t4 -> 1, 
Completed 9/22

Clock Cycle 11915:
$t4 -> 1, 
Completed 10/22

Clock Cycle 11916:
$t4 -> 1, 
Completed 11/22

Clock Cycle 11917:
$t4 -> 1, 
Completed 12/22

Clock Cycle 11918:
$t4 -> 1, 
Completed 13/22

Clock Cycle 11919:
$t4 -> 1, 
Completed 14/22

Clock Cycle 11920:
$t4 -> 1, 
Completed 15/22

Clock Cycle 11921:
$t4 -> 1, 
Completed 16/22

Clock Cycle 11922:
$t4 -> 1, 
Completed 17/22

Clock Cycle 11923:
$t4 -> 1, 
Completed 18/22

Clock Cycle 11924:
$t4 -> 1, 
Completed 19/22

Clock Cycle 11925:
$t4 -> 1, 
Completed 20/22

Clock Cycle 11926:
$t4 -> 1, 
Completed 21/22

Clock Cycle 11927:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2468 $t4 on Line 1535

Clock Cycle 11928:
lw
DRAM Request(Read) Issued for lw 3752 $t4 on Line 1537

Clock Cycle 11929:
$t4 -> 1, 
Started lw 3752 $t4 on Line 1537
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2844 0 on Line 1538

Clock Cycle 11930:
$t4 -> 1, 
Completed 2/12

Clock Cycle 11931:
$t4 -> 1, 
Completed 3/12

Clock Cycle 11932:
$t4 -> 1, 
Completed 4/12

Clock Cycle 11933:
$t4 -> 1, 
Completed 5/12

Clock Cycle 11934:
$t4 -> 1, 
Completed 6/12

Clock Cycle 11935:
$t4 -> 1, 
Completed 7/12

Clock Cycle 11936:
$t4 -> 1, 
Completed 8/12

Clock Cycle 11937:
$t4 -> 1, 
Completed 9/12

Clock Cycle 11938:
$t4 -> 1, 
Completed 10/12

Clock Cycle 11939:
$t4 -> 1, 
Completed 11/12

Clock Cycle 11940:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3752 $t4 on Line 1537

Clock Cycle 11941:

Started sw 2844 0 on Line 1538
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t4,$t4,1892
$t4 = 1892

Clock Cycle 11942:

Completed 2/12
addi
addi$t1,$t0,336
$t1 = 336

Clock Cycle 11943:

Completed 3/12
addi
addi$t0,$t1,2760
$t0 = 3096

Clock Cycle 11944:

Completed 4/12
addi
addi$t2,$t2,704
$t2 = 704

Clock Cycle 11945:

Completed 5/12
addi
addi$t2,$t4,3000
$t2 = 4892

Clock Cycle 11946:

Completed 6/12
addi
addi$t4,$t1,156
$t4 = 492

Clock Cycle 11947:

Completed 7/12
lw
DRAM Request(Read) Issued for lw 1780 $t2 on Line 1545

Clock Cycle 11948:
$t2 -> 1, 
Completed 8/12
sw
DRAM Request(Write) Issued for sw 1828 492 on Line 1546

Clock Cycle 11949:
$t2 -> 1, 
Completed 9/12
sw
DRAM Request(Write) Issued for sw 520 3096 on Line 1547

Clock Cycle 11950:
$t2 -> 1, 
Completed 10/12

Clock Cycle 11951:
$t2 -> 1, 
Completed 11/12

Clock Cycle 11952:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 2844 0 on Line 1538

Clock Cycle 11953:
$t2 -> 1, 
Started lw 1780 $t2 on Line 1545
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11954:
$t2 -> 1, 
Completed 2/22

Clock Cycle 11955:
$t2 -> 1, 
Completed 3/22

Clock Cycle 11956:
$t2 -> 1, 
Completed 4/22

Clock Cycle 11957:
$t2 -> 1, 
Completed 5/22

Clock Cycle 11958:
$t2 -> 1, 
Completed 6/22

Clock Cycle 11959:
$t2 -> 1, 
Completed 7/22

Clock Cycle 11960:
$t2 -> 1, 
Completed 8/22

Clock Cycle 11961:
$t2 -> 1, 
Completed 9/22

Clock Cycle 11962:
$t2 -> 1, 
Completed 10/22

Clock Cycle 11963:
$t2 -> 1, 
Completed 11/22

Clock Cycle 11964:
$t2 -> 1, 
Completed 12/22

Clock Cycle 11965:
$t2 -> 1, 
Completed 13/22

Clock Cycle 11966:
$t2 -> 1, 
Completed 14/22

Clock Cycle 11967:
$t2 -> 1, 
Completed 15/22

Clock Cycle 11968:
$t2 -> 1, 
Completed 16/22

Clock Cycle 11969:
$t2 -> 1, 
Completed 17/22

Clock Cycle 11970:
$t2 -> 1, 
Completed 18/22

Clock Cycle 11971:
$t2 -> 1, 
Completed 19/22

Clock Cycle 11972:
$t2 -> 1, 
Completed 20/22

Clock Cycle 11973:
$t2 -> 1, 
Completed 21/22

Clock Cycle 11974:
$t2 -> 1, 
Completed 22/22
$t2 = 3724
Finished Instruction lw 1780 $t2 on Line 1545

Clock Cycle 11975:

Started sw 1828 492 on Line 1546
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3356 $t2 on Line 1548

Clock Cycle 11976:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 1828 492 on Line 1546
addi
addi$t0,$t3,720
$t0 = 31760

Clock Cycle 11977:
$t2 -> 1, 
Started sw 520 3096 on Line 1547
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1476 492 on Line 1550

Clock Cycle 11978:
$t2 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 936 $t4 on Line 1551

Clock Cycle 11979:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 11980:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 11981:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 11982:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 11983:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 11984:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 11985:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 11986:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1828 = 492

Clock Cycle 11987:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 11988:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 11989:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 11990:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 11991:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 11992:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 11993:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 11994:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 11995:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 11996:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 11997:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 11998:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 520 3096 on Line 1547

Clock Cycle 11999:
$t2 -> 1, $t4 -> 1, 
Started lw 936 $t4 on Line 1551
Completed 1/2

Clock Cycle 12000:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 936 $t4 on Line 1551

Clock Cycle 12001:
$t2 -> 1, 
Started lw 3356 $t2 on Line 1548
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t4,$t4,2340
$t4 = 2340

Clock Cycle 12002:
$t2 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 744 31760 on Line 1553

Clock Cycle 12003:
$t2 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 2884 336 on Line 1554

Clock Cycle 12004:
$t2 -> 1, 
Completed 4/22

Clock Cycle 12005:
$t2 -> 1, 
Completed 5/22

Clock Cycle 12006:
$t2 -> 1, 
Completed 6/22

Clock Cycle 12007:
$t2 -> 1, 
Completed 7/22

Clock Cycle 12008:
$t2 -> 1, 
Completed 8/22

Clock Cycle 12009:
$t2 -> 1, 
Completed 9/22

Clock Cycle 12010:
$t2 -> 1, 
Completed 10/22
Memory at 520 = 3096

Clock Cycle 12011:
$t2 -> 1, 
Completed 11/22

Clock Cycle 12012:
$t2 -> 1, 
Completed 12/22

Clock Cycle 12013:
$t2 -> 1, 
Completed 13/22

Clock Cycle 12014:
$t2 -> 1, 
Completed 14/22

Clock Cycle 12015:
$t2 -> 1, 
Completed 15/22

Clock Cycle 12016:
$t2 -> 1, 
Completed 16/22

Clock Cycle 12017:
$t2 -> 1, 
Completed 17/22

Clock Cycle 12018:
$t2 -> 1, 
Completed 18/22

Clock Cycle 12019:
$t2 -> 1, 
Completed 19/22

Clock Cycle 12020:
$t2 -> 1, 
Completed 20/22

Clock Cycle 12021:
$t2 -> 1, 
Completed 21/22

Clock Cycle 12022:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3356 $t2 on Line 1548

Clock Cycle 12023:

Started sw 1476 492 on Line 1550
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2528 0 on Line 1555

Clock Cycle 12024:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 916 31040 on Line 1556

Clock Cycle 12025:

Completed 3/12
addi
addi$t4,$t4,1532
$t4 = 3872

Clock Cycle 12026:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 1888 $t1 on Line 1558

Clock Cycle 12027:
$t1 -> 1, 
Completed 5/12
addi
addi$t3,$t4,3600
$t3 = 7472

Clock Cycle 12028:
$t1 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 3552 3872 on Line 1560

Clock Cycle 12029:
$t1 -> 1, 
Completed 7/12
addi
addi$t3,$t4,1848
$t3 = 5720

Clock Cycle 12030:
$t1 -> 1, 
Completed 8/12

Clock Cycle 12031:
$t1 -> 1, 
Completed 9/12

Clock Cycle 12032:
$t1 -> 1, 
Completed 10/12

Clock Cycle 12033:
$t1 -> 1, 
Completed 11/12

Clock Cycle 12034:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 1476 492 on Line 1550

Clock Cycle 12035:
$t1 -> 1, 
Started lw 1888 $t1 on Line 1558
Completed 1/2

Clock Cycle 12036:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1888 $t1 on Line 1558

Clock Cycle 12037:

Started sw 744 31760 on Line 1553
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1484 $t1 on Line 1562

Clock Cycle 12038:
$t1 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 3604 0 on Line 1563

Clock Cycle 12039:
$t1 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 604 31760 on Line 1564

Clock Cycle 12040:
$t1 -> 1, 
Completed 4/22

Clock Cycle 12041:
$t1 -> 1, 
Completed 5/22

Clock Cycle 12042:
$t1 -> 1, 
Completed 6/22

Clock Cycle 12043:
$t1 -> 1, 
Completed 7/22

Clock Cycle 12044:
$t1 -> 1, 
Completed 8/22

Clock Cycle 12045:
$t1 -> 1, 
Completed 9/22

Clock Cycle 12046:
$t1 -> 1, 
Completed 10/22
Memory at 1476 = 492

Clock Cycle 12047:
$t1 -> 1, 
Completed 11/22

Clock Cycle 12048:
$t1 -> 1, 
Completed 12/22

Clock Cycle 12049:
$t1 -> 1, 
Completed 13/22

Clock Cycle 12050:
$t1 -> 1, 
Completed 14/22

Clock Cycle 12051:
$t1 -> 1, 
Completed 15/22

Clock Cycle 12052:
$t1 -> 1, 
Completed 16/22

Clock Cycle 12053:
$t1 -> 1, 
Completed 17/22

Clock Cycle 12054:
$t1 -> 1, 
Completed 18/22

Clock Cycle 12055:
$t1 -> 1, 
Completed 19/22

Clock Cycle 12056:
$t1 -> 1, 
Completed 20/22

Clock Cycle 12057:
$t1 -> 1, 
Completed 21/22

Clock Cycle 12058:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 744 31760 on Line 1553

Clock Cycle 12059:
$t1 -> 1, 
Started sw 916 31040 on Line 1556
Completed 1/2

Clock Cycle 12060:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 916 31040 on Line 1556

Clock Cycle 12061:
$t1 -> 1, 
Started sw 604 31760 on Line 1564
Completed 1/2

Clock Cycle 12062:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 604 31760 on Line 1564

Clock Cycle 12063:
$t1 -> 1, 
Started sw 2884 336 on Line 1554
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12064:
$t1 -> 1, 
Completed 2/22

Clock Cycle 12065:
$t1 -> 1, 
Completed 3/22

Clock Cycle 12066:
$t1 -> 1, 
Completed 4/22

Clock Cycle 12067:
$t1 -> 1, 
Completed 5/22

Clock Cycle 12068:
$t1 -> 1, 
Completed 6/22

Clock Cycle 12069:
$t1 -> 1, 
Completed 7/22

Clock Cycle 12070:
$t1 -> 1, 
Completed 8/22

Clock Cycle 12071:
$t1 -> 1, 
Completed 9/22

Clock Cycle 12072:
$t1 -> 1, 
Completed 10/22
Memory at 604 = 31760
Memory at 744 = 31760
Memory at 916 = 31040

Clock Cycle 12073:
$t1 -> 1, 
Completed 11/22

Clock Cycle 12074:
$t1 -> 1, 
Completed 12/22

Clock Cycle 12075:
$t1 -> 1, 
Completed 13/22

Clock Cycle 12076:
$t1 -> 1, 
Completed 14/22

Clock Cycle 12077:
$t1 -> 1, 
Completed 15/22

Clock Cycle 12078:
$t1 -> 1, 
Completed 16/22

Clock Cycle 12079:
$t1 -> 1, 
Completed 17/22

Clock Cycle 12080:
$t1 -> 1, 
Completed 18/22

Clock Cycle 12081:
$t1 -> 1, 
Completed 19/22

Clock Cycle 12082:
$t1 -> 1, 
Completed 20/22

Clock Cycle 12083:
$t1 -> 1, 
Completed 21/22

Clock Cycle 12084:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 2884 336 on Line 1554

Clock Cycle 12085:
$t1 -> 1, 
Started sw 2528 0 on Line 1555
Completed 1/2

Clock Cycle 12086:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 2528 0 on Line 1555

Clock Cycle 12087:
$t1 -> 1, 
Started sw 3552 3872 on Line 1560
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12088:
$t1 -> 1, 
Completed 2/22

Clock Cycle 12089:
$t1 -> 1, 
Completed 3/22

Clock Cycle 12090:
$t1 -> 1, 
Completed 4/22

Clock Cycle 12091:
$t1 -> 1, 
Completed 5/22

Clock Cycle 12092:
$t1 -> 1, 
Completed 6/22

Clock Cycle 12093:
$t1 -> 1, 
Completed 7/22

Clock Cycle 12094:
$t1 -> 1, 
Completed 8/22

Clock Cycle 12095:
$t1 -> 1, 
Completed 9/22

Clock Cycle 12096:
$t1 -> 1, 
Completed 10/22
Memory at 2884 = 336

Clock Cycle 12097:
$t1 -> 1, 
Completed 11/22

Clock Cycle 12098:
$t1 -> 1, 
Completed 12/22

Clock Cycle 12099:
$t1 -> 1, 
Completed 13/22

Clock Cycle 12100:
$t1 -> 1, 
Completed 14/22

Clock Cycle 12101:
$t1 -> 1, 
Completed 15/22

Clock Cycle 12102:
$t1 -> 1, 
Completed 16/22

Clock Cycle 12103:
$t1 -> 1, 
Completed 17/22

Clock Cycle 12104:
$t1 -> 1, 
Completed 18/22

Clock Cycle 12105:
$t1 -> 1, 
Completed 19/22

Clock Cycle 12106:
$t1 -> 1, 
Completed 20/22

Clock Cycle 12107:
$t1 -> 1, 
Completed 21/22

Clock Cycle 12108:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 3552 3872 on Line 1560

Clock Cycle 12109:
$t1 -> 1, 
Started sw 3604 0 on Line 1563
Completed 1/2

Clock Cycle 12110:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3604 0 on Line 1563

Clock Cycle 12111:
$t1 -> 1, 
Started lw 1484 $t1 on Line 1562
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 12112:
$t1 -> 1, 
Completed 2/22

Clock Cycle 12113:
$t1 -> 1, 
Completed 3/22

Clock Cycle 12114:
$t1 -> 1, 
Completed 4/22

Clock Cycle 12115:
$t1 -> 1, 
Completed 5/22

Clock Cycle 12116:
$t1 -> 1, 
Completed 6/22

Clock Cycle 12117:
$t1 -> 1, 
Completed 7/22

Clock Cycle 12118:
$t1 -> 1, 
Completed 8/22

Clock Cycle 12119:
$t1 -> 1, 
Completed 9/22

Clock Cycle 12120:
$t1 -> 1, 
Completed 10/22
Memory at 3552 = 3872

Clock Cycle 12121:
$t1 -> 1, 
Completed 11/22

Clock Cycle 12122:
$t1 -> 1, 
Completed 12/22

Clock Cycle 12123:
$t1 -> 1, 
Completed 13/22

Clock Cycle 12124:
$t1 -> 1, 
Completed 14/22

Clock Cycle 12125:
$t1 -> 1, 
Completed 15/22

Clock Cycle 12126:
$t1 -> 1, 
Completed 16/22

Clock Cycle 12127:
$t1 -> 1, 
Completed 17/22

Clock Cycle 12128:
$t1 -> 1, 
Completed 18/22

Clock Cycle 12129:
$t1 -> 1, 
Completed 19/22

Clock Cycle 12130:
$t1 -> 1, 
Completed 20/22

Clock Cycle 12131:
$t1 -> 1, 
Completed 21/22

Clock Cycle 12132:
$t1 -> 1, 
Completed 22/22
$t1 = 26740
Finished Instruction lw 1484 $t1 on Line 1562

Clock Cycle 12133:
addi
addi$t1,$t0,1364
$t1 = 33124

Clock Cycle 12134:
addi
addi$t1,$t1,2224
$t1 = 35348

Clock Cycle 12135:
addi
addi$t0,$t2,164
$t0 = 164

Clock Cycle 12136:
sw
DRAM Request(Write) Issued for sw 2136 35348 on Line 1568

Clock Cycle 12137:

Started sw 2136 35348 on Line 1568
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1416 $t0 on Line 1569

Clock Cycle 12138:
$t0 -> 1, 
Completed 2/12
addi
addi$t3,$t2,2460
$t3 = 2460

Clock Cycle 12139:
$t0 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1768 2460 on Line 1571

Clock Cycle 12140:
$t0 -> 1, 
Completed 4/12

Clock Cycle 12141:
$t0 -> 1, 
Completed 5/12

Clock Cycle 12142:
$t0 -> 1, 
Completed 6/12

Clock Cycle 12143:
$t0 -> 1, 
Completed 7/12

Clock Cycle 12144:
$t0 -> 1, 
Completed 8/12

Clock Cycle 12145:
$t0 -> 1, 
Completed 9/12

Clock Cycle 12146:
$t0 -> 1, 
Completed 10/12

Clock Cycle 12147:
$t0 -> 1, 
Completed 11/12

Clock Cycle 12148:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 2136 35348 on Line 1568

Clock Cycle 12149:
$t0 -> 1, 
Started lw 1416 $t0 on Line 1569
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 12150:
$t0 -> 1, 
Completed 2/22

Clock Cycle 12151:
$t0 -> 1, 
Completed 3/22

Clock Cycle 12152:
$t0 -> 1, 
Completed 4/22

Clock Cycle 12153:
$t0 -> 1, 
Completed 5/22

Clock Cycle 12154:
$t0 -> 1, 
Completed 6/22

Clock Cycle 12155:
$t0 -> 1, 
Completed 7/22

Clock Cycle 12156:
$t0 -> 1, 
Completed 8/22

Clock Cycle 12157:
$t0 -> 1, 
Completed 9/22

Clock Cycle 12158:
$t0 -> 1, 
Completed 10/22
Memory at 2136 = 35348

Clock Cycle 12159:
$t0 -> 1, 
Completed 11/22

Clock Cycle 12160:
$t0 -> 1, 
Completed 12/22

Clock Cycle 12161:
$t0 -> 1, 
Completed 13/22

Clock Cycle 12162:
$t0 -> 1, 
Completed 14/22

Clock Cycle 12163:
$t0 -> 1, 
Completed 15/22

Clock Cycle 12164:
$t0 -> 1, 
Completed 16/22

Clock Cycle 12165:
$t0 -> 1, 
Completed 17/22

Clock Cycle 12166:
$t0 -> 1, 
Completed 18/22

Clock Cycle 12167:
$t0 -> 1, 
Completed 19/22

Clock Cycle 12168:
$t0 -> 1, 
Completed 20/22

Clock Cycle 12169:
$t0 -> 1, 
Completed 21/22

Clock Cycle 12170:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1416 $t0 on Line 1569

Clock Cycle 12171:

Started sw 1768 2460 on Line 1571
Completed 1/2
addi
addi$t0,$t4,604
$t0 = 4476

Clock Cycle 12172:

Completed 2/2
Finished Instruction sw 1768 2460 on Line 1571
lw
DRAM Request(Read) Issued for lw 2972 $t0 on Line 1573

Clock Cycle 12173:
$t0 -> 1, 
Started lw 2972 $t0 on Line 1573
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 684 3872 on Line 1574

Clock Cycle 12174:
$t0 -> 1, 
Completed 2/22
addi
addi$t4,$t4,3776
$t4 = 7648

Clock Cycle 12175:
$t0 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 3848 $t2 on Line 1576

Clock Cycle 12176:
$t0 -> 1, $t2 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 2900 $t1 on Line 1577

Clock Cycle 12177:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 12178:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 12179:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 12180:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 12181:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 12182:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1768 = 2460

Clock Cycle 12183:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 12184:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 12185:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 12186:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 12187:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 12188:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 12189:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 12190:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 12191:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 12192:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 12193:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 12194:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 22/22
$t0 = 2828
Finished Instruction lw 2972 $t0 on Line 1573

Clock Cycle 12195:
$t1 -> 1, $t2 -> 1, 
Started lw 2900 $t1 on Line 1577
Completed 1/2

Clock Cycle 12196:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2900 $t1 on Line 1577

Clock Cycle 12197:
$t2 -> 1, 
Started sw 684 3872 on Line 1574
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 12198:
$t2 -> 1, 
Completed 2/12

Clock Cycle 12199:
$t2 -> 1, 
Completed 3/12

Clock Cycle 12200:
$t2 -> 1, 
Completed 4/12

Clock Cycle 12201:
$t2 -> 1, 
Completed 5/12

Clock Cycle 12202:
$t2 -> 1, 
Completed 6/12

Clock Cycle 12203:
$t2 -> 1, 
Completed 7/12

Clock Cycle 12204:
$t2 -> 1, 
Completed 8/12

Clock Cycle 12205:
$t2 -> 1, 
Completed 9/12

Clock Cycle 12206:
$t2 -> 1, 
Completed 10/12

Clock Cycle 12207:
$t2 -> 1, 
Completed 11/12

Clock Cycle 12208:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 684 3872 on Line 1574

Clock Cycle 12209:
$t2 -> 1, 
Started lw 3848 $t2 on Line 1576
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12210:
$t2 -> 1, 
Completed 2/22

Clock Cycle 12211:
$t2 -> 1, 
Completed 3/22

Clock Cycle 12212:
$t2 -> 1, 
Completed 4/22

Clock Cycle 12213:
$t2 -> 1, 
Completed 5/22

Clock Cycle 12214:
$t2 -> 1, 
Completed 6/22

Clock Cycle 12215:
$t2 -> 1, 
Completed 7/22

Clock Cycle 12216:
$t2 -> 1, 
Completed 8/22

Clock Cycle 12217:
$t2 -> 1, 
Completed 9/22

Clock Cycle 12218:
$t2 -> 1, 
Completed 10/22
Memory at 684 = 3872

Clock Cycle 12219:
$t2 -> 1, 
Completed 11/22

Clock Cycle 12220:
$t2 -> 1, 
Completed 12/22

Clock Cycle 12221:
$t2 -> 1, 
Completed 13/22

Clock Cycle 12222:
$t2 -> 1, 
Completed 14/22

Clock Cycle 12223:
$t2 -> 1, 
Completed 15/22

Clock Cycle 12224:
$t2 -> 1, 
Completed 16/22

Clock Cycle 12225:
$t2 -> 1, 
Completed 17/22

Clock Cycle 12226:
$t2 -> 1, 
Completed 18/22

Clock Cycle 12227:
$t2 -> 1, 
Completed 19/22

Clock Cycle 12228:
$t2 -> 1, 
Completed 20/22

Clock Cycle 12229:
$t2 -> 1, 
Completed 21/22

Clock Cycle 12230:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3848 $t2 on Line 1576

Clock Cycle 12231:
addi
addi$t2,$t1,2612
$t2 = 2612

Clock Cycle 12232:
lw
DRAM Request(Read) Issued for lw 1572 $t1 on Line 1579

Clock Cycle 12233:
$t1 -> 1, 
Started lw 1572 $t1 on Line 1579
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 12234:
$t1 -> 1, 
Completed 2/12

Clock Cycle 12235:
$t1 -> 1, 
Completed 3/12

Clock Cycle 12236:
$t1 -> 1, 
Completed 4/12

Clock Cycle 12237:
$t1 -> 1, 
Completed 5/12

Clock Cycle 12238:
$t1 -> 1, 
Completed 6/12

Clock Cycle 12239:
$t1 -> 1, 
Completed 7/12

Clock Cycle 12240:
$t1 -> 1, 
Completed 8/12

Clock Cycle 12241:
$t1 -> 1, 
Completed 9/12

Clock Cycle 12242:
$t1 -> 1, 
Completed 10/12

Clock Cycle 12243:
$t1 -> 1, 
Completed 11/12

Clock Cycle 12244:
$t1 -> 1, 
Completed 12/12
$t1 = 1208
Finished Instruction lw 1572 $t1 on Line 1579

Clock Cycle 12245:
sw
DRAM Request(Write) Issued for sw 496 1208 on Line 1580

Clock Cycle 12246:

Started sw 496 1208 on Line 1580
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3696 $t0 on Line 1581

Clock Cycle 12247:
$t0 -> 1, 
Completed 2/12

Clock Cycle 12248:
$t0 -> 1, 
Completed 3/12

Clock Cycle 12249:
$t0 -> 1, 
Completed 4/12

Clock Cycle 12250:
$t0 -> 1, 
Completed 5/12

Clock Cycle 12251:
$t0 -> 1, 
Completed 6/12

Clock Cycle 12252:
$t0 -> 1, 
Completed 7/12

Clock Cycle 12253:
$t0 -> 1, 
Completed 8/12

Clock Cycle 12254:
$t0 -> 1, 
Completed 9/12

Clock Cycle 12255:
$t0 -> 1, 
Completed 10/12

Clock Cycle 12256:
$t0 -> 1, 
Completed 11/12

Clock Cycle 12257:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 496 1208 on Line 1580

Clock Cycle 12258:
$t0 -> 1, 
Started lw 3696 $t0 on Line 1581
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12259:
$t0 -> 1, 
Completed 2/22

Clock Cycle 12260:
$t0 -> 1, 
Completed 3/22

Clock Cycle 12261:
$t0 -> 1, 
Completed 4/22

Clock Cycle 12262:
$t0 -> 1, 
Completed 5/22

Clock Cycle 12263:
$t0 -> 1, 
Completed 6/22

Clock Cycle 12264:
$t0 -> 1, 
Completed 7/22

Clock Cycle 12265:
$t0 -> 1, 
Completed 8/22

Clock Cycle 12266:
$t0 -> 1, 
Completed 9/22

Clock Cycle 12267:
$t0 -> 1, 
Completed 10/22
Memory at 496 = 1208

Clock Cycle 12268:
$t0 -> 1, 
Completed 11/22

Clock Cycle 12269:
$t0 -> 1, 
Completed 12/22

Clock Cycle 12270:
$t0 -> 1, 
Completed 13/22

Clock Cycle 12271:
$t0 -> 1, 
Completed 14/22

Clock Cycle 12272:
$t0 -> 1, 
Completed 15/22

Clock Cycle 12273:
$t0 -> 1, 
Completed 16/22

Clock Cycle 12274:
$t0 -> 1, 
Completed 17/22

Clock Cycle 12275:
$t0 -> 1, 
Completed 18/22

Clock Cycle 12276:
$t0 -> 1, 
Completed 19/22

Clock Cycle 12277:
$t0 -> 1, 
Completed 20/22

Clock Cycle 12278:
$t0 -> 1, 
Completed 21/22

Clock Cycle 12279:
$t0 -> 1, 
Completed 22/22
$t0 = 1908
Finished Instruction lw 3696 $t0 on Line 1581

Clock Cycle 12280:
sw
DRAM Request(Write) Issued for sw 2556 1908 on Line 1582

Clock Cycle 12281:

Started sw 2556 1908 on Line 1582
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 620 7648 on Line 1583

Clock Cycle 12282:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1040 $t0 on Line 1584

Clock Cycle 12283:
$t0 -> 1, 
Completed 3/12
addi
addi$t2,$t4,1496
$t2 = 9144

Clock Cycle 12284:
$t0 -> 1, 
Completed 4/12

Clock Cycle 12285:
$t0 -> 1, 
Completed 5/12

Clock Cycle 12286:
$t0 -> 1, 
Completed 6/12

Clock Cycle 12287:
$t0 -> 1, 
Completed 7/12

Clock Cycle 12288:
$t0 -> 1, 
Completed 8/12

Clock Cycle 12289:
$t0 -> 1, 
Completed 9/12

Clock Cycle 12290:
$t0 -> 1, 
Completed 10/12

Clock Cycle 12291:
$t0 -> 1, 
Completed 11/12

Clock Cycle 12292:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 2556 1908 on Line 1582

Clock Cycle 12293:
$t0 -> 1, 
Started sw 620 7648 on Line 1583
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12294:
$t0 -> 1, 
Completed 2/22

Clock Cycle 12295:
$t0 -> 1, 
Completed 3/22

Clock Cycle 12296:
$t0 -> 1, 
Completed 4/22

Clock Cycle 12297:
$t0 -> 1, 
Completed 5/22

Clock Cycle 12298:
$t0 -> 1, 
Completed 6/22

Clock Cycle 12299:
$t0 -> 1, 
Completed 7/22

Clock Cycle 12300:
$t0 -> 1, 
Completed 8/22

Clock Cycle 12301:
$t0 -> 1, 
Completed 9/22

Clock Cycle 12302:
$t0 -> 1, 
Completed 10/22
Memory at 2556 = 1908

Clock Cycle 12303:
$t0 -> 1, 
Completed 11/22

Clock Cycle 12304:
$t0 -> 1, 
Completed 12/22

Clock Cycle 12305:
$t0 -> 1, 
Completed 13/22

Clock Cycle 12306:
$t0 -> 1, 
Completed 14/22

Clock Cycle 12307:
$t0 -> 1, 
Completed 15/22

Clock Cycle 12308:
$t0 -> 1, 
Completed 16/22

Clock Cycle 12309:
$t0 -> 1, 
Completed 17/22

Clock Cycle 12310:
$t0 -> 1, 
Completed 18/22

Clock Cycle 12311:
$t0 -> 1, 
Completed 19/22

Clock Cycle 12312:
$t0 -> 1, 
Completed 20/22

Clock Cycle 12313:
$t0 -> 1, 
Completed 21/22

Clock Cycle 12314:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 620 7648 on Line 1583

Clock Cycle 12315:
$t0 -> 1, 
Started lw 1040 $t0 on Line 1584
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 12316:
$t0 -> 1, 
Completed 2/22

Clock Cycle 12317:
$t0 -> 1, 
Completed 3/22

Clock Cycle 12318:
$t0 -> 1, 
Completed 4/22

Clock Cycle 12319:
$t0 -> 1, 
Completed 5/22

Clock Cycle 12320:
$t0 -> 1, 
Completed 6/22

Clock Cycle 12321:
$t0 -> 1, 
Completed 7/22

Clock Cycle 12322:
$t0 -> 1, 
Completed 8/22

Clock Cycle 12323:
$t0 -> 1, 
Completed 9/22

Clock Cycle 12324:
$t0 -> 1, 
Completed 10/22
Memory at 620 = 7648

Clock Cycle 12325:
$t0 -> 1, 
Completed 11/22

Clock Cycle 12326:
$t0 -> 1, 
Completed 12/22

Clock Cycle 12327:
$t0 -> 1, 
Completed 13/22

Clock Cycle 12328:
$t0 -> 1, 
Completed 14/22

Clock Cycle 12329:
$t0 -> 1, 
Completed 15/22

Clock Cycle 12330:
$t0 -> 1, 
Completed 16/22

Clock Cycle 12331:
$t0 -> 1, 
Completed 17/22

Clock Cycle 12332:
$t0 -> 1, 
Completed 18/22

Clock Cycle 12333:
$t0 -> 1, 
Completed 19/22

Clock Cycle 12334:
$t0 -> 1, 
Completed 20/22

Clock Cycle 12335:
$t0 -> 1, 
Completed 21/22

Clock Cycle 12336:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1040 $t0 on Line 1584

Clock Cycle 12337:
sw
DRAM Request(Write) Issued for sw 3460 0 on Line 1586

Clock Cycle 12338:

Started sw 3460 0 on Line 1586
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 4 $t2 on Line 1587

Clock Cycle 12339:
$t2 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 1692 $t4 on Line 1588

Clock Cycle 12340:
$t2 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 12341:
$t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 12342:
$t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 12343:
$t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 12344:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 12345:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 12346:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 12347:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 12348:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 12349:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 3460 0 on Line 1586

Clock Cycle 12350:
$t2 -> 1, $t4 -> 1, 
Started lw 4 $t2 on Line 1587
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12351:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 12352:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 12353:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 12354:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 12355:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 12356:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 12357:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 12358:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 12359:
$t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 12360:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 12361:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 12362:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 12363:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 12364:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 12365:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 12366:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 12367:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 12368:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 12369:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 12370:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 12371:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 4 $t2 on Line 1587

Clock Cycle 12372:
$t4 -> 1, 
Started lw 1692 $t4 on Line 1588
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t1,$t2,836
$t1 = 836

Clock Cycle 12373:
$t4 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 380 0 on Line 1590

Clock Cycle 12374:
$t4 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 2740 $t3 on Line 1591

Clock Cycle 12375:
$t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 12376:
$t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 12377:
$t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 12378:
$t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 12379:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 12380:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 12381:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 12382:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 12383:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1692 $t4 on Line 1588

Clock Cycle 12384:
$t3 -> 1, 
Started sw 380 0 on Line 1590
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3228 0 on Line 1592

Clock Cycle 12385:
$t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 3744 0 on Line 1593

Clock Cycle 12386:
$t3 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 2560 0 on Line 1594

Clock Cycle 12387:
$t3 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 1144 $t2 on Line 1595

Clock Cycle 12388:
$t2 -> 1, $t3 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 3180 0 on Line 1596

Clock Cycle 12389:
$t2 -> 1, $t3 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 1820 $t0 on Line 1597

Clock Cycle 12390:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 12391:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 12392:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 12393:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 12394:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 12395:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 380 0 on Line 1590

Clock Cycle 12396:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 2740 $t3 on Line 1591
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12397:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 12398:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 12399:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 12400:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 12401:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 12402:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 12403:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 12404:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 12405:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 12406:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 12407:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 12408:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 12409:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 12410:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 12411:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 12412:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 12413:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 12414:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 12415:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 12416:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 12417:
$t0 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 340
Finished Instruction lw 2740 $t3 on Line 1591

Clock Cycle 12418:
$t0 -> 1, $t2 -> 1, 
Started sw 2560 0 on Line 1594
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2100 340 on Line 1598

Clock Cycle 12419:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 2560 0 on Line 1594
lw
DRAM Request(Read) Issued for lw 776 $t4 on Line 1599

Clock Cycle 12420:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 2100 340 on Line 1598
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2036 340 on Line 1600

Clock Cycle 12421:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2100 340 on Line 1598

Clock Cycle 12422:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 3228 0 on Line 1592
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12423:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 12424:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 12425:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 12426:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 12427:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 12428:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 12429:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 12430:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 12431:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2100 = 340

Clock Cycle 12432:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 12433:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 12434:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 12435:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 12436:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 12437:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 12438:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 12439:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 12440:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 12441:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 12442:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 12443:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3228 0 on Line 1592

Clock Cycle 12444:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 3744 0 on Line 1593
Completed 1/2

Clock Cycle 12445:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3744 0 on Line 1593

Clock Cycle 12446:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 3180 0 on Line 1596
Completed 1/2

Clock Cycle 12447:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3180 0 on Line 1596

Clock Cycle 12448:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 1144 $t2 on Line 1595
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 12449:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 12450:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 12451:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 12452:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 12453:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 12454:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 12455:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 12456:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 12457:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 12458:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 12459:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 12460:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 12461:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 12462:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 12463:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 12464:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 12465:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 12466:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 12467:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 12468:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 12469:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1144 $t2 on Line 1595

Clock Cycle 12470:
$t0 -> 1, $t4 -> 1, 
Started lw 1820 $t0 on Line 1597
Completed 1/2

Clock Cycle 12471:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 1332
Finished Instruction lw 1820 $t0 on Line 1597

Clock Cycle 12472:
$t4 -> 1, 
Started sw 2036 340 on Line 1600
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3704 $t0 on Line 1601

Clock Cycle 12473:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2036 340 on Line 1600
sw
DRAM Request(Write) Issued for sw 2696 836 on Line 1602

Clock Cycle 12474:
$t0 -> 1, $t4 -> 1, 
Started lw 776 $t4 on Line 1599
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t2,$t1,2008
$t2 = 2844

Clock Cycle 12475:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 12476:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 12477:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 12478:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 12479:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 12480:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 12481:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 12482:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 12483:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2036 = 340

Clock Cycle 12484:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 12485:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 12486:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 12487:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 12488:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 12489:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 12490:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 12491:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 12492:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 12493:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 12494:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 12495:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 776 $t4 on Line 1599

Clock Cycle 12496:
$t0 -> 1, 
Started lw 3704 $t0 on Line 1601
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t4,$t3,2920
$t4 = 3260

Clock Cycle 12497:
$t0 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 3940 $t1 on Line 1605

Clock Cycle 12498:
$t0 -> 1, $t1 -> 1, 
Completed 3/12
addi
addi$t2,$t2,2180
$t2 = 5024

Clock Cycle 12499:
$t0 -> 1, $t1 -> 1, 
Completed 4/12

Clock Cycle 12500:
$t0 -> 1, $t1 -> 1, 
Completed 5/12

Clock Cycle 12501:
$t0 -> 1, $t1 -> 1, 
Completed 6/12

Clock Cycle 12502:
$t0 -> 1, $t1 -> 1, 
Completed 7/12

Clock Cycle 12503:
$t0 -> 1, $t1 -> 1, 
Completed 8/12

Clock Cycle 12504:
$t0 -> 1, $t1 -> 1, 
Completed 9/12

Clock Cycle 12505:
$t0 -> 1, $t1 -> 1, 
Completed 10/12

Clock Cycle 12506:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 12507:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3704 $t0 on Line 1601

Clock Cycle 12508:
$t1 -> 1, 
Started lw 3940 $t1 on Line 1605
Completed 1/2
addi
addi$t0,$t0,1564
$t0 = 1564

Clock Cycle 12509:
$t1 -> 1, 
Completed 2/2
$t1 = 2828
Finished Instruction lw 3940 $t1 on Line 1605
sw
DRAM Request(Write) Issued for sw 904 3260 on Line 1608

Clock Cycle 12510:

Started sw 2696 836 on Line 1602
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1896 $t1 on Line 1609

Clock Cycle 12511:
$t1 -> 1, 
Completed 2/12

Clock Cycle 12512:
$t1 -> 1, 
Completed 3/12

Clock Cycle 12513:
$t1 -> 1, 
Completed 4/12

Clock Cycle 12514:
$t1 -> 1, 
Completed 5/12

Clock Cycle 12515:
$t1 -> 1, 
Completed 6/12

Clock Cycle 12516:
$t1 -> 1, 
Completed 7/12

Clock Cycle 12517:
$t1 -> 1, 
Completed 8/12

Clock Cycle 12518:
$t1 -> 1, 
Completed 9/12

Clock Cycle 12519:
$t1 -> 1, 
Completed 10/12

Clock Cycle 12520:
$t1 -> 1, 
Completed 11/12

Clock Cycle 12521:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 2696 836 on Line 1602

Clock Cycle 12522:
$t1 -> 1, 
Started sw 904 3260 on Line 1608
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12523:
$t1 -> 1, 
Completed 2/22

Clock Cycle 12524:
$t1 -> 1, 
Completed 3/22

Clock Cycle 12525:
$t1 -> 1, 
Completed 4/22

Clock Cycle 12526:
$t1 -> 1, 
Completed 5/22

Clock Cycle 12527:
$t1 -> 1, 
Completed 6/22

Clock Cycle 12528:
$t1 -> 1, 
Completed 7/22

Clock Cycle 12529:
$t1 -> 1, 
Completed 8/22

Clock Cycle 12530:
$t1 -> 1, 
Completed 9/22

Clock Cycle 12531:
$t1 -> 1, 
Completed 10/22
Memory at 2696 = 836

Clock Cycle 12532:
$t1 -> 1, 
Completed 11/22

Clock Cycle 12533:
$t1 -> 1, 
Completed 12/22

Clock Cycle 12534:
$t1 -> 1, 
Completed 13/22

Clock Cycle 12535:
$t1 -> 1, 
Completed 14/22

Clock Cycle 12536:
$t1 -> 1, 
Completed 15/22

Clock Cycle 12537:
$t1 -> 1, 
Completed 16/22

Clock Cycle 12538:
$t1 -> 1, 
Completed 17/22

Clock Cycle 12539:
$t1 -> 1, 
Completed 18/22

Clock Cycle 12540:
$t1 -> 1, 
Completed 19/22

Clock Cycle 12541:
$t1 -> 1, 
Completed 20/22

Clock Cycle 12542:
$t1 -> 1, 
Completed 21/22

Clock Cycle 12543:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 904 3260 on Line 1608

Clock Cycle 12544:
$t1 -> 1, 
Started lw 1896 $t1 on Line 1609
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 12545:
$t1 -> 1, 
Completed 2/22

Clock Cycle 12546:
$t1 -> 1, 
Completed 3/22

Clock Cycle 12547:
$t1 -> 1, 
Completed 4/22

Clock Cycle 12548:
$t1 -> 1, 
Completed 5/22

Clock Cycle 12549:
$t1 -> 1, 
Completed 6/22

Clock Cycle 12550:
$t1 -> 1, 
Completed 7/22

Clock Cycle 12551:
$t1 -> 1, 
Completed 8/22

Clock Cycle 12552:
$t1 -> 1, 
Completed 9/22

Clock Cycle 12553:
$t1 -> 1, 
Completed 10/22
Memory at 904 = 3260

Clock Cycle 12554:
$t1 -> 1, 
Completed 11/22

Clock Cycle 12555:
$t1 -> 1, 
Completed 12/22

Clock Cycle 12556:
$t1 -> 1, 
Completed 13/22

Clock Cycle 12557:
$t1 -> 1, 
Completed 14/22

Clock Cycle 12558:
$t1 -> 1, 
Completed 15/22

Clock Cycle 12559:
$t1 -> 1, 
Completed 16/22

Clock Cycle 12560:
$t1 -> 1, 
Completed 17/22

Clock Cycle 12561:
$t1 -> 1, 
Completed 18/22

Clock Cycle 12562:
$t1 -> 1, 
Completed 19/22

Clock Cycle 12563:
$t1 -> 1, 
Completed 20/22

Clock Cycle 12564:
$t1 -> 1, 
Completed 21/22

Clock Cycle 12565:
$t1 -> 1, 
Completed 22/22
$t1 = 1172
Finished Instruction lw 1896 $t1 on Line 1609

Clock Cycle 12566:
lw
DRAM Request(Read) Issued for lw 2616 $t1 on Line 1610

Clock Cycle 12567:
$t1 -> 1, 
Started lw 2616 $t1 on Line 1610
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3568 3260 on Line 1611

Clock Cycle 12568:
$t1 -> 1, 
Completed 2/12
addi
addi$t0,$t2,2108
$t0 = 7132

Clock Cycle 12569:
$t1 -> 1, 
Completed 3/12

Clock Cycle 12570:
$t1 -> 1, 
Completed 4/12

Clock Cycle 12571:
$t1 -> 1, 
Completed 5/12

Clock Cycle 12572:
$t1 -> 1, 
Completed 6/12

Clock Cycle 12573:
$t1 -> 1, 
Completed 7/12

Clock Cycle 12574:
$t1 -> 1, 
Completed 8/12

Clock Cycle 12575:
$t1 -> 1, 
Completed 9/12

Clock Cycle 12576:
$t1 -> 1, 
Completed 10/12

Clock Cycle 12577:
$t1 -> 1, 
Completed 11/12

Clock Cycle 12578:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2616 $t1 on Line 1610

Clock Cycle 12579:

Started sw 3568 3260 on Line 1611
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 632 $t1 on Line 1613

Clock Cycle 12580:
$t1 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1568 340 on Line 1614

Clock Cycle 12581:
$t1 -> 1, 
Completed 3/12
addi
addi$t4,$t2,800
$t4 = 5824

Clock Cycle 12582:
$t1 -> 1, 
Completed 4/12
addi
addi$t4,$t0,584
$t4 = 7716

Clock Cycle 12583:
$t1 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 80 340 on Line 1617

Clock Cycle 12584:
$t1 -> 1, 
Completed 6/12

Clock Cycle 12585:
$t1 -> 1, 
Completed 7/12

Clock Cycle 12586:
$t1 -> 1, 
Completed 8/12

Clock Cycle 12587:
$t1 -> 1, 
Completed 9/12

Clock Cycle 12588:
$t1 -> 1, 
Completed 10/12

Clock Cycle 12589:
$t1 -> 1, 
Completed 11/12

Clock Cycle 12590:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3568 3260 on Line 1611

Clock Cycle 12591:
$t1 -> 1, 
Started lw 632 $t1 on Line 1613
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12592:
$t1 -> 1, 
Completed 2/22

Clock Cycle 12593:
$t1 -> 1, 
Completed 3/22

Clock Cycle 12594:
$t1 -> 1, 
Completed 4/22

Clock Cycle 12595:
$t1 -> 1, 
Completed 5/22

Clock Cycle 12596:
$t1 -> 1, 
Completed 6/22

Clock Cycle 12597:
$t1 -> 1, 
Completed 7/22

Clock Cycle 12598:
$t1 -> 1, 
Completed 8/22

Clock Cycle 12599:
$t1 -> 1, 
Completed 9/22

Clock Cycle 12600:
$t1 -> 1, 
Completed 10/22
Memory at 3568 = 3260

Clock Cycle 12601:
$t1 -> 1, 
Completed 11/22

Clock Cycle 12602:
$t1 -> 1, 
Completed 12/22

Clock Cycle 12603:
$t1 -> 1, 
Completed 13/22

Clock Cycle 12604:
$t1 -> 1, 
Completed 14/22

Clock Cycle 12605:
$t1 -> 1, 
Completed 15/22

Clock Cycle 12606:
$t1 -> 1, 
Completed 16/22

Clock Cycle 12607:
$t1 -> 1, 
Completed 17/22

Clock Cycle 12608:
$t1 -> 1, 
Completed 18/22

Clock Cycle 12609:
$t1 -> 1, 
Completed 19/22

Clock Cycle 12610:
$t1 -> 1, 
Completed 20/22

Clock Cycle 12611:
$t1 -> 1, 
Completed 21/22

Clock Cycle 12612:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 632 $t1 on Line 1613

Clock Cycle 12613:

Started sw 80 340 on Line 1617
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1196 0 on Line 1618

Clock Cycle 12614:

Completed 2/2
Finished Instruction sw 80 340 on Line 1617
addi
addi$t3,$t4,412
$t3 = 8128

Clock Cycle 12615:

Started sw 1568 340 on Line 1614
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 408 $t2 on Line 1620

Clock Cycle 12616:
$t2 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 3312 0 on Line 1621

Clock Cycle 12617:
$t2 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 3808 $t1 on Line 1622

Clock Cycle 12618:
$t1 -> 1, $t2 -> 1, 
Completed 4/22
addi
addi$t3,$t4,948
$t3 = 8664

Clock Cycle 12619:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 12620:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 12621:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 12622:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 12623:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 12624:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 80 = 340

Clock Cycle 12625:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 12626:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 12627:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 12628:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 12629:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 12630:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 12631:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 12632:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 12633:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 12634:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 12635:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 12636:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
Finished Instruction sw 1568 340 on Line 1614

Clock Cycle 12637:
$t1 -> 1, $t2 -> 1, 
Started sw 1196 0 on Line 1618
Completed 1/2

Clock Cycle 12638:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 1196 0 on Line 1618

Clock Cycle 12639:
$t1 -> 1, $t2 -> 1, 
Started lw 408 $t2 on Line 1620
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12640:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 12641:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 12642:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 12643:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 12644:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 12645:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 12646:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 12647:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 12648:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1568 = 340

Clock Cycle 12649:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 12650:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 12651:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 12652:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 12653:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 12654:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 12655:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 12656:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 12657:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 12658:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 12659:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 12660:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 408 $t2 on Line 1620

Clock Cycle 12661:
$t1 -> 1, 
Started sw 3312 0 on Line 1621
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 12662:
$t1 -> 1, 
Completed 2/12

Clock Cycle 12663:
$t1 -> 1, 
Completed 3/12

Clock Cycle 12664:
$t1 -> 1, 
Completed 4/12

Clock Cycle 12665:
$t1 -> 1, 
Completed 5/12

Clock Cycle 12666:
$t1 -> 1, 
Completed 6/12

Clock Cycle 12667:
$t1 -> 1, 
Completed 7/12

Clock Cycle 12668:
$t1 -> 1, 
Completed 8/12

Clock Cycle 12669:
$t1 -> 1, 
Completed 9/12

Clock Cycle 12670:
$t1 -> 1, 
Completed 10/12

Clock Cycle 12671:
$t1 -> 1, 
Completed 11/12

Clock Cycle 12672:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3312 0 on Line 1621

Clock Cycle 12673:
$t1 -> 1, 
Started lw 3808 $t1 on Line 1622
Completed 1/2

Clock Cycle 12674:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3808 $t1 on Line 1622

Clock Cycle 12675:
addi
addi$t1,$t3,336
$t1 = 9000

Clock Cycle 12676:
lw
DRAM Request(Read) Issued for lw 1140 $t4 on Line 1625

Clock Cycle 12677:
$t4 -> 1, 
Started lw 1140 $t4 on Line 1625
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t3,2612
$t2 = 11276

Clock Cycle 12678:
$t4 -> 1, 
Completed 2/22

Clock Cycle 12679:
$t4 -> 1, 
Completed 3/22

Clock Cycle 12680:
$t4 -> 1, 
Completed 4/22

Clock Cycle 12681:
$t4 -> 1, 
Completed 5/22

Clock Cycle 12682:
$t4 -> 1, 
Completed 6/22

Clock Cycle 12683:
$t4 -> 1, 
Completed 7/22

Clock Cycle 12684:
$t4 -> 1, 
Completed 8/22

Clock Cycle 12685:
$t4 -> 1, 
Completed 9/22

Clock Cycle 12686:
$t4 -> 1, 
Completed 10/22

Clock Cycle 12687:
$t4 -> 1, 
Completed 11/22

Clock Cycle 12688:
$t4 -> 1, 
Completed 12/22

Clock Cycle 12689:
$t4 -> 1, 
Completed 13/22

Clock Cycle 12690:
$t4 -> 1, 
Completed 14/22

Clock Cycle 12691:
$t4 -> 1, 
Completed 15/22

Clock Cycle 12692:
$t4 -> 1, 
Completed 16/22

Clock Cycle 12693:
$t4 -> 1, 
Completed 17/22

Clock Cycle 12694:
$t4 -> 1, 
Completed 18/22

Clock Cycle 12695:
$t4 -> 1, 
Completed 19/22

Clock Cycle 12696:
$t4 -> 1, 
Completed 20/22

Clock Cycle 12697:
$t4 -> 1, 
Completed 21/22

Clock Cycle 12698:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1140 $t4 on Line 1625

Clock Cycle 12699:
lw
DRAM Request(Read) Issued for lw 1492 $t4 on Line 1627

Clock Cycle 12700:
$t4 -> 1, 
Started lw 1492 $t4 on Line 1627
Completed 1/2
sw
DRAM Request(Write) Issued for sw 1680 7132 on Line 1628

Clock Cycle 12701:
$t4 -> 1, 
Completed 2/2
$t4 = 1636
Finished Instruction lw 1492 $t4 on Line 1627
lw
DRAM Request(Read) Issued for lw 1948 $t3 on Line 1629

Clock Cycle 12702:
$t3 -> 1, 
Started sw 1680 7132 on Line 1628
Completed 1/2
sw
DRAM Request(Write) Issued for sw 896 9000 on Line 1630

Clock Cycle 12703:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1680 7132 on Line 1628
sw
DRAM Request(Write) Issued for sw 2052 9000 on Line 1631

Clock Cycle 12704:
$t3 -> 1, 
Started lw 1948 $t3 on Line 1629
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2764 $t0 on Line 1632

Clock Cycle 12705:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1948 $t3 on Line 1629

Clock Cycle 12706:
$t0 -> 1, 
Started sw 896 9000 on Line 1630
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12707:
$t0 -> 1, 
Completed 2/22

Clock Cycle 12708:
$t0 -> 1, 
Completed 3/22

Clock Cycle 12709:
$t0 -> 1, 
Completed 4/22

Clock Cycle 12710:
$t0 -> 1, 
Completed 5/22

Clock Cycle 12711:
$t0 -> 1, 
Completed 6/22

Clock Cycle 12712:
$t0 -> 1, 
Completed 7/22

Clock Cycle 12713:
$t0 -> 1, 
Completed 8/22

Clock Cycle 12714:
$t0 -> 1, 
Completed 9/22

Clock Cycle 12715:
$t0 -> 1, 
Completed 10/22
Memory at 1680 = 7132

Clock Cycle 12716:
$t0 -> 1, 
Completed 11/22

Clock Cycle 12717:
$t0 -> 1, 
Completed 12/22

Clock Cycle 12718:
$t0 -> 1, 
Completed 13/22

Clock Cycle 12719:
$t0 -> 1, 
Completed 14/22

Clock Cycle 12720:
$t0 -> 1, 
Completed 15/22

Clock Cycle 12721:
$t0 -> 1, 
Completed 16/22

Clock Cycle 12722:
$t0 -> 1, 
Completed 17/22

Clock Cycle 12723:
$t0 -> 1, 
Completed 18/22

Clock Cycle 12724:
$t0 -> 1, 
Completed 19/22

Clock Cycle 12725:
$t0 -> 1, 
Completed 20/22

Clock Cycle 12726:
$t0 -> 1, 
Completed 21/22

Clock Cycle 12727:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 896 9000 on Line 1630

Clock Cycle 12728:
$t0 -> 1, 
Started sw 2052 9000 on Line 1631
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12729:
$t0 -> 1, 
Completed 2/22

Clock Cycle 12730:
$t0 -> 1, 
Completed 3/22

Clock Cycle 12731:
$t0 -> 1, 
Completed 4/22

Clock Cycle 12732:
$t0 -> 1, 
Completed 5/22

Clock Cycle 12733:
$t0 -> 1, 
Completed 6/22

Clock Cycle 12734:
$t0 -> 1, 
Completed 7/22

Clock Cycle 12735:
$t0 -> 1, 
Completed 8/22

Clock Cycle 12736:
$t0 -> 1, 
Completed 9/22

Clock Cycle 12737:
$t0 -> 1, 
Completed 10/22
Memory at 896 = 9000

Clock Cycle 12738:
$t0 -> 1, 
Completed 11/22

Clock Cycle 12739:
$t0 -> 1, 
Completed 12/22

Clock Cycle 12740:
$t0 -> 1, 
Completed 13/22

Clock Cycle 12741:
$t0 -> 1, 
Completed 14/22

Clock Cycle 12742:
$t0 -> 1, 
Completed 15/22

Clock Cycle 12743:
$t0 -> 1, 
Completed 16/22

Clock Cycle 12744:
$t0 -> 1, 
Completed 17/22

Clock Cycle 12745:
$t0 -> 1, 
Completed 18/22

Clock Cycle 12746:
$t0 -> 1, 
Completed 19/22

Clock Cycle 12747:
$t0 -> 1, 
Completed 20/22

Clock Cycle 12748:
$t0 -> 1, 
Completed 21/22

Clock Cycle 12749:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2052 9000 on Line 1631

Clock Cycle 12750:
$t0 -> 1, 
Started lw 2764 $t0 on Line 1632
Completed 1/2

Clock Cycle 12751:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2764 $t0 on Line 1632

Clock Cycle 12752:
sw
DRAM Request(Write) Issued for sw 2160 0 on Line 1633

Clock Cycle 12753:

Started sw 2160 0 on Line 1633
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3860 0 on Line 1634

Clock Cycle 12754:

Completed 2/2
Finished Instruction sw 2160 0 on Line 1633
sw
DRAM Request(Write) Issued for sw 2084 9000 on Line 1635

Clock Cycle 12755:

Started sw 3860 0 on Line 1634
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 992 0 on Line 1636

Clock Cycle 12756:

Completed 2/22
addi
addi$t4,$t1,3436
$t4 = 12436

Clock Cycle 12757:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 132 0 on Line 1638

Clock Cycle 12758:

Completed 4/22
addi
addi$t0,$t4,256
$t0 = 12692

Clock Cycle 12759:

Completed 5/22
addi
addi$t2,$t4,888
$t2 = 13324

Clock Cycle 12760:

Completed 6/22
addi
addi$t1,$t0,3944
$t1 = 16636

Clock Cycle 12761:

Completed 7/22
addi
addi$t4,$t2,1056
$t4 = 14380

Clock Cycle 12762:

Completed 8/22
sw
DRAM Request(Write) Issued for sw 1492 16636 on Line 1643

Clock Cycle 12763:

Completed 9/22
addi
addi$t2,$t1,868
$t2 = 17504

Clock Cycle 12764:

Completed 10/22
Memory at 2052 = 9000
Memory at 2160 = 0
sw
DRAM Request(Write) Issued for sw 252 0 on Line 1645

Clock Cycle 12765:

Completed 11/22
lw
DRAM Request(Read) Issued for lw 424 $t4 on Line 1646

Clock Cycle 12766:
$t4 -> 1, 
Completed 12/22
sw
DRAM Request(Write) Issued for sw 3728 0 on Line 1647

Clock Cycle 12767:
$t4 -> 1, 
Completed 13/22
sw
DRAM Request(Write) Issued for sw 3088 17504 on Line 1648

Clock Cycle 12768:
$t4 -> 1, 
Completed 14/22
addi
addi$t3,$t1,264
$t3 = 16900

Clock Cycle 12769:
$t4 -> 1, 
Completed 15/22
sw
DRAM Request(Write) Issued for sw 3680 17504 on Line 1650

Clock Cycle 12770:
$t4 -> 1, 
Completed 16/22

Clock Cycle 12771:
$t4 -> 1, 
Completed 17/22

Clock Cycle 12772:
$t4 -> 1, 
Completed 18/22

Clock Cycle 12773:
$t4 -> 1, 
Completed 19/22

Clock Cycle 12774:
$t4 -> 1, 
Completed 20/22

Clock Cycle 12775:
$t4 -> 1, 
Completed 21/22

Clock Cycle 12776:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 3860 0 on Line 1634

Clock Cycle 12777:
$t4 -> 1, 
Started sw 3728 0 on Line 1647
Completed 1/2

Clock Cycle 12778:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3728 0 on Line 1647

Clock Cycle 12779:
$t4 -> 1, 
Started sw 3088 17504 on Line 1648
Completed 1/2

Clock Cycle 12780:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3088 17504 on Line 1648

Clock Cycle 12781:
$t4 -> 1, 
Started sw 3680 17504 on Line 1650
Completed 1/2

Clock Cycle 12782:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3680 17504 on Line 1650

Clock Cycle 12783:
$t4 -> 1, 
Started sw 2084 9000 on Line 1635
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12784:
$t4 -> 1, 
Completed 2/22

Clock Cycle 12785:
$t4 -> 1, 
Completed 3/22

Clock Cycle 12786:
$t4 -> 1, 
Completed 4/22

Clock Cycle 12787:
$t4 -> 1, 
Completed 5/22

Clock Cycle 12788:
$t4 -> 1, 
Completed 6/22

Clock Cycle 12789:
$t4 -> 1, 
Completed 7/22

Clock Cycle 12790:
$t4 -> 1, 
Completed 8/22

Clock Cycle 12791:
$t4 -> 1, 
Completed 9/22

Clock Cycle 12792:
$t4 -> 1, 
Completed 10/22
Memory at 3088 = 17504
Memory at 3680 = 17504
Memory at 3728 = 0
Memory at 3860 = 0

Clock Cycle 12793:
$t4 -> 1, 
Completed 11/22

Clock Cycle 12794:
$t4 -> 1, 
Completed 12/22

Clock Cycle 12795:
$t4 -> 1, 
Completed 13/22

Clock Cycle 12796:
$t4 -> 1, 
Completed 14/22

Clock Cycle 12797:
$t4 -> 1, 
Completed 15/22

Clock Cycle 12798:
$t4 -> 1, 
Completed 16/22

Clock Cycle 12799:
$t4 -> 1, 
Completed 17/22

Clock Cycle 12800:
$t4 -> 1, 
Completed 18/22

Clock Cycle 12801:
$t4 -> 1, 
Completed 19/22

Clock Cycle 12802:
$t4 -> 1, 
Completed 20/22

Clock Cycle 12803:
$t4 -> 1, 
Completed 21/22

Clock Cycle 12804:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 2084 9000 on Line 1635

Clock Cycle 12805:
$t4 -> 1, 
Started sw 992 0 on Line 1636
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12806:
$t4 -> 1, 
Completed 2/22

Clock Cycle 12807:
$t4 -> 1, 
Completed 3/22

Clock Cycle 12808:
$t4 -> 1, 
Completed 4/22

Clock Cycle 12809:
$t4 -> 1, 
Completed 5/22

Clock Cycle 12810:
$t4 -> 1, 
Completed 6/22

Clock Cycle 12811:
$t4 -> 1, 
Completed 7/22

Clock Cycle 12812:
$t4 -> 1, 
Completed 8/22

Clock Cycle 12813:
$t4 -> 1, 
Completed 9/22

Clock Cycle 12814:
$t4 -> 1, 
Completed 10/22
Memory at 2084 = 9000

Clock Cycle 12815:
$t4 -> 1, 
Completed 11/22

Clock Cycle 12816:
$t4 -> 1, 
Completed 12/22

Clock Cycle 12817:
$t4 -> 1, 
Completed 13/22

Clock Cycle 12818:
$t4 -> 1, 
Completed 14/22

Clock Cycle 12819:
$t4 -> 1, 
Completed 15/22

Clock Cycle 12820:
$t4 -> 1, 
Completed 16/22

Clock Cycle 12821:
$t4 -> 1, 
Completed 17/22

Clock Cycle 12822:
$t4 -> 1, 
Completed 18/22

Clock Cycle 12823:
$t4 -> 1, 
Completed 19/22

Clock Cycle 12824:
$t4 -> 1, 
Completed 20/22

Clock Cycle 12825:
$t4 -> 1, 
Completed 21/22

Clock Cycle 12826:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 992 0 on Line 1636

Clock Cycle 12827:
$t4 -> 1, 
Started sw 132 0 on Line 1638
Completed 1/2

Clock Cycle 12828:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 132 0 on Line 1638

Clock Cycle 12829:
$t4 -> 1, 
Started sw 252 0 on Line 1645
Completed 1/2

Clock Cycle 12830:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 252 0 on Line 1645

Clock Cycle 12831:
$t4 -> 1, 
Started lw 424 $t4 on Line 1646
Completed 1/2

Clock Cycle 12832:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 424 $t4 on Line 1646

Clock Cycle 12833:

Started sw 1492 16636 on Line 1643
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 360 0 on Line 1651

Clock Cycle 12834:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 1516 12692 on Line 1652

Clock Cycle 12835:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 820 16636 on Line 1653

Clock Cycle 12836:

Completed 4/22
sw
DRAM Request(Write) Issued for sw 424 16900 on Line 1654

Clock Cycle 12837:

Completed 5/22
sw
DRAM Request(Write) Issued for sw 1156 16900 on Line 1655

Clock Cycle 12838:

Completed 6/22
lw
DRAM Request(Read) Issued for lw 1180 $t4 on Line 1656

Clock Cycle 12839:
$t4 -> 1, 
Completed 7/22
lw
DRAM Request(Read) Issued for lw 3436 $t2 on Line 1657

Clock Cycle 12840:
$t2 -> 1, $t4 -> 1, 
Completed 8/22
sw
DRAM Request(Write) Issued for sw 372 16900 on Line 1658

Clock Cycle 12841:
$t2 -> 1, $t4 -> 1, 
Completed 9/22
sw
DRAM Request(Write) Issued for sw 404 12692 on Line 1659

Clock Cycle 12842:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 992 = 0

Clock Cycle 12843:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 12844:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 12845:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 12846:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 12847:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 12848:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 12849:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 12850:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 12851:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 12852:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 12853:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 12854:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1492 16636 on Line 1643

Clock Cycle 12855:
$t2 -> 1, $t4 -> 1, 
Started sw 1516 12692 on Line 1652
Completed 1/2

Clock Cycle 12856:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1516 12692 on Line 1652

Clock Cycle 12857:
$t2 -> 1, $t4 -> 1, 
Started sw 1156 16900 on Line 1655
Completed 1/2

Clock Cycle 12858:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 1156 16900 on Line 1655

Clock Cycle 12859:
$t2 -> 1, $t4 -> 1, 
Started lw 1180 $t4 on Line 1656
Completed 1/2

Clock Cycle 12860:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1180 $t4 on Line 1656

Clock Cycle 12861:
$t2 -> 1, 
Started sw 360 0 on Line 1651
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12862:
$t2 -> 1, 
Completed 2/22

Clock Cycle 12863:
$t2 -> 1, 
Completed 3/22

Clock Cycle 12864:
$t2 -> 1, 
Completed 4/22

Clock Cycle 12865:
$t2 -> 1, 
Completed 5/22

Clock Cycle 12866:
$t2 -> 1, 
Completed 6/22

Clock Cycle 12867:
$t2 -> 1, 
Completed 7/22

Clock Cycle 12868:
$t2 -> 1, 
Completed 8/22

Clock Cycle 12869:
$t2 -> 1, 
Completed 9/22

Clock Cycle 12870:
$t2 -> 1, 
Completed 10/22
Memory at 1156 = 16900
Memory at 1492 = 16636
Memory at 1516 = 12692

Clock Cycle 12871:
$t2 -> 1, 
Completed 11/22

Clock Cycle 12872:
$t2 -> 1, 
Completed 12/22

Clock Cycle 12873:
$t2 -> 1, 
Completed 13/22

Clock Cycle 12874:
$t2 -> 1, 
Completed 14/22

Clock Cycle 12875:
$t2 -> 1, 
Completed 15/22

Clock Cycle 12876:
$t2 -> 1, 
Completed 16/22

Clock Cycle 12877:
$t2 -> 1, 
Completed 17/22

Clock Cycle 12878:
$t2 -> 1, 
Completed 18/22

Clock Cycle 12879:
$t2 -> 1, 
Completed 19/22

Clock Cycle 12880:
$t2 -> 1, 
Completed 20/22

Clock Cycle 12881:
$t2 -> 1, 
Completed 21/22

Clock Cycle 12882:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 360 0 on Line 1651

Clock Cycle 12883:
$t2 -> 1, 
Started sw 820 16636 on Line 1653
Completed 1/2

Clock Cycle 12884:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 820 16636 on Line 1653

Clock Cycle 12885:
$t2 -> 1, 
Started sw 424 16900 on Line 1654
Completed 1/2

Clock Cycle 12886:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 424 16900 on Line 1654

Clock Cycle 12887:
$t2 -> 1, 
Started sw 372 16900 on Line 1658
Completed 1/2

Clock Cycle 12888:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 372 16900 on Line 1658

Clock Cycle 12889:
$t2 -> 1, 
Started sw 404 12692 on Line 1659
Completed 1/2

Clock Cycle 12890:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 404 12692 on Line 1659

Clock Cycle 12891:
$t2 -> 1, 
Started lw 3436 $t2 on Line 1657
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12892:
$t2 -> 1, 
Completed 2/22

Clock Cycle 12893:
$t2 -> 1, 
Completed 3/22

Clock Cycle 12894:
$t2 -> 1, 
Completed 4/22

Clock Cycle 12895:
$t2 -> 1, 
Completed 5/22

Clock Cycle 12896:
$t2 -> 1, 
Completed 6/22

Clock Cycle 12897:
$t2 -> 1, 
Completed 7/22

Clock Cycle 12898:
$t2 -> 1, 
Completed 8/22

Clock Cycle 12899:
$t2 -> 1, 
Completed 9/22

Clock Cycle 12900:
$t2 -> 1, 
Completed 10/22
Memory at 372 = 16900
Memory at 404 = 12692
Memory at 424 = 16900
Memory at 820 = 16636

Clock Cycle 12901:
$t2 -> 1, 
Completed 11/22

Clock Cycle 12902:
$t2 -> 1, 
Completed 12/22

Clock Cycle 12903:
$t2 -> 1, 
Completed 13/22

Clock Cycle 12904:
$t2 -> 1, 
Completed 14/22

Clock Cycle 12905:
$t2 -> 1, 
Completed 15/22

Clock Cycle 12906:
$t2 -> 1, 
Completed 16/22

Clock Cycle 12907:
$t2 -> 1, 
Completed 17/22

Clock Cycle 12908:
$t2 -> 1, 
Completed 18/22

Clock Cycle 12909:
$t2 -> 1, 
Completed 19/22

Clock Cycle 12910:
$t2 -> 1, 
Completed 20/22

Clock Cycle 12911:
$t2 -> 1, 
Completed 21/22

Clock Cycle 12912:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3436 $t2 on Line 1657

Clock Cycle 12913:
addi
addi$t2,$t1,752
$t2 = 17388

Clock Cycle 12914:
addi
addi$t1,$t4,1660
$t1 = 1660

Clock Cycle 12915:
addi
addi$t1,$t4,3680
$t1 = 3680

Clock Cycle 12916:
addi
addi$t0,$t0,760
$t0 = 13452

Clock Cycle 12917:
addi
addi$t2,$t0,2784
$t2 = 16236

Clock Cycle 12918:
addi
addi$t3,$t3,3520
$t3 = 20420

Clock Cycle 12919:
lw
DRAM Request(Read) Issued for lw 2524 $t0 on Line 1666

Clock Cycle 12920:
$t0 -> 1, 
Started lw 2524 $t0 on Line 1666
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t2,$t4,1772
$t2 = 1772

Clock Cycle 12921:
$t0 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 988 $t2 on Line 1668

Clock Cycle 12922:
$t0 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 12923:
$t0 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 12924:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 12925:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 12926:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 12927:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 12928:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 12929:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 12930:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 12931:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
$t0 = 1176
Finished Instruction lw 2524 $t0 on Line 1666

Clock Cycle 12932:
$t2 -> 1, 
Started lw 988 $t2 on Line 1668
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1492 1176 on Line 1669

Clock Cycle 12933:
$t2 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 108 3680 on Line 1670

Clock Cycle 12934:
$t2 -> 1, 
Completed 3/12

Clock Cycle 12935:
$t2 -> 1, 
Completed 4/12

Clock Cycle 12936:
$t2 -> 1, 
Completed 5/12

Clock Cycle 12937:
$t2 -> 1, 
Completed 6/12

Clock Cycle 12938:
$t2 -> 1, 
Completed 7/12

Clock Cycle 12939:
$t2 -> 1, 
Completed 8/12

Clock Cycle 12940:
$t2 -> 1, 
Completed 9/12

Clock Cycle 12941:
$t2 -> 1, 
Completed 10/12

Clock Cycle 12942:
$t2 -> 1, 
Completed 11/12

Clock Cycle 12943:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 988 $t2 on Line 1668

Clock Cycle 12944:

Started sw 108 3680 on Line 1670
Completed 1/2
addi
addi$t4,$t2,396
$t4 = 396

Clock Cycle 12945:

Completed 2/2
Finished Instruction sw 108 3680 on Line 1670
lw
DRAM Request(Read) Issued for lw 2100 $t4 on Line 1672

Clock Cycle 12946:
$t4 -> 1, 
Started sw 1492 1176 on Line 1669
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 152 20420 on Line 1673

Clock Cycle 12947:
$t4 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 2000 $t3 on Line 1674

Clock Cycle 12948:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 12949:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 12950:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 12951:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 12952:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 12953:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 12954:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 12955:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 108 = 3680

Clock Cycle 12956:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 12957:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 12958:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 12959:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 12960:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 12961:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 12962:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 12963:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 12964:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 12965:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 12966:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 12967:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1492 1176 on Line 1669

Clock Cycle 12968:
$t3 -> 1, $t4 -> 1, 
Started lw 2000 $t3 on Line 1674
Completed 1/2

Clock Cycle 12969:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2000 $t3 on Line 1674

Clock Cycle 12970:
$t4 -> 1, 
Started lw 2100 $t4 on Line 1672
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12971:
$t4 -> 1, 
Completed 2/22

Clock Cycle 12972:
$t4 -> 1, 
Completed 3/22

Clock Cycle 12973:
$t4 -> 1, 
Completed 4/22

Clock Cycle 12974:
$t4 -> 1, 
Completed 5/22

Clock Cycle 12975:
$t4 -> 1, 
Completed 6/22

Clock Cycle 12976:
$t4 -> 1, 
Completed 7/22

Clock Cycle 12977:
$t4 -> 1, 
Completed 8/22

Clock Cycle 12978:
$t4 -> 1, 
Completed 9/22

Clock Cycle 12979:
$t4 -> 1, 
Completed 10/22
Memory at 1492 = 1176

Clock Cycle 12980:
$t4 -> 1, 
Completed 11/22

Clock Cycle 12981:
$t4 -> 1, 
Completed 12/22

Clock Cycle 12982:
$t4 -> 1, 
Completed 13/22

Clock Cycle 12983:
$t4 -> 1, 
Completed 14/22

Clock Cycle 12984:
$t4 -> 1, 
Completed 15/22

Clock Cycle 12985:
$t4 -> 1, 
Completed 16/22

Clock Cycle 12986:
$t4 -> 1, 
Completed 17/22

Clock Cycle 12987:
$t4 -> 1, 
Completed 18/22

Clock Cycle 12988:
$t4 -> 1, 
Completed 19/22

Clock Cycle 12989:
$t4 -> 1, 
Completed 20/22

Clock Cycle 12990:
$t4 -> 1, 
Completed 21/22

Clock Cycle 12991:
$t4 -> 1, 
Completed 22/22
$t4 = 340
Finished Instruction lw 2100 $t4 on Line 1672

Clock Cycle 12992:

Started sw 152 20420 on Line 1673
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1204 $t4 on Line 1675

Clock Cycle 12993:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 332 $t2 on Line 1676

Clock Cycle 12994:
$t2 -> 1, $t4 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 3996 $t3 on Line 1677

Clock Cycle 12995:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 12996:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 12997:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 12998:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 12999:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 13000:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 13001:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 13002:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 13003:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 152 20420 on Line 1673

Clock Cycle 13004:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 332 $t2 on Line 1676
Completed 1/2

Clock Cycle 13005:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 332 $t2 on Line 1676

Clock Cycle 13006:
$t3 -> 1, $t4 -> 1, 
Started lw 1204 $t4 on Line 1675
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13007:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 13008:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 13009:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 13010:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 13011:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 13012:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 13013:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 13014:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 13015:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 152 = 20420

Clock Cycle 13016:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 13017:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 13018:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 13019:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 13020:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 13021:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 13022:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 13023:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 13024:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 13025:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 13026:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 13027:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1204 $t4 on Line 1675

Clock Cycle 13028:
$t3 -> 1, 
Started lw 3996 $t3 on Line 1677
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 152 0 on Line 1678

Clock Cycle 13029:
$t3 -> 1, 
Completed 2/12

Clock Cycle 13030:
$t3 -> 1, 
Completed 3/12

Clock Cycle 13031:
$t3 -> 1, 
Completed 4/12

Clock Cycle 13032:
$t3 -> 1, 
Completed 5/12

Clock Cycle 13033:
$t3 -> 1, 
Completed 6/12

Clock Cycle 13034:
$t3 -> 1, 
Completed 7/12

Clock Cycle 13035:
$t3 -> 1, 
Completed 8/12

Clock Cycle 13036:
$t3 -> 1, 
Completed 9/12

Clock Cycle 13037:
$t3 -> 1, 
Completed 10/12

Clock Cycle 13038:
$t3 -> 1, 
Completed 11/12

Clock Cycle 13039:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 3996 $t3 on Line 1677

Clock Cycle 13040:

Started sw 152 0 on Line 1678
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2076 0 on Line 1679

Clock Cycle 13041:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 1616 0 on Line 1680

Clock Cycle 13042:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 124 $t2 on Line 1681

Clock Cycle 13043:
$t2 -> 1, 
Completed 4/12

Clock Cycle 13044:
$t2 -> 1, 
Completed 5/12

Clock Cycle 13045:
$t2 -> 1, 
Completed 6/12

Clock Cycle 13046:
$t2 -> 1, 
Completed 7/12

Clock Cycle 13047:
$t2 -> 1, 
Completed 8/12

Clock Cycle 13048:
$t2 -> 1, 
Completed 9/12

Clock Cycle 13049:
$t2 -> 1, 
Completed 10/12

Clock Cycle 13050:
$t2 -> 1, 
Completed 11/12

Clock Cycle 13051:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 152 0 on Line 1678

Clock Cycle 13052:
$t2 -> 1, 
Started lw 124 $t2 on Line 1681
Completed 1/2

Clock Cycle 13053:
$t2 -> 1, 
Completed 2/2
$t2 = 4876
Finished Instruction lw 124 $t2 on Line 1681

Clock Cycle 13054:

Started sw 2076 0 on Line 1679
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t4,$t2,1556
$t4 = 6432

Clock Cycle 13055:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3908 $t0 on Line 1683

Clock Cycle 13056:
$t0 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 888 $t4 on Line 1684

Clock Cycle 13057:
$t0 -> 1, $t4 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 616 4876 on Line 1685

Clock Cycle 13058:
$t0 -> 1, $t4 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 2756 $t3 on Line 1686

Clock Cycle 13059:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 13060:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 13061:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 13062:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 13063:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 152 = 0

Clock Cycle 13064:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 13065:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 13066:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 13067:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 13068:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 13069:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 13070:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 13071:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 13072:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 13073:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 13074:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 13075:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2076 0 on Line 1679

Clock Cycle 13076:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 2756 $t3 on Line 1686
Completed 1/2

Clock Cycle 13077:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2756 $t3 on Line 1686

Clock Cycle 13078:
$t0 -> 1, $t4 -> 1, 
Started sw 1616 0 on Line 1680
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13079:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 13080:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 13081:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 13082:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 13083:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 13084:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 13085:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 13086:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 13087:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 13088:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 13089:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 13090:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 13091:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 13092:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 13093:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 13094:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 13095:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 13096:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 13097:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 13098:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 13099:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1616 0 on Line 1680

Clock Cycle 13100:
$t0 -> 1, $t4 -> 1, 
Started lw 3908 $t0 on Line 1683
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 13101:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 13102:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 13103:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 13104:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 13105:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 13106:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 13107:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 13108:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 13109:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 13110:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 13111:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 13112:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 13113:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 13114:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 13115:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 13116:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 13117:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 13118:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 13119:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 13120:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 13121:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3908 $t0 on Line 1683

Clock Cycle 13122:
$t4 -> 1, 
Started lw 888 $t4 on Line 1684
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 13123:
$t4 -> 1, 
Completed 2/12

Clock Cycle 13124:
$t4 -> 1, 
Completed 3/12

Clock Cycle 13125:
$t4 -> 1, 
Completed 4/12

Clock Cycle 13126:
$t4 -> 1, 
Completed 5/12

Clock Cycle 13127:
$t4 -> 1, 
Completed 6/12

Clock Cycle 13128:
$t4 -> 1, 
Completed 7/12

Clock Cycle 13129:
$t4 -> 1, 
Completed 8/12

Clock Cycle 13130:
$t4 -> 1, 
Completed 9/12

Clock Cycle 13131:
$t4 -> 1, 
Completed 10/12

Clock Cycle 13132:
$t4 -> 1, 
Completed 11/12

Clock Cycle 13133:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 888 $t4 on Line 1684

Clock Cycle 13134:

Started sw 616 4876 on Line 1685
Completed 1/2
lw
DRAM Request(Read) Issued for lw 884 $t4 on Line 1687

Clock Cycle 13135:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 616 4876 on Line 1685
addi
addi$t1,$t3,2648
$t1 = 2648

Clock Cycle 13136:
$t4 -> 1, 
Started lw 884 $t4 on Line 1687
Completed 1/2
sw
DRAM Request(Write) Issued for sw 248 0 on Line 1689

Clock Cycle 13137:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 884 $t4 on Line 1687
lw
DRAM Request(Read) Issued for lw 16 $t3 on Line 1690

Clock Cycle 13138:
$t3 -> 1, 
Started sw 248 0 on Line 1689
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2252 $t2 on Line 1691

Clock Cycle 13139:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 248 0 on Line 1689

Clock Cycle 13140:
$t2 -> 1, $t3 -> 1, 
Started lw 16 $t3 on Line 1690
Completed 1/2

Clock Cycle 13141:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 16 $t3 on Line 1690

Clock Cycle 13142:
$t2 -> 1, 
Started lw 2252 $t2 on Line 1691
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t4,$t3,368
$t4 = 368

Clock Cycle 13143:
$t2 -> 1, 
Completed 2/22
addi
addi$t4,$t1,2764
$t4 = 5412

Clock Cycle 13144:
$t2 -> 1, 
Completed 3/22
addi
addi$t4,$t0,1384
$t4 = 1384

Clock Cycle 13145:
$t2 -> 1, 
Completed 4/22

Clock Cycle 13146:
$t2 -> 1, 
Completed 5/22

Clock Cycle 13147:
$t2 -> 1, 
Completed 6/22

Clock Cycle 13148:
$t2 -> 1, 
Completed 7/22

Clock Cycle 13149:
$t2 -> 1, 
Completed 8/22

Clock Cycle 13150:
$t2 -> 1, 
Completed 9/22

Clock Cycle 13151:
$t2 -> 1, 
Completed 10/22
Memory at 616 = 4876

Clock Cycle 13152:
$t2 -> 1, 
Completed 11/22

Clock Cycle 13153:
$t2 -> 1, 
Completed 12/22

Clock Cycle 13154:
$t2 -> 1, 
Completed 13/22

Clock Cycle 13155:
$t2 -> 1, 
Completed 14/22

Clock Cycle 13156:
$t2 -> 1, 
Completed 15/22

Clock Cycle 13157:
$t2 -> 1, 
Completed 16/22

Clock Cycle 13158:
$t2 -> 1, 
Completed 17/22

Clock Cycle 13159:
$t2 -> 1, 
Completed 18/22

Clock Cycle 13160:
$t2 -> 1, 
Completed 19/22

Clock Cycle 13161:
$t2 -> 1, 
Completed 20/22

Clock Cycle 13162:
$t2 -> 1, 
Completed 21/22

Clock Cycle 13163:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2252 $t2 on Line 1691

Clock Cycle 13164:
sw
DRAM Request(Write) Issued for sw 2660 0 on Line 1695

Clock Cycle 13165:

Started sw 2660 0 on Line 1695
Completed 1/2
sw
DRAM Request(Write) Issued for sw 3488 0 on Line 1696

Clock Cycle 13166:

Completed 2/2
Finished Instruction sw 2660 0 on Line 1695
lw
DRAM Request(Read) Issued for lw 408 $t3 on Line 1697

Clock Cycle 13167:
$t3 -> 1, 
Started sw 3488 0 on Line 1696
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3692 $t1 on Line 1698

Clock Cycle 13168:
$t1 -> 1, $t3 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 60 0 on Line 1699

Clock Cycle 13169:
$t1 -> 1, $t3 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 988 0 on Line 1700

Clock Cycle 13170:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 13171:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 13172:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 13173:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 13174:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 13175:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 13176:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 13177:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 13178:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 13179:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 13180:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 13181:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 13182:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 13183:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 13184:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 13185:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 13186:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 13187:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 13188:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 3488 0 on Line 1696

Clock Cycle 13189:
$t1 -> 1, $t3 -> 1, 
Started lw 3692 $t1 on Line 1698
Completed 1/2

Clock Cycle 13190:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3692 $t1 on Line 1698

Clock Cycle 13191:
$t3 -> 1, 
Started lw 408 $t3 on Line 1697
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi
addi$t0,$t1,3816
$t0 = 3816

Clock Cycle 13192:
$t3 -> 1, 
Completed 2/22

Clock Cycle 13193:
$t3 -> 1, 
Completed 3/22

Clock Cycle 13194:
$t3 -> 1, 
Completed 4/22

Clock Cycle 13195:
$t3 -> 1, 
Completed 5/22

Clock Cycle 13196:
$t3 -> 1, 
Completed 6/22

Clock Cycle 13197:
$t3 -> 1, 
Completed 7/22

Clock Cycle 13198:
$t3 -> 1, 
Completed 8/22

Clock Cycle 13199:
$t3 -> 1, 
Completed 9/22

Clock Cycle 13200:
$t3 -> 1, 
Completed 10/22

Clock Cycle 13201:
$t3 -> 1, 
Completed 11/22

Clock Cycle 13202:
$t3 -> 1, 
Completed 12/22

Clock Cycle 13203:
$t3 -> 1, 
Completed 13/22

Clock Cycle 13204:
$t3 -> 1, 
Completed 14/22

Clock Cycle 13205:
$t3 -> 1, 
Completed 15/22

Clock Cycle 13206:
$t3 -> 1, 
Completed 16/22

Clock Cycle 13207:
$t3 -> 1, 
Completed 17/22

Clock Cycle 13208:
$t3 -> 1, 
Completed 18/22

Clock Cycle 13209:
$t3 -> 1, 
Completed 19/22

Clock Cycle 13210:
$t3 -> 1, 
Completed 20/22

Clock Cycle 13211:
$t3 -> 1, 
Completed 21/22

Clock Cycle 13212:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 408 $t3 on Line 1697

Clock Cycle 13213:

Started sw 60 0 on Line 1699
Completed 1/2
lw
DRAM Request(Read) Issued for lw 552 $t3 on Line 1702

Clock Cycle 13214:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 60 0 on Line 1699
lw
DRAM Request(Read) Issued for lw 2048 $t0 on Line 1703

Clock Cycle 13215:
$t0 -> 1, $t3 -> 1, 
Started sw 988 0 on Line 1700
Completed 1/2

Clock Cycle 13216:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 988 0 on Line 1700

Clock Cycle 13217:
$t0 -> 1, $t3 -> 1, 
Started lw 552 $t3 on Line 1702
Completed 1/2

Clock Cycle 13218:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 340
Finished Instruction lw 552 $t3 on Line 1702

Clock Cycle 13219:
$t0 -> 1, 
Started lw 2048 $t0 on Line 1703
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13220:
$t0 -> 1, 
Completed 2/22

Clock Cycle 13221:
$t0 -> 1, 
Completed 3/22

Clock Cycle 13222:
$t0 -> 1, 
Completed 4/22

Clock Cycle 13223:
$t0 -> 1, 
Completed 5/22

Clock Cycle 13224:
$t0 -> 1, 
Completed 6/22

Clock Cycle 13225:
$t0 -> 1, 
Completed 7/22

Clock Cycle 13226:
$t0 -> 1, 
Completed 8/22

Clock Cycle 13227:
$t0 -> 1, 
Completed 9/22

Clock Cycle 13228:
$t0 -> 1, 
Completed 10/22

Clock Cycle 13229:
$t0 -> 1, 
Completed 11/22

Clock Cycle 13230:
$t0 -> 1, 
Completed 12/22

Clock Cycle 13231:
$t0 -> 1, 
Completed 13/22

Clock Cycle 13232:
$t0 -> 1, 
Completed 14/22

Clock Cycle 13233:
$t0 -> 1, 
Completed 15/22

Clock Cycle 13234:
$t0 -> 1, 
Completed 16/22

Clock Cycle 13235:
$t0 -> 1, 
Completed 17/22

Clock Cycle 13236:
$t0 -> 1, 
Completed 18/22

Clock Cycle 13237:
$t0 -> 1, 
Completed 19/22

Clock Cycle 13238:
$t0 -> 1, 
Completed 20/22

Clock Cycle 13239:
$t0 -> 1, 
Completed 21/22

Clock Cycle 13240:
$t0 -> 1, 
Completed 22/22
$t0 = 6564
Finished Instruction lw 2048 $t0 on Line 1703

Clock Cycle 13241:
lw
DRAM Request(Read) Issued for lw 3972 $t0 on Line 1704

Clock Cycle 13242:
$t0 -> 1, 
Started lw 3972 $t0 on Line 1704
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t2,$t1,1188
$t2 = 1188

Clock Cycle 13243:
$t0 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 136 $t4 on Line 1706

Clock Cycle 13244:
$t0 -> 1, $t4 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 2444 $t3 on Line 1707

Clock Cycle 13245:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 13246:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 13247:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 13248:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 13249:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 13250:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 13251:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 13252:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 13253:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3972 $t0 on Line 1704

Clock Cycle 13254:
$t3 -> 1, $t4 -> 1, 
Started lw 136 $t4 on Line 1706
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 13255:
$t3 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 13256:
$t3 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 13257:
$t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 13258:
$t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 13259:
$t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 13260:
$t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 13261:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 13262:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 13263:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 13264:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 13265:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 136 $t4 on Line 1706

Clock Cycle 13266:
$t3 -> 1, 
Started lw 2444 $t3 on Line 1707
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 13267:
$t3 -> 1, 
Completed 2/12

Clock Cycle 13268:
$t3 -> 1, 
Completed 3/12

Clock Cycle 13269:
$t3 -> 1, 
Completed 4/12

Clock Cycle 13270:
$t3 -> 1, 
Completed 5/12

Clock Cycle 13271:
$t3 -> 1, 
Completed 6/12

Clock Cycle 13272:
$t3 -> 1, 
Completed 7/12

Clock Cycle 13273:
$t3 -> 1, 
Completed 8/12

Clock Cycle 13274:
$t3 -> 1, 
Completed 9/12

Clock Cycle 13275:
$t3 -> 1, 
Completed 10/12

Clock Cycle 13276:
$t3 -> 1, 
Completed 11/12

Clock Cycle 13277:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 2444 $t3 on Line 1707

Clock Cycle 13278:
addi
addi$t3,$t4,2336
$t3 = 2336

Clock Cycle 13279:
lw
DRAM Request(Read) Issued for lw 2088 $t0 on Line 1709

Clock Cycle 13280:
$t0 -> 1, 
Started lw 2088 $t0 on Line 1709
Completed 1/2
addi
addi$t1,$t3,2440
$t1 = 4776

Clock Cycle 13281:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2088 $t0 on Line 1709

Clock Cycle 13282:
lw
DRAM Request(Read) Issued for lw 3392 $t0 on Line 1711

Clock Cycle 13283:
$t0 -> 1, 
Started lw 3392 $t0 on Line 1711
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 580 $t3 on Line 1712

Clock Cycle 13284:
$t0 -> 1, $t3 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 3456 $t1 on Line 1713

Clock Cycle 13285:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 2332 0 on Line 1714

Clock Cycle 13286:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 13287:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 13288:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 13289:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 13290:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 13291:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 13292:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 13293:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 13294:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/12
$t0 = 340
Finished Instruction lw 3392 $t0 on Line 1711

Clock Cycle 13295:
$t1 -> 1, $t3 -> 1, 
Started lw 3456 $t1 on Line 1713
Completed 1/2
addi
addi$t2,$t0,548
$t2 = 888

Clock Cycle 13296:
$t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3456 $t1 on Line 1713

Clock Cycle 13297:
$t3 -> 1, 
Started lw 580 $t3 on Line 1712
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 13298:
$t3 -> 1, 
Completed 2/12

Clock Cycle 13299:
$t3 -> 1, 
Completed 3/12

Clock Cycle 13300:
$t3 -> 1, 
Completed 4/12

Clock Cycle 13301:
$t3 -> 1, 
Completed 5/12

Clock Cycle 13302:
$t3 -> 1, 
Completed 6/12

Clock Cycle 13303:
$t3 -> 1, 
Completed 7/12

Clock Cycle 13304:
$t3 -> 1, 
Completed 8/12

Clock Cycle 13305:
$t3 -> 1, 
Completed 9/12

Clock Cycle 13306:
$t3 -> 1, 
Completed 10/12

Clock Cycle 13307:
$t3 -> 1, 
Completed 11/12

Clock Cycle 13308:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 580 $t3 on Line 1712

Clock Cycle 13309:

Started sw 2332 0 on Line 1714
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t2,$t3,1708
$t2 = 1708

Clock Cycle 13310:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 360 1708 on Line 1717

Clock Cycle 13311:

Completed 3/12
addi
addi$t4,$t4,1196
$t4 = 1196

Clock Cycle 13312:

Completed 4/12
addi
addi$t0,$t2,3336
$t0 = 5044

Clock Cycle 13313:

Completed 5/12
addi
addi$t1,$t1,1968
$t1 = 1968

Clock Cycle 13314:

Completed 6/12
sw
DRAM Request(Write) Issued for sw 1880 1968 on Line 1721

Clock Cycle 13315:

Completed 7/12
addi
addi$t3,$t0,3152
$t3 = 8196

Clock Cycle 13316:

Completed 8/12
lw
DRAM Request(Read) Issued for lw 3920 $t0 on Line 1723

Clock Cycle 13317:
$t0 -> 1, 
Completed 9/12
sw
DRAM Request(Write) Issued for sw 2428 1708 on Line 1724

Clock Cycle 13318:
$t0 -> 1, 
Completed 10/12
lw
DRAM Request(Read) Issued for lw 3172 $t3 on Line 1725

Clock Cycle 13319:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 13320:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 2332 0 on Line 1714

Clock Cycle 13321:
$t0 -> 1, $t3 -> 1, 
Started sw 2428 1708 on Line 1724
Completed 1/2

Clock Cycle 13322:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
Finished Instruction sw 2428 1708 on Line 1724

Clock Cycle 13323:
$t0 -> 1, $t3 -> 1, 
Started sw 360 1708 on Line 1717
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13324:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 13325:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 13326:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 13327:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 13328:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 13329:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 13330:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 13331:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 13332:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 2428 = 1708

Clock Cycle 13333:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 13334:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 13335:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 13336:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 13337:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 13338:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 13339:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 13340:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 13341:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 13342:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 13343:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 13344:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 360 1708 on Line 1717

Clock Cycle 13345:
$t0 -> 1, $t3 -> 1, 
Started sw 1880 1968 on Line 1721
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13346:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 13347:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 13348:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 13349:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 13350:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 13351:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 13352:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 13353:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 13354:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 360 = 1708

Clock Cycle 13355:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 13356:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 13357:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 13358:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 13359:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 13360:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 13361:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 13362:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 13363:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 13364:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 13365:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 13366:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 1880 1968 on Line 1721

Clock Cycle 13367:
$t0 -> 1, $t3 -> 1, 
Started lw 3920 $t0 on Line 1723
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 13368:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 13369:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 13370:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 13371:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 13372:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 13373:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 13374:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 13375:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 13376:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1880 = 1968

Clock Cycle 13377:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 13378:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 13379:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 13380:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 13381:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 13382:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 13383:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 13384:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 13385:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 13386:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 13387:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 13388:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3920 $t0 on Line 1723

Clock Cycle 13389:
$t3 -> 1, 
Started lw 3172 $t3 on Line 1725
Completed 1/2

Clock Cycle 13390:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3172 $t3 on Line 1725

Clock Cycle 13391:
sw
DRAM Request(Write) Issued for sw 2344 0 on Line 1726

Clock Cycle 13392:

Started sw 2344 0 on Line 1726
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t3,$t3,792
$t3 = 792

Clock Cycle 13393:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1248 $t1 on Line 1728

Clock Cycle 13394:
$t1 -> 1, 
Completed 3/12

Clock Cycle 13395:
$t1 -> 1, 
Completed 4/12

Clock Cycle 13396:
$t1 -> 1, 
Completed 5/12

Clock Cycle 13397:
$t1 -> 1, 
Completed 6/12

Clock Cycle 13398:
$t1 -> 1, 
Completed 7/12

Clock Cycle 13399:
$t1 -> 1, 
Completed 8/12

Clock Cycle 13400:
$t1 -> 1, 
Completed 9/12

Clock Cycle 13401:
$t1 -> 1, 
Completed 10/12

Clock Cycle 13402:
$t1 -> 1, 
Completed 11/12

Clock Cycle 13403:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 2344 0 on Line 1726

Clock Cycle 13404:
$t1 -> 1, 
Started lw 1248 $t1 on Line 1728
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13405:
$t1 -> 1, 
Completed 2/22

Clock Cycle 13406:
$t1 -> 1, 
Completed 3/22

Clock Cycle 13407:
$t1 -> 1, 
Completed 4/22

Clock Cycle 13408:
$t1 -> 1, 
Completed 5/22

Clock Cycle 13409:
$t1 -> 1, 
Completed 6/22

Clock Cycle 13410:
$t1 -> 1, 
Completed 7/22

Clock Cycle 13411:
$t1 -> 1, 
Completed 8/22

Clock Cycle 13412:
$t1 -> 1, 
Completed 9/22

Clock Cycle 13413:
$t1 -> 1, 
Completed 10/22

Clock Cycle 13414:
$t1 -> 1, 
Completed 11/22

Clock Cycle 13415:
$t1 -> 1, 
Completed 12/22

Clock Cycle 13416:
$t1 -> 1, 
Completed 13/22

Clock Cycle 13417:
$t1 -> 1, 
Completed 14/22

Clock Cycle 13418:
$t1 -> 1, 
Completed 15/22

Clock Cycle 13419:
$t1 -> 1, 
Completed 16/22

Clock Cycle 13420:
$t1 -> 1, 
Completed 17/22

Clock Cycle 13421:
$t1 -> 1, 
Completed 18/22

Clock Cycle 13422:
$t1 -> 1, 
Completed 19/22

Clock Cycle 13423:
$t1 -> 1, 
Completed 20/22

Clock Cycle 13424:
$t1 -> 1, 
Completed 21/22

Clock Cycle 13425:
$t1 -> 1, 
Completed 22/22
$t1 = 2480
Finished Instruction lw 1248 $t1 on Line 1728

Clock Cycle 13426:
sw
DRAM Request(Write) Issued for sw 2204 2480 on Line 1729

Clock Cycle 13427:

Started sw 2204 2480 on Line 1729
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3980 $t3 on Line 1730

Clock Cycle 13428:
$t3 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 252 $t4 on Line 1731

Clock Cycle 13429:
$t3 -> 1, $t4 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1228 0 on Line 1732

Clock Cycle 13430:
$t3 -> 1, $t4 -> 1, 
Completed 4/12
addi
addi$t2,$t2,3140
$t2 = 4848

Clock Cycle 13431:
$t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 13432:
$t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 13433:
$t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 13434:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 13435:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 13436:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 13437:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 13438:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2204 2480 on Line 1729

Clock Cycle 13439:
$t3 -> 1, $t4 -> 1, 
Started lw 3980 $t3 on Line 1730
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 13440:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 13441:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 13442:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 13443:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 13444:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 13445:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 13446:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 13447:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 13448:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2204 = 2480

Clock Cycle 13449:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 13450:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 13451:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 13452:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 13453:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 13454:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 13455:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 13456:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 13457:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 13458:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 13459:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 13460:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3980 $t3 on Line 1730

Clock Cycle 13461:
$t4 -> 1, 
Started lw 252 $t4 on Line 1731
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 13462:
$t4 -> 1, 
Completed 2/12

Clock Cycle 13463:
$t4 -> 1, 
Completed 3/12

Clock Cycle 13464:
$t4 -> 1, 
Completed 4/12

Clock Cycle 13465:
$t4 -> 1, 
Completed 5/12

Clock Cycle 13466:
$t4 -> 1, 
Completed 6/12

Clock Cycle 13467:
$t4 -> 1, 
Completed 7/12

Clock Cycle 13468:
$t4 -> 1, 
Completed 8/12

Clock Cycle 13469:
$t4 -> 1, 
Completed 9/12

Clock Cycle 13470:
$t4 -> 1, 
Completed 10/12

Clock Cycle 13471:
$t4 -> 1, 
Completed 11/12

Clock Cycle 13472:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 252 $t4 on Line 1731

Clock Cycle 13473:

Started sw 1228 0 on Line 1732
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t2,$t4,2508
$t2 = 2508

Clock Cycle 13474:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 1636 2508 on Line 1735

Clock Cycle 13475:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 2960 $t0 on Line 1736

Clock Cycle 13476:
$t0 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 1076 0 on Line 1737

Clock Cycle 13477:
$t0 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 668 $t2 on Line 1738

Clock Cycle 13478:
$t0 -> 1, $t2 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 1884 0 on Line 1739

Clock Cycle 13479:
$t0 -> 1, $t2 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 1724 2480 on Line 1740

Clock Cycle 13480:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 13481:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 13482:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 13483:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 13484:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 1228 0 on Line 1732

Clock Cycle 13485:
$t0 -> 1, $t2 -> 1, 
Started sw 1636 2508 on Line 1735
Completed 1/2

Clock Cycle 13486:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 1636 2508 on Line 1735

Clock Cycle 13487:
$t0 -> 1, $t2 -> 1, 
Started sw 1076 0 on Line 1737
Completed 1/2

Clock Cycle 13488:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 1076 0 on Line 1737

Clock Cycle 13489:
$t0 -> 1, $t2 -> 1, 
Started sw 1884 0 on Line 1739
Completed 1/2

Clock Cycle 13490:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 1884 0 on Line 1739

Clock Cycle 13491:
$t0 -> 1, $t2 -> 1, 
Started sw 1724 2480 on Line 1740
Completed 1/2

Clock Cycle 13492:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
Finished Instruction sw 1724 2480 on Line 1740

Clock Cycle 13493:
$t0 -> 1, $t2 -> 1, 
Started lw 2960 $t0 on Line 1736
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13494:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 13495:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 13496:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 13497:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 13498:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 13499:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 13500:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 13501:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 13502:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 1636 = 2508
Memory at 1724 = 2480
Memory at 1884 = 0

Clock Cycle 13503:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 13504:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 13505:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 13506:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 13507:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 13508:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 13509:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 13510:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 13511:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 13512:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 13513:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 13514:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2960 $t0 on Line 1736

Clock Cycle 13515:
$t2 -> 1, 
Started lw 668 $t2 on Line 1738
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t0,$t4,3588
$t0 = 3588

Clock Cycle 13516:
$t2 -> 1, 
Completed 2/12

Clock Cycle 13517:
$t2 -> 1, 
Completed 3/12

Clock Cycle 13518:
$t2 -> 1, 
Completed 4/12

Clock Cycle 13519:
$t2 -> 1, 
Completed 5/12

Clock Cycle 13520:
$t2 -> 1, 
Completed 6/12

Clock Cycle 13521:
$t2 -> 1, 
Completed 7/12

Clock Cycle 13522:
$t2 -> 1, 
Completed 8/12

Clock Cycle 13523:
$t2 -> 1, 
Completed 9/12

Clock Cycle 13524:
$t2 -> 1, 
Completed 10/12

Clock Cycle 13525:
$t2 -> 1, 
Completed 11/12

Clock Cycle 13526:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 668 $t2 on Line 1738

Clock Cycle 13527:
addi
addi$t0,$t2,796
$t0 = 796

Clock Cycle 13528:
lw
DRAM Request(Read) Issued for lw 2032 $t1 on Line 1743

Clock Cycle 13529:
$t1 -> 1, 
Started lw 2032 $t1 on Line 1743
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 708 $t2 on Line 1744

Clock Cycle 13530:
$t1 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 13531:
$t1 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 13532:
$t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 13533:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 13534:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 13535:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 13536:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 13537:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 13538:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 13539:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 13540:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2032 $t1 on Line 1743

Clock Cycle 13541:
$t2 -> 1, 
Started lw 708 $t2 on Line 1744
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3592 0 on Line 1745

Clock Cycle 13542:
$t2 -> 1, 
Completed 2/12

Clock Cycle 13543:
$t2 -> 1, 
Completed 3/12

Clock Cycle 13544:
$t2 -> 1, 
Completed 4/12

Clock Cycle 13545:
$t2 -> 1, 
Completed 5/12

Clock Cycle 13546:
$t2 -> 1, 
Completed 6/12

Clock Cycle 13547:
$t2 -> 1, 
Completed 7/12

Clock Cycle 13548:
$t2 -> 1, 
Completed 8/12

Clock Cycle 13549:
$t2 -> 1, 
Completed 9/12

Clock Cycle 13550:
$t2 -> 1, 
Completed 10/12

Clock Cycle 13551:
$t2 -> 1, 
Completed 11/12

Clock Cycle 13552:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 708 $t2 on Line 1744

Clock Cycle 13553:

Started sw 3592 0 on Line 1745
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t2,$t1,2696
$t2 = 2696

Clock Cycle 13554:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 3256 $t4 on Line 1747

Clock Cycle 13555:
$t4 -> 1, 
Completed 3/12

Clock Cycle 13556:
$t4 -> 1, 
Completed 4/12

Clock Cycle 13557:
$t4 -> 1, 
Completed 5/12

Clock Cycle 13558:
$t4 -> 1, 
Completed 6/12

Clock Cycle 13559:
$t4 -> 1, 
Completed 7/12

Clock Cycle 13560:
$t4 -> 1, 
Completed 8/12

Clock Cycle 13561:
$t4 -> 1, 
Completed 9/12

Clock Cycle 13562:
$t4 -> 1, 
Completed 10/12

Clock Cycle 13563:
$t4 -> 1, 
Completed 11/12

Clock Cycle 13564:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 3592 0 on Line 1745

Clock Cycle 13565:
$t4 -> 1, 
Started lw 3256 $t4 on Line 1747
Completed 1/2

Clock Cycle 13566:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3256 $t4 on Line 1747

Clock Cycle 13567:
sw
DRAM Request(Write) Issued for sw 2420 0 on Line 1748

Clock Cycle 13568:

Started sw 2420 0 on Line 1748
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 72 $t0 on Line 1749

Clock Cycle 13569:
$t0 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 136 $t3 on Line 1750

Clock Cycle 13570:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 13571:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 13572:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 13573:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 13574:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 13575:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 13576:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 13577:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 13578:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 13579:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 13580:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 13581:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 13582:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 13583:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 13584:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 13585:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 13586:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 13587:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 13588:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 13589:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2420 0 on Line 1748

Clock Cycle 13590:
$t0 -> 1, $t3 -> 1, 
Started lw 72 $t0 on Line 1749
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13591:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 13592:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 13593:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 13594:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 13595:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 13596:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 13597:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 13598:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 13599:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 13600:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 13601:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 13602:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 13603:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 13604:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 13605:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 13606:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 13607:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 13608:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 13609:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 13610:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 13611:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 72 $t0 on Line 1749

Clock Cycle 13612:
$t3 -> 1, 
Started lw 136 $t3 on Line 1750
Completed 1/2

Clock Cycle 13613:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 136 $t3 on Line 1750

Clock Cycle 13614:
sw
DRAM Request(Write) Issued for sw 1980 0 on Line 1751

Clock Cycle 13615:

Started sw 1980 0 on Line 1751
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2568 0 on Line 1752

Clock Cycle 13616:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1868 $t4 on Line 1753

Clock Cycle 13617:
$t4 -> 1, 
Completed 3/12
addi
addi$t2,$t2,692
$t2 = 3388

Clock Cycle 13618:
$t4 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 3904 0 on Line 1755

Clock Cycle 13619:
$t4 -> 1, 
Completed 5/12

Clock Cycle 13620:
$t4 -> 1, 
Completed 6/12

Clock Cycle 13621:
$t4 -> 1, 
Completed 7/12

Clock Cycle 13622:
$t4 -> 1, 
Completed 8/12

Clock Cycle 13623:
$t4 -> 1, 
Completed 9/12

Clock Cycle 13624:
$t4 -> 1, 
Completed 10/12

Clock Cycle 13625:
$t4 -> 1, 
Completed 11/12

Clock Cycle 13626:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 1980 0 on Line 1751

Clock Cycle 13627:
$t4 -> 1, 
Started lw 1868 $t4 on Line 1753
Completed 1/2

Clock Cycle 13628:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1868 $t4 on Line 1753

Clock Cycle 13629:

Started sw 2568 0 on Line 1752
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t0,$t4,508
$t0 = 508

Clock Cycle 13630:

Completed 2/22
sw
DRAM Request(Write) Issued for sw 848 0 on Line 1757

Clock Cycle 13631:

Completed 3/22
lw
DRAM Request(Read) Issued for lw 1752 $t2 on Line 1758

Clock Cycle 13632:
$t2 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 2232 $t4 on Line 1759

Clock Cycle 13633:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 13634:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 13635:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 13636:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 13637:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 13638:
$t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 13639:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 13640:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 13641:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 13642:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 13643:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 13644:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 13645:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 13646:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 13647:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 13648:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 13649:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 13650:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2568 0 on Line 1752

Clock Cycle 13651:
$t2 -> 1, $t4 -> 1, 
Started lw 2232 $t4 on Line 1759
Completed 1/2

Clock Cycle 13652:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2232 $t4 on Line 1759

Clock Cycle 13653:
$t2 -> 1, 
Started sw 3904 0 on Line 1755
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 13654:
$t2 -> 1, 
Completed 2/22

Clock Cycle 13655:
$t2 -> 1, 
Completed 3/22

Clock Cycle 13656:
$t2 -> 1, 
Completed 4/22

Clock Cycle 13657:
$t2 -> 1, 
Completed 5/22

Clock Cycle 13658:
$t2 -> 1, 
Completed 6/22

Clock Cycle 13659:
$t2 -> 1, 
Completed 7/22

Clock Cycle 13660:
$t2 -> 1, 
Completed 8/22

Clock Cycle 13661:
$t2 -> 1, 
Completed 9/22

Clock Cycle 13662:
$t2 -> 1, 
Completed 10/22

Clock Cycle 13663:
$t2 -> 1, 
Completed 11/22

Clock Cycle 13664:
$t2 -> 1, 
Completed 12/22

Clock Cycle 13665:
$t2 -> 1, 
Completed 13/22

Clock Cycle 13666:
$t2 -> 1, 
Completed 14/22

Clock Cycle 13667:
$t2 -> 1, 
Completed 15/22

Clock Cycle 13668:
$t2 -> 1, 
Completed 16/22

Clock Cycle 13669:
$t2 -> 1, 
Completed 17/22

Clock Cycle 13670:
$t2 -> 1, 
Completed 18/22

Clock Cycle 13671:
$t2 -> 1, 
Completed 19/22

Clock Cycle 13672:
$t2 -> 1, 
Completed 20/22

Clock Cycle 13673:
$t2 -> 1, 
Completed 21/22

Clock Cycle 13674:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 3904 0 on Line 1755

Clock Cycle 13675:
$t2 -> 1, 
Started sw 848 0 on Line 1757
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13676:
$t2 -> 1, 
Completed 2/22

Clock Cycle 13677:
$t2 -> 1, 
Completed 3/22

Clock Cycle 13678:
$t2 -> 1, 
Completed 4/22

Clock Cycle 13679:
$t2 -> 1, 
Completed 5/22

Clock Cycle 13680:
$t2 -> 1, 
Completed 6/22

Clock Cycle 13681:
$t2 -> 1, 
Completed 7/22

Clock Cycle 13682:
$t2 -> 1, 
Completed 8/22

Clock Cycle 13683:
$t2 -> 1, 
Completed 9/22

Clock Cycle 13684:
$t2 -> 1, 
Completed 10/22

Clock Cycle 13685:
$t2 -> 1, 
Completed 11/22

Clock Cycle 13686:
$t2 -> 1, 
Completed 12/22

Clock Cycle 13687:
$t2 -> 1, 
Completed 13/22

Clock Cycle 13688:
$t2 -> 1, 
Completed 14/22

Clock Cycle 13689:
$t2 -> 1, 
Completed 15/22

Clock Cycle 13690:
$t2 -> 1, 
Completed 16/22

Clock Cycle 13691:
$t2 -> 1, 
Completed 17/22

Clock Cycle 13692:
$t2 -> 1, 
Completed 18/22

Clock Cycle 13693:
$t2 -> 1, 
Completed 19/22

Clock Cycle 13694:
$t2 -> 1, 
Completed 20/22

Clock Cycle 13695:
$t2 -> 1, 
Completed 21/22

Clock Cycle 13696:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 848 0 on Line 1757

Clock Cycle 13697:
$t2 -> 1, 
Started lw 1752 $t2 on Line 1758
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13698:
$t2 -> 1, 
Completed 2/22

Clock Cycle 13699:
$t2 -> 1, 
Completed 3/22

Clock Cycle 13700:
$t2 -> 1, 
Completed 4/22

Clock Cycle 13701:
$t2 -> 1, 
Completed 5/22

Clock Cycle 13702:
$t2 -> 1, 
Completed 6/22

Clock Cycle 13703:
$t2 -> 1, 
Completed 7/22

Clock Cycle 13704:
$t2 -> 1, 
Completed 8/22

Clock Cycle 13705:
$t2 -> 1, 
Completed 9/22

Clock Cycle 13706:
$t2 -> 1, 
Completed 10/22

Clock Cycle 13707:
$t2 -> 1, 
Completed 11/22

Clock Cycle 13708:
$t2 -> 1, 
Completed 12/22

Clock Cycle 13709:
$t2 -> 1, 
Completed 13/22

Clock Cycle 13710:
$t2 -> 1, 
Completed 14/22

Clock Cycle 13711:
$t2 -> 1, 
Completed 15/22

Clock Cycle 13712:
$t2 -> 1, 
Completed 16/22

Clock Cycle 13713:
$t2 -> 1, 
Completed 17/22

Clock Cycle 13714:
$t2 -> 1, 
Completed 18/22

Clock Cycle 13715:
$t2 -> 1, 
Completed 19/22

Clock Cycle 13716:
$t2 -> 1, 
Completed 20/22

Clock Cycle 13717:
$t2 -> 1, 
Completed 21/22

Clock Cycle 13718:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1752 $t2 on Line 1758

Clock Cycle 13719:
addi
addi$t4,$t2,2452
$t4 = 2452

Clock Cycle 13720:
sw
DRAM Request(Write) Issued for sw 644 0 on Line 1761

Clock Cycle 13721:

Started sw 644 0 on Line 1761
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t1,$t0,696
$t1 = 1204

Clock Cycle 13722:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 3196 $t4 on Line 1763

Clock Cycle 13723:
$t4 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 3492 508 on Line 1764

Clock Cycle 13724:
$t4 -> 1, 
Completed 4/12
addi
addi$t2,$t3,360
$t2 = 360

Clock Cycle 13725:
$t4 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 2444 360 on Line 1766

Clock Cycle 13726:
$t4 -> 1, 
Completed 6/12

Clock Cycle 13727:
$t4 -> 1, 
Completed 7/12

Clock Cycle 13728:
$t4 -> 1, 
Completed 8/12

Clock Cycle 13729:
$t4 -> 1, 
Completed 9/12

Clock Cycle 13730:
$t4 -> 1, 
Completed 10/12

Clock Cycle 13731:
$t4 -> 1, 
Completed 11/12

Clock Cycle 13732:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 644 0 on Line 1761

Clock Cycle 13733:
$t4 -> 1, 
Started lw 3196 $t4 on Line 1763
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 13734:
$t4 -> 1, 
Completed 2/22

Clock Cycle 13735:
$t4 -> 1, 
Completed 3/22

Clock Cycle 13736:
$t4 -> 1, 
Completed 4/22

Clock Cycle 13737:
$t4 -> 1, 
Completed 5/22

Clock Cycle 13738:
$t4 -> 1, 
Completed 6/22

Clock Cycle 13739:
$t4 -> 1, 
Completed 7/22

Clock Cycle 13740:
$t4 -> 1, 
Completed 8/22

Clock Cycle 13741:
$t4 -> 1, 
Completed 9/22

Clock Cycle 13742:
$t4 -> 1, 
Completed 10/22

Clock Cycle 13743:
$t4 -> 1, 
Completed 11/22

Clock Cycle 13744:
$t4 -> 1, 
Completed 12/22

Clock Cycle 13745:
$t4 -> 1, 
Completed 13/22

Clock Cycle 13746:
$t4 -> 1, 
Completed 14/22

Clock Cycle 13747:
$t4 -> 1, 
Completed 15/22

Clock Cycle 13748:
$t4 -> 1, 
Completed 16/22

Clock Cycle 13749:
$t4 -> 1, 
Completed 17/22

Clock Cycle 13750:
$t4 -> 1, 
Completed 18/22

Clock Cycle 13751:
$t4 -> 1, 
Completed 19/22

Clock Cycle 13752:
$t4 -> 1, 
Completed 20/22

Clock Cycle 13753:
$t4 -> 1, 
Completed 21/22

Clock Cycle 13754:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3196 $t4 on Line 1763

Clock Cycle 13755:

Started sw 3492 508 on Line 1764
Completed 1/2
lw
DRAM Request(Read) Issued for lw 192 $t4 on Line 1767

Clock Cycle 13756:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 3492 508 on Line 1764
lw
DRAM Request(Read) Issued for lw 664 $t2 on Line 1768

Clock Cycle 13757:
$t2 -> 1, $t4 -> 1, 
Started sw 2444 360 on Line 1766
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13758:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 13759:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 13760:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 13761:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 13762:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 13763:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 13764:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 13765:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 13766:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3492 = 508

Clock Cycle 13767:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 13768:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 13769:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 13770:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 13771:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 13772:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 13773:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 13774:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 13775:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 13776:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 13777:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 13778:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2444 360 on Line 1766

Clock Cycle 13779:
$t2 -> 1, $t4 -> 1, 
Started lw 192 $t4 on Line 1767
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13780:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 13781:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 13782:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 13783:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 13784:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 13785:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 13786:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 13787:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 13788:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2444 = 360

Clock Cycle 13789:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 13790:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 13791:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 13792:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 13793:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 13794:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 13795:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 13796:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 13797:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 13798:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 13799:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 13800:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 192 $t4 on Line 1767

Clock Cycle 13801:
$t2 -> 1, 
Started lw 664 $t2 on Line 1768
Completed 1/2
addi
addi$t1,$t4,2944
$t1 = 2944

Clock Cycle 13802:
$t2 -> 1, 
Completed 2/2
$t2 = 3988
Finished Instruction lw 664 $t2 on Line 1768
lw
DRAM Request(Read) Issued for lw 2428 $t3 on Line 1770

Clock Cycle 13803:
$t3 -> 1, 
Started lw 2428 $t3 on Line 1770
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 260 508 on Line 1771

Clock Cycle 13804:
$t3 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 228 $t0 on Line 1772

Clock Cycle 13805:
$t0 -> 1, $t3 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 3780 $t4 on Line 1773

Clock Cycle 13806:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 13807:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 13808:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 13809:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 13810:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 13811:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 13812:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 13813:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 13814:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
$t3 = 1708
Finished Instruction lw 2428 $t3 on Line 1770

Clock Cycle 13815:
$t0 -> 1, $t4 -> 1, 
Started sw 260 508 on Line 1771
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 13816:
$t0 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 13817:
$t0 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 13818:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 13819:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 13820:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 13821:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 13822:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 13823:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 13824:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 13825:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 13826:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 260 508 on Line 1771

Clock Cycle 13827:
$t0 -> 1, $t4 -> 1, 
Started lw 228 $t0 on Line 1772
Completed 1/2

Clock Cycle 13828:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 228 $t0 on Line 1772

Clock Cycle 13829:
$t4 -> 1, 
Started lw 3780 $t4 on Line 1773
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 13830:
$t4 -> 1, 
Completed 2/22

Clock Cycle 13831:
$t4 -> 1, 
Completed 3/22

Clock Cycle 13832:
$t4 -> 1, 
Completed 4/22

Clock Cycle 13833:
$t4 -> 1, 
Completed 5/22

Clock Cycle 13834:
$t4 -> 1, 
Completed 6/22

Clock Cycle 13835:
$t4 -> 1, 
Completed 7/22

Clock Cycle 13836:
$t4 -> 1, 
Completed 8/22

Clock Cycle 13837:
$t4 -> 1, 
Completed 9/22

Clock Cycle 13838:
$t4 -> 1, 
Completed 10/22
Memory at 260 = 508

Clock Cycle 13839:
$t4 -> 1, 
Completed 11/22

Clock Cycle 13840:
$t4 -> 1, 
Completed 12/22

Clock Cycle 13841:
$t4 -> 1, 
Completed 13/22

Clock Cycle 13842:
$t4 -> 1, 
Completed 14/22

Clock Cycle 13843:
$t4 -> 1, 
Completed 15/22

Clock Cycle 13844:
$t4 -> 1, 
Completed 16/22

Clock Cycle 13845:
$t4 -> 1, 
Completed 17/22

Clock Cycle 13846:
$t4 -> 1, 
Completed 18/22

Clock Cycle 13847:
$t4 -> 1, 
Completed 19/22

Clock Cycle 13848:
$t4 -> 1, 
Completed 20/22

Clock Cycle 13849:
$t4 -> 1, 
Completed 21/22

Clock Cycle 13850:
$t4 -> 1, 
Completed 22/22
$t4 = 1780
Finished Instruction lw 3780 $t4 on Line 1773

Clock Cycle 13851:
addi
addi$t4,$t2,940
$t4 = 4928

Clock Cycle 13852:
sw
DRAM Request(Write) Issued for sw 3568 2944 on Line 1775

Clock Cycle 13853:

Started sw 3568 2944 on Line 1775
Completed 1/2
addi
addi$t2,$t2,3512
$t2 = 7500

Clock Cycle 13854:

Completed 2/2
Finished Instruction sw 3568 2944 on Line 1775
sw
DRAM Request(Write) Issued for sw 1244 1708 on Line 1777

Clock Cycle 13855:

Started sw 1244 1708 on Line 1777
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1664 $t2 on Line 1778

Clock Cycle 13856:
$t2 -> 1, 
Completed 2/22

Clock Cycle 13857:
$t2 -> 1, 
Completed 3/22

Clock Cycle 13858:
$t2 -> 1, 
Completed 4/22

Clock Cycle 13859:
$t2 -> 1, 
Completed 5/22

Clock Cycle 13860:
$t2 -> 1, 
Completed 6/22

Clock Cycle 13861:
$t2 -> 1, 
Completed 7/22

Clock Cycle 13862:
$t2 -> 1, 
Completed 8/22

Clock Cycle 13863:
$t2 -> 1, 
Completed 9/22

Clock Cycle 13864:
$t2 -> 1, 
Completed 10/22
Memory at 3568 = 2944

Clock Cycle 13865:
$t2 -> 1, 
Completed 11/22

Clock Cycle 13866:
$t2 -> 1, 
Completed 12/22

Clock Cycle 13867:
$t2 -> 1, 
Completed 13/22

Clock Cycle 13868:
$t2 -> 1, 
Completed 14/22

Clock Cycle 13869:
$t2 -> 1, 
Completed 15/22

Clock Cycle 13870:
$t2 -> 1, 
Completed 16/22

Clock Cycle 13871:
$t2 -> 1, 
Completed 17/22

Clock Cycle 13872:
$t2 -> 1, 
Completed 18/22

Clock Cycle 13873:
$t2 -> 1, 
Completed 19/22

Clock Cycle 13874:
$t2 -> 1, 
Completed 20/22

Clock Cycle 13875:
$t2 -> 1, 
Completed 21/22

Clock Cycle 13876:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 1244 1708 on Line 1777

Clock Cycle 13877:
$t2 -> 1, 
Started lw 1664 $t2 on Line 1778
Completed 1/2

Clock Cycle 13878:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1664 $t2 on Line 1778

Clock Cycle 13879:
addi
addi$t2,$t2,3808
$t2 = 3808

Clock Cycle 13880:
lw
DRAM Request(Read) Issued for lw 3496 $t4 on Line 1780

Clock Cycle 13881:
$t4 -> 1, 
Started lw 3496 $t4 on Line 1780
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 596 0 on Line 1781

Clock Cycle 13882:
$t4 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 800 $t2 on Line 1782

Clock Cycle 13883:
$t2 -> 1, $t4 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 1928 $t1 on Line 1783

Clock Cycle 13884:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 13885:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 13886:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 13887:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 13888:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 13889:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 13890:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1244 = 1708

Clock Cycle 13891:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 13892:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 13893:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 13894:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 13895:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 13896:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 13897:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 13898:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 13899:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 13900:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 13901:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 13902:
$t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3496 $t4 on Line 1780

Clock Cycle 13903:
$t1 -> 1, $t2 -> 1, 
Started sw 596 0 on Line 1781
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 13904:
$t1 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 13905:
$t1 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 13906:
$t1 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 13907:
$t1 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 13908:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 13909:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 13910:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 13911:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 13912:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 13913:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 13914:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 596 0 on Line 1781

Clock Cycle 13915:
$t1 -> 1, $t2 -> 1, 
Started lw 800 $t2 on Line 1782
Completed 1/2

Clock Cycle 13916:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 800 $t2 on Line 1782

Clock Cycle 13917:
$t1 -> 1, 
Started lw 1928 $t1 on Line 1783
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t2,1636
$t2 = 1636

Clock Cycle 13918:
$t1 -> 1, 
Completed 2/22
addi
addi$t0,$t3,728
$t0 = 2436

Clock Cycle 13919:
$t1 -> 1, 
Completed 3/22

Clock Cycle 13920:
$t1 -> 1, 
Completed 4/22

Clock Cycle 13921:
$t1 -> 1, 
Completed 5/22

Clock Cycle 13922:
$t1 -> 1, 
Completed 6/22

Clock Cycle 13923:
$t1 -> 1, 
Completed 7/22

Clock Cycle 13924:
$t1 -> 1, 
Completed 8/22

Clock Cycle 13925:
$t1 -> 1, 
Completed 9/22

Clock Cycle 13926:
$t1 -> 1, 
Completed 10/22

Clock Cycle 13927:
$t1 -> 1, 
Completed 11/22

Clock Cycle 13928:
$t1 -> 1, 
Completed 12/22

Clock Cycle 13929:
$t1 -> 1, 
Completed 13/22

Clock Cycle 13930:
$t1 -> 1, 
Completed 14/22

Clock Cycle 13931:
$t1 -> 1, 
Completed 15/22

Clock Cycle 13932:
$t1 -> 1, 
Completed 16/22

Clock Cycle 13933:
$t1 -> 1, 
Completed 17/22

Clock Cycle 13934:
$t1 -> 1, 
Completed 18/22

Clock Cycle 13935:
$t1 -> 1, 
Completed 19/22

Clock Cycle 13936:
$t1 -> 1, 
Completed 20/22

Clock Cycle 13937:
$t1 -> 1, 
Completed 21/22

Clock Cycle 13938:
$t1 -> 1, 
Completed 22/22
$t1 = 8656
Finished Instruction lw 1928 $t1 on Line 1783

Clock Cycle 13939:
sw
DRAM Request(Write) Issued for sw 1016 8656 on Line 1786

Clock Cycle 13940:

Started sw 1016 8656 on Line 1786
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2960 1636 on Line 1787

Clock Cycle 13941:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2396 1636 on Line 1788

Clock Cycle 13942:

Completed 3/12
addi
addi$t4,$t0,2104
$t4 = 4540

Clock Cycle 13943:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 3468 1708 on Line 1790

Clock Cycle 13944:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 3048 $t0 on Line 1791

Clock Cycle 13945:
$t0 -> 1, 
Completed 6/12
lw
DRAM Request(Read) Issued for lw 776 $t2 on Line 1792

Clock Cycle 13946:
$t0 -> 1, $t2 -> 1, 
Completed 7/12
addi
addi$t3,$t3,3448
$t3 = 5156

Clock Cycle 13947:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 13948:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 13949:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 13950:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 13951:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 1016 8656 on Line 1786

Clock Cycle 13952:
$t0 -> 1, $t2 -> 1, 
Started lw 776 $t2 on Line 1792
Completed 1/2

Clock Cycle 13953:
$t0 -> 1, $t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 776 $t2 on Line 1792

Clock Cycle 13954:
$t0 -> 1, 
Started sw 2960 1636 on Line 1787
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13955:
$t0 -> 1, 
Completed 2/22

Clock Cycle 13956:
$t0 -> 1, 
Completed 3/22

Clock Cycle 13957:
$t0 -> 1, 
Completed 4/22

Clock Cycle 13958:
$t0 -> 1, 
Completed 5/22

Clock Cycle 13959:
$t0 -> 1, 
Completed 6/22

Clock Cycle 13960:
$t0 -> 1, 
Completed 7/22

Clock Cycle 13961:
$t0 -> 1, 
Completed 8/22

Clock Cycle 13962:
$t0 -> 1, 
Completed 9/22

Clock Cycle 13963:
$t0 -> 1, 
Completed 10/22
Memory at 1016 = 8656

Clock Cycle 13964:
$t0 -> 1, 
Completed 11/22

Clock Cycle 13965:
$t0 -> 1, 
Completed 12/22

Clock Cycle 13966:
$t0 -> 1, 
Completed 13/22

Clock Cycle 13967:
$t0 -> 1, 
Completed 14/22

Clock Cycle 13968:
$t0 -> 1, 
Completed 15/22

Clock Cycle 13969:
$t0 -> 1, 
Completed 16/22

Clock Cycle 13970:
$t0 -> 1, 
Completed 17/22

Clock Cycle 13971:
$t0 -> 1, 
Completed 18/22

Clock Cycle 13972:
$t0 -> 1, 
Completed 19/22

Clock Cycle 13973:
$t0 -> 1, 
Completed 20/22

Clock Cycle 13974:
$t0 -> 1, 
Completed 21/22

Clock Cycle 13975:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2960 1636 on Line 1787

Clock Cycle 13976:
$t0 -> 1, 
Started sw 2396 1636 on Line 1788
Completed 1/2

Clock Cycle 13977:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2396 1636 on Line 1788

Clock Cycle 13978:
$t0 -> 1, 
Started lw 3048 $t0 on Line 1791
Completed 1/2

Clock Cycle 13979:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3048 $t0 on Line 1791

Clock Cycle 13980:

Started sw 3468 1708 on Line 1790
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1900 0 on Line 1794

Clock Cycle 13981:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 828 $t0 on Line 1795

Clock Cycle 13982:
$t0 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 1520 $t4 on Line 1796

Clock Cycle 13983:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 13984:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 13985:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 13986:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 13987:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 13988:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 13989:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2396 = 1636
Memory at 2960 = 1636

Clock Cycle 13990:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 13991:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 13992:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 13993:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 13994:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 13995:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 13996:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 13997:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 13998:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 13999:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14000:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14001:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3468 1708 on Line 1790

Clock Cycle 14002:
$t0 -> 1, $t4 -> 1, 
Started sw 1900 0 on Line 1794
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 14003:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 14004:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 14005:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 14006:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 14007:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 14008:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 14009:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 14010:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 14011:
$t0 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3468 = 1708

Clock Cycle 14012:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 14013:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 14014:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 14015:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 14016:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 14017:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 14018:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 14019:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 14020:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 14021:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14022:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14023:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1900 0 on Line 1794

Clock Cycle 14024:
$t0 -> 1, $t4 -> 1, 
Started lw 1520 $t4 on Line 1796
Completed 1/2

Clock Cycle 14025:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1520 $t4 on Line 1796

Clock Cycle 14026:
$t0 -> 1, 
Started lw 828 $t0 on Line 1795
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3952 $t4 on Line 1797

Clock Cycle 14027:
$t0 -> 1, $t4 -> 1, 
Completed 2/22
addi
addi$t2,$t3,3216
$t2 = 8372

Clock Cycle 14028:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 14029:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 14030:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 14031:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 14032:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 14033:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 14034:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 14035:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 14036:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 14037:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 14038:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 14039:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 14040:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 14041:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 14042:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 14043:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 14044:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 14045:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14046:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14047:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 828 $t0 on Line 1795

Clock Cycle 14048:
$t4 -> 1, 
Started lw 3952 $t4 on Line 1797
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t0,$t2,3916
$t0 = 12288

Clock Cycle 14049:
$t4 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1740 12288 on Line 1800

Clock Cycle 14050:
$t4 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 844 $t2 on Line 1801

Clock Cycle 14051:
$t2 -> 1, $t4 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 552 12288 on Line 1802

Clock Cycle 14052:
$t2 -> 1, $t4 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 3988 $t3 on Line 1803

Clock Cycle 14053:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 14054:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 14055:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 14056:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 14057:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 14058:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 14059:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3952 $t4 on Line 1797

Clock Cycle 14060:
$t2 -> 1, $t3 -> 1, 
Started lw 3988 $t3 on Line 1803
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2260 $t4 on Line 1804

Clock Cycle 14061:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 3424
Finished Instruction lw 3988 $t3 on Line 1803

Clock Cycle 14062:
$t2 -> 1, $t4 -> 1, 
Started sw 1740 12288 on Line 1800
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 14063:
$t2 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 14064:
$t2 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 14065:
$t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 14066:
$t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 14067:
$t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 14068:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 14069:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 14070:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 14071:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 14072:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 14073:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1740 12288 on Line 1800

Clock Cycle 14074:
$t2 -> 1, $t4 -> 1, 
Started lw 844 $t2 on Line 1801
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 14075:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 14076:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 14077:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 14078:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 14079:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 14080:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 14081:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 14082:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 14083:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1740 = 12288

Clock Cycle 14084:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 14085:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 14086:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 14087:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 14088:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 14089:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 14090:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 14091:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 14092:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 14093:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14094:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14095:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 844 $t2 on Line 1801

Clock Cycle 14096:
$t4 -> 1, 
Started sw 552 12288 on Line 1802
Completed 1/2

Clock Cycle 14097:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 552 12288 on Line 1802

Clock Cycle 14098:
$t4 -> 1, 
Started lw 2260 $t4 on Line 1804
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 14099:
$t4 -> 1, 
Completed 2/22

Clock Cycle 14100:
$t4 -> 1, 
Completed 3/22

Clock Cycle 14101:
$t4 -> 1, 
Completed 4/22

Clock Cycle 14102:
$t4 -> 1, 
Completed 5/22

Clock Cycle 14103:
$t4 -> 1, 
Completed 6/22

Clock Cycle 14104:
$t4 -> 1, 
Completed 7/22

Clock Cycle 14105:
$t4 -> 1, 
Completed 8/22

Clock Cycle 14106:
$t4 -> 1, 
Completed 9/22

Clock Cycle 14107:
$t4 -> 1, 
Completed 10/22
Memory at 552 = 12288

Clock Cycle 14108:
$t4 -> 1, 
Completed 11/22

Clock Cycle 14109:
$t4 -> 1, 
Completed 12/22

Clock Cycle 14110:
$t4 -> 1, 
Completed 13/22

Clock Cycle 14111:
$t4 -> 1, 
Completed 14/22

Clock Cycle 14112:
$t4 -> 1, 
Completed 15/22

Clock Cycle 14113:
$t4 -> 1, 
Completed 16/22

Clock Cycle 14114:
$t4 -> 1, 
Completed 17/22

Clock Cycle 14115:
$t4 -> 1, 
Completed 18/22

Clock Cycle 14116:
$t4 -> 1, 
Completed 19/22

Clock Cycle 14117:
$t4 -> 1, 
Completed 20/22

Clock Cycle 14118:
$t4 -> 1, 
Completed 21/22

Clock Cycle 14119:
$t4 -> 1, 
Completed 22/22
$t4 = 2836
Finished Instruction lw 2260 $t4 on Line 1804

Clock Cycle 14120:
lw
DRAM Request(Read) Issued for lw 3044 $t4 on Line 1805

Clock Cycle 14121:
$t4 -> 1, 
Started lw 3044 $t4 on Line 1805
Completed 1/2
sw
DRAM Request(Write) Issued for sw 732 12288 on Line 1806

Clock Cycle 14122:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3044 $t4 on Line 1805
addi
addi$t1,$t2,20
$t1 = 20

Clock Cycle 14123:

Started sw 732 12288 on Line 1806
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2856 12288 on Line 1808

Clock Cycle 14124:

Completed 2/12
addi
addi$t1,$t4,776
$t1 = 776

Clock Cycle 14125:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 3304 0 on Line 1810

Clock Cycle 14126:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 3844 $t4 on Line 1811

Clock Cycle 14127:
$t4 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 3568 0 on Line 1812

Clock Cycle 14128:
$t4 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 704 776 on Line 1813

Clock Cycle 14129:
$t4 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 0 3424 on Line 1814

Clock Cycle 14130:
$t4 -> 1, 
Completed 8/12
lw
DRAM Request(Read) Issued for lw 3516 $t2 on Line 1815

Clock Cycle 14131:
$t2 -> 1, $t4 -> 1, 
Completed 9/12
sw
DRAM Request(Write) Issued for sw 2524 776 on Line 1816

Clock Cycle 14132:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 14133:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 14134:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 732 12288 on Line 1806

Clock Cycle 14135:
$t2 -> 1, $t4 -> 1, 
Started sw 704 776 on Line 1813
Completed 1/2

Clock Cycle 14136:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 704 776 on Line 1813

Clock Cycle 14137:
$t2 -> 1, $t4 -> 1, 
Started sw 0 3424 on Line 1814
Completed 1/2

Clock Cycle 14138:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 0 3424 on Line 1814

Clock Cycle 14139:
$t2 -> 1, $t4 -> 1, 
Started sw 2856 12288 on Line 1808
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 14140:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 14141:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 14142:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 14143:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 14144:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 14145:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 14146:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 14147:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 14148:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 0 = 3424
Memory at 704 = 776
Memory at 732 = 12288

Clock Cycle 14149:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 14150:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 14151:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 14152:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 14153:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 14154:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 14155:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 14156:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 14157:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 14158:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14159:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14160:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2856 12288 on Line 1808

Clock Cycle 14161:
$t2 -> 1, $t4 -> 1, 
Started sw 2524 776 on Line 1816
Completed 1/2

Clock Cycle 14162:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2524 776 on Line 1816

Clock Cycle 14163:
$t2 -> 1, $t4 -> 1, 
Started sw 3304 0 on Line 1810
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14164:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 14165:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 14166:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 14167:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 14168:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 14169:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 14170:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 14171:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 14172:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2524 = 776
Memory at 2856 = 12288

Clock Cycle 14173:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 14174:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 14175:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 14176:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 14177:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 14178:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 14179:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 14180:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 14181:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 14182:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14183:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14184:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3304 0 on Line 1810

Clock Cycle 14185:
$t2 -> 1, $t4 -> 1, 
Started lw 3844 $t4 on Line 1811
Completed 1/2

Clock Cycle 14186:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3844 $t4 on Line 1811

Clock Cycle 14187:
$t2 -> 1, 
Started sw 3568 0 on Line 1812
Completed 1/2

Clock Cycle 14188:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3568 0 on Line 1812

Clock Cycle 14189:
$t2 -> 1, 
Started lw 3516 $t2 on Line 1815
Completed 1/2

Clock Cycle 14190:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3516 $t2 on Line 1815

Clock Cycle 14191:
addi
addi$t2,$t1,3040
$t2 = 3816

Clock Cycle 14192:
lw
DRAM Request(Read) Issued for lw 3264 $t2 on Line 1818

Clock Cycle 14193:
$t2 -> 1, 
Started lw 3264 $t2 on Line 1818
Completed 1/2

Clock Cycle 14194:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3264 $t2 on Line 1818

Clock Cycle 14195:
addi
addi$t0,$t2,1516
$t0 = 1516

Clock Cycle 14196:
addi
addi$t3,$t4,280
$t3 = 280

Clock Cycle 14197:
lw
DRAM Request(Read) Issued for lw 1248 $t1 on Line 1821

Clock Cycle 14198:
$t1 -> 1, 
Started lw 1248 $t1 on Line 1821
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1592 0 on Line 1822

Clock Cycle 14199:
$t1 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 1876 0 on Line 1823

Clock Cycle 14200:
$t1 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 2860 0 on Line 1824

Clock Cycle 14201:
$t1 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 2132 $t0 on Line 1825

Clock Cycle 14202:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 14203:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 14204:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 14205:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 14206:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 14207:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 3304 = 0
Memory at 3568 = 0

Clock Cycle 14208:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 14209:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 14210:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 14211:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 14212:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 14213:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 14214:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 14215:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 14216:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 14217:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 14218:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 14219:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t1 = 2480
Finished Instruction lw 1248 $t1 on Line 1821

Clock Cycle 14220:
$t0 -> 1, 
Started sw 1592 0 on Line 1822
Completed 1/2
addi
addi$t1,$t2,1280
$t1 = 1280

Clock Cycle 14221:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1592 0 on Line 1822
addi
addi$t4,$t2,2436
$t4 = 2436

Clock Cycle 14222:
$t0 -> 1, 
Started sw 1876 0 on Line 1823
Completed 1/2
addi
addi$t2,$t2,2020
$t2 = 2020

Clock Cycle 14223:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1876 0 on Line 1823
sw
DRAM Request(Write) Issued for sw 3240 2020 on Line 1829

Clock Cycle 14224:
$t0 -> 1, 
Started sw 2860 0 on Line 1824
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 14225:
$t0 -> 1, 
Completed 2/22

Clock Cycle 14226:
$t0 -> 1, 
Completed 3/22

Clock Cycle 14227:
$t0 -> 1, 
Completed 4/22

Clock Cycle 14228:
$t0 -> 1, 
Completed 5/22

Clock Cycle 14229:
$t0 -> 1, 
Completed 6/22

Clock Cycle 14230:
$t0 -> 1, 
Completed 7/22

Clock Cycle 14231:
$t0 -> 1, 
Completed 8/22

Clock Cycle 14232:
$t0 -> 1, 
Completed 9/22

Clock Cycle 14233:
$t0 -> 1, 
Completed 10/22
Memory at 1876 = 0

Clock Cycle 14234:
$t0 -> 1, 
Completed 11/22

Clock Cycle 14235:
$t0 -> 1, 
Completed 12/22

Clock Cycle 14236:
$t0 -> 1, 
Completed 13/22

Clock Cycle 14237:
$t0 -> 1, 
Completed 14/22

Clock Cycle 14238:
$t0 -> 1, 
Completed 15/22

Clock Cycle 14239:
$t0 -> 1, 
Completed 16/22

Clock Cycle 14240:
$t0 -> 1, 
Completed 17/22

Clock Cycle 14241:
$t0 -> 1, 
Completed 18/22

Clock Cycle 14242:
$t0 -> 1, 
Completed 19/22

Clock Cycle 14243:
$t0 -> 1, 
Completed 20/22

Clock Cycle 14244:
$t0 -> 1, 
Completed 21/22

Clock Cycle 14245:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2860 0 on Line 1824

Clock Cycle 14246:
$t0 -> 1, 
Started lw 2132 $t0 on Line 1825
Completed 1/2

Clock Cycle 14247:
$t0 -> 1, 
Completed 2/2
$t0 = 26740
Finished Instruction lw 2132 $t0 on Line 1825

Clock Cycle 14248:

Started sw 3240 2020 on Line 1829
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2212 26740 on Line 1830

Clock Cycle 14249:

Completed 2/22
addi
addi$t0,$t3,920
$t0 = 1200

Clock Cycle 14250:

Completed 3/22
addi
addi$t2,$t1,1136
$t2 = 2416

Clock Cycle 14251:

Completed 4/22
addi
addi$t1,$t3,1452
$t1 = 1732

Clock Cycle 14252:

Completed 5/22
addi
addi$t0,$t3,1352
$t0 = 1632

Clock Cycle 14253:

Completed 6/22
addi
addi$t0,$t0,1584
$t0 = 3216

Clock Cycle 14254:

Completed 7/22
addi
addi$t2,$t0,2448
$t2 = 5664

Clock Cycle 14255:

Completed 8/22
sw
DRAM Request(Write) Issued for sw 2268 2436 on Line 1837

Clock Cycle 14256:

Completed 9/22
lw
DRAM Request(Read) Issued for lw 1708 $t2 on Line 1838

Clock Cycle 14257:
$t2 -> 1, 
Completed 10/22
lw
DRAM Request(Read) Issued for lw 3196 $t0 on Line 1839

Clock Cycle 14258:
$t0 -> 1, $t2 -> 1, 
Completed 11/22
lw
DRAM Request(Read) Issued for lw 1356 $t4 on Line 1840

Clock Cycle 14259:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 14260:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 14261:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 14262:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 14263:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 14264:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 14265:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 14266:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 14267:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14268:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14269:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3240 2020 on Line 1829

Clock Cycle 14270:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 3196 $t0 on Line 1839
Completed 1/2

Clock Cycle 14271:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3196 $t0 on Line 1839

Clock Cycle 14272:
$t2 -> 1, $t4 -> 1, 
Started sw 2212 26740 on Line 1830
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t1,$t0,420
$t1 = 420

Clock Cycle 14273:
$t2 -> 1, $t4 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 572 420 on Line 1842

Clock Cycle 14274:
$t2 -> 1, $t4 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 2284 $t3 on Line 1843

Clock Cycle 14275:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22
addi
addi$t0,$t0,1960
$t0 = 1960

Clock Cycle 14276:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 14277:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 14278:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 14279:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 14280:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 14281:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3240 = 2020

Clock Cycle 14282:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 14283:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 14284:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 14285:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 14286:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 14287:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 14288:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 14289:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 14290:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 14291:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14292:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14293:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2212 26740 on Line 1830

Clock Cycle 14294:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 2268 2436 on Line 1837
Completed 1/2

Clock Cycle 14295:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2268 2436 on Line 1837

Clock Cycle 14296:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 2284 $t3 on Line 1843
Completed 1/2

Clock Cycle 14297:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2284 $t3 on Line 1843

Clock Cycle 14298:
$t2 -> 1, $t4 -> 1, 
Started lw 1708 $t2 on Line 1838
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 14299:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 14300:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 14301:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 14302:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 14303:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 14304:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 14305:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 14306:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 14307:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2212 = 26740
Memory at 2268 = 2436

Clock Cycle 14308:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 14309:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 14310:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 14311:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 14312:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 14313:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 14314:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 14315:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 14316:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 14317:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14318:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14319:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1708 $t2 on Line 1838

Clock Cycle 14320:
$t4 -> 1, 
Started lw 1356 $t4 on Line 1840
Completed 1/2

Clock Cycle 14321:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1356 $t4 on Line 1840

Clock Cycle 14322:

Started sw 572 420 on Line 1842
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2580 0 on Line 1845

Clock Cycle 14323:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2496 1960 on Line 1846

Clock Cycle 14324:

Completed 3/12
addi
addi$t0,$t0,3280
$t0 = 5240

Clock Cycle 14325:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 1964 $t0 on Line 1848

Clock Cycle 14326:
$t0 -> 1, 
Completed 5/12
addi
addi$t1,$t4,2152
$t1 = 2152

Clock Cycle 14327:
$t0 -> 1, 
Completed 6/12

Clock Cycle 14328:
$t0 -> 1, 
Completed 7/12

Clock Cycle 14329:
$t0 -> 1, 
Completed 8/12

Clock Cycle 14330:
$t0 -> 1, 
Completed 9/12

Clock Cycle 14331:
$t0 -> 1, 
Completed 10/12

Clock Cycle 14332:
$t0 -> 1, 
Completed 11/12

Clock Cycle 14333:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 572 420 on Line 1842

Clock Cycle 14334:
$t0 -> 1, 
Started sw 2580 0 on Line 1845
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 14335:
$t0 -> 1, 
Completed 2/22

Clock Cycle 14336:
$t0 -> 1, 
Completed 3/22

Clock Cycle 14337:
$t0 -> 1, 
Completed 4/22

Clock Cycle 14338:
$t0 -> 1, 
Completed 5/22

Clock Cycle 14339:
$t0 -> 1, 
Completed 6/22

Clock Cycle 14340:
$t0 -> 1, 
Completed 7/22

Clock Cycle 14341:
$t0 -> 1, 
Completed 8/22

Clock Cycle 14342:
$t0 -> 1, 
Completed 9/22

Clock Cycle 14343:
$t0 -> 1, 
Completed 10/22
Memory at 572 = 420

Clock Cycle 14344:
$t0 -> 1, 
Completed 11/22

Clock Cycle 14345:
$t0 -> 1, 
Completed 12/22

Clock Cycle 14346:
$t0 -> 1, 
Completed 13/22

Clock Cycle 14347:
$t0 -> 1, 
Completed 14/22

Clock Cycle 14348:
$t0 -> 1, 
Completed 15/22

Clock Cycle 14349:
$t0 -> 1, 
Completed 16/22

Clock Cycle 14350:
$t0 -> 1, 
Completed 17/22

Clock Cycle 14351:
$t0 -> 1, 
Completed 18/22

Clock Cycle 14352:
$t0 -> 1, 
Completed 19/22

Clock Cycle 14353:
$t0 -> 1, 
Completed 20/22

Clock Cycle 14354:
$t0 -> 1, 
Completed 21/22

Clock Cycle 14355:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2580 0 on Line 1845

Clock Cycle 14356:
$t0 -> 1, 
Started sw 2496 1960 on Line 1846
Completed 1/2

Clock Cycle 14357:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 2496 1960 on Line 1846

Clock Cycle 14358:
$t0 -> 1, 
Started lw 1964 $t0 on Line 1848
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 14359:
$t0 -> 1, 
Completed 2/22

Clock Cycle 14360:
$t0 -> 1, 
Completed 3/22

Clock Cycle 14361:
$t0 -> 1, 
Completed 4/22

Clock Cycle 14362:
$t0 -> 1, 
Completed 5/22

Clock Cycle 14363:
$t0 -> 1, 
Completed 6/22

Clock Cycle 14364:
$t0 -> 1, 
Completed 7/22

Clock Cycle 14365:
$t0 -> 1, 
Completed 8/22

Clock Cycle 14366:
$t0 -> 1, 
Completed 9/22

Clock Cycle 14367:
$t0 -> 1, 
Completed 10/22
Memory at 2496 = 1960

Clock Cycle 14368:
$t0 -> 1, 
Completed 11/22

Clock Cycle 14369:
$t0 -> 1, 
Completed 12/22

Clock Cycle 14370:
$t0 -> 1, 
Completed 13/22

Clock Cycle 14371:
$t0 -> 1, 
Completed 14/22

Clock Cycle 14372:
$t0 -> 1, 
Completed 15/22

Clock Cycle 14373:
$t0 -> 1, 
Completed 16/22

Clock Cycle 14374:
$t0 -> 1, 
Completed 17/22

Clock Cycle 14375:
$t0 -> 1, 
Completed 18/22

Clock Cycle 14376:
$t0 -> 1, 
Completed 19/22

Clock Cycle 14377:
$t0 -> 1, 
Completed 20/22

Clock Cycle 14378:
$t0 -> 1, 
Completed 21/22

Clock Cycle 14379:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1964 $t0 on Line 1848

Clock Cycle 14380:
sw
DRAM Request(Write) Issued for sw 604 0 on Line 1850

Clock Cycle 14381:

Started sw 604 0 on Line 1850
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t1,$t2,2688
$t1 = 2688

Clock Cycle 14382:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 756 $t0 on Line 1852

Clock Cycle 14383:
$t0 -> 1, 
Completed 3/12
addi
addi$t3,$t4,3000
$t3 = 3000

Clock Cycle 14384:
$t0 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 624 2688 on Line 1854

Clock Cycle 14385:
$t0 -> 1, 
Completed 5/12

Clock Cycle 14386:
$t0 -> 1, 
Completed 6/12

Clock Cycle 14387:
$t0 -> 1, 
Completed 7/12

Clock Cycle 14388:
$t0 -> 1, 
Completed 8/12

Clock Cycle 14389:
$t0 -> 1, 
Completed 9/12

Clock Cycle 14390:
$t0 -> 1, 
Completed 10/12

Clock Cycle 14391:
$t0 -> 1, 
Completed 11/12

Clock Cycle 14392:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 604 0 on Line 1850

Clock Cycle 14393:
$t0 -> 1, 
Started lw 756 $t0 on Line 1852
Completed 1/2

Clock Cycle 14394:
$t0 -> 1, 
Completed 2/2
$t0 = 6564
Finished Instruction lw 756 $t0 on Line 1852

Clock Cycle 14395:

Started sw 624 2688 on Line 1854
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1792 $t0 on Line 1855

Clock Cycle 14396:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 624 2688 on Line 1854

Clock Cycle 14397:
$t0 -> 1, 
Started lw 1792 $t0 on Line 1855
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 14398:
$t0 -> 1, 
Completed 2/22

Clock Cycle 14399:
$t0 -> 1, 
Completed 3/22

Clock Cycle 14400:
$t0 -> 1, 
Completed 4/22

Clock Cycle 14401:
$t0 -> 1, 
Completed 5/22

Clock Cycle 14402:
$t0 -> 1, 
Completed 6/22

Clock Cycle 14403:
$t0 -> 1, 
Completed 7/22

Clock Cycle 14404:
$t0 -> 1, 
Completed 8/22

Clock Cycle 14405:
$t0 -> 1, 
Completed 9/22

Clock Cycle 14406:
$t0 -> 1, 
Completed 10/22
Memory at 604 = 0
Memory at 624 = 2688

Clock Cycle 14407:
$t0 -> 1, 
Completed 11/22

Clock Cycle 14408:
$t0 -> 1, 
Completed 12/22

Clock Cycle 14409:
$t0 -> 1, 
Completed 13/22

Clock Cycle 14410:
$t0 -> 1, 
Completed 14/22

Clock Cycle 14411:
$t0 -> 1, 
Completed 15/22

Clock Cycle 14412:
$t0 -> 1, 
Completed 16/22

Clock Cycle 14413:
$t0 -> 1, 
Completed 17/22

Clock Cycle 14414:
$t0 -> 1, 
Completed 18/22

Clock Cycle 14415:
$t0 -> 1, 
Completed 19/22

Clock Cycle 14416:
$t0 -> 1, 
Completed 20/22

Clock Cycle 14417:
$t0 -> 1, 
Completed 21/22

Clock Cycle 14418:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 1792 $t0 on Line 1855

Clock Cycle 14419:
lw
DRAM Request(Read) Issued for lw 3740 $t0 on Line 1856

Clock Cycle 14420:
$t0 -> 1, 
Started lw 3740 $t0 on Line 1856
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 14421:
$t0 -> 1, 
Completed 2/12

Clock Cycle 14422:
$t0 -> 1, 
Completed 3/12

Clock Cycle 14423:
$t0 -> 1, 
Completed 4/12

Clock Cycle 14424:
$t0 -> 1, 
Completed 5/12

Clock Cycle 14425:
$t0 -> 1, 
Completed 6/12

Clock Cycle 14426:
$t0 -> 1, 
Completed 7/12

Clock Cycle 14427:
$t0 -> 1, 
Completed 8/12

Clock Cycle 14428:
$t0 -> 1, 
Completed 9/12

Clock Cycle 14429:
$t0 -> 1, 
Completed 10/12

Clock Cycle 14430:
$t0 -> 1, 
Completed 11/12

Clock Cycle 14431:
$t0 -> 1, 
Completed 12/12
$t0 = 1780
Finished Instruction lw 3740 $t0 on Line 1856

Clock Cycle 14432:
addi
addi$t0,$t0,1848
$t0 = 3628

Clock Cycle 14433:
sw
DRAM Request(Write) Issued for sw 720 3000 on Line 1858

Clock Cycle 14434:

Started sw 720 3000 on Line 1858
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t2,$t0,2444
$t2 = 6072

Clock Cycle 14435:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 848 $t2 on Line 1860

Clock Cycle 14436:
$t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 12 2688 on Line 1861

Clock Cycle 14437:
$t2 -> 1, 
Completed 4/12

Clock Cycle 14438:
$t2 -> 1, 
Completed 5/12

Clock Cycle 14439:
$t2 -> 1, 
Completed 6/12

Clock Cycle 14440:
$t2 -> 1, 
Completed 7/12

Clock Cycle 14441:
$t2 -> 1, 
Completed 8/12

Clock Cycle 14442:
$t2 -> 1, 
Completed 9/12

Clock Cycle 14443:
$t2 -> 1, 
Completed 10/12

Clock Cycle 14444:
$t2 -> 1, 
Completed 11/12

Clock Cycle 14445:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 720 3000 on Line 1858

Clock Cycle 14446:
$t2 -> 1, 
Started lw 848 $t2 on Line 1860
Completed 1/2

Clock Cycle 14447:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 848 $t2 on Line 1860

Clock Cycle 14448:

Started sw 12 2688 on Line 1861
Completed 1/2
sw
DRAM Request(Write) Issued for sw 2512 0 on Line 1862

Clock Cycle 14449:

Completed 2/2
Finished Instruction sw 12 2688 on Line 1861
lw
DRAM Request(Read) Issued for lw 3384 $t0 on Line 1863

Clock Cycle 14450:
$t0 -> 1, 
Started sw 2512 0 on Line 1862
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 1424 $t4 on Line 1864

Clock Cycle 14451:
$t0 -> 1, $t4 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 4 $t3 on Line 1865

Clock Cycle 14452:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 14453:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 14454:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 14455:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 14456:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 14457:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 14458:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 14459:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 12 = 2688
Memory at 720 = 3000

Clock Cycle 14460:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 14461:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 14462:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 14463:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 14464:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 14465:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 14466:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 14467:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 14468:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 14469:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14470:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14471:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2512 0 on Line 1862

Clock Cycle 14472:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 3384 $t0 on Line 1863
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14473:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 14474:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 14475:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 14476:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 14477:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 14478:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 14479:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 14480:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 14481:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 14482:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 14483:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 14484:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 14485:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 14486:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 14487:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 14488:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 14489:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 14490:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 14491:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14492:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14493:
$t0 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 10888
Finished Instruction lw 3384 $t0 on Line 1863

Clock Cycle 14494:
$t3 -> 1, $t4 -> 1, 
Started lw 1424 $t4 on Line 1864
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1872 10888 on Line 1866

Clock Cycle 14495:
$t3 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 14496:
$t3 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 14497:
$t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 14498:
$t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 14499:
$t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 14500:
$t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 14501:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 14502:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 14503:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 14504:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 14505:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 2392
Finished Instruction lw 1424 $t4 on Line 1864

Clock Cycle 14506:
$t3 -> 1, 
Started sw 1872 10888 on Line 1866
Completed 1/2

Clock Cycle 14507:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1872 10888 on Line 1866

Clock Cycle 14508:
$t3 -> 1, 
Started lw 4 $t3 on Line 1865
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 14509:
$t3 -> 1, 
Completed 2/22

Clock Cycle 14510:
$t3 -> 1, 
Completed 3/22

Clock Cycle 14511:
$t3 -> 1, 
Completed 4/22

Clock Cycle 14512:
$t3 -> 1, 
Completed 5/22

Clock Cycle 14513:
$t3 -> 1, 
Completed 6/22

Clock Cycle 14514:
$t3 -> 1, 
Completed 7/22

Clock Cycle 14515:
$t3 -> 1, 
Completed 8/22

Clock Cycle 14516:
$t3 -> 1, 
Completed 9/22

Clock Cycle 14517:
$t3 -> 1, 
Completed 10/22
Memory at 1872 = 10888

Clock Cycle 14518:
$t3 -> 1, 
Completed 11/22

Clock Cycle 14519:
$t3 -> 1, 
Completed 12/22

Clock Cycle 14520:
$t3 -> 1, 
Completed 13/22

Clock Cycle 14521:
$t3 -> 1, 
Completed 14/22

Clock Cycle 14522:
$t3 -> 1, 
Completed 15/22

Clock Cycle 14523:
$t3 -> 1, 
Completed 16/22

Clock Cycle 14524:
$t3 -> 1, 
Completed 17/22

Clock Cycle 14525:
$t3 -> 1, 
Completed 18/22

Clock Cycle 14526:
$t3 -> 1, 
Completed 19/22

Clock Cycle 14527:
$t3 -> 1, 
Completed 20/22

Clock Cycle 14528:
$t3 -> 1, 
Completed 21/22

Clock Cycle 14529:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 4 $t3 on Line 1865

Clock Cycle 14530:
lw
DRAM Request(Read) Issued for lw 1184 $t3 on Line 1867

Clock Cycle 14531:
$t3 -> 1, 
Started lw 1184 $t3 on Line 1867
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 14532:
$t3 -> 1, 
Completed 2/12

Clock Cycle 14533:
$t3 -> 1, 
Completed 3/12

Clock Cycle 14534:
$t3 -> 1, 
Completed 4/12

Clock Cycle 14535:
$t3 -> 1, 
Completed 5/12

Clock Cycle 14536:
$t3 -> 1, 
Completed 6/12

Clock Cycle 14537:
$t3 -> 1, 
Completed 7/12

Clock Cycle 14538:
$t3 -> 1, 
Completed 8/12

Clock Cycle 14539:
$t3 -> 1, 
Completed 9/12

Clock Cycle 14540:
$t3 -> 1, 
Completed 10/12

Clock Cycle 14541:
$t3 -> 1, 
Completed 11/12

Clock Cycle 14542:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1184 $t3 on Line 1867

Clock Cycle 14543:
sw
DRAM Request(Write) Issued for sw 824 0 on Line 1868

Clock Cycle 14544:

Started sw 824 0 on Line 1868
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 2548 $t1 on Line 1869

Clock Cycle 14545:
$t1 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 2444 $t3 on Line 1870

Clock Cycle 14546:
$t1 -> 1, $t3 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 2000 0 on Line 1871

Clock Cycle 14547:
$t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 14548:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 14549:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 14550:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 14551:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 14552:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 14553:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 14554:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 14555:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 824 0 on Line 1868

Clock Cycle 14556:
$t1 -> 1, $t3 -> 1, 
Started lw 2548 $t1 on Line 1869
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 14557:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 14558:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 14559:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 14560:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 14561:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 14562:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 14563:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 14564:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 14565:
$t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 14566:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 14567:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 14568:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 14569:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 14570:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 14571:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 14572:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 14573:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 14574:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 14575:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 14576:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 14577:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2548 $t1 on Line 1869

Clock Cycle 14578:
$t3 -> 1, 
Started lw 2444 $t3 on Line 1870
Completed 1/2

Clock Cycle 14579:
$t3 -> 1, 
Completed 2/2
$t3 = 360
Finished Instruction lw 2444 $t3 on Line 1870

Clock Cycle 14580:

Started sw 2000 0 on Line 1871
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3848 $t3 on Line 1872

Clock Cycle 14581:
$t3 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 1728 $t2 on Line 1873

Clock Cycle 14582:
$t2 -> 1, $t3 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 644 0 on Line 1874

Clock Cycle 14583:
$t2 -> 1, $t3 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 3624 $t1 on Line 1875

Clock Cycle 14584:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 14585:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 14586:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 14587:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 14588:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 14589:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 14590:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 14591:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 2000 0 on Line 1871

Clock Cycle 14592:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 1728 $t2 on Line 1873
Completed 1/2

Clock Cycle 14593:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 1728 $t2 on Line 1873

Clock Cycle 14594:
$t1 -> 1, $t3 -> 1, 
Started lw 3848 $t3 on Line 1872
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1680 0 on Line 1876

Clock Cycle 14595:
$t1 -> 1, $t3 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 916 $t2 on Line 1877

Clock Cycle 14596:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 2588 $t0 on Line 1878

Clock Cycle 14597:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 2672 $t4 on Line 1879

Clock Cycle 14598:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 14599:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 14600:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 14601:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 14602:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 14603:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 14604:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 14605:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 14606:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 14607:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 14608:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 14609:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 14610:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 14611:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 14612:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 14613:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14614:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14615:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3848 $t3 on Line 1872

Clock Cycle 14616:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 3624 $t1 on Line 1875
Completed 1/2

Clock Cycle 14617:
$t0 -> 1, $t1 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3624 $t1 on Line 1875

Clock Cycle 14618:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started sw 644 0 on Line 1874
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 14619:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 14620:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 14621:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 14622:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 14623:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 14624:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 14625:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 14626:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 14627:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 14628:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 14629:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 644 0 on Line 1874

Clock Cycle 14630:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 916 $t2 on Line 1877
Completed 1/2

Clock Cycle 14631:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/2
$t2 = 31040
Finished Instruction lw 916 $t2 on Line 1877

Clock Cycle 14632:
$t0 -> 1, $t4 -> 1, 
Started sw 1680 0 on Line 1876
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 668 $t2 on Line 1880

Clock Cycle 14633:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 14634:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 14635:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 14636:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 14637:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 14638:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 14639:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 14640:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 14641:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 14642:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 14643:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 14644:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 14645:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 14646:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 14647:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 14648:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 14649:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 14650:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 14651:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14652:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14653:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 1680 0 on Line 1876

Clock Cycle 14654:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Started lw 2588 $t0 on Line 1878
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 14655:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 14656:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 14657:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 14658:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 14659:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 14660:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 14661:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 14662:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 14663:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1680 = 0

Clock Cycle 14664:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 14665:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 14666:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 14667:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 14668:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 14669:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 14670:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 14671:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 14672:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 14673:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 14674:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 14675:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 1032
Finished Instruction lw 2588 $t0 on Line 1878

Clock Cycle 14676:
$t2 -> 1, $t4 -> 1, 
Started lw 2672 $t4 on Line 1879
Completed 1/2

Clock Cycle 14677:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2672 $t4 on Line 1879

Clock Cycle 14678:
$t2 -> 1, 
Started lw 668 $t2 on Line 1880
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2556 0 on Line 1881

Clock Cycle 14679:
$t2 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 3972 $t0 on Line 1882

Clock Cycle 14680:
$t0 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 14681:
$t0 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 14682:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 14683:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 14684:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 14685:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 14686:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 14687:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 14688:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 14689:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 668 $t2 on Line 1880

Clock Cycle 14690:
$t0 -> 1, 
Started sw 2556 0 on Line 1881
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1984 $t2 on Line 1883

Clock Cycle 14691:
$t0 -> 1, $t2 -> 1, 
Completed 2/12

Clock Cycle 14692:
$t0 -> 1, $t2 -> 1, 
Completed 3/12

Clock Cycle 14693:
$t0 -> 1, $t2 -> 1, 
Completed 4/12

Clock Cycle 14694:
$t0 -> 1, $t2 -> 1, 
Completed 5/12

Clock Cycle 14695:
$t0 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 14696:
$t0 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 14697:
$t0 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 14698:
$t0 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 14699:
$t0 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 14700:
$t0 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 14701:
$t0 -> 1, $t2 -> 1, 
Completed 12/12
Finished Instruction sw 2556 0 on Line 1881

Clock Cycle 14702:
$t0 -> 1, $t2 -> 1, 
Started lw 3972 $t0 on Line 1882
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14703:
$t0 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 14704:
$t0 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 14705:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 14706:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 14707:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 14708:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 14709:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 14710:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 14711:
$t0 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 2556 = 0

Clock Cycle 14712:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 14713:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 14714:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 14715:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 14716:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 14717:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 14718:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 14719:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 14720:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 14721:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 14722:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 14723:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3972 $t0 on Line 1882

Clock Cycle 14724:
$t2 -> 1, 
Started lw 1984 $t2 on Line 1883
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 14725:
$t2 -> 1, 
Completed 2/12

Clock Cycle 14726:
$t2 -> 1, 
Completed 3/12

Clock Cycle 14727:
$t2 -> 1, 
Completed 4/12

Clock Cycle 14728:
$t2 -> 1, 
Completed 5/12

Clock Cycle 14729:
$t2 -> 1, 
Completed 6/12

Clock Cycle 14730:
$t2 -> 1, 
Completed 7/12

Clock Cycle 14731:
$t2 -> 1, 
Completed 8/12

Clock Cycle 14732:
$t2 -> 1, 
Completed 9/12

Clock Cycle 14733:
$t2 -> 1, 
Completed 10/12

Clock Cycle 14734:
$t2 -> 1, 
Completed 11/12

Clock Cycle 14735:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1984 $t2 on Line 1883

Clock Cycle 14736:
sw
DRAM Request(Write) Issued for sw 1720 0 on Line 1884

Clock Cycle 14737:

Started sw 1720 0 on Line 1884
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3500 $t0 on Line 1885

Clock Cycle 14738:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1720 0 on Line 1884
lw
DRAM Request(Read) Issued for lw 1756 $t2 on Line 1886

Clock Cycle 14739:
$t0 -> 1, $t2 -> 1, 
Started lw 3500 $t0 on Line 1885
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 3920 $t1 on Line 1887

Clock Cycle 14740:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 14741:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 14742:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 14743:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 14744:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 14745:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 14746:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 14747:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 14748:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 14749:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 14750:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 14751:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 14752:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 14753:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 14754:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 14755:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 14756:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 14757:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 14758:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 14759:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 14760:
$t0 -> 1, $t1 -> 1, $t2 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3500 $t0 on Line 1885

Clock Cycle 14761:
$t1 -> 1, $t2 -> 1, 
Started lw 3920 $t1 on Line 1887
Completed 1/2

Clock Cycle 14762:
$t1 -> 1, $t2 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3920 $t1 on Line 1887

Clock Cycle 14763:
$t2 -> 1, 
Started lw 1756 $t2 on Line 1886
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1852 0 on Line 1888

Clock Cycle 14764:
$t2 -> 1, 
Completed 2/12
addi
addi$t3,$t1,624
$t3 = 624

Clock Cycle 14765:
$t2 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 2972 624 on Line 1890

Clock Cycle 14766:
$t2 -> 1, 
Completed 4/12
addi
addi$t4,$t0,1848
$t4 = 1848

Clock Cycle 14767:
$t2 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 2340 $t1 on Line 1892

Clock Cycle 14768:
$t1 -> 1, $t2 -> 1, 
Completed 6/12

Clock Cycle 14769:
$t1 -> 1, $t2 -> 1, 
Completed 7/12

Clock Cycle 14770:
$t1 -> 1, $t2 -> 1, 
Completed 8/12

Clock Cycle 14771:
$t1 -> 1, $t2 -> 1, 
Completed 9/12

Clock Cycle 14772:
$t1 -> 1, $t2 -> 1, 
Completed 10/12

Clock Cycle 14773:
$t1 -> 1, $t2 -> 1, 
Completed 11/12

Clock Cycle 14774:
$t1 -> 1, $t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1756 $t2 on Line 1886

Clock Cycle 14775:
$t1 -> 1, 
Started sw 1852 0 on Line 1888
Completed 1/2
addi
addi$t2,$t2,476
$t2 = 476

Clock Cycle 14776:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 1852 0 on Line 1888
lw
DRAM Request(Read) Issued for lw 2348 $t3 on Line 1894

Clock Cycle 14777:
$t1 -> 1, $t3 -> 1, 
Started sw 2972 624 on Line 1890
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 988 $t0 on Line 1895

Clock Cycle 14778:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 14779:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 14780:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 14781:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 14782:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 14783:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 14784:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 14785:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 14786:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 14787:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 14788:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 14789:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 14790:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 14791:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 14792:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 14793:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 14794:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 14795:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 14796:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 14797:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 14798:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 2972 624 on Line 1890

Clock Cycle 14799:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Started lw 2340 $t1 on Line 1892
Completed 1/2

Clock Cycle 14800:
$t0 -> 1, $t1 -> 1, $t3 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2340 $t1 on Line 1892

Clock Cycle 14801:
$t0 -> 1, $t3 -> 1, 
Started lw 2348 $t3 on Line 1894
Completed 1/2

Clock Cycle 14802:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2348 $t3 on Line 1894

Clock Cycle 14803:
$t0 -> 1, 
Started lw 988 $t0 on Line 1895
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2192 0 on Line 1896

Clock Cycle 14804:
$t0 -> 1, 
Completed 2/22

Clock Cycle 14805:
$t0 -> 1, 
Completed 3/22

Clock Cycle 14806:
$t0 -> 1, 
Completed 4/22

Clock Cycle 14807:
$t0 -> 1, 
Completed 5/22

Clock Cycle 14808:
$t0 -> 1, 
Completed 6/22

Clock Cycle 14809:
$t0 -> 1, 
Completed 7/22

Clock Cycle 14810:
$t0 -> 1, 
Completed 8/22

Clock Cycle 14811:
$t0 -> 1, 
Completed 9/22

Clock Cycle 14812:
$t0 -> 1, 
Completed 10/22
Memory at 2972 = 624

Clock Cycle 14813:
$t0 -> 1, 
Completed 11/22

Clock Cycle 14814:
$t0 -> 1, 
Completed 12/22

Clock Cycle 14815:
$t0 -> 1, 
Completed 13/22

Clock Cycle 14816:
$t0 -> 1, 
Completed 14/22

Clock Cycle 14817:
$t0 -> 1, 
Completed 15/22

Clock Cycle 14818:
$t0 -> 1, 
Completed 16/22

Clock Cycle 14819:
$t0 -> 1, 
Completed 17/22

Clock Cycle 14820:
$t0 -> 1, 
Completed 18/22

Clock Cycle 14821:
$t0 -> 1, 
Completed 19/22

Clock Cycle 14822:
$t0 -> 1, 
Completed 20/22

Clock Cycle 14823:
$t0 -> 1, 
Completed 21/22

Clock Cycle 14824:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 988 $t0 on Line 1895

Clock Cycle 14825:

Started sw 2192 0 on Line 1896
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3400 0 on Line 1897

Clock Cycle 14826:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 3552 0 on Line 1898

Clock Cycle 14827:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 3616 0 on Line 1899

Clock Cycle 14828:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 3200 $t3 on Line 1900

Clock Cycle 14829:
$t3 -> 1, 
Completed 5/12
addi
addi$t4,$t2,252
$t4 = 728

Clock Cycle 14830:
$t3 -> 1, 
Completed 6/12
addi
addi$t2,$t1,1640
$t2 = 1640

Clock Cycle 14831:
$t3 -> 1, 
Completed 7/12

Clock Cycle 14832:
$t3 -> 1, 
Completed 8/12

Clock Cycle 14833:
$t3 -> 1, 
Completed 9/12

Clock Cycle 14834:
$t3 -> 1, 
Completed 10/12

Clock Cycle 14835:
$t3 -> 1, 
Completed 11/12

Clock Cycle 14836:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 2192 0 on Line 1896

Clock Cycle 14837:
$t3 -> 1, 
Started sw 3400 0 on Line 1897
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14838:
$t3 -> 1, 
Completed 2/22

Clock Cycle 14839:
$t3 -> 1, 
Completed 3/22

Clock Cycle 14840:
$t3 -> 1, 
Completed 4/22

Clock Cycle 14841:
$t3 -> 1, 
Completed 5/22

Clock Cycle 14842:
$t3 -> 1, 
Completed 6/22

Clock Cycle 14843:
$t3 -> 1, 
Completed 7/22

Clock Cycle 14844:
$t3 -> 1, 
Completed 8/22

Clock Cycle 14845:
$t3 -> 1, 
Completed 9/22

Clock Cycle 14846:
$t3 -> 1, 
Completed 10/22

Clock Cycle 14847:
$t3 -> 1, 
Completed 11/22

Clock Cycle 14848:
$t3 -> 1, 
Completed 12/22

Clock Cycle 14849:
$t3 -> 1, 
Completed 13/22

Clock Cycle 14850:
$t3 -> 1, 
Completed 14/22

Clock Cycle 14851:
$t3 -> 1, 
Completed 15/22

Clock Cycle 14852:
$t3 -> 1, 
Completed 16/22

Clock Cycle 14853:
$t3 -> 1, 
Completed 17/22

Clock Cycle 14854:
$t3 -> 1, 
Completed 18/22

Clock Cycle 14855:
$t3 -> 1, 
Completed 19/22

Clock Cycle 14856:
$t3 -> 1, 
Completed 20/22

Clock Cycle 14857:
$t3 -> 1, 
Completed 21/22

Clock Cycle 14858:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 3400 0 on Line 1897

Clock Cycle 14859:
$t3 -> 1, 
Started sw 3552 0 on Line 1898
Completed 1/2

Clock Cycle 14860:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3552 0 on Line 1898

Clock Cycle 14861:
$t3 -> 1, 
Started sw 3616 0 on Line 1899
Completed 1/2

Clock Cycle 14862:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3616 0 on Line 1899

Clock Cycle 14863:
$t3 -> 1, 
Started lw 3200 $t3 on Line 1900
Completed 1/2

Clock Cycle 14864:
$t3 -> 1, 
Completed 2/2
$t3 = 7888
Finished Instruction lw 3200 $t3 on Line 1900

Clock Cycle 14865:
lw
DRAM Request(Read) Issued for lw 1568 $t3 on Line 1903

Clock Cycle 14866:
$t3 -> 1, 
Started lw 1568 $t3 on Line 1903
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t2,$t2,248
$t2 = 1888

Clock Cycle 14867:
$t3 -> 1, 
Completed 2/22

Clock Cycle 14868:
$t3 -> 1, 
Completed 3/22

Clock Cycle 14869:
$t3 -> 1, 
Completed 4/22

Clock Cycle 14870:
$t3 -> 1, 
Completed 5/22

Clock Cycle 14871:
$t3 -> 1, 
Completed 6/22

Clock Cycle 14872:
$t3 -> 1, 
Completed 7/22

Clock Cycle 14873:
$t3 -> 1, 
Completed 8/22

Clock Cycle 14874:
$t3 -> 1, 
Completed 9/22

Clock Cycle 14875:
$t3 -> 1, 
Completed 10/22
Memory at 3400 = 0
Memory at 3552 = 0

Clock Cycle 14876:
$t3 -> 1, 
Completed 11/22

Clock Cycle 14877:
$t3 -> 1, 
Completed 12/22

Clock Cycle 14878:
$t3 -> 1, 
Completed 13/22

Clock Cycle 14879:
$t3 -> 1, 
Completed 14/22

Clock Cycle 14880:
$t3 -> 1, 
Completed 15/22

Clock Cycle 14881:
$t3 -> 1, 
Completed 16/22

Clock Cycle 14882:
$t3 -> 1, 
Completed 17/22

Clock Cycle 14883:
$t3 -> 1, 
Completed 18/22

Clock Cycle 14884:
$t3 -> 1, 
Completed 19/22

Clock Cycle 14885:
$t3 -> 1, 
Completed 20/22

Clock Cycle 14886:
$t3 -> 1, 
Completed 21/22

Clock Cycle 14887:
$t3 -> 1, 
Completed 22/22
$t3 = 340
Finished Instruction lw 1568 $t3 on Line 1903

Clock Cycle 14888:
addi
addi$t3,$t0,1444
$t3 = 1444

Clock Cycle 14889:
sw
DRAM Request(Write) Issued for sw 764 0 on Line 1906

Clock Cycle 14890:

Started sw 764 0 on Line 1906
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3480 $t3 on Line 1907

Clock Cycle 14891:
$t3 -> 1, 
Completed 2/12
addi
addi$t4,$t0,1396
$t4 = 1396

Clock Cycle 14892:
$t3 -> 1, 
Completed 3/12
addi
addi$t2,$t1,2708
$t2 = 2708

Clock Cycle 14893:
$t3 -> 1, 
Completed 4/12
addi
addi$t2,$t4,2116
$t2 = 3512

Clock Cycle 14894:
$t3 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 2016 $t1 on Line 1911

Clock Cycle 14895:
$t1 -> 1, $t3 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 3068 0 on Line 1912

Clock Cycle 14896:
$t1 -> 1, $t3 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 548 $t2 on Line 1913

Clock Cycle 14897:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 14898:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 14899:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 14900:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 14901:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 764 0 on Line 1906

Clock Cycle 14902:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Started lw 548 $t2 on Line 1913
Completed 1/2

Clock Cycle 14903:
$t1 -> 1, $t2 -> 1, $t3 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 548 $t2 on Line 1913

Clock Cycle 14904:
$t1 -> 1, $t3 -> 1, 
Started lw 3480 $t3 on Line 1907
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14905:
$t1 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 14906:
$t1 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 14907:
$t1 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 14908:
$t1 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 14909:
$t1 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 14910:
$t1 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 14911:
$t1 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 14912:
$t1 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 14913:
$t1 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 764 = 0

Clock Cycle 14914:
$t1 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 14915:
$t1 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 14916:
$t1 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 14917:
$t1 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 14918:
$t1 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 14919:
$t1 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 14920:
$t1 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 14921:
$t1 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 14922:
$t1 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 14923:
$t1 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 14924:
$t1 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 14925:
$t1 -> 1, $t3 -> 1, 
Completed 22/22
$t3 = 6544
Finished Instruction lw 3480 $t3 on Line 1907

Clock Cycle 14926:
$t1 -> 1, 
Started lw 2016 $t1 on Line 1911
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t4,$t3,3304
$t4 = 9848

Clock Cycle 14927:
$t1 -> 1, 
Completed 2/12

Clock Cycle 14928:
$t1 -> 1, 
Completed 3/12

Clock Cycle 14929:
$t1 -> 1, 
Completed 4/12

Clock Cycle 14930:
$t1 -> 1, 
Completed 5/12

Clock Cycle 14931:
$t1 -> 1, 
Completed 6/12

Clock Cycle 14932:
$t1 -> 1, 
Completed 7/12

Clock Cycle 14933:
$t1 -> 1, 
Completed 8/12

Clock Cycle 14934:
$t1 -> 1, 
Completed 9/12

Clock Cycle 14935:
$t1 -> 1, 
Completed 10/12

Clock Cycle 14936:
$t1 -> 1, 
Completed 11/12

Clock Cycle 14937:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2016 $t1 on Line 1911

Clock Cycle 14938:

Started sw 3068 0 on Line 1912
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3596 0 on Line 1915

Clock Cycle 14939:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 3936 $t4 on Line 1916

Clock Cycle 14940:
$t4 -> 1, 
Completed 3/12
sw
DRAM Request(Write) Issued for sw 1500 0 on Line 1917

Clock Cycle 14941:
$t4 -> 1, 
Completed 4/12
addi
addi$t1,$t2,2004
$t1 = 2004

Clock Cycle 14942:
$t4 -> 1, 
Completed 5/12
addi
addi$t2,$t1,900
$t2 = 2904

Clock Cycle 14943:
$t4 -> 1, 
Completed 6/12

Clock Cycle 14944:
$t4 -> 1, 
Completed 7/12

Clock Cycle 14945:
$t4 -> 1, 
Completed 8/12

Clock Cycle 14946:
$t4 -> 1, 
Completed 9/12

Clock Cycle 14947:
$t4 -> 1, 
Completed 10/12

Clock Cycle 14948:
$t4 -> 1, 
Completed 11/12

Clock Cycle 14949:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 3068 0 on Line 1912

Clock Cycle 14950:
$t4 -> 1, 
Started sw 3596 0 on Line 1915
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14951:
$t4 -> 1, 
Completed 2/22

Clock Cycle 14952:
$t4 -> 1, 
Completed 3/22

Clock Cycle 14953:
$t4 -> 1, 
Completed 4/22

Clock Cycle 14954:
$t4 -> 1, 
Completed 5/22

Clock Cycle 14955:
$t4 -> 1, 
Completed 6/22

Clock Cycle 14956:
$t4 -> 1, 
Completed 7/22

Clock Cycle 14957:
$t4 -> 1, 
Completed 8/22

Clock Cycle 14958:
$t4 -> 1, 
Completed 9/22

Clock Cycle 14959:
$t4 -> 1, 
Completed 10/22

Clock Cycle 14960:
$t4 -> 1, 
Completed 11/22

Clock Cycle 14961:
$t4 -> 1, 
Completed 12/22

Clock Cycle 14962:
$t4 -> 1, 
Completed 13/22

Clock Cycle 14963:
$t4 -> 1, 
Completed 14/22

Clock Cycle 14964:
$t4 -> 1, 
Completed 15/22

Clock Cycle 14965:
$t4 -> 1, 
Completed 16/22

Clock Cycle 14966:
$t4 -> 1, 
Completed 17/22

Clock Cycle 14967:
$t4 -> 1, 
Completed 18/22

Clock Cycle 14968:
$t4 -> 1, 
Completed 19/22

Clock Cycle 14969:
$t4 -> 1, 
Completed 20/22

Clock Cycle 14970:
$t4 -> 1, 
Completed 21/22

Clock Cycle 14971:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 3596 0 on Line 1915

Clock Cycle 14972:
$t4 -> 1, 
Started lw 3936 $t4 on Line 1916
Completed 1/2

Clock Cycle 14973:
$t4 -> 1, 
Completed 2/2
$t4 = 1176
Finished Instruction lw 3936 $t4 on Line 1916

Clock Cycle 14974:

Started sw 1500 0 on Line 1917
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1072 1176 on Line 1920

Clock Cycle 14975:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 1188 $t3 on Line 1921

Clock Cycle 14976:
$t3 -> 1, 
Completed 3/22

Clock Cycle 14977:
$t3 -> 1, 
Completed 4/22

Clock Cycle 14978:
$t3 -> 1, 
Completed 5/22

Clock Cycle 14979:
$t3 -> 1, 
Completed 6/22

Clock Cycle 14980:
$t3 -> 1, 
Completed 7/22

Clock Cycle 14981:
$t3 -> 1, 
Completed 8/22

Clock Cycle 14982:
$t3 -> 1, 
Completed 9/22

Clock Cycle 14983:
$t3 -> 1, 
Completed 10/22
Memory at 3596 = 0

Clock Cycle 14984:
$t3 -> 1, 
Completed 11/22

Clock Cycle 14985:
$t3 -> 1, 
Completed 12/22

Clock Cycle 14986:
$t3 -> 1, 
Completed 13/22

Clock Cycle 14987:
$t3 -> 1, 
Completed 14/22

Clock Cycle 14988:
$t3 -> 1, 
Completed 15/22

Clock Cycle 14989:
$t3 -> 1, 
Completed 16/22

Clock Cycle 14990:
$t3 -> 1, 
Completed 17/22

Clock Cycle 14991:
$t3 -> 1, 
Completed 18/22

Clock Cycle 14992:
$t3 -> 1, 
Completed 19/22

Clock Cycle 14993:
$t3 -> 1, 
Completed 20/22

Clock Cycle 14994:
$t3 -> 1, 
Completed 21/22

Clock Cycle 14995:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1500 0 on Line 1917

Clock Cycle 14996:
$t3 -> 1, 
Started sw 1072 1176 on Line 1920
Completed 1/2

Clock Cycle 14997:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 1072 1176 on Line 1920

Clock Cycle 14998:
$t3 -> 1, 
Started lw 1188 $t3 on Line 1921
Completed 1/2

Clock Cycle 14999:
$t3 -> 1, 
Completed 2/2
$t3 = 10184
Finished Instruction lw 1188 $t3 on Line 1921

Clock Cycle 15000:
addi
addi$t3,$t2,2872
$t3 = 5776

Clock Cycle 15001:
addi
addi$t2,$t4,1632
$t2 = 2808

Clock Cycle 15002:
lw
DRAM Request(Read) Issued for lw 2968 $t3 on Line 1924

Clock Cycle 15003:
$t3 -> 1, 
Started lw 2968 $t3 on Line 1924
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 15004:
$t3 -> 1, 
Completed 2/22

Clock Cycle 15005:
$t3 -> 1, 
Completed 3/22

Clock Cycle 15006:
$t3 -> 1, 
Completed 4/22

Clock Cycle 15007:
$t3 -> 1, 
Completed 5/22

Clock Cycle 15008:
$t3 -> 1, 
Completed 6/22

Clock Cycle 15009:
$t3 -> 1, 
Completed 7/22

Clock Cycle 15010:
$t3 -> 1, 
Completed 8/22

Clock Cycle 15011:
$t3 -> 1, 
Completed 9/22

Clock Cycle 15012:
$t3 -> 1, 
Completed 10/22
Memory at 1072 = 1176
Memory at 1500 = 0

Clock Cycle 15013:
$t3 -> 1, 
Completed 11/22

Clock Cycle 15014:
$t3 -> 1, 
Completed 12/22

Clock Cycle 15015:
$t3 -> 1, 
Completed 13/22

Clock Cycle 15016:
$t3 -> 1, 
Completed 14/22

Clock Cycle 15017:
$t3 -> 1, 
Completed 15/22

Clock Cycle 15018:
$t3 -> 1, 
Completed 16/22

Clock Cycle 15019:
$t3 -> 1, 
Completed 17/22

Clock Cycle 15020:
$t3 -> 1, 
Completed 18/22

Clock Cycle 15021:
$t3 -> 1, 
Completed 19/22

Clock Cycle 15022:
$t3 -> 1, 
Completed 20/22

Clock Cycle 15023:
$t3 -> 1, 
Completed 21/22

Clock Cycle 15024:
$t3 -> 1, 
Completed 22/22
$t3 = 3564
Finished Instruction lw 2968 $t3 on Line 1924

Clock Cycle 15025:
sw
DRAM Request(Write) Issued for sw 1908 3564 on Line 1925

Clock Cycle 15026:

Started sw 1908 3564 on Line 1925
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 972 3564 on Line 1926

Clock Cycle 15027:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 2564 0 on Line 1927

Clock Cycle 15028:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 1176 $t4 on Line 1928

Clock Cycle 15029:
$t4 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 1544 $t1 on Line 1929

Clock Cycle 15030:
$t1 -> 1, $t4 -> 1, 
Completed 5/12
sw
DRAM Request(Write) Issued for sw 112 3564 on Line 1930

Clock Cycle 15031:
$t1 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 15032:
$t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 15033:
$t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 15034:
$t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 15035:
$t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 15036:
$t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 15037:
$t1 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1908 3564 on Line 1925

Clock Cycle 15038:
$t1 -> 1, $t4 -> 1, 
Started lw 1176 $t4 on Line 1928
Completed 1/2

Clock Cycle 15039:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1176 $t4 on Line 1928

Clock Cycle 15040:
$t1 -> 1, 
Started lw 1544 $t1 on Line 1929
Completed 1/2

Clock Cycle 15041:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1544 $t1 on Line 1929

Clock Cycle 15042:

Started sw 972 3564 on Line 1926
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 744 $t1 on Line 1931

Clock Cycle 15043:
$t1 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 1012 2808 on Line 1932

Clock Cycle 15044:
$t1 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 2744 $t0 on Line 1933

Clock Cycle 15045:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 15046:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 15047:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 15048:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 15049:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 15050:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 15051:
$t0 -> 1, $t1 -> 1, 
Completed 10/22
Memory at 1908 = 3564

Clock Cycle 15052:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 15053:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 15054:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 15055:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 15056:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 15057:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 15058:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 15059:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 15060:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 15061:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 15062:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 15063:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
Finished Instruction sw 972 3564 on Line 1926

Clock Cycle 15064:
$t0 -> 1, $t1 -> 1, 
Started sw 112 3564 on Line 1930
Completed 1/2

Clock Cycle 15065:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
Finished Instruction sw 112 3564 on Line 1930

Clock Cycle 15066:
$t0 -> 1, $t1 -> 1, 
Started lw 744 $t1 on Line 1931
Completed 1/2

Clock Cycle 15067:
$t0 -> 1, $t1 -> 1, 
Completed 2/2
$t1 = 31760
Finished Instruction lw 744 $t1 on Line 1931

Clock Cycle 15068:
$t0 -> 1, 
Started sw 1012 2808 on Line 1932
Completed 1/2

Clock Cycle 15069:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1012 2808 on Line 1932

Clock Cycle 15070:
$t0 -> 1, 
Started sw 2564 0 on Line 1927
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 15071:
$t0 -> 1, 
Completed 2/22

Clock Cycle 15072:
$t0 -> 1, 
Completed 3/22

Clock Cycle 15073:
$t0 -> 1, 
Completed 4/22

Clock Cycle 15074:
$t0 -> 1, 
Completed 5/22

Clock Cycle 15075:
$t0 -> 1, 
Completed 6/22

Clock Cycle 15076:
$t0 -> 1, 
Completed 7/22

Clock Cycle 15077:
$t0 -> 1, 
Completed 8/22

Clock Cycle 15078:
$t0 -> 1, 
Completed 9/22

Clock Cycle 15079:
$t0 -> 1, 
Completed 10/22
Memory at 112 = 3564
Memory at 972 = 3564
Memory at 1012 = 2808

Clock Cycle 15080:
$t0 -> 1, 
Completed 11/22

Clock Cycle 15081:
$t0 -> 1, 
Completed 12/22

Clock Cycle 15082:
$t0 -> 1, 
Completed 13/22

Clock Cycle 15083:
$t0 -> 1, 
Completed 14/22

Clock Cycle 15084:
$t0 -> 1, 
Completed 15/22

Clock Cycle 15085:
$t0 -> 1, 
Completed 16/22

Clock Cycle 15086:
$t0 -> 1, 
Completed 17/22

Clock Cycle 15087:
$t0 -> 1, 
Completed 18/22

Clock Cycle 15088:
$t0 -> 1, 
Completed 19/22

Clock Cycle 15089:
$t0 -> 1, 
Completed 20/22

Clock Cycle 15090:
$t0 -> 1, 
Completed 21/22

Clock Cycle 15091:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2564 0 on Line 1927

Clock Cycle 15092:
$t0 -> 1, 
Started lw 2744 $t0 on Line 1933
Completed 1/2

Clock Cycle 15093:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2744 $t0 on Line 1933

Clock Cycle 15094:
lw
DRAM Request(Read) Issued for lw 3776 $t0 on Line 1934

Clock Cycle 15095:
$t0 -> 1, 
Started lw 3776 $t0 on Line 1934
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 848 $t2 on Line 1935

Clock Cycle 15096:
$t0 -> 1, $t2 -> 1, 
Completed 2/22
addi
addi$t4,$t4,3780
$t4 = 3780

Clock Cycle 15097:
$t0 -> 1, $t2 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 4 3564 on Line 1937

Clock Cycle 15098:
$t0 -> 1, $t2 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 2052 3564 on Line 1938

Clock Cycle 15099:
$t0 -> 1, $t2 -> 1, 
Completed 5/22
addi
addi$t1,$t1,2256
$t1 = 34016

Clock Cycle 15100:
$t0 -> 1, $t2 -> 1, 
Completed 6/22
lw
DRAM Request(Read) Issued for lw 3668 $t4 on Line 1940

Clock Cycle 15101:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 7/22
sw
DRAM Request(Write) Issued for sw 1380 3564 on Line 1941

Clock Cycle 15102:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 15103:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 15104:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 15105:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 15106:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 15107:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 15108:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 15109:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 15110:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 15111:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 15112:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 15113:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 15114:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 15115:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 15116:
$t0 -> 1, $t2 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3776 $t0 on Line 1934

Clock Cycle 15117:
$t2 -> 1, $t4 -> 1, 
Started lw 3668 $t4 on Line 1940
Completed 1/2

Clock Cycle 15118:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3668 $t4 on Line 1940

Clock Cycle 15119:
$t2 -> 1, 
Started lw 848 $t2 on Line 1935
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 1180 0 on Line 1942

Clock Cycle 15120:
$t2 -> 1, 
Completed 2/12

Clock Cycle 15121:
$t2 -> 1, 
Completed 3/12

Clock Cycle 15122:
$t2 -> 1, 
Completed 4/12

Clock Cycle 15123:
$t2 -> 1, 
Completed 5/12

Clock Cycle 15124:
$t2 -> 1, 
Completed 6/12

Clock Cycle 15125:
$t2 -> 1, 
Completed 7/12

Clock Cycle 15126:
$t2 -> 1, 
Completed 8/12

Clock Cycle 15127:
$t2 -> 1, 
Completed 9/12

Clock Cycle 15128:
$t2 -> 1, 
Completed 10/12

Clock Cycle 15129:
$t2 -> 1, 
Completed 11/12

Clock Cycle 15130:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 848 $t2 on Line 1935

Clock Cycle 15131:

Started sw 4 3564 on Line 1937
Completed 1/2
addi
addi$t3,$t2,2728
$t3 = 2728

Clock Cycle 15132:

Completed 2/2
Finished Instruction sw 4 3564 on Line 1937
sw
DRAM Request(Write) Issued for sw 2952 0 on Line 1944

Clock Cycle 15133:

Started sw 2052 3564 on Line 1938
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1808 0 on Line 1945

Clock Cycle 15134:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 1880 $t0 on Line 1946

Clock Cycle 15135:
$t0 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 2648 $t1 on Line 1947

Clock Cycle 15136:
$t0 -> 1, $t1 -> 1, 
Completed 4/22
addi
addi$t4,$t4,2764
$t4 = 2764

Clock Cycle 15137:
$t0 -> 1, $t1 -> 1, 
Completed 5/22
lw
DRAM Request(Read) Issued for lw 2180 $t4 on Line 1949

Clock Cycle 15138:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 15139:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 15140:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 15141:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 15142:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 4 = 3564

Clock Cycle 15143:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 15144:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 15145:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 15146:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 15147:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 15148:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 15149:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 15150:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 15151:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 15152:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 15153:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 15154:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2052 3564 on Line 1938

Clock Cycle 15155:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Started sw 2952 0 on Line 1944
Completed 1/2

Clock Cycle 15156:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2952 0 on Line 1944

Clock Cycle 15157:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Started lw 2648 $t1 on Line 1947
Completed 1/2

Clock Cycle 15158:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2648 $t1 on Line 1947

Clock Cycle 15159:
$t0 -> 1, $t4 -> 1, 
Started lw 2180 $t4 on Line 1949
Completed 1/2

Clock Cycle 15160:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 2528
Finished Instruction lw 2180 $t4 on Line 1949

Clock Cycle 15161:
$t0 -> 1, 
Started sw 1380 3564 on Line 1941
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 15162:
$t0 -> 1, 
Completed 2/22

Clock Cycle 15163:
$t0 -> 1, 
Completed 3/22

Clock Cycle 15164:
$t0 -> 1, 
Completed 4/22

Clock Cycle 15165:
$t0 -> 1, 
Completed 5/22

Clock Cycle 15166:
$t0 -> 1, 
Completed 6/22

Clock Cycle 15167:
$t0 -> 1, 
Completed 7/22

Clock Cycle 15168:
$t0 -> 1, 
Completed 8/22

Clock Cycle 15169:
$t0 -> 1, 
Completed 9/22

Clock Cycle 15170:
$t0 -> 1, 
Completed 10/22
Memory at 2052 = 3564

Clock Cycle 15171:
$t0 -> 1, 
Completed 11/22

Clock Cycle 15172:
$t0 -> 1, 
Completed 12/22

Clock Cycle 15173:
$t0 -> 1, 
Completed 13/22

Clock Cycle 15174:
$t0 -> 1, 
Completed 14/22

Clock Cycle 15175:
$t0 -> 1, 
Completed 15/22

Clock Cycle 15176:
$t0 -> 1, 
Completed 16/22

Clock Cycle 15177:
$t0 -> 1, 
Completed 17/22

Clock Cycle 15178:
$t0 -> 1, 
Completed 18/22

Clock Cycle 15179:
$t0 -> 1, 
Completed 19/22

Clock Cycle 15180:
$t0 -> 1, 
Completed 20/22

Clock Cycle 15181:
$t0 -> 1, 
Completed 21/22

Clock Cycle 15182:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1380 3564 on Line 1941

Clock Cycle 15183:
$t0 -> 1, 
Started sw 1180 0 on Line 1942
Completed 1/2

Clock Cycle 15184:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1180 0 on Line 1942

Clock Cycle 15185:
$t0 -> 1, 
Started sw 1808 0 on Line 1945
Completed 1/2

Clock Cycle 15186:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 1808 0 on Line 1945

Clock Cycle 15187:
$t0 -> 1, 
Started lw 1880 $t0 on Line 1946
Completed 1/2

Clock Cycle 15188:
$t0 -> 1, 
Completed 2/2
$t0 = 1968
Finished Instruction lw 1880 $t0 on Line 1946

Clock Cycle 15189:
lw
DRAM Request(Read) Issued for lw 2280 $t0 on Line 1950

Clock Cycle 15190:
$t0 -> 1, 
Started lw 2280 $t0 on Line 1950
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 776 $t3 on Line 1951

Clock Cycle 15191:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 15192:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 15193:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 15194:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 15195:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 15196:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 15197:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 15198:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 15199:
$t0 -> 1, $t3 -> 1, 
Completed 10/22
Memory at 1380 = 3564

Clock Cycle 15200:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 15201:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 15202:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 15203:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 15204:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 15205:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 15206:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 15207:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 15208:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 15209:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 15210:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 15211:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2280 $t0 on Line 1950

Clock Cycle 15212:
$t3 -> 1, 
Started lw 776 $t3 on Line 1951
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi
addi$t2,$t0,3284
$t2 = 3284

Clock Cycle 15213:
$t3 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 1332 0 on Line 1953

Clock Cycle 15214:
$t3 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 1864 $t1 on Line 1954

Clock Cycle 15215:
$t1 -> 1, $t3 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 2040 0 on Line 1955

Clock Cycle 15216:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 15217:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 15218:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 15219:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 15220:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 15221:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 15222:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 15223:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 776 $t3 on Line 1951

Clock Cycle 15224:
$t1 -> 1, 
Started sw 1332 0 on Line 1953
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 15225:
$t1 -> 1, 
Completed 2/12

Clock Cycle 15226:
$t1 -> 1, 
Completed 3/12

Clock Cycle 15227:
$t1 -> 1, 
Completed 4/12

Clock Cycle 15228:
$t1 -> 1, 
Completed 5/12

Clock Cycle 15229:
$t1 -> 1, 
Completed 6/12

Clock Cycle 15230:
$t1 -> 1, 
Completed 7/12

Clock Cycle 15231:
$t1 -> 1, 
Completed 8/12

Clock Cycle 15232:
$t1 -> 1, 
Completed 9/12

Clock Cycle 15233:
$t1 -> 1, 
Completed 10/12

Clock Cycle 15234:
$t1 -> 1, 
Completed 11/12

Clock Cycle 15235:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 1332 0 on Line 1953

Clock Cycle 15236:
$t1 -> 1, 
Started lw 1864 $t1 on Line 1954
Completed 1/2

Clock Cycle 15237:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1864 $t1 on Line 1954

Clock Cycle 15238:

Started sw 2040 0 on Line 1955
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2284 $t1 on Line 1956

Clock Cycle 15239:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 2040 0 on Line 1955
addi
addi$t4,$t4,796
$t4 = 3324

Clock Cycle 15240:
$t1 -> 1, 
Started lw 2284 $t1 on Line 1956
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 15241:
$t1 -> 1, 
Completed 2/22

Clock Cycle 15242:
$t1 -> 1, 
Completed 3/22

Clock Cycle 15243:
$t1 -> 1, 
Completed 4/22

Clock Cycle 15244:
$t1 -> 1, 
Completed 5/22

Clock Cycle 15245:
$t1 -> 1, 
Completed 6/22

Clock Cycle 15246:
$t1 -> 1, 
Completed 7/22

Clock Cycle 15247:
$t1 -> 1, 
Completed 8/22

Clock Cycle 15248:
$t1 -> 1, 
Completed 9/22

Clock Cycle 15249:
$t1 -> 1, 
Completed 10/22
Memory at 2040 = 0

Clock Cycle 15250:
$t1 -> 1, 
Completed 11/22

Clock Cycle 15251:
$t1 -> 1, 
Completed 12/22

Clock Cycle 15252:
$t1 -> 1, 
Completed 13/22

Clock Cycle 15253:
$t1 -> 1, 
Completed 14/22

Clock Cycle 15254:
$t1 -> 1, 
Completed 15/22

Clock Cycle 15255:
$t1 -> 1, 
Completed 16/22

Clock Cycle 15256:
$t1 -> 1, 
Completed 17/22

Clock Cycle 15257:
$t1 -> 1, 
Completed 18/22

Clock Cycle 15258:
$t1 -> 1, 
Completed 19/22

Clock Cycle 15259:
$t1 -> 1, 
Completed 20/22

Clock Cycle 15260:
$t1 -> 1, 
Completed 21/22

Clock Cycle 15261:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2284 $t1 on Line 1956

Clock Cycle 15262:
addi
addi$t1,$t3,2668
$t1 = 2668

Clock Cycle 15263:
sw
DRAM Request(Write) Issued for sw 2884 3324 on Line 1959

Clock Cycle 15264:

Started sw 2884 3324 on Line 1959
Completed 1/2
addi
addi$t1,$t1,1436
$t1 = 4104

Clock Cycle 15265:

Completed 2/2
Finished Instruction sw 2884 3324 on Line 1959
addi
addi$t3,$t1,3484
$t3 = 7588

Clock Cycle 15266:
lw
DRAM Request(Read) Issued for lw 1088 $t3 on Line 1962

Clock Cycle 15267:
$t3 -> 1, 
Started lw 1088 $t3 on Line 1962
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2000 $t4 on Line 1963

Clock Cycle 15268:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 15269:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 15270:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 15271:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 15272:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 15273:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 15274:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 15275:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 15276:
$t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2884 = 3324

Clock Cycle 15277:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 15278:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 15279:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 15280:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 15281:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 15282:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 15283:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 15284:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 15285:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 15286:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 15287:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 15288:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t3 = 3988
Finished Instruction lw 1088 $t3 on Line 1962

Clock Cycle 15289:
$t4 -> 1, 
Started lw 2000 $t4 on Line 1963
Completed 1/2
addi
addi$t3,$t2,2916
$t3 = 6200

Clock Cycle 15290:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2000 $t4 on Line 1963
addi
addi$t2,$t3,2680
$t2 = 8880

Clock Cycle 15291:
addi
addi$t2,$t1,2480
$t2 = 6584

Clock Cycle 15292:
addi
addi$t1,$t4,3488
$t1 = 3488

Clock Cycle 15293:
sw
DRAM Request(Write) Issued for sw 3524 0 on Line 1968

Clock Cycle 15294:

Started sw 3524 0 on Line 1968
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1492 $t4 on Line 1969

Clock Cycle 15295:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 1372 $t3 on Line 1970

Clock Cycle 15296:
$t3 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 15297:
$t3 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 15298:
$t3 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 15299:
$t3 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 15300:
$t3 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 15301:
$t3 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 15302:
$t3 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 15303:
$t3 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 15304:
$t3 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 15305:
$t3 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 3524 0 on Line 1968

Clock Cycle 15306:
$t3 -> 1, $t4 -> 1, 
Started lw 1492 $t4 on Line 1969
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 15307:
$t3 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 15308:
$t3 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 15309:
$t3 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 15310:
$t3 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 15311:
$t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 15312:
$t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 15313:
$t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 15314:
$t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 15315:
$t3 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 15316:
$t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 15317:
$t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 15318:
$t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 15319:
$t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 15320:
$t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 15321:
$t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 15322:
$t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 15323:
$t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 15324:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 15325:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 15326:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 15327:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 1176
Finished Instruction lw 1492 $t4 on Line 1969

Clock Cycle 15328:
$t3 -> 1, 
Started lw 1372 $t3 on Line 1970
Completed 1/2

Clock Cycle 15329:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1372 $t3 on Line 1970

Clock Cycle 15330:
addi
addi$t3,$t2,1508
$t3 = 8092

Clock Cycle 15331:
sw
DRAM Request(Write) Issued for sw 2396 8092 on Line 1972

Clock Cycle 15332:

Started sw 2396 8092 on Line 1972
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3876 3488 on Line 1973

Clock Cycle 15333:

Completed 2/12
addi
addi$t3,$t3,1788
$t3 = 9880

Clock Cycle 15334:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 576 1176 on Line 1975

Clock Cycle 15335:

Completed 4/12
sw
DRAM Request(Write) Issued for sw 3964 3488 on Line 1976

Clock Cycle 15336:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 2464 $t0 on Line 1977

Clock Cycle 15337:
$t0 -> 1, 
Completed 6/12
sw
DRAM Request(Write) Issued for sw 3232 3488 on Line 1978

Clock Cycle 15338:
$t0 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 480 $t4 on Line 1979

Clock Cycle 15339:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 15340:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 15341:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 15342:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 15343:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2396 8092 on Line 1972

Clock Cycle 15344:
$t0 -> 1, $t4 -> 1, 
Started lw 2464 $t0 on Line 1977
Completed 1/2

Clock Cycle 15345:
$t0 -> 1, $t4 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 2464 $t0 on Line 1977

Clock Cycle 15346:
$t4 -> 1, 
Started sw 3876 3488 on Line 1973
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t0,$t2,3344
$t0 = 9928

Clock Cycle 15347:
$t4 -> 1, 
Completed 2/22
addi
addi$t1,$t1,92
$t1 = 3580

Clock Cycle 15348:
$t4 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 3512 $t3 on Line 1982

Clock Cycle 15349:
$t3 -> 1, $t4 -> 1, 
Completed 4/22
lw
DRAM Request(Read) Issued for lw 1200 $t2 on Line 1983

Clock Cycle 15350:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 5/22
addi
addi$t0,$t1,1788
$t0 = 5368

Clock Cycle 15351:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 15352:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 15353:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 15354:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 15355:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 2396 = 8092

Clock Cycle 15356:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 15357:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 15358:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 15359:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 15360:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 15361:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 15362:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 15363:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 15364:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 15365:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 15366:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 15367:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 3876 3488 on Line 1973

Clock Cycle 15368:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 3964 3488 on Line 1976
Completed 1/2

Clock Cycle 15369:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3964 3488 on Line 1976

Clock Cycle 15370:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started sw 3232 3488 on Line 1978
Completed 1/2

Clock Cycle 15371:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 3232 3488 on Line 1978

Clock Cycle 15372:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Started lw 3512 $t3 on Line 1982
Completed 1/2

Clock Cycle 15373:
$t2 -> 1, $t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 3512 $t3 on Line 1982

Clock Cycle 15374:
$t2 -> 1, $t4 -> 1, 
Started sw 576 1176 on Line 1975
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 15375:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 15376:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 15377:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 15378:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 15379:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 15380:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 15381:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 15382:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 15383:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3232 = 3488
Memory at 3876 = 3488
Memory at 3964 = 3488

Clock Cycle 15384:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 15385:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 15386:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 15387:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 15388:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 15389:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 15390:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 15391:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 15392:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 15393:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 15394:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 15395:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 576 1176 on Line 1975

Clock Cycle 15396:
$t2 -> 1, $t4 -> 1, 
Started lw 480 $t4 on Line 1979
Completed 1/2

Clock Cycle 15397:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 480 $t4 on Line 1979

Clock Cycle 15398:
$t2 -> 1, 
Started lw 1200 $t2 on Line 1983
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 15399:
$t2 -> 1, 
Completed 2/22

Clock Cycle 15400:
$t2 -> 1, 
Completed 3/22

Clock Cycle 15401:
$t2 -> 1, 
Completed 4/22

Clock Cycle 15402:
$t2 -> 1, 
Completed 5/22

Clock Cycle 15403:
$t2 -> 1, 
Completed 6/22

Clock Cycle 15404:
$t2 -> 1, 
Completed 7/22

Clock Cycle 15405:
$t2 -> 1, 
Completed 8/22

Clock Cycle 15406:
$t2 -> 1, 
Completed 9/22

Clock Cycle 15407:
$t2 -> 1, 
Completed 10/22
Memory at 576 = 1176

Clock Cycle 15408:
$t2 -> 1, 
Completed 11/22

Clock Cycle 15409:
$t2 -> 1, 
Completed 12/22

Clock Cycle 15410:
$t2 -> 1, 
Completed 13/22

Clock Cycle 15411:
$t2 -> 1, 
Completed 14/22

Clock Cycle 15412:
$t2 -> 1, 
Completed 15/22

Clock Cycle 15413:
$t2 -> 1, 
Completed 16/22

Clock Cycle 15414:
$t2 -> 1, 
Completed 17/22

Clock Cycle 15415:
$t2 -> 1, 
Completed 18/22

Clock Cycle 15416:
$t2 -> 1, 
Completed 19/22

Clock Cycle 15417:
$t2 -> 1, 
Completed 20/22

Clock Cycle 15418:
$t2 -> 1, 
Completed 21/22

Clock Cycle 15419:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1200 $t2 on Line 1983

Clock Cycle 15420:
sw
DRAM Request(Write) Issued for sw 816 0 on Line 1985

Clock Cycle 15421:

Started sw 816 0 on Line 1985
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2496 5368 on Line 1986

Clock Cycle 15422:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 584 3580 on Line 1987

Clock Cycle 15423:

Completed 3/12
lw
DRAM Request(Read) Issued for lw 2448 $t4 on Line 1988

Clock Cycle 15424:
$t4 -> 1, 
Completed 4/12
sw
DRAM Request(Write) Issued for sw 1176 0 on Line 1989

Clock Cycle 15425:
$t4 -> 1, 
Completed 5/12
lw
DRAM Request(Read) Issued for lw 2852 $t2 on Line 1990

Clock Cycle 15426:
$t2 -> 1, $t4 -> 1, 
Completed 6/12
addi
addi$t0,$t3,792
$t0 = 792

Clock Cycle 15427:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 15428:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 15429:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 15430:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 15431:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 15432:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 816 0 on Line 1985

Clock Cycle 15433:
$t2 -> 1, $t4 -> 1, 
Started sw 584 3580 on Line 1987
Completed 1/2

Clock Cycle 15434:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 584 3580 on Line 1987

Clock Cycle 15435:
$t2 -> 1, $t4 -> 1, 
Started sw 2496 5368 on Line 1986
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 15436:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 15437:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 15438:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 15439:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 15440:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 15441:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 15442:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 15443:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 15444:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 584 = 3580

Clock Cycle 15445:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 15446:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 15447:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 15448:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 15449:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 15450:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 15451:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 15452:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 15453:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 15454:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 15455:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 15456:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2496 5368 on Line 1986

Clock Cycle 15457:
$t2 -> 1, $t4 -> 1, 
Started lw 2448 $t4 on Line 1988
Completed 1/2

Clock Cycle 15458:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2448 $t4 on Line 1988

Clock Cycle 15459:
$t2 -> 1, 
Started lw 2852 $t2 on Line 1990
Completed 1/2
sw
DRAM Request(Write) Issued for sw 20 0 on Line 1992

Clock Cycle 15460:
$t2 -> 1, 
Completed 2/2
$t2 = 2284
Finished Instruction lw 2852 $t2 on Line 1990
lw
DRAM Request(Read) Issued for lw 1772 $t4 on Line 1993

Clock Cycle 15461:
$t4 -> 1, 
Started sw 1176 0 on Line 1989
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi
addi$t1,$t2,3396
$t1 = 5680

Clock Cycle 15462:
$t4 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 3108 5680 on Line 1995

Clock Cycle 15463:
$t4 -> 1, 
Completed 3/22

Clock Cycle 15464:
$t4 -> 1, 
Completed 4/22

Clock Cycle 15465:
$t4 -> 1, 
Completed 5/22

Clock Cycle 15466:
$t4 -> 1, 
Completed 6/22

Clock Cycle 15467:
$t4 -> 1, 
Completed 7/22

Clock Cycle 15468:
$t4 -> 1, 
Completed 8/22

Clock Cycle 15469:
$t4 -> 1, 
Completed 9/22

Clock Cycle 15470:
$t4 -> 1, 
Completed 10/22
Memory at 2496 = 5368

Clock Cycle 15471:
$t4 -> 1, 
Completed 11/22

Clock Cycle 15472:
$t4 -> 1, 
Completed 12/22

Clock Cycle 15473:
$t4 -> 1, 
Completed 13/22

Clock Cycle 15474:
$t4 -> 1, 
Completed 14/22

Clock Cycle 15475:
$t4 -> 1, 
Completed 15/22

Clock Cycle 15476:
$t4 -> 1, 
Completed 16/22

Clock Cycle 15477:
$t4 -> 1, 
Completed 17/22

Clock Cycle 15478:
$t4 -> 1, 
Completed 18/22

Clock Cycle 15479:
$t4 -> 1, 
Completed 19/22

Clock Cycle 15480:
$t4 -> 1, 
Completed 20/22

Clock Cycle 15481:
$t4 -> 1, 
Completed 21/22

Clock Cycle 15482:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1176 0 on Line 1989

Clock Cycle 15483:
$t4 -> 1, 
Started lw 1772 $t4 on Line 1993
Completed 1/2

Clock Cycle 15484:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1772 $t4 on Line 1993

Clock Cycle 15485:

Started sw 20 0 on Line 1992
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 928 0 on Line 1996

Clock Cycle 15486:

Completed 2/22
addi
addi$t1,$t4,3432
$t1 = 3432

Clock Cycle 15487:

Completed 3/22
addi
addi$t2,$t0,700
$t2 = 1492

Clock Cycle 15488:

Completed 4/22
lw
DRAM Request(Read) Issued for lw 648 $t2 on Line 1999

Clock Cycle 15489:
$t2 -> 1, 
Completed 5/22
sw
DRAM Request(Write) Issued for sw 3292 792 on Line 2000

Clock Cycle 15490:
$t2 -> 1, 
Completed 6/22

Clock Cycle 15491:
$t2 -> 1, 
Completed 7/22

Clock Cycle 15492:
$t2 -> 1, 
Completed 8/22

Clock Cycle 15493:
$t2 -> 1, 
Completed 9/22

Clock Cycle 15494:
$t2 -> 1, 
Completed 10/22

Clock Cycle 15495:
$t2 -> 1, 
Completed 11/22

Clock Cycle 15496:
$t2 -> 1, 
Completed 12/22

Clock Cycle 15497:
$t2 -> 1, 
Completed 13/22

Clock Cycle 15498:
$t2 -> 1, 
Completed 14/22

Clock Cycle 15499:
$t2 -> 1, 
Completed 15/22

Clock Cycle 15500:
$t2 -> 1, 
Completed 16/22

Clock Cycle 15501:
$t2 -> 1, 
Completed 17/22

Clock Cycle 15502:
$t2 -> 1, 
Completed 18/22

Clock Cycle 15503:
$t2 -> 1, 
Completed 19/22

Clock Cycle 15504:
$t2 -> 1, 
Completed 20/22

Clock Cycle 15505:
$t2 -> 1, 
Completed 21/22

Clock Cycle 15506:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 20 0 on Line 1992

Clock Cycle 15507:
$t2 -> 1, 
Started sw 928 0 on Line 1996
Completed 1/2

Clock Cycle 15508:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 928 0 on Line 1996

Clock Cycle 15509:
$t2 -> 1, 
Started lw 648 $t2 on Line 1999
Completed 1/2

Clock Cycle 15510:
$t2 -> 1, 
Completed 2/2
$t2 = 1152
Finished Instruction lw 648 $t2 on Line 1999

Clock Cycle 15511:

Started sw 3108 5680 on Line 1995
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 15512:

Completed 2/22

Clock Cycle 15513:

Completed 3/22

Clock Cycle 15514:

Completed 4/22

Clock Cycle 15515:

Completed 5/22

Clock Cycle 15516:

Completed 6/22

Clock Cycle 15517:

Completed 7/22

Clock Cycle 15518:

Completed 8/22

Clock Cycle 15519:

Completed 9/22

Clock Cycle 15520:

Completed 10/22

Clock Cycle 15521:

Completed 11/22

Clock Cycle 15522:

Completed 12/22

Clock Cycle 15523:

Completed 13/22

Clock Cycle 15524:

Completed 14/22

Clock Cycle 15525:

Completed 15/22

Clock Cycle 15526:

Completed 16/22

Clock Cycle 15527:

Completed 17/22

Clock Cycle 15528:

Completed 18/22

Clock Cycle 15529:

Completed 19/22

Clock Cycle 15530:

Completed 20/22

Clock Cycle 15531:

Completed 21/22

Clock Cycle 15532:

Completed 22/22
Finished Instruction sw 3108 5680 on Line 1995

Clock Cycle 15533:

Started sw 3292 792 on Line 2000
Completed 1/2

Clock Cycle 15534:

Completed 2/2
Finished Instruction sw 3292 792 on Line 2000
Total Number of cycles taken = 15534
Total Number of Row Buffer Updates = 1451

DRAM memory structure :
Memory at row 0 column 0 address 0 = 3424
Memory at row 0 column 1 address 4 = 3564
Memory at row 0 column 3 address 12 = 2688
Memory at row 0 column 6 address 24 = 3424
Memory at row 0 column 8 address 32 = 1964
Memory at row 0 column 10 address 40 = 5784
Memory at row 0 column 19 address 76 = 2620
Memory at row 0 column 20 address 80 = 340
Memory at row 0 column 27 address 108 = 3680
Memory at row 0 column 28 address 112 = 3564
Memory at row 0 column 29 address 116 = 2836
Memory at row 0 column 30 address 120 = 1424
Memory at row 0 column 31 address 124 = 4876
Memory at row 0 column 42 address 168 = 4720
Memory at row 0 column 54 address 216 = 3156
Memory at row 0 column 55 address 220 = 5424
Memory at row 0 column 64 address 256 = 3988
Memory at row 0 column 65 address 260 = 508
Memory at row 0 column 67 address 268 = 2364
Memory at row 0 column 71 address 284 = 5124
Memory at row 0 column 78 address 312 = 3424
Memory at row 0 column 79 address 316 = 6040
Memory at row 0 column 80 address 320 = 2680
Memory at row 0 column 84 address 336 = 4340
Memory at row 0 column 87 address 348 = 10184
Memory at row 0 column 88 address 352 = 2164
Memory at row 0 column 89 address 356 = 30744
Memory at row 0 column 90 address 360 = 1708
Memory at row 0 column 93 address 372 = 16900
Memory at row 0 column 98 address 392 = 11220
Memory at row 0 column 99 address 396 = 11116
Memory at row 0 column 101 address 404 = 12692
Memory at row 0 column 103 address 412 = 1268
Memory at row 0 column 106 address 424 = 16900
Memory at row 0 column 107 address 428 = 3804
Memory at row 0 column 109 address 436 = 7576
Memory at row 0 column 111 address 444 = 5292
Memory at row 0 column 114 address 456 = 5584
Memory at row 0 column 117 address 468 = 10272
Memory at row 0 column 118 address 472 = 3924
Memory at row 0 column 124 address 496 = 1208
Memory at row 0 column 125 address 500 = 4412
Memory at row 0 column 127 address 508 = 7888
Memory at row 0 column 129 address 516 = 5684
Memory at row 0 column 130 address 520 = 3096
Memory at row 0 column 132 address 528 = 3308
Memory at row 0 column 138 address 552 = 12288
Memory at row 0 column 143 address 572 = 420
Memory at row 0 column 144 address 576 = 1176
Memory at row 0 column 146 address 584 = 3580
Memory at row 0 column 148 address 592 = 10924
Memory at row 0 column 154 address 616 = 4876
Memory at row 0 column 155 address 620 = 7648
Memory at row 0 column 156 address 624 = 2688
Memory at row 0 column 160 address 640 = 4412
Memory at row 0 column 162 address 648 = 1152
Memory at row 0 column 163 address 652 = 3424
Memory at row 0 column 166 address 664 = 3988
Memory at row 0 column 169 address 676 = 2856
Memory at row 0 column 171 address 684 = 3872
Memory at row 0 column 176 address 704 = 776
Memory at row 0 column 180 address 720 = 3000
Memory at row 0 column 181 address 724 = 1780
Memory at row 0 column 183 address 732 = 12288
Memory at row 0 column 186 address 744 = 31760
Memory at row 0 column 187 address 748 = 476
Memory at row 0 column 189 address 756 = 6564
Memory at row 0 column 197 address 788 = 3424
Memory at row 0 column 199 address 796 = 5888
Memory at row 0 column 203 address 812 = 4720
Memory at row 0 column 205 address 820 = 16636
Memory at row 0 column 214 address 856 = 1780
Memory at row 0 column 216 address 864 = 2968
Memory at row 0 column 220 address 880 = 7888
Memory at row 0 column 224 address 896 = 9000
Memory at row 0 column 226 address 904 = 3260
Memory at row 0 column 229 address 916 = 31040
Memory at row 0 column 233 address 932 = 992
Memory at row 0 column 241 address 964 = 8828
Memory at row 0 column 243 address 972 = 3564
Memory at row 0 column 246 address 984 = 7544
Memory at row 0 column 253 address 1012 = 2808
Memory at row 0 column 254 address 1016 = 8656
Memory at row 1 column 12 address 1072 = 1176
Memory at row 1 column 14 address 1080 = 4412
Memory at row 1 column 15 address 1084 = 2392
Memory at row 1 column 16 address 1088 = 3988
Memory at row 1 column 18 address 1096 = 10904
Memory at row 1 column 21 address 1108 = 3424
Memory at row 1 column 22 address 1112 = 668
Memory at row 1 column 26 address 1128 = 3424
Memory at row 1 column 27 address 1132 = 3100
Memory at row 1 column 28 address 1136 = 7064
Memory at row 1 column 33 address 1156 = 16900
Memory at row 1 column 36 address 1168 = 288
Memory at row 1 column 41 address 1188 = 10184
Memory at row 1 column 55 address 1244 = 1708
Memory at row 1 column 56 address 1248 = 2480
Memory at row 1 column 61 address 1268 = 3196
Memory at row 1 column 65 address 1284 = 2572
Memory at row 1 column 66 address 1288 = 3800
Memory at row 1 column 69 address 1300 = 128
Memory at row 1 column 72 address 1312 = 1300
Memory at row 1 column 78 address 1336 = 476
Memory at row 1 column 80 address 1344 = 2544
Memory at row 1 column 88 address 1376 = 10952
Memory at row 1 column 89 address 1380 = 3564
Memory at row 1 column 95 address 1404 = 4716
Memory at row 1 column 100 address 1424 = 2392
Memory at row 1 column 103 address 1436 = 2856
Memory at row 1 column 104 address 1440 = 3256
Memory at row 1 column 113 address 1476 = 492
Memory at row 1 column 115 address 1484 = 26740
Memory at row 1 column 117 address 1492 = 1176
Memory at row 1 column 120 address 1504 = 372
Memory at row 1 column 123 address 1516 = 12692
Memory at row 1 column 127 address 1532 = 10904
Memory at row 1 column 134 address 1560 = 1900
Memory at row 1 column 136 address 1568 = 340
Memory at row 1 column 137 address 1572 = 1208
Memory at row 1 column 139 address 1580 = 4412
Memory at row 1 column 143 address 1596 = 2856
Memory at row 1 column 152 address 1632 = 3196
Memory at row 1 column 153 address 1636 = 2508
Memory at row 1 column 159 address 1660 = 3256
Memory at row 1 column 169 address 1700 = 10904
Memory at row 1 column 175 address 1724 = 2480
Memory at row 1 column 178 address 1736 = 2284
Memory at row 1 column 179 address 1740 = 12288
Memory at row 1 column 180 address 1744 = 1604
Memory at row 1 column 186 address 1768 = 2460
Memory at row 1 column 189 address 1780 = 3724
Memory at row 1 column 191 address 1788 = 1876
Memory at row 1 column 193 address 1796 = 2528
Memory at row 1 column 194 address 1800 = 8568
Memory at row 1 column 199 address 1820 = 1332
Memory at row 1 column 201 address 1828 = 492
Memory at row 1 column 202 address 1832 = 5424
Memory at row 1 column 212 address 1872 = 10888
Memory at row 1 column 214 address 1880 = 1968
Memory at row 1 column 217 address 1892 = 10184
Memory at row 1 column 218 address 1896 = 1172
Memory at row 1 column 221 address 1908 = 3564
Memory at row 1 column 222 address 1912 = 4976
Memory at row 1 column 223 address 1916 = 2384
Memory at row 1 column 224 address 1920 = 5372
Memory at row 1 column 226 address 1928 = 8656
Memory at row 1 column 230 address 1944 = 2284
Memory at row 1 column 238 address 1976 = 9440
Memory at row 1 column 253 address 2036 = 340
Memory at row 2 column 0 address 2048 = 6564
Memory at row 2 column 1 address 2052 = 3564
Memory at row 2 column 2 address 2056 = 2192
Memory at row 2 column 6 address 2072 = 7664
Memory at row 2 column 9 address 2084 = 9000
Memory at row 2 column 13 address 2100 = 340
Memory at row 2 column 17 address 2116 = 476
Memory at row 2 column 19 address 2124 = 3992
Memory at row 2 column 21 address 2132 = 26740
Memory at row 2 column 22 address 2136 = 35348
Memory at row 2 column 27 address 2156 = 6668
Memory at row 2 column 32 address 2176 = 3560
Memory at row 2 column 33 address 2180 = 2528
Memory at row 2 column 35 address 2188 = 340
Memory at row 2 column 39 address 2204 = 2480
Memory at row 2 column 41 address 2212 = 26740
Memory at row 2 column 50 address 2248 = 25892
Memory at row 2 column 52 address 2256 = 7184
Memory at row 2 column 53 address 2260 = 2836
Memory at row 2 column 55 address 2268 = 2436
Memory at row 2 column 61 address 2292 = 6668
Memory at row 2 column 65 address 2308 = 3908
Memory at row 2 column 80 address 2368 = 340
Memory at row 2 column 87 address 2396 = 8092
Memory at row 2 column 91 address 2412 = 992
Memory at row 2 column 95 address 2428 = 1708
Memory at row 2 column 98 address 2440 = 1332
Memory at row 2 column 99 address 2444 = 360
Memory at row 2 column 103 address 2460 = 672
Memory at row 2 column 109 address 2484 = 2752
Memory at row 2 column 111 address 2492 = 2932
Memory at row 2 column 112 address 2496 = 5368
Memory at row 2 column 115 address 2508 = 6544
Memory at row 2 column 119 address 2524 = 776
Memory at row 2 column 124 address 2544 = 3884
Memory at row 2 column 131 address 2572 = 6588
Memory at row 2 column 134 address 2584 = 3800
Memory at row 2 column 135 address 2588 = 1032
Memory at row 2 column 140 address 2608 = 2848
Memory at row 2 column 141 address 2612 = 1564
Memory at row 2 column 154 address 2664 = 4412
Memory at row 2 column 157 address 2676 = 3796
Memory at row 2 column 162 address 2696 = 836
Memory at row 2 column 167 address 2716 = 5924
Memory at row 2 column 169 address 2724 = 1964
Memory at row 2 column 173 address 2740 = 340
Memory at row 2 column 178 address 2760 = 3532
Memory at row 2 column 180 address 2768 = 3424
Memory at row 2 column 187 address 2796 = 5512
Memory at row 2 column 189 address 2804 = 2828
Memory at row 2 column 190 address 2808 = 476
Memory at row 2 column 194 address 2824 = 9568
Memory at row 2 column 195 address 2828 = 3100
Memory at row 2 column 200 address 2848 = 4412
Memory at row 2 column 201 address 2852 = 2284
Memory at row 2 column 202 address 2856 = 12288
Memory at row 2 column 207 address 2876 = 5844
Memory at row 2 column 208 address 2880 = 9048
Memory at row 2 column 209 address 2884 = 3324
Memory at row 2 column 210 address 2888 = 3144
Memory at row 2 column 211 address 2892 = 5888
Memory at row 2 column 215 address 2908 = 3008
Memory at row 2 column 217 address 2916 = 3284
Memory at row 2 column 223 address 2940 = 5260
Memory at row 2 column 228 address 2960 = 1636
Memory at row 2 column 230 address 2968 = 3564
Memory at row 2 column 231 address 2972 = 624
Memory at row 2 column 234 address 2984 = 5164
Memory at row 2 column 243 address 3020 = 932
Memory at row 2 column 254 address 3064 = 10272
Memory at row 3 column 4 address 3088 = 17504
Memory at row 3 column 11 address 3116 = 668
Memory at row 3 column 14 address 3128 = 10184
Memory at row 3 column 16 address 3136 = 5584
Memory at row 3 column 32 address 3200 = 7888
Memory at row 3 column 40 address 3232 = 3488
Memory at row 3 column 42 address 3240 = 2020
Memory at row 3 column 51 address 3276 = 968
Memory at row 3 column 53 address 3284 = 9940
Memory at row 3 column 57 address 3300 = 3908
Memory at row 3 column 65 address 3332 = 4448
Memory at row 3 column 70 address 3352 = 5124
Memory at row 3 column 78 address 3384 = 10888
Memory at row 3 column 80 address 3392 = 340
Memory at row 3 column 83 address 3404 = 5888
Memory at row 3 column 93 address 3444 = 4968
Memory at row 3 column 99 address 3468 = 1708
Memory at row 3 column 102 address 3480 = 6544
Memory at row 3 column 103 address 3484 = 5516
Memory at row 3 column 105 address 3492 = 508
Memory at row 3 column 117 address 3540 = 2164
Memory at row 3 column 126 address 3576 = 3712
Memory at row 3 column 135 address 3612 = 476
Memory at row 3 column 142 address 3640 = 5424
Memory at row 3 column 145 address 3652 = 128
Memory at row 3 column 147 address 3660 = 4876
Memory at row 3 column 151 address 3676 = 2076
Memory at row 3 column 152 address 3680 = 17504
Memory at row 3 column 154 address 3688 = 3804
Memory at row 3 column 156 address 3696 = 1908
Memory at row 3 column 157 address 3700 = 972
Memory at row 3 column 161 address 3716 = 2976
Memory at row 3 column 162 address 3720 = 3132
Memory at row 3 column 165 address 3732 = 5292
Memory at row 3 column 167 address 3740 = 1780
Memory at row 3 column 169 address 3748 = 992
Memory at row 3 column 172 address 3760 = 8820
Memory at row 3 column 177 address 3780 = 1780
Memory at row 3 column 181 address 3796 = 5684
Memory at row 3 column 183 address 3804 = 3100
Memory at row 3 column 185 address 3812 = 2932
Memory at row 3 column 201 address 3876 = 3488
Memory at row 3 column 205 address 3892 = 6544
Memory at row 3 column 210 address 3912 = 340
Memory at row 3 column 215 address 3932 = 3424
Memory at row 3 column 216 address 3936 = 1176
Memory at row 3 column 217 address 3940 = 2828
Memory at row 3 column 223 address 3964 = 3488
Memory at row 3 column 228 address 3984 = 1476
Memory at row 3 column 229 address 3988 = 3424
Memory at row 3 column 230 address 3992 = 1596

Integer Register Values :
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 792
t1 = 3432
t2 = 1152
t3 = 0
t4 = 0
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
