<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="TimeCard_xbar_3_synth_1" LaunchPart="xc7a100tfgg484-1" LaunchTime="1758991851">
  <File Type="PA-TCL" Name="TimeCard_xbar_3.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="TimeCard_xbar_3_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="TimeCard_xbar_3_reports.tcl"/>
  <File Type="RDS-RDS" Name="TimeCard_xbar_3.vds"/>
  <File Type="RDS-UTIL" Name="TimeCard_xbar_3_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="TimeCard_xbar_3_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="TimeCard_xbar_3.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="TimeCard_xbar_3_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="TimeCard_xbar_3_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_xbar_3">
    <File Path="$PSRCDIR/sources_1/bd/TimeCard/ip/TimeCard_xbar_3/TimeCard_xbar_3.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="TimeCard_xbar_3"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/TimeCard_xbar_3">
    <File Path="$PSRCDIR/sources_1/bd/TimeCard/ip/TimeCard_xbar_3/TimeCard_xbar_3.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="TimeCard_xbar_3"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
