#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Feb 07 23:53:56 2017
# Process ID: 11356
# Current directory: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/vga_buffer_addressable
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11628 C:\Zybo-Open-Source-Video-IP-Toolbox\video_processing_ip\vga_buffer_addressable\vga_buffer_addressable.xpr
# Log file: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/vga_buffer_addressable/vivado.log
# Journal file: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/vga_buffer_addressable\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/vga_buffer_addressable/vga_buffer_addressable.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/vga_buffer_addressable' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/vga_buffer_addressable/vga_buffer_addressable.srcs/sources_1/new/vga_buffer_addressable.vhd" into library xil_defaultlib [C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/vga_buffer_addressable/vga_buffer_addressable.srcs/sources_1/new/vga_buffer_addressable.vhd:1]
[Tue Feb 07 23:54:25 2017] Launched synth_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/vga_buffer_addressable/vga_buffer_addressable.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Feb 08 00:04:30 2017] Launched synth_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/vga_buffer_addressable/vga_buffer_addressable.runs/synth_1/runme.log
[Wed Feb 08 00:04:30 2017] Launched impl_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip/vga_buffer_addressable/vga_buffer_addressable.runs/impl_1/runme.log
reset_run synth_1
ipx::package_project -root_dir c:/zybo-open-source-video-ip-toolbox/video_processing_ip/vga_buffer_addressable/vga_buffer_addressable.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/zybo-open-source-video-ip-toolbox/video_processing_ip/vga_buffer_addressable/vga_buffer_addressable.srcs/sources_1/new [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/zybo-open-source-video-ip-toolbox/video_processing_ip/vga_buffer_addressable/vga_buffer_addressable.srcs/sources_1/new'.
close_project
create_project affine_transform C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_transform -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
file mkdir C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_transform/affine_transform.srcs/sources_1/new
close [ open C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_transform/affine_transform.srcs/sources_1/new/affine_transform.vhd w ]
add_files C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_transform/affine_transform.srcs/sources_1/new/affine_transform.vhd
ipx::package_project -root_dir c:/zybo-open-source-video-ip-toolbox/general_ip/affine_transform/affine_transform.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
launch_runs synth_1 -jobs 4
[Wed Feb 08 00:33:52 2017] Launched synth_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_transform/affine_transform.runs/synth_1/runme.log
ipx::unload_core c:/zybo-open-source-video-ip-toolbox/general_ip/affine_transform/affine_transform.srcs/sources_1/new/component.xml
ipx::package_project -root_dir c:/zybo-open-source-video-ip-toolbox/general_ip/affine_transform/affine_transform.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/zybo-open-source-video-ip-toolbox/general_ip/affine_transform/affine_transform.srcs/sources_1/new [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/zybo-open-source-video-ip-toolbox/general_ip/affine_transform/affine_transform.srcs/sources_1/new'.
close_project
create_project affine_transform_demo C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo -part xc7z010clg400-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
set_property  ip_repo_paths  C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip'.
set_property  ip_repo_paths  {c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip'.
create_bd_design "system"
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125}] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.3 clk_wiz_0
endgroup
set_property location {1 80 -109} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins clk_wiz_0/resetn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1218.813 ; gain = 7.223
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {36.500} CONFIG.CLKOUT1_JITTER {181.828} CONFIG.CLKOUT1_PHASE_ERROR {104.359}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:affine_transform:1.0 affine_transform_0
endgroup
set_property location {3 614 46} [get_bd_cells affine_transform_0]
set_property location {2 579 -57} [get_bd_cells affine_transform_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:vga_sync:1.0 vga_sync_0
endgroup
set_property location {2 251 68} [get_bd_cells vga_sync_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins vga_sync_0/rst]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins vga_sync_0/clk_25]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /vga_sync_0/clk_25(undef)
connect_bd_net [get_bd_pins affine_transform_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
set_property location {2 630 104} [get_bd_cells affine_transform_0]
connect_bd_net [get_bd_pins vga_sync_0/xaddr] [get_bd_pins affine_transform_0/x_in]
connect_bd_net [get_bd_pins vga_sync_0/yaddr] [get_bd_pins affine_transform_0/y_in]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:vga_color_test:1.0 vga_color_test_0
endgroup
set_property location {3 514 383} [get_bd_cells vga_color_test_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins vga_color_test_0/clk_25]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /vga_color_test_0/clk_25(undef)
set_property location {2.5 816 96} [get_bd_cells vga_color_test_0]
connect_bd_net [get_bd_pins affine_transform_0/x_out] [get_bd_pins vga_color_test_0/xaddr]
connect_bd_net [get_bd_pins affine_transform_0/y_out] [get_bd_pins vga_color_test_0/yaddr]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:zybo_hdmi:1.0 zybo_hdmi_0
endgroup
set_property location {4 745 639} [get_bd_cells zybo_hdmi_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins zybo_hdmi_0/clk_125]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zybo_hdmi_0/clk_125(undef)
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins zybo_hdmi_0/clk_25]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /zybo_hdmi_0/clk_25(undef)
regenerate_bd_layout
connect_bd_net [get_bd_pins zybo_hdmi_0/hsync] [get_bd_pins vga_sync_0/hsync]
connect_bd_net [get_bd_pins zybo_hdmi_0/vsync] [get_bd_pins vga_sync_0/vsync]
connect_bd_net [get_bd_pins zybo_hdmi_0/active] [get_bd_pins vga_sync_0/active]
connect_bd_net [get_bd_pins vga_color_test_0/rgb] [get_bd_pins zybo_hdmi_0/rgb]
regenerate_bd_layout
startgroup
create_bd_port -dir I hdmi_cec
connect_bd_net [get_bd_pins /zybo_hdmi_0/hdmi_cec] [get_bd_ports hdmi_cec]
endgroup
startgroup
create_bd_port -dir I hdmi_hpd
connect_bd_net [get_bd_pins /zybo_hdmi_0/hdmi_hpd] [get_bd_ports hdmi_hpd]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 tmds
connect_bd_net [get_bd_pins /zybo_hdmi_0/tmds] [get_bd_ports tmds]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 tmdsb
connect_bd_net [get_bd_pins /zybo_hdmi_0/tmdsb] [get_bd_ports tmdsb]
endgroup
startgroup
create_bd_port -dir O hdmi_out_en
connect_bd_net [get_bd_pins /zybo_hdmi_0/hdmi_out_en] [get_bd_ports hdmi_out_en]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
delete_bd_objs [get_bd_cells util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {3 417 535} [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_WIDTH {10}] [get_bd_cells xlconstant_0]
set_property location {2 439 486} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins affine_transform_0/a_00]
set_property name a00 [get_bd_cells xlconstant_0]
set_property name VDD [get_bd_cells a00]
connect_bd_net [get_bd_pins VDD/dout] [get_bd_pins affine_transform_0/a_11]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins affine_transform_0/a_12]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins affine_transform_0/a_10]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins affine_transform_0/a_02]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins affine_transform_0/a_01]
set_property name GND [get_bd_cells xlconstant_0]
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd] -top
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/affine_transform_0/a_12'(10) to net 'xlconstant_0_dout1'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/affine_transform_0/a_10'(10) to net 'xlconstant_0_dout1'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/affine_transform_0/a_02'(10) to net 'xlconstant_0_dout1'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/affine_transform_0/a_01'(10) to net 'xlconstant_0_dout1'(1) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
add_files -norecurse C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_bd_design {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {10} CONFIG.CONST_VAL {0}] [get_bd_cells GND]
endgroup
validate_bd_design
save_bd_design
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affine_transform_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_sync_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_color_test_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zybo_hdmi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
Exporting to file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.hwdef
[Wed Feb 08 00:46:13 2017] Launched system_affine_transform_0_0_synth_1, system_zybo_hdmi_0_0_synth_1, system_clk_wiz_0_0_synth_1, system_processing_system7_0_0_synth_1, system_vga_color_test_0_0_synth_1, system_vga_sync_0_0_synth_1, system_xlconstant_0_1_synth_1, system_xlconstant_0_0_synth_1, synth_1...
Run output will be captured here:
system_affine_transform_0_0_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_affine_transform_0_0_synth_1/runme.log
system_zybo_hdmi_0_0_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_zybo_hdmi_0_0_synth_1/runme.log
system_clk_wiz_0_0_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_clk_wiz_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_processing_system7_0_0_synth_1/runme.log
system_vga_color_test_0_0_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_vga_color_test_0_0_synth_1/runme.log
system_vga_sync_0_0_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_vga_sync_0_0_synth_1/runme.log
system_xlconstant_0_1_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_xlconstant_0_1_synth_1/runme.log
system_xlconstant_0_0_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_xlconstant_0_0_synth_1/runme.log
synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1/runme.log
[Wed Feb 08 00:46:13 2017] Launched impl_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1379.078 ; gain = 50.984
add_files -fileset constrs_1 -norecurse C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough/video_passthrough.srcs/constrs_1/new/zybo_breakout.xdc
import_files -fileset constrs_1 C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough/video_passthrough.srcs/constrs_1/new/zybo_breakout.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb 08 00:54:14 2017] Launched synth_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1/runme.log
[Wed Feb 08 00:54:14 2017] Launched impl_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Dec 14 2016-22:58:11
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279651774A
set_property PROGRAM.FILE {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/system_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
current_hw_device [lindex [get_hw_devices xc7z010_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z010_1] 0]
set_property PROGRAM.FILE {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/system_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
open_bd_design {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets affine_transform_0_x_out]
delete_bd_objs [get_bd_nets affine_transform_0_y_out]
delete_bd_objs [get_bd_nets vga_sync_0_yaddr]
delete_bd_objs [get_bd_nets vga_sync_0_xaddr]
connect_bd_net [get_bd_pins vga_sync_0/xaddr] [get_bd_pins vga_color_test_0/xaddr]
connect_bd_net [get_bd_pins vga_sync_0/yaddr] [get_bd_pins vga_color_test_0/yaddr]
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/affine_transform_0/x_in
/affine_transform_0/y_in

save_bd_design
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/affine_transform_0/x_in
/affine_transform_0/y_in

VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affine_transform_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_sync_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_color_test_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zybo_hdmi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
Exporting to file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.hwdef
[Wed Feb 08 00:59:47 2017] Launched synth_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1/runme.log
[Wed Feb 08 00:59:47 2017] Launched impl_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/runme.log
open_project C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough/video_passthrough.xpr
INFO: [Project 1-313] Project file moved from '/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough/video_passthrough.ip_user_files', nor could it be found using path 'c:/home/rob/Documents/Class/ECEC662/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough/video_passthrough.ip_user_files'.
INFO: [Project 1-230] Project 'video_passthrough.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_processing_system7_0_0
system_clk_wiz_0_0

open_bd_design {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough/video_passthrough.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:zybo_hdmi:1.0 - zybo_hdmi_0
Adding cell -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
Adding cell -- xilinx.com:user:vga_sync:1.0 - vga_sync_0
Adding cell -- xilinx.com:user:vga_color_test:1.0 - vga_color_test_0
Adding cell -- user.org:user:inverter:1.0 - inverter_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /zybo_hdmi_0/clk_25(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /vga_sync_0/clk_25(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /vga_color_test_0/clk_25(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /zybo_hdmi_0/clk_125(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /inverter_0/x(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /inverter_0/x_not(undef) and /vga_sync_0/rst(rst)
Successfully read diagram <system> from BD file <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough/video_passthrough.srcs/sources_1/bd/system/system.bd>
close_project
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z010_1] 0]
set_property PROGRAM.FILE {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/system_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
open_bd_design {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:inverter:1.0 inverter_0
endgroup
set_property location {2 242 204} [get_bd_cells inverter_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
connect_bd_net [get_bd_pins clk_wiz_0/resetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins inverter_0/x]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /inverter_0/x(undef)
connect_bd_net [get_bd_pins inverter_0/x_not] [get_bd_pins vga_sync_0/rst]
WARNING: [BD 41-1731] Type mismatch between connected pins: /inverter_0/x_not(undef) and /vga_sync_0/rst(rst)
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/affine_transform_0/x_in
/affine_transform_0/y_in

regenerate_bd_layout
save_bd_design
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/affine_transform_0/x_in
/affine_transform_0/y_in

VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affine_transform_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_sync_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_color_test_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zybo_hdmi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_0 .
Exporting to file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.hwdef
[Wed Feb 08 01:03:38 2017] Launched system_inverter_0_0_synth_1, synth_1...
Run output will be captured here:
system_inverter_0_0_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_inverter_0_0_synth_1/runme.log
synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1/runme.log
[Wed Feb 08 01:03:38 2017] Launched impl_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z010_1] 0]
set_property PROGRAM.FILE {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/system_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
open_bd_design {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets vga_sync_0_xaddr]
delete_bd_objs [get_bd_nets vga_sync_0_yaddr]
connect_bd_net [get_bd_pins vga_sync_0/xaddr] [get_bd_pins affine_transform_0/x_in]
connect_bd_net [get_bd_pins vga_sync_0/yaddr] [get_bd_pins affine_transform_0/y_in]
connect_bd_net [get_bd_pins affine_transform_0/x_out] [get_bd_pins vga_color_test_0/xaddr]
connect_bd_net [get_bd_pins vga_color_test_0/yaddr] [get_bd_pins affine_transform_0/y_out]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affine_transform_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_sync_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_color_test_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zybo_hdmi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_0 .
Exporting to file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.hwdef
[Wed Feb 08 01:08:19 2017] Launched synth_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1/runme.log
[Wed Feb 08 01:08:19 2017] Launched impl_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z010_1] 0]
set_property PROGRAM.FILE {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/system_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
open_bd_design {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name affine_transform_v1_0_project -directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.tmp/affine_transform_v1_0_project c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_transform/affine_transform.srcs/sources_1/new/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/zybo-open-source-video-ip-toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.tmp/affine_transform_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip'
delete_bd_objs [get_bd_nets xlconstant_0_dout1]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property name VDDMinus [get_bd_nets inverter_0_x_not]
set_property name VDDMinus [get_bd_cells xlconstant_0]
set_property name MinusOne [get_bd_cells VDDMinus]
set_property location {2 189 227} [get_bd_cells MinusOne]
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {10} CONFIG.CONST_VAL {-1}] [get_bd_cells MinusOne]
endgroup
set_property name PlusOne [get_bd_cells VDD]
set_property name Zero [get_bd_cells GND]
connect_bd_net [get_bd_pins Zero/dout] [get_bd_pins affine_transform_0/a_00]
connect_bd_net [get_bd_pins MinusOne/dout] [get_bd_pins affine_transform_0/a_01]
connect_bd_net [get_bd_pins Zero/dout] [get_bd_pins affine_transform_0/a_02]
connect_bd_net [get_bd_pins PlusOne/dout] [get_bd_pins affine_transform_0/a_10]
connect_bd_net [get_bd_pins Zero/dout] [get_bd_pins affine_transform_0/a_11]
connect_bd_net [get_bd_pins Zero/dout] [get_bd_pins affine_transform_0/a_12]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:affine_transform:1.0 [get_ips  system_affine_transform_0_0] -log ip_upgrade.log
Upgrading 'C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_affine_transform_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_affine_transform_0_0 (affine_transform_v1_0 1.0) from revision 2 to revision 3
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_affine_transform_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd]
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affine_transform_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_sync_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_color_test_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zybo_hdmi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PlusOne .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zero .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MinusOne .
Exporting to file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.hwdef
catch { config_ip_cache -export [get_ips -all system_affine_transform_0_0] }
catch { config_ip_cache -export [get_ips -all system_xlconstant_0_2] }
export_ip_user_files -of_objects [get_files C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 {system_affine_transform_0_0_synth_1 system_xlconstant_0_2_synth_1}
[Wed Feb 08 01:14:45 2017] Launched system_affine_transform_0_0_synth_1, system_xlconstant_0_2_synth_1...
Run output will be captured here:
system_affine_transform_0_0_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_affine_transform_0_0_synth_1/runme.log
system_xlconstant_0_2_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_xlconstant_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd] -directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.ip_user_files/sim_scripts -ip_user_files_dir C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.ip_user_files -ipstatic_source_dir C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.cache/compile_simlib/modelsim} {questa=C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.cache/compile_simlib/questa} {riviera=C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.cache/compile_simlib/riviera} {activehdl=C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb 08 01:15:12 2017] Launched system_affine_transform_0_0_synth_1, system_xlconstant_0_2_synth_1, synth_1...
Run output will be captured here:
system_affine_transform_0_0_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_affine_transform_0_0_synth_1/runme.log
system_xlconstant_0_2_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_xlconstant_0_2_synth_1/runme.log
synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1/runme.log
[Wed Feb 08 01:15:12 2017] Launched impl_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z010_1] 0]
set_property PROGRAM.FILE {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/system_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
open_bd_design {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name affine_transform_v1_0_project -directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.tmp/affine_transform_v1_0_project c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_transform/affine_transform.srcs/sources_1/new/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/zybo-open-source-video-ip-toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.tmp/affine_transform_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279651774A
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:affine_transform:1.0 [get_ips  system_affine_transform_0_0] -log ip_upgrade.log
Upgrading 'C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_affine_transform_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_affine_transform_0_0 (affine_transform_v1_0 1.0) from revision 3 to revision 4
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_affine_transform_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd]
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affine_transform_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_sync_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_color_test_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zybo_hdmi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PlusOne .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zero .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MinusOne .
Exporting to file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.hwdef
catch { config_ip_cache -export [get_ips -all system_affine_transform_0_0] }
export_ip_user_files -of_objects [get_files C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_affine_transform_0_0_synth_1
[Wed Feb 08 09:56:34 2017] Launched system_affine_transform_0_0_synth_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_affine_transform_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd] -directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.ip_user_files/sim_scripts -ip_user_files_dir C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.ip_user_files -ipstatic_source_dir C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.cache/compile_simlib/modelsim} {questa=C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.cache/compile_simlib/questa} {riviera=C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.cache/compile_simlib/riviera} {activehdl=C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.CONST_VAL {707}] [get_bd_cells MinusOne]
endgroup
set_property name cos_45 [get_bd_cells MinusOne]
delete_bd_objs [get_bd_nets MinusOne_dout]
delete_bd_objs [get_bd_nets Zero_dout]
delete_bd_objs [get_bd_nets PlusOne_dout]
set_property name sin_45 [get_bd_cells PlusOne]
set_property -dict [list CONFIG.CONST_VAL {-707}] [get_bd_cells sin_45]
connect_bd_net [get_bd_pins cos_45/dout] [get_bd_pins affine_transform_0/a_00]
connect_bd_net [get_bd_pins sin_45/dout] [get_bd_pins affine_transform_0/a_01]
connect_bd_net [get_bd_pins Zero/dout] [get_bd_pins affine_transform_0/a_02]
connect_bd_net [get_bd_pins cos_45/dout] [get_bd_pins affine_transform_0/a_10]
connect_bd_net [get_bd_pins cos_45/dout] [get_bd_pins affine_transform_0/a_11]
connect_bd_net [get_bd_pins Zero/dout] [get_bd_pins affine_transform_0/a_12]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1

reset_run system_xlconstant_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_xlconstant_0_0_synth_1

reset_run system_xlconstant_0_2_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affine_transform_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_sync_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_color_test_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zybo_hdmi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sin_45 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zero .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cos_45 .
Exporting to file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.hwdef
[Wed Feb 08 10:00:25 2017] Launched system_xlconstant_0_0_synth_1, system_xlconstant_0_2_synth_1, synth_1...
Run output will be captured here:
system_xlconstant_0_0_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_xlconstant_0_0_synth_1/runme.log
system_xlconstant_0_2_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_xlconstant_0_2_synth_1/runme.log
synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1/runme.log
[Wed Feb 08 10:00:25 2017] Launched impl_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/runme.log
report_ip_status -name ip_status 
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279651774A
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z010_1] 0]
set_property PROGRAM.FILE {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/system_wrapper.bit} [lindex [get_hw_devices xc7z010_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
open_bd_design {C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name affine_transform_v1_0_project -directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.tmp/affine_transform_v1_0_project c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_transform/affine_transform.srcs/sources_1/new/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/zybo-open-source-video-ip-toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.tmp/affine_transform_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip'
report_ip_status -name ip_status 
create_project affine_rotation_generator C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_rotation_generator -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.srcs/sources_1/new/affine_rotation_generator.vhd w ]
add_files C:/Zybo-Open-Source-Video-IP-Toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.srcs/sources_1/new/affine_rotation_generator.vhd
ipx::package_project -root_dir c:/zybo-open-source-video-ip-toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/zybo-open-source-video-ip-toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.srcs/sources_1/new [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/zybo-open-source-video-ip-toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.srcs/sources_1/new'.
current_project affine_transform_demo
upgrade_ip -vlnv xilinx.com:user:affine_transform:1.0 [get_ips  system_affine_transform_0_0] -log ip_upgrade.log
Upgrading 'C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_affine_transform_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_affine_transform_0_0 (affine_transform_v1_0 1.0) from revision 4 to revision 5
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_affine_transform_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd]
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affine_transform_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_sync_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_color_test_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zybo_hdmi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sin_45 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Zero .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cos_45 .
Exporting to file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.hwdef
catch { config_ip_cache -export [get_ips -all system_affine_transform_0_0] }
export_ip_user_files -of_objects [get_files C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 4 system_affine_transform_0_0_synth_1
[Wed Feb 08 10:36:55 2017] Launched system_affine_transform_0_0_synth_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_affine_transform_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd] -directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.ip_user_files/sim_scripts -ip_user_files_dir C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.ip_user_files -ipstatic_source_dir C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.cache/compile_simlib/modelsim} {questa=C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.cache/compile_simlib/questa} {riviera=C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.cache/compile_simlib/riviera} {activehdl=C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_cells Zero]
delete_bd_objs [get_bd_nets sin_45_dout] [get_bd_cells sin_45]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets sin_45_dout] [get_bd_cells sin_45]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells Zero]'
current_project affine_rotation_generator
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/zybo-open-source-video-ip-toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/zybo-open-source-video-ip-toolbox/general_ip/affine_rotation_generator/affine_rotation_generator.srcs/sources_1/new'
current_project affine_transform_demo
delete_bd_objs [get_bd_cells cos_45]
delete_bd_objs [get_bd_nets sin_45_dout] [get_bd_cells sin_45]
delete_bd_objs [get_bd_cells Zero]
current_project affine_rotation_generator
close_project
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/general_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:affine_rotation_generator:1.0 affine_rotation_generator_0
WARNING: [BD 41-1753] The name 'affine_rotation_generator_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
endgroup
set_property location {3 434 184} [get_bd_cells affine_rotation_generator_0]
connect_bd_net [get_bd_pins inverter_0/x_not] [get_bd_pins affine_rotation_generator_0/reset]
WARNING: [BD 41-1731] Type mismatch between connected pins: /inverter_0/x_not(undef) and /affine_rotation_generator_0/reset(rst)
connect_bd_net [get_bd_pins affine_rotation_generator_0/clk_25] [get_bd_pins vga_sync_0/clk_25]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /affine_rotation_generator_0/clk_25(undef)
delete_bd_objs [get_bd_nets Zero_dout]
delete_bd_objs [get_bd_nets cos_45_dout]
connect_bd_net [get_bd_pins affine_rotation_generator_0/a_00] [get_bd_pins affine_transform_0/a_00]
connect_bd_net [get_bd_pins affine_rotation_generator_0/a_01] [get_bd_pins affine_transform_0/a_01]
connect_bd_net [get_bd_pins affine_rotation_generator_0/a_02] [get_bd_pins affine_transform_0/a_02]
connect_bd_net [get_bd_pins affine_rotation_generator_0/a_10] [get_bd_pins affine_transform_0/a_10]
connect_bd_net [get_bd_pins affine_rotation_generator_0/a_11] [get_bd_pins affine_transform_0/a_11]
connect_bd_net [get_bd_pins affine_rotation_generator_0/a_12] [get_bd_pins affine_transform_0/a_12]
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.vhd
VHDL Output written to : C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
Wrote  : <C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affine_transform_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_sync_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_color_test_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zybo_hdmi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block inverter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block affine_rotation_generator_0 .
Exporting to file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/hdl/system.hwdef
[Wed Feb 08 10:43:22 2017] Launched system_affine_rotation_generator_0_0_synth_1, synth_1...
Run output will be captured here:
system_affine_rotation_generator_0_0_synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_affine_rotation_generator_0_0_synth_1/runme.log
synth_1: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/synth_1/runme.log
[Wed Feb 08 10:43:22 2017] Launched impl_1...
Run output will be captured here: C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/impl_1/runme.log
