0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sim_1/new/tb_counter_top_debounce.v,1747148799,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/ud_counter_4.v,,tb_counter_top_debounce_short_delay_style,,,../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_0;../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_1,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1746892807,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v,,clk_wiz_0,,,../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_0;../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_1,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1746892807,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_0;../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_1,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v,1747062227,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/clk_gen_100M.v,,clk_wiz_1,,,../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_0;../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_1,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v,1747062227,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v,,clk_wiz_1_clk_wiz,,,../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_0;../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_1,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/clk_gen_100M.v,1747147627,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/counter_top.v,,clk_gen_100M,,,../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_0;../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_1,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/counter_top.v,1746892962,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/counter_top_debounce.v,,counter_top,,,../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_0;../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_1,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/counter_top_debounce.v,1747147609,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/debouncer.v,,counter_top_debounce,,,../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_0;../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_1,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/debouncer.v,1747062687,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/freq_div_100.v,,debouncer,,,../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_0;../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_1,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/freq_div_100.v,1746892972,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/synchronizer.v,,freq_div_100,,,../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_0;../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_1,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/synchronizer.v,1747062713,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sim_1/new/tb_counter_top_debounce.v,,synchronizer,,,../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_0;../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_1,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sources_1/new/ud_counter_4.v,1746892974,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/10-week/10-week-hw_1/10-week-hw_1.srcs/sim_1/new/tb_counter_top_debounce.v,,ud_counter_4,,,../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_0;../../../../10-week-hw_1.srcs/sources_1/ip/clk_wiz_1,,,,,
