{
  "family": "MK81F25615",
  "architecture": "arm-cortex-m4f",
  "vendor": "Freescale Semiconductor, Inc.",
  "mcus": {
    "MK81F25615": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FTFA_FlashConfig",
              "base": "0x00000400"
            },
            {
              "name": "FTFA",
              "base": "0x40020000",
              "irq": 18
            }
          ],
          "registers": {
            "BACKKEY3": {
              "offset": "0x00",
              "size": 8,
              "description": "Backdoor Comparison Key 3."
            },
            "BACKKEY2": {
              "offset": "0x01",
              "size": 8,
              "description": "Backdoor Comparison Key 2."
            },
            "BACKKEY1": {
              "offset": "0x02",
              "size": 8,
              "description": "Backdoor Comparison Key 1."
            },
            "BACKKEY0": {
              "offset": "0x03",
              "size": 8,
              "description": "Backdoor Comparison Key 0."
            },
            "BACKKEY7": {
              "offset": "0x04",
              "size": 8,
              "description": "Backdoor Comparison Key 7."
            },
            "BACKKEY6": {
              "offset": "0x05",
              "size": 8,
              "description": "Backdoor Comparison Key 6."
            },
            "BACKKEY5": {
              "offset": "0x06",
              "size": 8,
              "description": "Backdoor Comparison Key 5."
            },
            "BACKKEY4": {
              "offset": "0x07",
              "size": 8,
              "description": "Backdoor Comparison Key 4."
            },
            "FPROT3": {
              "offset": "0x08",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - Low Register"
            },
            "FPROT2": {
              "offset": "0x09",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 1 - High Register"
            },
            "FPROT1": {
              "offset": "0x0A",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - Low Register"
            },
            "FPROT0": {
              "offset": "0x0B",
              "size": 8,
              "description": "Non-volatile P-Flash Protection 0 - High Register"
            },
            "FSEC": {
              "offset": "0x0C",
              "size": 8,
              "description": "Non-volatile Flash Security Register"
            },
            "FOPT": {
              "offset": "0x0D",
              "size": 8,
              "description": "Non-volatile Flash Option Register"
            }
          },
          "bits": {
            "BACKKEY3": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY2": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY1": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY0": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY7": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY6": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY5": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "BACKKEY4": {
              "KEY": {
                "bit": 0,
                "description": "Backdoor Comparison Key.",
                "width": 8
              }
            },
            "FPROT3": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT2": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT1": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FPROT0": {
              "PROT": {
                "bit": 0,
                "description": "P-Flash Region Protect",
                "width": 8
              }
            },
            "FSEC": {
              "SEC": {
                "bit": 0,
                "description": "Flash Security",
                "width": 2
              },
              "FSLACC": {
                "bit": 2,
                "description": "Freescale Failure Analysis Access Code",
                "width": 2
              },
              "MEEN": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "KEYEN": {
                "bit": 6,
                "description": "Backdoor Key Security Enable",
                "width": 2
              }
            },
            "FOPT": {
              "LPBOOT": {
                "bit": 0,
                "description": "no description available"
              },
              "BOOTPIN_OPT": {
                "bit": 1,
                "description": "no description available"
              },
              "NMI_DIS": {
                "bit": 2,
                "description": "no description available"
              },
              "FAST_INIT": {
                "bit": 5,
                "description": "no description available"
              },
              "BOOTSRC_SEL": {
                "bit": 6,
                "description": "Boot source selection",
                "width": 2
              }
            }
          }
        },
        "AIPS0": {
          "instances": [
            {
              "name": "AIPS0",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MPRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Privilege Register A"
            },
            "PACRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRB": {
              "offset": "0x24",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRC": {
              "offset": "0x28",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRE": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRF": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRG": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRH": {
              "offset": "0x4C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRI": {
              "offset": "0x50",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRJ": {
              "offset": "0x54",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRK": {
              "offset": "0x58",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRM": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRN": {
              "offset": "0x64",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRO": {
              "offset": "0x68",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRP": {
              "offset": "0x6C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            }
          },
          "bits": {
            "MPRA": {
              "MPL4": {
                "bit": 12,
                "description": "Master 4 Privilege Level"
              },
              "MTW4": {
                "bit": 13,
                "description": "Master 4 Trusted For Writes"
              },
              "MTR4": {
                "bit": 14,
                "description": "Master 4 Trusted For Read"
              },
              "MPL3": {
                "bit": 16,
                "description": "Master 3 Privilege Level"
              },
              "MTW3": {
                "bit": 17,
                "description": "Master 3 Trusted For Writes"
              },
              "MTR3": {
                "bit": 18,
                "description": "Master 3 Trusted For Read"
              },
              "MPL2": {
                "bit": 20,
                "description": "Master 2 Privilege Level"
              },
              "MTW2": {
                "bit": 21,
                "description": "Master 2 Trusted For Writes"
              },
              "MTR2": {
                "bit": 22,
                "description": "Master 2 Trusted For Read"
              },
              "MPL1": {
                "bit": 24,
                "description": "Master 1 Privilege Level"
              },
              "MTW1": {
                "bit": 25,
                "description": "Master 1 Trusted for Writes"
              },
              "MTR1": {
                "bit": 26,
                "description": "Master 1 Trusted for Read"
              },
              "MPL0": {
                "bit": 28,
                "description": "Master 0 Privilege Level"
              },
              "MTW0": {
                "bit": 29,
                "description": "Master 0 Trusted For Writes"
              },
              "MTR0": {
                "bit": 30,
                "description": "Master 0 Trusted For Read"
              }
            },
            "PACRA": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRB": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRC": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRD": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRE": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRF": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRG": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRH": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRI": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRJ": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRK": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRL": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRM": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRN": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRO": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRP": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            }
          }
        },
        "AIPS1": {
          "instances": [
            {
              "name": "AIPS1",
              "base": "0x40080000"
            }
          ],
          "registers": {
            "MPRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Master Privilege Register A"
            },
            "PACRA": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRB": {
              "offset": "0x24",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRC": {
              "offset": "0x28",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRD": {
              "offset": "0x2C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRE": {
              "offset": "0x40",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRF": {
              "offset": "0x44",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRG": {
              "offset": "0x48",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRH": {
              "offset": "0x4C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRI": {
              "offset": "0x50",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRJ": {
              "offset": "0x54",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRK": {
              "offset": "0x58",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRL": {
              "offset": "0x5C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRM": {
              "offset": "0x60",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRN": {
              "offset": "0x64",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRO": {
              "offset": "0x68",
              "size": 32,
              "description": "Peripheral Access Control Register"
            },
            "PACRP": {
              "offset": "0x6C",
              "size": 32,
              "description": "Peripheral Access Control Register"
            }
          },
          "bits": {
            "MPRA": {
              "MPL4": {
                "bit": 12,
                "description": "Master 4 Privilege Level"
              },
              "MTW4": {
                "bit": 13,
                "description": "Master 4 Trusted For Writes"
              },
              "MTR4": {
                "bit": 14,
                "description": "Master 4 Trusted For Read"
              },
              "MPL3": {
                "bit": 16,
                "description": "Master 3 Privilege Level"
              },
              "MTW3": {
                "bit": 17,
                "description": "Master 3 Trusted For Writes"
              },
              "MTR3": {
                "bit": 18,
                "description": "Master 3 Trusted For Read"
              },
              "MPL2": {
                "bit": 20,
                "description": "Master 2 Privilege Level"
              },
              "MTW2": {
                "bit": 21,
                "description": "Master 2 Trusted For Writes"
              },
              "MTR2": {
                "bit": 22,
                "description": "Master 2 Trusted For Read"
              },
              "MPL1": {
                "bit": 24,
                "description": "Master 1 Privilege Level"
              },
              "MTW1": {
                "bit": 25,
                "description": "Master 1 Trusted for Writes"
              },
              "MTR1": {
                "bit": 26,
                "description": "Master 1 Trusted for Read"
              },
              "MPL0": {
                "bit": 28,
                "description": "Master 0 Privilege Level"
              },
              "MTW0": {
                "bit": 29,
                "description": "Master 0 Trusted For Writes"
              },
              "MTR0": {
                "bit": 30,
                "description": "Master 0 Trusted For Read"
              }
            },
            "PACRA": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRB": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRC": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRD": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRE": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRF": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRG": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRH": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRI": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRJ": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRK": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRL": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRM": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRN": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRO": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            },
            "PACRP": {
              "TP7": {
                "bit": 0,
                "description": "Trusted Protect"
              },
              "WP7": {
                "bit": 1,
                "description": "Write Protect"
              },
              "SP7": {
                "bit": 2,
                "description": "Supervisor Protect"
              },
              "TP6": {
                "bit": 4,
                "description": "Trusted Protect"
              },
              "WP6": {
                "bit": 5,
                "description": "Write Protect"
              },
              "SP6": {
                "bit": 6,
                "description": "Supervisor Protect"
              },
              "TP5": {
                "bit": 8,
                "description": "Trusted Protect"
              },
              "WP5": {
                "bit": 9,
                "description": "Write Protect"
              },
              "SP5": {
                "bit": 10,
                "description": "Supervisor Protect"
              },
              "TP4": {
                "bit": 12,
                "description": "Trusted Protect"
              },
              "WP4": {
                "bit": 13,
                "description": "Write Protect"
              },
              "SP4": {
                "bit": 14,
                "description": "Supervisor Protect"
              },
              "TP3": {
                "bit": 16,
                "description": "Trusted Protect"
              },
              "WP3": {
                "bit": 17,
                "description": "Write Protect"
              },
              "SP3": {
                "bit": 18,
                "description": "Supervisor Protect"
              },
              "TP2": {
                "bit": 20,
                "description": "Trusted Protect"
              },
              "WP2": {
                "bit": 21,
                "description": "Write Protect"
              },
              "SP2": {
                "bit": 22,
                "description": "Supervisor Protect"
              },
              "TP1": {
                "bit": 24,
                "description": "Trusted Protect"
              },
              "WP1": {
                "bit": 25,
                "description": "Write Protect"
              },
              "SP1": {
                "bit": 26,
                "description": "Supervisor Protect"
              },
              "TP0": {
                "bit": 28,
                "description": "Trusted Protect"
              },
              "WP0": {
                "bit": 29,
                "description": "Write Protect"
              },
              "SP0": {
                "bit": 30,
                "description": "Supervisor Protect"
              }
            }
          }
        },
        "AXBS": {
          "instances": [
            {
              "name": "AXBS",
              "base": "0x40004000"
            }
          ],
          "registers": {
            "PRS%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Priority Registers Slave"
            },
            "CRS%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Control Register"
            },
            "MGPCR%s": {
              "offset": "0x800",
              "size": 32,
              "description": "Master General Purpose Control Register"
            }
          },
          "bits": {
            "PRS%s": {
              "M0": {
                "bit": 0,
                "description": "Master 0 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M1": {
                "bit": 4,
                "description": "Master 1 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M2": {
                "bit": 8,
                "description": "Master 2 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M3": {
                "bit": 12,
                "description": "Master 3 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              },
              "M4": {
                "bit": 16,
                "description": "Master 4 Priority. Sets the arbitration priority for this port on the associated slave port.",
                "width": 3
              }
            },
            "CRS%s": {
              "PARK": {
                "bit": 0,
                "description": "Park",
                "width": 3
              },
              "PCTL": {
                "bit": 4,
                "description": "Parking Control",
                "width": 2
              },
              "ARB": {
                "bit": 8,
                "description": "Arbitration Mode",
                "width": 2
              },
              "HLP": {
                "bit": 30,
                "description": "Halt Low Priority"
              },
              "RO": {
                "bit": 31,
                "description": "Read Only"
              }
            },
            "MGPCR%s": {
              "AULB": {
                "bit": 0,
                "description": "Arbitrates On Undefined Length Bursts",
                "width": 3
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40008000",
              "irq": 0
            },
            {
              "name": "DMAMUX",
              "base": "0x40021000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "ES": {
              "offset": "0x04",
              "size": 32,
              "description": "Error Status Register"
            },
            "ERQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "Enable Request Register"
            },
            "EEI": {
              "offset": "0x14",
              "size": 32,
              "description": "Enable Error Interrupt Register"
            },
            "CEEI": {
              "offset": "0x18",
              "size": 8,
              "description": "Clear Enable Error Interrupt Register"
            },
            "SEEI": {
              "offset": "0x19",
              "size": 8,
              "description": "Set Enable Error Interrupt Register"
            },
            "CERQ": {
              "offset": "0x1A",
              "size": 8,
              "description": "Clear Enable Request Register"
            },
            "SERQ": {
              "offset": "0x1B",
              "size": 8,
              "description": "Set Enable Request Register"
            },
            "CDNE": {
              "offset": "0x1C",
              "size": 8,
              "description": "Clear DONE Status Bit Register"
            },
            "SSRT": {
              "offset": "0x1D",
              "size": 8,
              "description": "Set START Bit Register"
            },
            "CERR": {
              "offset": "0x1E",
              "size": 8,
              "description": "Clear Error Register"
            },
            "CINT": {
              "offset": "0x1F",
              "size": 8,
              "description": "Clear Interrupt Request Register"
            },
            "INT": {
              "offset": "0x24",
              "size": 32,
              "description": "Interrupt Request Register"
            },
            "ERR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Error Register"
            },
            "HRS": {
              "offset": "0x34",
              "size": 32,
              "description": "Hardware Request Status Register"
            },
            "EARS": {
              "offset": "0x44",
              "size": 32,
              "description": "Enable Asynchronous Request in Stop Register"
            },
            "DCHPRI%s": {
              "offset": "0x100",
              "size": 8,
              "description": "Channel n Priority Register"
            },
            "TCD%s_SADDR": {
              "offset": "0x1000",
              "size": 32,
              "description": "TCD Source Address"
            },
            "TCD%s_SOFF": {
              "offset": "0x1004",
              "size": 16,
              "description": "TCD Signed Source Address Offset"
            },
            "TCD%s_ATTR": {
              "offset": "0x1006",
              "size": 16,
              "description": "TCD Transfer Attributes"
            },
            "TCD%s_NBYTES_MLNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Minor Byte Count (Minor Loop Mapping Disabled)"
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled)"
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "offset": "0x1008",
              "size": 32,
              "description": "TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)"
            },
            "TCD%s_SLAST": {
              "offset": "0x100C",
              "size": 32,
              "description": "TCD Last Source Address Adjustment"
            },
            "TCD%s_DADDR": {
              "offset": "0x1010",
              "size": 32,
              "description": "TCD Destination Address"
            },
            "TCD%s_DOFF": {
              "offset": "0x1014",
              "size": 16,
              "description": "TCD Signed Destination Address Offset"
            },
            "TCD%s_CITER_ELINKNO": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_CITER_ELINKYES": {
              "offset": "0x1016",
              "size": 16,
              "description": "TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            },
            "TCD%s_DLASTSGA": {
              "offset": "0x1018",
              "size": 32,
              "description": "TCD Last Destination Address Adjustment/Scatter Gather Address"
            },
            "TCD%s_CSR": {
              "offset": "0x101C",
              "size": 16,
              "description": "TCD Control and Status"
            },
            "TCD%s_BITER_ELINKNO": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)"
            },
            "TCD%s_BITER_ELINKYES": {
              "offset": "0x101E",
              "size": 16,
              "description": "TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)"
            }
          },
          "bits": {
            "CR": {
              "EDBG": {
                "bit": 1,
                "description": "Enable Debug"
              },
              "ERCA": {
                "bit": 2,
                "description": "Enable Round Robin Channel Arbitration"
              },
              "ERGA": {
                "bit": 3,
                "description": "Enable Round Robin Group Arbitration"
              },
              "HOE": {
                "bit": 4,
                "description": "Halt On Error"
              },
              "HALT": {
                "bit": 5,
                "description": "Halt DMA Operations"
              },
              "CLM": {
                "bit": 6,
                "description": "Continuous Link Mode"
              },
              "EMLM": {
                "bit": 7,
                "description": "Enable Minor Loop Mapping"
              },
              "GRP0PRI": {
                "bit": 8,
                "description": "Channel Group 0 Priority"
              },
              "GRP1PRI": {
                "bit": 10,
                "description": "Channel Group 1 Priority"
              },
              "ECX": {
                "bit": 16,
                "description": "Error Cancel Transfer"
              },
              "CX": {
                "bit": 17,
                "description": "Cancel Transfer"
              }
            },
            "ES": {
              "DBE": {
                "bit": 0,
                "description": "Destination Bus Error"
              },
              "SBE": {
                "bit": 1,
                "description": "Source Bus Error"
              },
              "SGE": {
                "bit": 2,
                "description": "Scatter/Gather Configuration Error"
              },
              "NCE": {
                "bit": 3,
                "description": "NBYTES/CITER Configuration Error"
              },
              "DOE": {
                "bit": 4,
                "description": "Destination Offset Error"
              },
              "DAE": {
                "bit": 5,
                "description": "Destination Address Error"
              },
              "SOE": {
                "bit": 6,
                "description": "Source Offset Error"
              },
              "SAE": {
                "bit": 7,
                "description": "Source Address Error"
              },
              "ERRCHN": {
                "bit": 8,
                "description": "Error Channel Number or Canceled Channel Number",
                "width": 5
              },
              "CPE": {
                "bit": 14,
                "description": "Channel Priority Error"
              },
              "GPE": {
                "bit": 15,
                "description": "Group Priority Error"
              },
              "ECX": {
                "bit": 16,
                "description": "Transfer Canceled"
              },
              "VLD": {
                "bit": 31,
                "description": "Logical OR of all ERR status bits"
              }
            },
            "ERQ": {
              "ERQ0": {
                "bit": 0,
                "description": "Enable DMA Request 0"
              },
              "ERQ1": {
                "bit": 1,
                "description": "Enable DMA Request 1"
              },
              "ERQ2": {
                "bit": 2,
                "description": "Enable DMA Request 2"
              },
              "ERQ3": {
                "bit": 3,
                "description": "Enable DMA Request 3"
              },
              "ERQ4": {
                "bit": 4,
                "description": "Enable DMA Request 4"
              },
              "ERQ5": {
                "bit": 5,
                "description": "Enable DMA Request 5"
              },
              "ERQ6": {
                "bit": 6,
                "description": "Enable DMA Request 6"
              },
              "ERQ7": {
                "bit": 7,
                "description": "Enable DMA Request 7"
              },
              "ERQ8": {
                "bit": 8,
                "description": "Enable DMA Request 8"
              },
              "ERQ9": {
                "bit": 9,
                "description": "Enable DMA Request 9"
              },
              "ERQ10": {
                "bit": 10,
                "description": "Enable DMA Request 10"
              },
              "ERQ11": {
                "bit": 11,
                "description": "Enable DMA Request 11"
              },
              "ERQ12": {
                "bit": 12,
                "description": "Enable DMA Request 12"
              },
              "ERQ13": {
                "bit": 13,
                "description": "Enable DMA Request 13"
              },
              "ERQ14": {
                "bit": 14,
                "description": "Enable DMA Request 14"
              },
              "ERQ15": {
                "bit": 15,
                "description": "Enable DMA Request 15"
              },
              "ERQ16": {
                "bit": 16,
                "description": "Enable DMA Request 16"
              },
              "ERQ17": {
                "bit": 17,
                "description": "Enable DMA Request 17"
              },
              "ERQ18": {
                "bit": 18,
                "description": "Enable DMA Request 18"
              },
              "ERQ19": {
                "bit": 19,
                "description": "Enable DMA Request 19"
              },
              "ERQ20": {
                "bit": 20,
                "description": "Enable DMA Request 20"
              },
              "ERQ21": {
                "bit": 21,
                "description": "Enable DMA Request 21"
              },
              "ERQ22": {
                "bit": 22,
                "description": "Enable DMA Request 22"
              },
              "ERQ23": {
                "bit": 23,
                "description": "Enable DMA Request 23"
              },
              "ERQ24": {
                "bit": 24,
                "description": "Enable DMA Request 24"
              },
              "ERQ25": {
                "bit": 25,
                "description": "Enable DMA Request 25"
              },
              "ERQ26": {
                "bit": 26,
                "description": "Enable DMA Request 26"
              },
              "ERQ27": {
                "bit": 27,
                "description": "Enable DMA Request 27"
              },
              "ERQ28": {
                "bit": 28,
                "description": "Enable DMA Request 28"
              },
              "ERQ29": {
                "bit": 29,
                "description": "Enable DMA Request 29"
              },
              "ERQ30": {
                "bit": 30,
                "description": "Enable DMA Request 30"
              },
              "ERQ31": {
                "bit": 31,
                "description": "Enable DMA Request 31"
              }
            },
            "EEI": {
              "EEI0": {
                "bit": 0,
                "description": "Enable Error Interrupt 0"
              },
              "EEI1": {
                "bit": 1,
                "description": "Enable Error Interrupt 1"
              },
              "EEI2": {
                "bit": 2,
                "description": "Enable Error Interrupt 2"
              },
              "EEI3": {
                "bit": 3,
                "description": "Enable Error Interrupt 3"
              },
              "EEI4": {
                "bit": 4,
                "description": "Enable Error Interrupt 4"
              },
              "EEI5": {
                "bit": 5,
                "description": "Enable Error Interrupt 5"
              },
              "EEI6": {
                "bit": 6,
                "description": "Enable Error Interrupt 6"
              },
              "EEI7": {
                "bit": 7,
                "description": "Enable Error Interrupt 7"
              },
              "EEI8": {
                "bit": 8,
                "description": "Enable Error Interrupt 8"
              },
              "EEI9": {
                "bit": 9,
                "description": "Enable Error Interrupt 9"
              },
              "EEI10": {
                "bit": 10,
                "description": "Enable Error Interrupt 10"
              },
              "EEI11": {
                "bit": 11,
                "description": "Enable Error Interrupt 11"
              },
              "EEI12": {
                "bit": 12,
                "description": "Enable Error Interrupt 12"
              },
              "EEI13": {
                "bit": 13,
                "description": "Enable Error Interrupt 13"
              },
              "EEI14": {
                "bit": 14,
                "description": "Enable Error Interrupt 14"
              },
              "EEI15": {
                "bit": 15,
                "description": "Enable Error Interrupt 15"
              },
              "EEI16": {
                "bit": 16,
                "description": "Enable Error Interrupt 16"
              },
              "EEI17": {
                "bit": 17,
                "description": "Enable Error Interrupt 17"
              },
              "EEI18": {
                "bit": 18,
                "description": "Enable Error Interrupt 18"
              },
              "EEI19": {
                "bit": 19,
                "description": "Enable Error Interrupt 19"
              },
              "EEI20": {
                "bit": 20,
                "description": "Enable Error Interrupt 20"
              },
              "EEI21": {
                "bit": 21,
                "description": "Enable Error Interrupt 21"
              },
              "EEI22": {
                "bit": 22,
                "description": "Enable Error Interrupt 22"
              },
              "EEI23": {
                "bit": 23,
                "description": "Enable Error Interrupt 23"
              },
              "EEI24": {
                "bit": 24,
                "description": "Enable Error Interrupt 24"
              },
              "EEI25": {
                "bit": 25,
                "description": "Enable Error Interrupt 25"
              },
              "EEI26": {
                "bit": 26,
                "description": "Enable Error Interrupt 26"
              },
              "EEI27": {
                "bit": 27,
                "description": "Enable Error Interrupt 27"
              },
              "EEI28": {
                "bit": 28,
                "description": "Enable Error Interrupt 28"
              },
              "EEI29": {
                "bit": 29,
                "description": "Enable Error Interrupt 29"
              },
              "EEI30": {
                "bit": 30,
                "description": "Enable Error Interrupt 30"
              },
              "EEI31": {
                "bit": 31,
                "description": "Enable Error Interrupt 31"
              }
            },
            "CEEI": {
              "CEEI": {
                "bit": 0,
                "description": "Clear Enable Error Interrupt",
                "width": 5
              },
              "CAEE": {
                "bit": 6,
                "description": "Clear All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SEEI": {
              "SEEI": {
                "bit": 0,
                "description": "Set Enable Error Interrupt",
                "width": 5
              },
              "SAEE": {
                "bit": 6,
                "description": "Sets All Enable Error Interrupts"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERQ": {
              "CERQ": {
                "bit": 0,
                "description": "Clear Enable Request",
                "width": 5
              },
              "CAER": {
                "bit": 6,
                "description": "Clear All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SERQ": {
              "SERQ": {
                "bit": 0,
                "description": "Set Enable Request",
                "width": 5
              },
              "SAER": {
                "bit": 6,
                "description": "Set All Enable Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CDNE": {
              "CDNE": {
                "bit": 0,
                "description": "Clear DONE Bit",
                "width": 5
              },
              "CADN": {
                "bit": 6,
                "description": "Clears All DONE Bits"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "SSRT": {
              "SSRT": {
                "bit": 0,
                "description": "Set START Bit",
                "width": 5
              },
              "SAST": {
                "bit": 6,
                "description": "Set All START Bits (activates all channels)"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CERR": {
              "CERR": {
                "bit": 0,
                "description": "Clear Error Indicator",
                "width": 5
              },
              "CAEI": {
                "bit": 6,
                "description": "Clear All Error Indicators"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "CINT": {
              "CINT": {
                "bit": 0,
                "description": "Clear Interrupt Request",
                "width": 5
              },
              "CAIR": {
                "bit": 6,
                "description": "Clear All Interrupt Requests"
              },
              "NOP": {
                "bit": 7,
                "description": "No Op enable"
              }
            },
            "INT": {
              "INT0": {
                "bit": 0,
                "description": "Interrupt Request 0"
              },
              "INT1": {
                "bit": 1,
                "description": "Interrupt Request 1"
              },
              "INT2": {
                "bit": 2,
                "description": "Interrupt Request 2"
              },
              "INT3": {
                "bit": 3,
                "description": "Interrupt Request 3"
              },
              "INT4": {
                "bit": 4,
                "description": "Interrupt Request 4"
              },
              "INT5": {
                "bit": 5,
                "description": "Interrupt Request 5"
              },
              "INT6": {
                "bit": 6,
                "description": "Interrupt Request 6"
              },
              "INT7": {
                "bit": 7,
                "description": "Interrupt Request 7"
              },
              "INT8": {
                "bit": 8,
                "description": "Interrupt Request 8"
              },
              "INT9": {
                "bit": 9,
                "description": "Interrupt Request 9"
              },
              "INT10": {
                "bit": 10,
                "description": "Interrupt Request 10"
              },
              "INT11": {
                "bit": 11,
                "description": "Interrupt Request 11"
              },
              "INT12": {
                "bit": 12,
                "description": "Interrupt Request 12"
              },
              "INT13": {
                "bit": 13,
                "description": "Interrupt Request 13"
              },
              "INT14": {
                "bit": 14,
                "description": "Interrupt Request 14"
              },
              "INT15": {
                "bit": 15,
                "description": "Interrupt Request 15"
              },
              "INT16": {
                "bit": 16,
                "description": "Interrupt Request 16"
              },
              "INT17": {
                "bit": 17,
                "description": "Interrupt Request 17"
              },
              "INT18": {
                "bit": 18,
                "description": "Interrupt Request 18"
              },
              "INT19": {
                "bit": 19,
                "description": "Interrupt Request 19"
              },
              "INT20": {
                "bit": 20,
                "description": "Interrupt Request 20"
              },
              "INT21": {
                "bit": 21,
                "description": "Interrupt Request 21"
              },
              "INT22": {
                "bit": 22,
                "description": "Interrupt Request 22"
              },
              "INT23": {
                "bit": 23,
                "description": "Interrupt Request 23"
              },
              "INT24": {
                "bit": 24,
                "description": "Interrupt Request 24"
              },
              "INT25": {
                "bit": 25,
                "description": "Interrupt Request 25"
              },
              "INT26": {
                "bit": 26,
                "description": "Interrupt Request 26"
              },
              "INT27": {
                "bit": 27,
                "description": "Interrupt Request 27"
              },
              "INT28": {
                "bit": 28,
                "description": "Interrupt Request 28"
              },
              "INT29": {
                "bit": 29,
                "description": "Interrupt Request 29"
              },
              "INT30": {
                "bit": 30,
                "description": "Interrupt Request 30"
              },
              "INT31": {
                "bit": 31,
                "description": "Interrupt Request 31"
              }
            },
            "ERR": {
              "ERR0": {
                "bit": 0,
                "description": "Error In Channel 0"
              },
              "ERR1": {
                "bit": 1,
                "description": "Error In Channel 1"
              },
              "ERR2": {
                "bit": 2,
                "description": "Error In Channel 2"
              },
              "ERR3": {
                "bit": 3,
                "description": "Error In Channel 3"
              },
              "ERR4": {
                "bit": 4,
                "description": "Error In Channel 4"
              },
              "ERR5": {
                "bit": 5,
                "description": "Error In Channel 5"
              },
              "ERR6": {
                "bit": 6,
                "description": "Error In Channel 6"
              },
              "ERR7": {
                "bit": 7,
                "description": "Error In Channel 7"
              },
              "ERR8": {
                "bit": 8,
                "description": "Error In Channel 8"
              },
              "ERR9": {
                "bit": 9,
                "description": "Error In Channel 9"
              },
              "ERR10": {
                "bit": 10,
                "description": "Error In Channel 10"
              },
              "ERR11": {
                "bit": 11,
                "description": "Error In Channel 11"
              },
              "ERR12": {
                "bit": 12,
                "description": "Error In Channel 12"
              },
              "ERR13": {
                "bit": 13,
                "description": "Error In Channel 13"
              },
              "ERR14": {
                "bit": 14,
                "description": "Error In Channel 14"
              },
              "ERR15": {
                "bit": 15,
                "description": "Error In Channel 15"
              },
              "ERR16": {
                "bit": 16,
                "description": "Error In Channel 16"
              },
              "ERR17": {
                "bit": 17,
                "description": "Error In Channel 17"
              },
              "ERR18": {
                "bit": 18,
                "description": "Error In Channel 18"
              },
              "ERR19": {
                "bit": 19,
                "description": "Error In Channel 19"
              },
              "ERR20": {
                "bit": 20,
                "description": "Error In Channel 20"
              },
              "ERR21": {
                "bit": 21,
                "description": "Error In Channel 21"
              },
              "ERR22": {
                "bit": 22,
                "description": "Error In Channel 22"
              },
              "ERR23": {
                "bit": 23,
                "description": "Error In Channel 23"
              },
              "ERR24": {
                "bit": 24,
                "description": "Error In Channel 24"
              },
              "ERR25": {
                "bit": 25,
                "description": "Error In Channel 25"
              },
              "ERR26": {
                "bit": 26,
                "description": "Error In Channel 26"
              },
              "ERR27": {
                "bit": 27,
                "description": "Error In Channel 27"
              },
              "ERR28": {
                "bit": 28,
                "description": "Error In Channel 28"
              },
              "ERR29": {
                "bit": 29,
                "description": "Error In Channel 29"
              },
              "ERR30": {
                "bit": 30,
                "description": "Error In Channel 30"
              },
              "ERR31": {
                "bit": 31,
                "description": "Error In Channel 31"
              }
            },
            "HRS": {
              "HRS0": {
                "bit": 0,
                "description": "Hardware Request Status Channel 0"
              },
              "HRS1": {
                "bit": 1,
                "description": "Hardware Request Status Channel 1"
              },
              "HRS2": {
                "bit": 2,
                "description": "Hardware Request Status Channel 2"
              },
              "HRS3": {
                "bit": 3,
                "description": "Hardware Request Status Channel 3"
              },
              "HRS4": {
                "bit": 4,
                "description": "Hardware Request Status Channel 4"
              },
              "HRS5": {
                "bit": 5,
                "description": "Hardware Request Status Channel 5"
              },
              "HRS6": {
                "bit": 6,
                "description": "Hardware Request Status Channel 6"
              },
              "HRS7": {
                "bit": 7,
                "description": "Hardware Request Status Channel 7"
              },
              "HRS8": {
                "bit": 8,
                "description": "Hardware Request Status Channel 8"
              },
              "HRS9": {
                "bit": 9,
                "description": "Hardware Request Status Channel 9"
              },
              "HRS10": {
                "bit": 10,
                "description": "Hardware Request Status Channel 10"
              },
              "HRS11": {
                "bit": 11,
                "description": "Hardware Request Status Channel 11"
              },
              "HRS12": {
                "bit": 12,
                "description": "Hardware Request Status Channel 12"
              },
              "HRS13": {
                "bit": 13,
                "description": "Hardware Request Status Channel 13"
              },
              "HRS14": {
                "bit": 14,
                "description": "Hardware Request Status Channel 14"
              },
              "HRS15": {
                "bit": 15,
                "description": "Hardware Request Status Channel 15"
              },
              "HRS16": {
                "bit": 16,
                "description": "Hardware Request Status Channel 16"
              },
              "HRS17": {
                "bit": 17,
                "description": "Hardware Request Status Channel 17"
              },
              "HRS18": {
                "bit": 18,
                "description": "Hardware Request Status Channel 18"
              },
              "HRS19": {
                "bit": 19,
                "description": "Hardware Request Status Channel 19"
              },
              "HRS20": {
                "bit": 20,
                "description": "Hardware Request Status Channel 20"
              },
              "HRS21": {
                "bit": 21,
                "description": "Hardware Request Status Channel 21"
              },
              "HRS22": {
                "bit": 22,
                "description": "Hardware Request Status Channel 22"
              },
              "HRS23": {
                "bit": 23,
                "description": "Hardware Request Status Channel 23"
              },
              "HRS24": {
                "bit": 24,
                "description": "Hardware Request Status Channel 24"
              },
              "HRS25": {
                "bit": 25,
                "description": "Hardware Request Status Channel 25"
              },
              "HRS26": {
                "bit": 26,
                "description": "Hardware Request Status Channel 26"
              },
              "HRS27": {
                "bit": 27,
                "description": "Hardware Request Status Channel 27"
              },
              "HRS28": {
                "bit": 28,
                "description": "Hardware Request Status Channel 28"
              },
              "HRS29": {
                "bit": 29,
                "description": "Hardware Request Status Channel 29"
              },
              "HRS30": {
                "bit": 30,
                "description": "Hardware Request Status Channel 30"
              },
              "HRS31": {
                "bit": 31,
                "description": "Hardware Request Status Channel 31"
              }
            },
            "EARS": {
              "EDREQ_0": {
                "bit": 0,
                "description": "Enable asynchronous DMA request in stop mode for channel 0."
              },
              "EDREQ_1": {
                "bit": 1,
                "description": "Enable asynchronous DMA request in stop mode for channel 1."
              },
              "EDREQ_2": {
                "bit": 2,
                "description": "Enable asynchronous DMA request in stop mode for channel 2."
              },
              "EDREQ_3": {
                "bit": 3,
                "description": "Enable asynchronous DMA request in stop mode for channel 3."
              },
              "EDREQ_4": {
                "bit": 4,
                "description": "Enable asynchronous DMA request in stop mode for channel 4"
              },
              "EDREQ_5": {
                "bit": 5,
                "description": "Enable asynchronous DMA request in stop mode for channel 5"
              },
              "EDREQ_6": {
                "bit": 6,
                "description": "Enable asynchronous DMA request in stop mode for channel 6"
              },
              "EDREQ_7": {
                "bit": 7,
                "description": "Enable asynchronous DMA request in stop mode for channel 7"
              },
              "EDREQ_8": {
                "bit": 8,
                "description": "Enable asynchronous DMA request in stop mode for channel 8"
              },
              "EDREQ_9": {
                "bit": 9,
                "description": "Enable asynchronous DMA request in stop mode for channel 9"
              },
              "EDREQ_10": {
                "bit": 10,
                "description": "Enable asynchronous DMA request in stop mode for channel 10"
              },
              "EDREQ_11": {
                "bit": 11,
                "description": "Enable asynchronous DMA request in stop mode for channel 11"
              },
              "EDREQ_12": {
                "bit": 12,
                "description": "Enable asynchronous DMA request in stop mode for channel 12"
              },
              "EDREQ_13": {
                "bit": 13,
                "description": "Enable asynchronous DMA request in stop mode for channel 13"
              },
              "EDREQ_14": {
                "bit": 14,
                "description": "Enable asynchronous DMA request in stop mode for channel 14"
              },
              "EDREQ_15": {
                "bit": 15,
                "description": "Enable asynchronous DMA request in stop mode for channel 15"
              },
              "EDREQ_16": {
                "bit": 16,
                "description": "Enable asynchronous DMA request in stop mode for channel 16"
              },
              "EDREQ_17": {
                "bit": 17,
                "description": "Enable asynchronous DMA request in stop mode for channel 17"
              },
              "EDREQ_18": {
                "bit": 18,
                "description": "Enable asynchronous DMA request in stop mode for channel 18"
              },
              "EDREQ_19": {
                "bit": 19,
                "description": "Enable asynchronous DMA request in stop mode for channel 19"
              },
              "EDREQ_20": {
                "bit": 20,
                "description": "Enable asynchronous DMA request in stop mode for channel 20"
              },
              "EDREQ_21": {
                "bit": 21,
                "description": "Enable asynchronous DMA request in stop mode for channel 21"
              },
              "EDREQ_22": {
                "bit": 22,
                "description": "Enable asynchronous DMA request in stop mode for channel 22"
              },
              "EDREQ_23": {
                "bit": 23,
                "description": "Enable asynchronous DMA request in stop mode for channel 23"
              },
              "EDREQ_24": {
                "bit": 24,
                "description": "Enable asynchronous DMA request in stop mode for channel 24"
              },
              "EDREQ_25": {
                "bit": 25,
                "description": "Enable asynchronous DMA request in stop mode for channel 25"
              },
              "EDREQ_26": {
                "bit": 26,
                "description": "Enable asynchronous DMA request in stop mode for channel 26"
              },
              "EDREQ_27": {
                "bit": 27,
                "description": "Enable asynchronous DMA request in stop mode for channel 27"
              },
              "EDREQ_28": {
                "bit": 28,
                "description": "Enable asynchronous DMA request in stop mode for channel 28"
              },
              "EDREQ_29": {
                "bit": 29,
                "description": "Enable asynchronous DMA request in stop mode for channel 29"
              },
              "EDREQ_30": {
                "bit": 30,
                "description": "Enable asynchronous DMA request in stop mode for channel 30"
              },
              "EDREQ_31": {
                "bit": 31,
                "description": "Enable asynchronous DMA request in stop mode for channel 31"
              }
            },
            "DCHPRI%s": {
              "CHPRI": {
                "bit": 0,
                "description": "Channel n Arbitration Priority",
                "width": 4
              },
              "GRPPRI": {
                "bit": 4,
                "description": "Channel n Current Group Priority",
                "width": 2
              },
              "DPA": {
                "bit": 6,
                "description": "Disable Preempt Ability."
              },
              "ECP": {
                "bit": 7,
                "description": "Enable Channel Preemption."
              }
            },
            "TCD%s_SADDR": {
              "SADDR": {
                "bit": 0,
                "description": "Source Address",
                "width": 32
              }
            },
            "TCD%s_SOFF": {
              "SOFF": {
                "bit": 0,
                "description": "Source address signed offset",
                "width": 16
              }
            },
            "TCD%s_ATTR": {
              "DSIZE": {
                "bit": 0,
                "description": "Destination data transfer size",
                "width": 3
              },
              "DMOD": {
                "bit": 3,
                "description": "Destination Address Modulo",
                "width": 5
              },
              "SSIZE": {
                "bit": 8,
                "description": "Source data transfer size",
                "width": 3
              },
              "SMOD": {
                "bit": 11,
                "description": "Source Address Modulo",
                "width": 5
              }
            },
            "TCD%s_NBYTES_MLNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 32
              }
            },
            "TCD%s_NBYTES_MLOFFNO": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 30
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_NBYTES_MLOFFYES": {
              "NBYTES": {
                "bit": 0,
                "description": "Minor Byte Transfer Count",
                "width": 10
              },
              "MLOFF": {
                "bit": 10,
                "description": "If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.",
                "width": 20
              },
              "DMLOE": {
                "bit": 30,
                "description": "Destination Minor Loop Offset enable"
              },
              "SMLOE": {
                "bit": 31,
                "description": "Source Minor Loop Offset Enable"
              }
            },
            "TCD%s_SLAST": {
              "SLAST": {
                "bit": 0,
                "description": "Last Source Address Adjustment",
                "width": 32
              }
            },
            "TCD%s_DADDR": {
              "DADDR": {
                "bit": 0,
                "description": "Destination Address",
                "width": 32
              }
            },
            "TCD%s_DOFF": {
              "DOFF": {
                "bit": 0,
                "description": "Destination Address Signed Offset",
                "width": 16
              }
            },
            "TCD%s_CITER_ELINKNO": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_CITER_ELINKYES": {
              "CITER": {
                "bit": 0,
                "description": "Current Major Iteration Count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Minor Loop Link Channel Number",
                "width": 5
              },
              "ELINK": {
                "bit": 15,
                "description": "Enable channel-to-channel linking on minor-loop complete"
              }
            },
            "TCD%s_DLASTSGA": {
              "DLASTSGA": {
                "bit": 0,
                "description": "Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)",
                "width": 32
              }
            },
            "TCD%s_CSR": {
              "START": {
                "bit": 0,
                "description": "Channel Start"
              },
              "INTMAJOR": {
                "bit": 1,
                "description": "Enable an interrupt when major iteration count completes."
              },
              "INTHALF": {
                "bit": 2,
                "description": "Enable an interrupt when major counter is half complete."
              },
              "DREQ": {
                "bit": 3,
                "description": "Disable Request"
              },
              "ESG": {
                "bit": 4,
                "description": "Enable Scatter/Gather Processing"
              },
              "MAJORELINK": {
                "bit": 5,
                "description": "Enable channel-to-channel linking on major loop complete"
              },
              "ACTIVE": {
                "bit": 6,
                "description": "Channel Active"
              },
              "DONE": {
                "bit": 7,
                "description": "Channel Done"
              },
              "MAJORLINKCH": {
                "bit": 8,
                "description": "Major Loop Link Channel Number",
                "width": 5
              },
              "BWC": {
                "bit": 14,
                "description": "Bandwidth Control",
                "width": 2
              }
            },
            "TCD%s_BITER_ELINKNO": {
              "BITER": {
                "bit": 0,
                "description": "Starting Major Iteration Count",
                "width": 15
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            },
            "TCD%s_BITER_ELINKYES": {
              "BITER": {
                "bit": 0,
                "description": "Starting major iteration count",
                "width": 9
              },
              "LINKCH": {
                "bit": 9,
                "description": "Link Channel Number",
                "width": 5
              },
              "ELINK": {
                "bit": 15,
                "description": "Enables channel-to-channel linking on minor loop complete"
              }
            }
          }
        },
        "FB": {
          "instances": [
            {
              "name": "FB",
              "base": "0x4000C000"
            }
          ],
          "registers": {
            "CSAR%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Chip Select Address Register"
            },
            "CSMR%s": {
              "offset": "0x04",
              "size": 32,
              "description": "Chip Select Mask Register"
            },
            "CSCR%s": {
              "offset": "0x08",
              "size": 32,
              "description": "Chip Select Control Register"
            },
            "CSPMCR": {
              "offset": "0x60",
              "size": 32,
              "description": "Chip Select port Multiplexing Control Register"
            }
          },
          "bits": {
            "CSAR%s": {
              "BA": {
                "bit": 16,
                "description": "Base Address",
                "width": 16
              }
            },
            "CSMR%s": {
              "V": {
                "bit": 0,
                "description": "Valid"
              },
              "WP": {
                "bit": 8,
                "description": "Write Protect"
              },
              "BAM": {
                "bit": 16,
                "description": "Base Address Mask",
                "width": 16
              }
            },
            "CSCR%s": {
              "BSTW": {
                "bit": 3,
                "description": "Burst-Write Enable"
              },
              "BSTR": {
                "bit": 4,
                "description": "Burst-Read Enable"
              },
              "BEM": {
                "bit": 5,
                "description": "Byte-Enable Mode"
              },
              "PS": {
                "bit": 6,
                "description": "Port Size",
                "width": 2
              },
              "AA": {
                "bit": 8,
                "description": "Auto-Acknowledge Enable"
              },
              "BLS": {
                "bit": 9,
                "description": "Byte-Lane Shift"
              },
              "WS": {
                "bit": 10,
                "description": "Wait States",
                "width": 6
              },
              "WRAH": {
                "bit": 16,
                "description": "Write Address Hold or Deselect",
                "width": 2
              },
              "RDAH": {
                "bit": 18,
                "description": "Read Address Hold or Deselect",
                "width": 2
              },
              "ASET": {
                "bit": 20,
                "description": "Address Setup",
                "width": 2
              },
              "EXTS": {
                "bit": 22,
                "description": "Extended Transfer Start/Extended Address Latch Enable Controls how long FB_TS /FB_ALE is asserted."
              },
              "SWSEN": {
                "bit": 23,
                "description": "Secondary Wait State Enable"
              },
              "SWS": {
                "bit": 26,
                "description": "Secondary Wait States",
                "width": 6
              }
            },
            "CSPMCR": {
              "GROUP5": {
                "bit": 12,
                "description": "FlexBus Signal Group 5 Multiplex control",
                "width": 4
              },
              "GROUP4": {
                "bit": 16,
                "description": "FlexBus Signal Group 4 Multiplex control",
                "width": 4
              },
              "GROUP3": {
                "bit": 20,
                "description": "FlexBus Signal Group 3 Multiplex control",
                "width": 4
              },
              "GROUP2": {
                "bit": 24,
                "description": "FlexBus Signal Group 2 Multiplex control",
                "width": 4
              },
              "GROUP1": {
                "bit": 28,
                "description": "FlexBus Signal Group 1 Multiplex control",
                "width": 4
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0x4000D000"
            }
          ],
          "registers": {
            "CESR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control/Error Status Register"
            },
            "EAR%s": {
              "offset": "0x10",
              "size": 32,
              "description": "Error Address Register, slave port n"
            },
            "EDR%s": {
              "offset": "0x14",
              "size": 32,
              "description": "Error Detail Register, slave port n"
            },
            "RGD%s_WORD0": {
              "offset": "0x400",
              "size": 32,
              "description": "Region Descriptor n, Word 0"
            },
            "RGD%s_WORD1": {
              "offset": "0x404",
              "size": 32,
              "description": "Region Descriptor n, Word 1"
            },
            "RGD%s_WORD2": {
              "offset": "0x408",
              "size": 32,
              "description": "Region Descriptor n, Word 2"
            },
            "RGD%s_WORD3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Region Descriptor n, Word 3"
            },
            "RGDAAC%s": {
              "offset": "0x800",
              "size": 32,
              "description": "Region Descriptor Alternate Access Control n"
            }
          },
          "bits": {
            "CESR": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              },
              "NRGD": {
                "bit": 8,
                "description": "Number Of Region Descriptors",
                "width": 4
              },
              "NSP": {
                "bit": 12,
                "description": "Number Of Slave Ports",
                "width": 4
              },
              "HRL": {
                "bit": 16,
                "description": "Hardware Revision Level",
                "width": 4
              },
              "SPERR": {
                "bit": 27,
                "description": "Slave Port n Error",
                "width": 5
              }
            },
            "EAR%s": {
              "EADDR": {
                "bit": 0,
                "description": "Error Address",
                "width": 32
              }
            },
            "EDR%s": {
              "ERW": {
                "bit": 0,
                "description": "Error Read/Write"
              },
              "EATTR": {
                "bit": 1,
                "description": "Error Attributes",
                "width": 3
              },
              "EMN": {
                "bit": 4,
                "description": "Error Master Number",
                "width": 4
              },
              "EPID": {
                "bit": 8,
                "description": "Error Process Identification",
                "width": 8
              },
              "EACD": {
                "bit": 16,
                "description": "Error Access Control Detail",
                "width": 16
              }
            },
            "RGD%s_WORD0": {
              "SRTADDR": {
                "bit": 5,
                "description": "Start Address",
                "width": 27
              }
            },
            "RGD%s_WORD1": {
              "ENDADDR": {
                "bit": 5,
                "description": "End Address",
                "width": 27
              }
            },
            "RGD%s_WORD2": {
              "M0UM": {
                "bit": 0,
                "description": "Bus Master 0 User Mode Access Control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus Master 0 Supervisor Mode Access Control",
                "width": 2
              },
              "M0PE": {
                "bit": 5,
                "description": "Bus Master 0 Process Identifier enable"
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus Master 1 User Mode Access Control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus Master 1 Supervisor Mode Access Control",
                "width": 2
              },
              "M1PE": {
                "bit": 11,
                "description": "Bus Master 1 Process Identifier enable"
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus Master 2 User Mode Access control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus Master 2 Supervisor Mode Access Control",
                "width": 2
              },
              "M2PE": {
                "bit": 17,
                "description": "Bus Master 2 Process Identifier Enable"
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus Master 3 User Mode Access Control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus Master 3 Supervisor Mode Access Control",
                "width": 2
              },
              "M3PE": {
                "bit": 23,
                "description": "Bus Master 3 Process Identifier Enable"
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus Master 4 Write Enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus Master 4 Read Enable"
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus Master 5 Write Enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus Master 5 Read Enable"
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus Master 6 Write Enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus Master 6 Read Enable"
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus Master 7 Write Enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus Master 7 Read Enable"
              }
            },
            "RGD%s_WORD3": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              },
              "PIDMASK": {
                "bit": 16,
                "description": "Process Identifier Mask",
                "width": 8
              },
              "PID": {
                "bit": 24,
                "description": "Process Identifier",
                "width": 8
              }
            },
            "RGDAAC%s": {
              "M0UM": {
                "bit": 0,
                "description": "Bus Master 0 User Mode Access Control",
                "width": 3
              },
              "M0SM": {
                "bit": 3,
                "description": "Bus Master 0 Supervisor Mode Access Control",
                "width": 2
              },
              "M0PE": {
                "bit": 5,
                "description": "Bus Master 0 Process Identifier Enable"
              },
              "M1UM": {
                "bit": 6,
                "description": "Bus Master 1 User Mode Access Control",
                "width": 3
              },
              "M1SM": {
                "bit": 9,
                "description": "Bus Master 1 Supervisor Mode Access Control",
                "width": 2
              },
              "M1PE": {
                "bit": 11,
                "description": "Bus Master 1 Process Identifier Enable"
              },
              "M2UM": {
                "bit": 12,
                "description": "Bus Master 2 User Mode Access Control",
                "width": 3
              },
              "M2SM": {
                "bit": 15,
                "description": "Bus Master 2 Supervisor Mode Access Control",
                "width": 2
              },
              "M2PE": {
                "bit": 17,
                "description": "Bus Master 2 Process Identifier Enable"
              },
              "M3UM": {
                "bit": 18,
                "description": "Bus Master 3 User Mode Access Control",
                "width": 3
              },
              "M3SM": {
                "bit": 21,
                "description": "Bus Master 3 Supervisor Mode Access Control",
                "width": 2
              },
              "M3PE": {
                "bit": 23,
                "description": "Bus Master 3 Process Identifier Enable"
              },
              "M4WE": {
                "bit": 24,
                "description": "Bus Master 4 Write Enable"
              },
              "M4RE": {
                "bit": 25,
                "description": "Bus Master 4 Read Enable"
              },
              "M5WE": {
                "bit": 26,
                "description": "Bus Master 5 Write Enable"
              },
              "M5RE": {
                "bit": 27,
                "description": "Bus Master 5 Read Enable"
              },
              "M6WE": {
                "bit": 28,
                "description": "Bus Master 6 Write Enable"
              },
              "M6RE": {
                "bit": 29,
                "description": "Bus Master 6 Read Enable"
              },
              "M7WE": {
                "bit": 30,
                "description": "Bus Master 7 Write Enable"
              },
              "M7RE": {
                "bit": 31,
                "description": "Bus Master 7 Read Enable"
              }
            }
          }
        },
        "SDRAM": {
          "instances": [
            {
              "name": "SDRAM",
              "base": "0x4000F000"
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x42",
              "size": 16,
              "description": "Control Register"
            },
            "AC%s": {
              "offset": "0x48",
              "size": 32,
              "description": "Address and Control Register"
            },
            "CM%s": {
              "offset": "0x4C",
              "size": 32,
              "description": "Control Mask"
            }
          },
          "bits": {
            "CTRL": {
              "RC": {
                "bit": 0,
                "description": "Refresh count",
                "width": 9
              },
              "RTIM": {
                "bit": 9,
                "description": "Refresh timing",
                "width": 2
              },
              "IS": {
                "bit": 11,
                "description": "Initiate self-refresh command."
              }
            },
            "AC%s": {
              "IP": {
                "bit": 3,
                "description": "Initiate precharge all (pall) command."
              },
              "PS": {
                "bit": 4,
                "description": "Port size.",
                "width": 2
              },
              "IMRS": {
                "bit": 6,
                "description": "Initiate mode register set (mrs) command."
              },
              "CBM": {
                "bit": 8,
                "description": "Command bit location",
                "width": 3
              },
              "CASL": {
                "bit": 12,
                "description": "CAS Latency",
                "width": 2
              },
              "RE": {
                "bit": 15,
                "description": "Refresh enable"
              },
              "BA": {
                "bit": 18,
                "description": "Base address register.",
                "width": 14
              }
            },
            "CM%s": {
              "V": {
                "bit": 0,
                "description": "Valid."
              },
              "WP": {
                "bit": 8,
                "description": "Write protect."
              },
              "BAM": {
                "bit": 18,
                "description": "Base address mask.",
                "width": 14
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0x4001F000"
            }
          ],
          "registers": {
            "PFAPR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash Access Protection Register"
            },
            "PFB0CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash Bank 0 Control Register"
            },
            "Reserved": {
              "offset": "0x08",
              "size": 32,
              "description": "Reserved"
            },
            "TAGVDW0S%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW1S%s": {
              "offset": "0x110",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW2S%s": {
              "offset": "0x120",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "TAGVDW3S%s": {
              "offset": "0x130",
              "size": 32,
              "description": "Cache Tag Storage"
            },
            "DATAW0S%sUM": {
              "offset": "0x200",
              "size": 32,
              "description": "Cache Data Storage (uppermost word)"
            },
            "DATAW0S%sMU": {
              "offset": "0x204",
              "size": 32,
              "description": "Cache Data Storage (mid-upper word)"
            },
            "DATAW0S%sML": {
              "offset": "0x208",
              "size": 32,
              "description": "Cache Data Storage (mid-lower word)"
            },
            "DATAW0S%sLM": {
              "offset": "0x20C",
              "size": 32,
              "description": "Cache Data Storage (lowermost word)"
            },
            "DATAW1S%sUM": {
              "offset": "0x240",
              "size": 32,
              "description": "Cache Data Storage (uppermost word)"
            },
            "DATAW1S%sMU": {
              "offset": "0x244",
              "size": 32,
              "description": "Cache Data Storage (mid-upper word)"
            },
            "DATAW1S%sML": {
              "offset": "0x248",
              "size": 32,
              "description": "Cache Data Storage (mid-lower word)"
            },
            "DATAW1S%sLM": {
              "offset": "0x24C",
              "size": 32,
              "description": "Cache Data Storage (lowermost word)"
            },
            "DATAW2S%sUM": {
              "offset": "0x280",
              "size": 32,
              "description": "Cache Data Storage (uppermost word)"
            },
            "DATAW2S%sMU": {
              "offset": "0x284",
              "size": 32,
              "description": "Cache Data Storage (mid-upper word)"
            },
            "DATAW2S%sML": {
              "offset": "0x288",
              "size": 32,
              "description": "Cache Data Storage (mid-lower word)"
            },
            "DATAW2S%sLM": {
              "offset": "0x28C",
              "size": 32,
              "description": "Cache Data Storage (lowermost word)"
            },
            "DATAW3S%sUM": {
              "offset": "0x2C0",
              "size": 32,
              "description": "Cache Data Storage (uppermost word)"
            },
            "DATAW3S%sMU": {
              "offset": "0x2C4",
              "size": 32,
              "description": "Cache Data Storage (mid-upper word)"
            },
            "DATAW3S%sML": {
              "offset": "0x2C8",
              "size": 32,
              "description": "Cache Data Storage (mid-lower word)"
            },
            "DATAW3S%sLM": {
              "offset": "0x2CC",
              "size": 32,
              "description": "Cache Data Storage (lowermost word)"
            }
          },
          "bits": {
            "PFAPR": {
              "M0AP": {
                "bit": 0,
                "description": "Master 0 Access Protection",
                "width": 2
              },
              "M1AP": {
                "bit": 2,
                "description": "Master 1 Access Protection",
                "width": 2
              },
              "M2AP": {
                "bit": 4,
                "description": "Master 2 Access Protection",
                "width": 2
              },
              "M3AP": {
                "bit": 6,
                "description": "Master 3 Access Protection",
                "width": 2
              },
              "M4AP": {
                "bit": 8,
                "description": "Master 4 Access Protection",
                "width": 2
              },
              "M0PFD": {
                "bit": 16,
                "description": "Master 0 Prefetch Disable"
              },
              "M1PFD": {
                "bit": 17,
                "description": "Master 1 Prefetch Disable"
              },
              "M2PFD": {
                "bit": 18,
                "description": "Master 2 Prefetch Disable"
              },
              "M3PFD": {
                "bit": 19,
                "description": "Master 3 Prefetch Disable"
              },
              "M4PFD": {
                "bit": 20,
                "description": "Master 4 Prefetch Disable"
              }
            },
            "PFB0CR": {
              "B0SEBE": {
                "bit": 0,
                "description": "Bank 0 Single Entry Buffer Enable"
              },
              "B0IPE": {
                "bit": 1,
                "description": "Bank 0 Instruction Prefetch Enable"
              },
              "B0DPE": {
                "bit": 2,
                "description": "Bank 0 Data Prefetch Enable"
              },
              "B0ICE": {
                "bit": 3,
                "description": "Bank 0 Instruction Cache Enable"
              },
              "B0DCE": {
                "bit": 4,
                "description": "Bank 0 Data Cache Enable"
              },
              "CRC": {
                "bit": 5,
                "description": "Cache Replacement Control",
                "width": 3
              },
              "B0MW": {
                "bit": 17,
                "description": "Bank 0 Memory Width",
                "width": 2
              },
              "S_B_INV": {
                "bit": 19,
                "description": "Invalidate Prefetch Speculation Buffer"
              },
              "CINV_WAY": {
                "bit": 20,
                "description": "Cache Invalidate Way x",
                "width": 4
              },
              "CLCK_WAY": {
                "bit": 24,
                "description": "Cache Lock Way x",
                "width": 4
              },
              "B0RWSC": {
                "bit": 28,
                "description": "Bank 0 Read Wait State Control",
                "width": 4
              }
            },
            "TAGVDW0S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "cache_tag": {
                "bit": 6,
                "description": "14-bit tag for cache entry",
                "width": 14
              }
            },
            "TAGVDW1S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "cache_tag": {
                "bit": 6,
                "description": "14-bit tag for cache entry",
                "width": 14
              }
            },
            "TAGVDW2S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "cache_tag": {
                "bit": 6,
                "description": "14-bit tag for cache entry",
                "width": 14
              }
            },
            "TAGVDW3S%s": {
              "valid": {
                "bit": 0,
                "description": "1-bit valid for cache entry"
              },
              "cache_tag": {
                "bit": 6,
                "description": "14-bit tag for cache entry",
                "width": 14
              }
            },
            "DATAW0S%sUM": {
              "data": {
                "bit": 0,
                "description": "Bits [127:96] of data entry",
                "width": 32
              }
            },
            "DATAW0S%sMU": {
              "data": {
                "bit": 0,
                "description": "Bits [95:64] of data entry",
                "width": 32
              }
            },
            "DATAW0S%sML": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW0S%sLM": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sUM": {
              "data": {
                "bit": 0,
                "description": "Bits [127:96] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sMU": {
              "data": {
                "bit": 0,
                "description": "Bits [95:64] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sML": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW1S%sLM": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sUM": {
              "data": {
                "bit": 0,
                "description": "Bits [127:96] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sMU": {
              "data": {
                "bit": 0,
                "description": "Bits [95:64] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sML": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW2S%sLM": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sUM": {
              "data": {
                "bit": 0,
                "description": "Bits [127:96] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sMU": {
              "data": {
                "bit": 0,
                "description": "Bits [95:64] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sML": {
              "data": {
                "bit": 0,
                "description": "Bits [63:32] of data entry",
                "width": 32
              }
            },
            "DATAW3S%sLM": {
              "data": {
                "bit": 0,
                "description": "Bits [31:0] of data entry",
                "width": 32
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x4002C000",
              "irq": 26
            },
            {
              "name": "SPI1",
              "base": "0x4002D000",
              "irq": 27
            },
            {
              "name": "SPI2",
              "base": "0x400AC000",
              "irq": 65
            },
            {
              "name": "QuadSPI0",
              "base": "0x400DA000",
              "irq": 100
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Configuration Register"
            },
            "TCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Transfer Count Register"
            },
            "CTAR%s": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock and Transfer Attributes Register (In Master Mode)"
            },
            "CTAR_SLAVE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock and Transfer Attributes Register (In Slave Mode)"
            },
            "SR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Status Register"
            },
            "RSER": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA/Interrupt Request Select and Enable Register"
            },
            "PUSHR": {
              "offset": "0x34",
              "size": 32,
              "description": "PUSH TX FIFO Register In Master Mode"
            },
            "PUSHR_SLAVE": {
              "offset": "0x34",
              "size": 32,
              "description": "PUSH TX FIFO Register In Slave Mode"
            },
            "POPR": {
              "offset": "0x38",
              "size": 32,
              "description": "POP RX FIFO Register"
            },
            "TXFR%s": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transmit FIFO Registers"
            },
            "RXFR%s": {
              "offset": "0x7C",
              "size": 32,
              "description": "Receive FIFO Registers"
            }
          },
          "bits": {
            "MCR": {
              "HALT": {
                "bit": 0,
                "description": "Halt"
              },
              "SMPL_PT": {
                "bit": 8,
                "description": "Sample Point",
                "width": 2
              },
              "CLR_RXF": {
                "bit": 10,
                "description": "CLR_RXF"
              },
              "CLR_TXF": {
                "bit": 11,
                "description": "Clear TX FIFO"
              },
              "DIS_RXF": {
                "bit": 12,
                "description": "Disable Receive FIFO"
              },
              "DIS_TXF": {
                "bit": 13,
                "description": "Disable Transmit FIFO"
              },
              "MDIS": {
                "bit": 14,
                "description": "Module Disable"
              },
              "DOZE": {
                "bit": 15,
                "description": "Doze Enable"
              },
              "PCSIS": {
                "bit": 16,
                "description": "Peripheral Chip Select x Inactive State",
                "width": 6
              },
              "ROOE": {
                "bit": 24,
                "description": "Receive FIFO Overflow Overwrite Enable"
              },
              "PCSSE": {
                "bit": 25,
                "description": "Peripheral Chip Select Strobe Enable"
              },
              "MTFE": {
                "bit": 26,
                "description": "Modified Transfer Format Enable"
              },
              "FRZ": {
                "bit": 27,
                "description": "Freeze"
              },
              "DCONF": {
                "bit": 28,
                "description": "SPI Configuration.",
                "width": 2
              },
              "CONT_SCKE": {
                "bit": 30,
                "description": "Continuous SCK Enable"
              },
              "MSTR": {
                "bit": 31,
                "description": "Master/Slave Mode Select"
              }
            },
            "TCR": {
              "SPI_TCNT": {
                "bit": 16,
                "description": "SPI Transfer Counter",
                "width": 16
              }
            },
            "CTAR%s": {
              "BR": {
                "bit": 0,
                "description": "Baud Rate Scaler",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Delay After Transfer Scaler",
                "width": 4
              },
              "ASC": {
                "bit": 8,
                "description": "After SCK Delay Scaler",
                "width": 4
              },
              "CSSCK": {
                "bit": 12,
                "description": "PCS to SCK Delay Scaler",
                "width": 4
              },
              "PBR": {
                "bit": 16,
                "description": "Baud Rate Prescaler",
                "width": 2
              },
              "PDT": {
                "bit": 18,
                "description": "Delay after Transfer Prescaler",
                "width": 2
              },
              "PASC": {
                "bit": 20,
                "description": "After SCK Delay Prescaler",
                "width": 2
              },
              "PCSSCK": {
                "bit": 22,
                "description": "PCS to SCK Delay Prescaler",
                "width": 2
              },
              "LSBFE": {
                "bit": 24,
                "description": "LSB First"
              },
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              },
              "DBR": {
                "bit": 31,
                "description": "Double Baud Rate"
              }
            },
            "CTAR_SLAVE": {
              "CPHA": {
                "bit": 25,
                "description": "Clock Phase"
              },
              "CPOL": {
                "bit": 26,
                "description": "Clock Polarity"
              },
              "FMSZ": {
                "bit": 27,
                "description": "Frame Size",
                "width": 4
              }
            },
            "SR": {
              "POPNXTPTR": {
                "bit": 0,
                "description": "Pop Next Pointer",
                "width": 4
              },
              "RXCTR": {
                "bit": 4,
                "description": "RX FIFO Counter",
                "width": 4
              },
              "TXNXTPTR": {
                "bit": 8,
                "description": "Transmit Next Pointer",
                "width": 4
              },
              "TXCTR": {
                "bit": 12,
                "description": "TX FIFO Counter",
                "width": 4
              },
              "RFDF": {
                "bit": 17,
                "description": "Receive FIFO Drain Flag"
              },
              "RFOF": {
                "bit": 19,
                "description": "Receive FIFO Overflow Flag"
              },
              "TFFF": {
                "bit": 25,
                "description": "Transmit FIFO Fill Flag"
              },
              "TFUF": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Flag"
              },
              "EOQF": {
                "bit": 28,
                "description": "End of Queue Flag"
              },
              "TXRXS": {
                "bit": 30,
                "description": "TX and RX Status"
              },
              "TCF": {
                "bit": 31,
                "description": "Transfer Complete Flag"
              }
            },
            "RSER": {
              "RFDF_DIRS": {
                "bit": 16,
                "description": "Receive FIFO Drain DMA or Interrupt Request Select"
              },
              "RFDF_RE": {
                "bit": 17,
                "description": "Receive FIFO Drain Request Enable"
              },
              "RFOF_RE": {
                "bit": 19,
                "description": "Receive FIFO Overflow Request Enable"
              },
              "TFFF_DIRS": {
                "bit": 24,
                "description": "Transmit FIFO Fill DMA or Interrupt Request Select"
              },
              "TFFF_RE": {
                "bit": 25,
                "description": "Transmit FIFO Fill Request Enable"
              },
              "TFUF_RE": {
                "bit": 27,
                "description": "Transmit FIFO Underflow Request Enable"
              },
              "EOQF_RE": {
                "bit": 28,
                "description": "Finished Request Enable"
              },
              "TCF_RE": {
                "bit": 31,
                "description": "Transmission Complete Request Enable"
              }
            },
            "PUSHR": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "PCS": {
                "bit": 16,
                "description": "Select which PCS signals are to be asserted for the transfer",
                "width": 6
              },
              "CTCNT": {
                "bit": 26,
                "description": "Clear Transfer Counter"
              },
              "EOQ": {
                "bit": 27,
                "description": "End Of Queue"
              },
              "CTAS": {
                "bit": 28,
                "description": "Clock and Transfer Attributes Select",
                "width": 3
              },
              "CONT": {
                "bit": 31,
                "description": "Continuous Peripheral Chip Select Enable"
              }
            },
            "PUSHR_SLAVE": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              }
            },
            "POPR": {
              "RXDATA": {
                "bit": 0,
                "description": "Received Data",
                "width": 32
              }
            },
            "TXFR%s": {
              "TXDATA": {
                "bit": 0,
                "description": "Transmit Data",
                "width": 16
              },
              "TXCMD_TXDATA": {
                "bit": 16,
                "description": "Transmit Command or Transmit Data",
                "width": 16
              }
            },
            "RXFR%s": {
              "RXDATA": {
                "bit": 0,
                "description": "Receive Data",
                "width": 32
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S0",
              "base": "0x4002F000",
              "irq": 28
            }
          ],
          "registers": {
            "TCSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SAI Transmit Control Register"
            },
            "TCR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SAI Transmit Configuration 1 Register"
            },
            "TCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "SAI Transmit Configuration 2 Register"
            },
            "TCR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "SAI Transmit Configuration 3 Register"
            },
            "TCR4": {
              "offset": "0x10",
              "size": 32,
              "description": "SAI Transmit Configuration 4 Register"
            },
            "TCR5": {
              "offset": "0x14",
              "size": 32,
              "description": "SAI Transmit Configuration 5 Register"
            },
            "TDR%s": {
              "offset": "0x20",
              "size": 32,
              "description": "SAI Transmit Data Register"
            },
            "TFR%s": {
              "offset": "0x40",
              "size": 32,
              "description": "SAI Transmit FIFO Register"
            },
            "TMR": {
              "offset": "0x60",
              "size": 32,
              "description": "SAI Transmit Mask Register"
            },
            "RCSR": {
              "offset": "0x80",
              "size": 32,
              "description": "SAI Receive Control Register"
            },
            "RCR1": {
              "offset": "0x84",
              "size": 32,
              "description": "SAI Receive Configuration 1 Register"
            },
            "RCR2": {
              "offset": "0x88",
              "size": 32,
              "description": "SAI Receive Configuration 2 Register"
            },
            "RCR3": {
              "offset": "0x8C",
              "size": 32,
              "description": "SAI Receive Configuration 3 Register"
            },
            "RCR4": {
              "offset": "0x90",
              "size": 32,
              "description": "SAI Receive Configuration 4 Register"
            },
            "RCR5": {
              "offset": "0x94",
              "size": 32,
              "description": "SAI Receive Configuration 5 Register"
            },
            "RDR%s": {
              "offset": "0xA0",
              "size": 32,
              "description": "SAI Receive Data Register"
            },
            "RFR%s": {
              "offset": "0xC0",
              "size": 32,
              "description": "SAI Receive FIFO Register"
            },
            "RMR": {
              "offset": "0xE0",
              "size": 32,
              "description": "SAI Receive Mask Register"
            },
            "MCR": {
              "offset": "0x100",
              "size": 32,
              "description": "SAI MCLK Control Register"
            },
            "MDR": {
              "offset": "0x104",
              "size": 32,
              "description": "SAI MCLK Divide Register"
            }
          },
          "bits": {
            "TCSR": {
              "FRDE": {
                "bit": 0,
                "description": "FIFO Request DMA Enable"
              },
              "FWDE": {
                "bit": 1,
                "description": "FIFO Warning DMA Enable"
              },
              "FRIE": {
                "bit": 8,
                "description": "FIFO Request Interrupt Enable"
              },
              "FWIE": {
                "bit": 9,
                "description": "FIFO Warning Interrupt Enable"
              },
              "FEIE": {
                "bit": 10,
                "description": "FIFO Error Interrupt Enable"
              },
              "SEIE": {
                "bit": 11,
                "description": "Sync Error Interrupt Enable"
              },
              "WSIE": {
                "bit": 12,
                "description": "Word Start Interrupt Enable"
              },
              "FRF": {
                "bit": 16,
                "description": "FIFO Request Flag"
              },
              "FWF": {
                "bit": 17,
                "description": "FIFO Warning Flag"
              },
              "FEF": {
                "bit": 18,
                "description": "FIFO Error Flag"
              },
              "SEF": {
                "bit": 19,
                "description": "Sync Error Flag"
              },
              "WSF": {
                "bit": 20,
                "description": "Word Start Flag"
              },
              "SR": {
                "bit": 24,
                "description": "Software Reset"
              },
              "FR": {
                "bit": 25,
                "description": "FIFO Reset"
              },
              "BCE": {
                "bit": 28,
                "description": "Bit Clock Enable"
              },
              "DBGE": {
                "bit": 29,
                "description": "Debug Enable"
              },
              "STOPE": {
                "bit": 30,
                "description": "Stop Enable"
              },
              "TE": {
                "bit": 31,
                "description": "Transmitter Enable"
              }
            },
            "TCR1": {
              "TFW": {
                "bit": 0,
                "description": "Transmit FIFO Watermark",
                "width": 3
              }
            },
            "TCR2": {
              "DIV": {
                "bit": 0,
                "description": "Bit Clock Divide",
                "width": 8
              },
              "BCD": {
                "bit": 24,
                "description": "Bit Clock Direction"
              },
              "BCP": {
                "bit": 25,
                "description": "Bit Clock Polarity"
              },
              "MSEL": {
                "bit": 26,
                "description": "MCLK Select",
                "width": 2
              },
              "BCI": {
                "bit": 28,
                "description": "Bit Clock Input"
              },
              "BCS": {
                "bit": 29,
                "description": "Bit Clock Swap"
              },
              "SYNC": {
                "bit": 30,
                "description": "Synchronous Mode",
                "width": 2
              }
            },
            "TCR3": {
              "WDFL": {
                "bit": 0,
                "description": "Word Flag Configuration",
                "width": 5
              },
              "TCE": {
                "bit": 16,
                "description": "Transmit Channel Enable",
                "width": 2
              },
              "CFR": {
                "bit": 24,
                "description": "Channel FIFO Reset",
                "width": 2
              }
            },
            "TCR4": {
              "FSD": {
                "bit": 0,
                "description": "Frame Sync Direction"
              },
              "FSP": {
                "bit": 1,
                "description": "Frame Sync Polarity"
              },
              "ONDEM": {
                "bit": 2,
                "description": "On Demand Mode"
              },
              "FSE": {
                "bit": 3,
                "description": "Frame Sync Early"
              },
              "MF": {
                "bit": 4,
                "description": "MSB First"
              },
              "SYWD": {
                "bit": 8,
                "description": "Sync Width",
                "width": 5
              },
              "FRSZ": {
                "bit": 16,
                "description": "Frame size",
                "width": 5
              },
              "FPACK": {
                "bit": 24,
                "description": "FIFO Packing Mode",
                "width": 2
              },
              "FCOMB": {
                "bit": 26,
                "description": "FIFO Combine Mode",
                "width": 2
              },
              "FCONT": {
                "bit": 28,
                "description": "FIFO Continue on Error"
              }
            },
            "TCR5": {
              "FBT": {
                "bit": 8,
                "description": "First Bit Shifted",
                "width": 5
              },
              "W0W": {
                "bit": 16,
                "description": "Word 0 Width",
                "width": 5
              },
              "WNW": {
                "bit": 24,
                "description": "Word N Width",
                "width": 5
              }
            },
            "TDR%s": {
              "TDR": {
                "bit": 0,
                "description": "Transmit Data Register",
                "width": 32
              }
            },
            "TFR%s": {
              "RFP": {
                "bit": 0,
                "description": "Read FIFO Pointer",
                "width": 4
              },
              "WFP": {
                "bit": 16,
                "description": "Write FIFO Pointer",
                "width": 4
              },
              "WCP": {
                "bit": 31,
                "description": "Write Channel Pointer"
              }
            },
            "TMR": {
              "TWM": {
                "bit": 0,
                "description": "Transmit Word Mask",
                "width": 32
              }
            },
            "RCSR": {
              "FRDE": {
                "bit": 0,
                "description": "FIFO Request DMA Enable"
              },
              "FWDE": {
                "bit": 1,
                "description": "FIFO Warning DMA Enable"
              },
              "FRIE": {
                "bit": 8,
                "description": "FIFO Request Interrupt Enable"
              },
              "FWIE": {
                "bit": 9,
                "description": "FIFO Warning Interrupt Enable"
              },
              "FEIE": {
                "bit": 10,
                "description": "FIFO Error Interrupt Enable"
              },
              "SEIE": {
                "bit": 11,
                "description": "Sync Error Interrupt Enable"
              },
              "WSIE": {
                "bit": 12,
                "description": "Word Start Interrupt Enable"
              },
              "FRF": {
                "bit": 16,
                "description": "FIFO Request Flag"
              },
              "FWF": {
                "bit": 17,
                "description": "FIFO Warning Flag"
              },
              "FEF": {
                "bit": 18,
                "description": "FIFO Error Flag"
              },
              "SEF": {
                "bit": 19,
                "description": "Sync Error Flag"
              },
              "WSF": {
                "bit": 20,
                "description": "Word Start Flag"
              },
              "SR": {
                "bit": 24,
                "description": "Software Reset"
              },
              "FR": {
                "bit": 25,
                "description": "FIFO Reset"
              },
              "BCE": {
                "bit": 28,
                "description": "Bit Clock Enable"
              },
              "DBGE": {
                "bit": 29,
                "description": "Debug Enable"
              },
              "STOPE": {
                "bit": 30,
                "description": "Stop Enable"
              },
              "RE": {
                "bit": 31,
                "description": "Receiver Enable"
              }
            },
            "RCR1": {
              "RFW": {
                "bit": 0,
                "description": "Receive FIFO Watermark",
                "width": 3
              }
            },
            "RCR2": {
              "DIV": {
                "bit": 0,
                "description": "Bit Clock Divide",
                "width": 8
              },
              "BCD": {
                "bit": 24,
                "description": "Bit Clock Direction"
              },
              "BCP": {
                "bit": 25,
                "description": "Bit Clock Polarity"
              },
              "MSEL": {
                "bit": 26,
                "description": "MCLK Select",
                "width": 2
              },
              "BCI": {
                "bit": 28,
                "description": "Bit Clock Input"
              },
              "BCS": {
                "bit": 29,
                "description": "Bit Clock Swap"
              },
              "SYNC": {
                "bit": 30,
                "description": "Synchronous Mode",
                "width": 2
              }
            },
            "RCR3": {
              "WDFL": {
                "bit": 0,
                "description": "Word Flag Configuration",
                "width": 5
              },
              "RCE": {
                "bit": 16,
                "description": "Receive Channel Enable",
                "width": 2
              },
              "CFR": {
                "bit": 24,
                "description": "Channel FIFO Reset",
                "width": 2
              }
            },
            "RCR4": {
              "FSD": {
                "bit": 0,
                "description": "Frame Sync Direction"
              },
              "FSP": {
                "bit": 1,
                "description": "Frame Sync Polarity"
              },
              "ONDEM": {
                "bit": 2,
                "description": "On Demand Mode"
              },
              "FSE": {
                "bit": 3,
                "description": "Frame Sync Early"
              },
              "MF": {
                "bit": 4,
                "description": "MSB First"
              },
              "SYWD": {
                "bit": 8,
                "description": "Sync Width",
                "width": 5
              },
              "FRSZ": {
                "bit": 16,
                "description": "Frame Size",
                "width": 5
              },
              "FPACK": {
                "bit": 24,
                "description": "FIFO Packing Mode",
                "width": 2
              },
              "FCOMB": {
                "bit": 26,
                "description": "FIFO Combine Mode",
                "width": 2
              },
              "FCONT": {
                "bit": 28,
                "description": "FIFO Continue on Error"
              }
            },
            "RCR5": {
              "FBT": {
                "bit": 8,
                "description": "First Bit Shifted",
                "width": 5
              },
              "W0W": {
                "bit": 16,
                "description": "Word 0 Width",
                "width": 5
              },
              "WNW": {
                "bit": 24,
                "description": "Word N Width",
                "width": 5
              }
            },
            "RDR%s": {
              "RDR": {
                "bit": 0,
                "description": "Receive Data Register",
                "width": 32
              }
            },
            "RFR%s": {
              "RFP": {
                "bit": 0,
                "description": "Read FIFO Pointer",
                "width": 4
              },
              "RCP": {
                "bit": 15,
                "description": "Receive Channel Pointer"
              },
              "WFP": {
                "bit": 16,
                "description": "Write FIFO Pointer",
                "width": 4
              }
            },
            "RMR": {
              "RWM": {
                "bit": 0,
                "description": "Receive Word Mask",
                "width": 32
              }
            },
            "MCR": {
              "MICS": {
                "bit": 24,
                "description": "MCLK Input Clock Select",
                "width": 2
              },
              "MOE": {
                "bit": 30,
                "description": "MCLK Output Enable"
              },
              "DUF": {
                "bit": 31,
                "description": "Divider Update Flag"
              }
            },
            "MDR": {
              "DIVIDE": {
                "bit": 0,
                "description": "MCLK Divide",
                "width": 12
              },
              "FRACT": {
                "bit": 12,
                "description": "MCLK Fraction",
                "width": 8
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40032000"
            }
          ],
          "registers": {
            "DATA": {
              "offset": "0x00",
              "size": 32,
              "description": "CRC Data register"
            },
            "DATAL": {
              "offset": "0x00",
              "size": 16,
              "description": "CRC_DATAL register."
            },
            "DATALL": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC_DATALL register."
            },
            "DATALU": {
              "offset": "0x01",
              "size": 8,
              "description": "CRC_DATALU register."
            },
            "DATAH": {
              "offset": "0x02",
              "size": 16,
              "description": "CRC_DATAH register."
            },
            "DATAHL": {
              "offset": "0x02",
              "size": 8,
              "description": "CRC_DATAHL register."
            },
            "DATAHU": {
              "offset": "0x03",
              "size": 8,
              "description": "CRC_DATAHU register."
            },
            "GPOLY": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Polynomial register"
            },
            "GPOLYL": {
              "offset": "0x04",
              "size": 16,
              "description": "CRC_GPOLYL register."
            },
            "GPOLYLL": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC_GPOLYLL register."
            },
            "GPOLYLU": {
              "offset": "0x05",
              "size": 8,
              "description": "CRC_GPOLYLU register."
            },
            "GPOLYH": {
              "offset": "0x06",
              "size": 16,
              "description": "CRC_GPOLYH register."
            },
            "GPOLYHL": {
              "offset": "0x06",
              "size": 8,
              "description": "CRC_GPOLYHL register."
            },
            "GPOLYHU": {
              "offset": "0x07",
              "size": 8,
              "description": "CRC_GPOLYHU register."
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Control register"
            },
            "CTRLHU": {
              "offset": "0x0B",
              "size": 8,
              "description": "CRC_CTRLHU register."
            }
          },
          "bits": {
            "DATA": {
              "LL": {
                "bit": 0,
                "description": "CRC Low Lower Byte",
                "width": 8
              },
              "LU": {
                "bit": 8,
                "description": "CRC Low Upper Byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "CRC High Lower Byte",
                "width": 8
              },
              "HU": {
                "bit": 24,
                "description": "CRC High Upper Byte",
                "width": 8
              }
            },
            "DATAL": {
              "DATAL": {
                "bit": 0,
                "description": "DATAL stores the lower 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATALL": {
              "DATALL": {
                "bit": 0,
                "description": "CRCLL stores the first 8 bits of the 32 bit DATA",
                "width": 8
              }
            },
            "DATALU": {
              "DATALU": {
                "bit": 0,
                "description": "DATALL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAH": {
              "DATAH": {
                "bit": 0,
                "description": "DATAH stores the high 16 bits of the 16/32 bit CRC",
                "width": 16
              }
            },
            "DATAHL": {
              "DATAHL": {
                "bit": 0,
                "description": "DATAHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "DATAHU": {
              "DATAHU": {
                "bit": 0,
                "description": "DATAHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLY": {
              "LOW": {
                "bit": 0,
                "description": "Low Polynominal Half-word",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High Polynominal Half-word",
                "width": 16
              }
            },
            "GPOLYL": {
              "GPOLYL": {
                "bit": 0,
                "description": "POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYLL": {
              "GPOLYLL": {
                "bit": 0,
                "description": "POLYLL stores the first 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYLU": {
              "GPOLYLU": {
                "bit": 0,
                "description": "POLYLL stores the second 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYH": {
              "GPOLYH": {
                "bit": 0,
                "description": "POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value",
                "width": 16
              }
            },
            "GPOLYHL": {
              "GPOLYHL": {
                "bit": 0,
                "description": "POLYHL stores the third 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "GPOLYHU": {
              "GPOLYHU": {
                "bit": 0,
                "description": "POLYHU stores the fourth 8 bits of the 32 bit CRC",
                "width": 8
              }
            },
            "CTRL": {
              "TCRC": {
                "bit": 24,
                "description": "Width of CRC protocol."
              },
              "WAS": {
                "bit": 25,
                "description": "Write CRC Data Register As Seed"
              },
              "FXOR": {
                "bit": 26,
                "description": "Complement Read Of CRC Data Register"
              },
              "TOTR": {
                "bit": 28,
                "description": "Type Of Transpose For Read",
                "width": 2
              },
              "TOT": {
                "bit": 30,
                "description": "Type Of Transpose For Writes",
                "width": 2
              }
            },
            "CTRLHU": {
              "TCRC": {
                "bit": 0,
                "description": "no description available"
              },
              "WAS": {
                "bit": 1,
                "description": "no description available"
              },
              "FXOR": {
                "bit": 2,
                "description": "no description available"
              },
              "TOTR": {
                "bit": 4,
                "description": "no description available",
                "width": 2
              },
              "TOT": {
                "bit": 6,
                "description": "no description available",
                "width": 2
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USBDCD",
              "base": "0x40035000",
              "irq": 54
            },
            {
              "name": "USB0",
              "base": "0x40072000",
              "irq": 53
            }
          ],
          "registers": {
            "CONTROL": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register"
            },
            "CLOCK": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock register"
            },
            "STATUS": {
              "offset": "0x08",
              "size": 32,
              "description": "Status register"
            },
            "SIGNAL_OVERRIDE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Signal Override Register"
            },
            "TIMER0": {
              "offset": "0x10",
              "size": 32,
              "description": "TIMER0 register"
            },
            "TIMER1": {
              "offset": "0x14",
              "size": 32,
              "description": "TIMER1 register"
            },
            "TIMER2_BC11": {
              "offset": "0x18",
              "size": 32,
              "description": "TIMER2_BC11 register"
            },
            "TIMER2_BC12": {
              "offset": "0x18",
              "size": 32,
              "description": "TIMER2_BC12 register"
            }
          },
          "bits": {
            "CONTROL": {
              "IACK": {
                "bit": 0,
                "description": "Interrupt Acknowledge"
              },
              "IF": {
                "bit": 8,
                "description": "Interrupt Flag"
              },
              "IE": {
                "bit": 16,
                "description": "Interrupt Enable"
              },
              "BC12": {
                "bit": 17,
                "description": "BC1.2 compatibility. This bit cannot be changed after start detection."
              },
              "START": {
                "bit": 24,
                "description": "Start Change Detection Sequence"
              },
              "SR": {
                "bit": 25,
                "description": "Software Reset"
              }
            },
            "CLOCK": {
              "CLOCK_UNIT": {
                "bit": 0,
                "description": "Unit of Measurement Encoding for Clock Speed"
              },
              "CLOCK_SPEED": {
                "bit": 2,
                "description": "Numerical Value of Clock Speed in Binary",
                "width": 10
              }
            },
            "STATUS": {
              "SEQ_RES": {
                "bit": 16,
                "description": "Charger Detection Sequence Results",
                "width": 2
              },
              "SEQ_STAT": {
                "bit": 18,
                "description": "Charger Detection Sequence Status",
                "width": 2
              },
              "ERR": {
                "bit": 20,
                "description": "Error Flag"
              },
              "TO": {
                "bit": 21,
                "description": "Timeout Flag"
              },
              "ACTIVE": {
                "bit": 22,
                "description": "Active Status Indicator"
              }
            },
            "SIGNAL_OVERRIDE": {
              "PS": {
                "bit": 0,
                "description": "Phase Selection",
                "width": 2
              }
            },
            "TIMER0": {
              "TUNITCON": {
                "bit": 0,
                "description": "Unit Connection Timer Elapse (in ms)",
                "width": 12
              },
              "TSEQ_INIT": {
                "bit": 16,
                "description": "Sequence Initiation Time",
                "width": 10
              }
            },
            "TIMER1": {
              "TVDPSRC_ON": {
                "bit": 0,
                "description": "Time Period Comparator Enabled",
                "width": 10
              },
              "TDCD_DBNC": {
                "bit": 16,
                "description": "Time Period to Debounce D+ Signal",
                "width": 10
              }
            },
            "TIMER2_BC11": {
              "CHECK_DM": {
                "bit": 0,
                "description": "Time Before Check of D- Line",
                "width": 4
              },
              "TVDPSRC_CON": {
                "bit": 16,
                "description": "Time Period Before Enabling D+ Pullup",
                "width": 10
              }
            },
            "TIMER2_BC12": {
              "TVDMSRC_ON": {
                "bit": 0,
                "description": "Sets the amount of time (in ms) that the module enables the VDM_SRC. Valid values are 0-40ms.",
                "width": 10
              },
              "TWAIT_AFTER_PRD": {
                "bit": 16,
                "description": "Sets the amount of time (in ms) that the module waits after primary detection before start to secondary detection",
                "width": 10
              }
            }
          }
        },
        "PDB0": {
          "instances": [
            {
              "name": "PDB0",
              "base": "0x40036000",
              "irq": 52
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status and Control register"
            },
            "MOD": {
              "offset": "0x04",
              "size": 32,
              "description": "Modulus register"
            },
            "CNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter register"
            },
            "IDLY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Delay register"
            },
            "CHC1": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel n Control register 1"
            },
            "CHS": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel n Status register"
            },
            "CHDLY0": {
              "offset": "0x18",
              "size": 32,
              "description": "Channel n Delay 0 register"
            },
            "CHDLY1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Channel n Delay 1 register"
            },
            "DACINTC": {
              "offset": "0x150",
              "size": 32,
              "description": "DAC Interval Trigger n Control register"
            },
            "DACINT": {
              "offset": "0x154",
              "size": 32,
              "description": "DAC Interval n register"
            },
            "POEN": {
              "offset": "0x190",
              "size": 32,
              "description": "Pulse-Out n Enable register"
            },
            "PO%sDLY": {
              "offset": "0x194",
              "size": 32,
              "description": "Pulse-Out n Delay register"
            }
          },
          "bits": {
            "SC": {
              "LDOK": {
                "bit": 0,
                "description": "Load OK"
              },
              "CONT": {
                "bit": 1,
                "description": "Continuous Mode Enable"
              },
              "MULT": {
                "bit": 2,
                "description": "Multiplication Factor Select for Prescaler",
                "width": 2
              },
              "PDBIE": {
                "bit": 5,
                "description": "PDB Interrupt Enable"
              },
              "PDBIF": {
                "bit": 6,
                "description": "PDB Interrupt Flag"
              },
              "PDBEN": {
                "bit": 7,
                "description": "PDB Enable"
              },
              "TRGSEL": {
                "bit": 8,
                "description": "Trigger Input Source Select",
                "width": 4
              },
              "PRESCALER": {
                "bit": 12,
                "description": "Prescaler Divider Select",
                "width": 3
              },
              "DMAEN": {
                "bit": 15,
                "description": "DMA Enable"
              },
              "SWTRIG": {
                "bit": 16,
                "description": "Software Trigger"
              },
              "PDBEIE": {
                "bit": 17,
                "description": "PDB Sequence Error Interrupt Enable"
              },
              "LDMOD": {
                "bit": 18,
                "description": "Load Mode Select",
                "width": 2
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "PDB Modulus",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "PDB Counter",
                "width": 16
              }
            },
            "IDLY": {
              "IDLY": {
                "bit": 0,
                "description": "PDB Interrupt Delay",
                "width": 16
              }
            },
            "CHC1": {
              "EN": {
                "bit": 0,
                "description": "PDB Channel Pre-Trigger Enable",
                "width": 8
              },
              "TOS": {
                "bit": 8,
                "description": "PDB Channel Pre-Trigger Output Select",
                "width": 8
              },
              "BB": {
                "bit": 16,
                "description": "PDB Channel Pre-Trigger Back-to-Back Operation Enable",
                "width": 8
              }
            },
            "CHS": {
              "ERR": {
                "bit": 0,
                "description": "PDB Channel Sequence Error Flags",
                "width": 8
              },
              "CF": {
                "bit": 16,
                "description": "PDB Channel Flags",
                "width": 8
              }
            },
            "CHDLY0": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "CHDLY1": {
              "DLY": {
                "bit": 0,
                "description": "PDB Channel Delay",
                "width": 16
              }
            },
            "DACINTC": {
              "TOE": {
                "bit": 0,
                "description": "DAC Interval Trigger Enable"
              },
              "EXT": {
                "bit": 1,
                "description": "DAC External Trigger Input Enable"
              }
            },
            "DACINT": {
              "INT": {
                "bit": 0,
                "description": "DAC Interval",
                "width": 16
              }
            },
            "POEN": {
              "POEN": {
                "bit": 0,
                "description": "PDB Pulse-Out Enable",
                "width": 8
              }
            },
            "PO%sDLY": {
              "DLY2": {
                "bit": 0,
                "description": "PDB Pulse-Out Delay 2",
                "width": 16
              },
              "DLY1": {
                "bit": 16,
                "description": "PDB Pulse-Out Delay 1",
                "width": 16
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "PIT0",
              "base": "0x40037000",
              "irq": 48
            },
            {
              "name": "LPTMR0",
              "base": "0x40040000",
              "irq": 58
            },
            {
              "name": "LPTMR1",
              "base": "0x40044000",
              "irq": 58
            },
            {
              "name": "TPM1",
              "base": "0x400C9000",
              "irq": 88
            },
            {
              "name": "TPM2",
              "base": "0x400CA000",
              "irq": 89
            }
          ],
          "registers": {
            "MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "PIT Module Control Register"
            },
            "LDVAL%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Timer Load Value Register"
            },
            "CVAL%s": {
              "offset": "0x104",
              "size": 32,
              "description": "Current Timer Value Register"
            },
            "TCTRL%s": {
              "offset": "0x108",
              "size": 32,
              "description": "Timer Control Register"
            },
            "TFLG%s": {
              "offset": "0x10C",
              "size": 32,
              "description": "Timer Flag Register"
            }
          },
          "bits": {
            "MCR": {
              "FRZ": {
                "bit": 0,
                "description": "Freeze"
              },
              "MDIS": {
                "bit": 1,
                "description": "Module Disable - (PIT section)"
              }
            },
            "LDVAL%s": {
              "TSV": {
                "bit": 0,
                "description": "Timer Start Value",
                "width": 32
              }
            },
            "CVAL%s": {
              "TVL": {
                "bit": 0,
                "description": "Current Timer Value",
                "width": 32
              }
            },
            "TCTRL%s": {
              "TEN": {
                "bit": 0,
                "description": "Timer Enable"
              },
              "TIE": {
                "bit": 1,
                "description": "Timer Interrupt Enable"
              },
              "CHN": {
                "bit": 2,
                "description": "Chain Mode"
              }
            },
            "TFLG%s": {
              "TIF": {
                "bit": 0,
                "description": "Timer Interrupt Flag"
              }
            }
          }
        },
        "FTM0": {
          "instances": [
            {
              "name": "FTM0",
              "base": "0x40038000",
              "irq": 42
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM1": {
          "instances": [
            {
              "name": "FTM1",
              "base": "0x40039000",
              "irq": 43
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM2": {
          "instances": [
            {
              "name": "FTM2",
              "base": "0x4003A000",
              "irq": 44
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "FTM3": {
          "instances": [
            {
              "name": "FTM3",
              "base": "0x400B9000",
              "irq": 71
            }
          ],
          "registers": {
            "SC": {
              "offset": "0x00",
              "size": 32,
              "description": "Status And Control"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Counter"
            },
            "MOD": {
              "offset": "0x08",
              "size": 32,
              "description": "Modulo"
            },
            "C%sSC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel (n) Status And Control"
            },
            "C%sV": {
              "offset": "0x10",
              "size": 32,
              "description": "Channel (n) Value"
            },
            "CNTIN": {
              "offset": "0x4C",
              "size": 32,
              "description": "Counter Initial Value"
            },
            "STATUS": {
              "offset": "0x50",
              "size": 32,
              "description": "Capture And Compare Status"
            },
            "MODE": {
              "offset": "0x54",
              "size": 32,
              "description": "Features Mode Selection"
            },
            "SYNC": {
              "offset": "0x58",
              "size": 32,
              "description": "Synchronization"
            },
            "OUTINIT": {
              "offset": "0x5C",
              "size": 32,
              "description": "Initial State For Channels Output"
            },
            "OUTMASK": {
              "offset": "0x60",
              "size": 32,
              "description": "Output Mask"
            },
            "COMBINE": {
              "offset": "0x64",
              "size": 32,
              "description": "Function For Linked Channels"
            },
            "DEADTIME": {
              "offset": "0x68",
              "size": 32,
              "description": "Deadtime Insertion Control"
            },
            "EXTTRIG": {
              "offset": "0x6C",
              "size": 32,
              "description": "FTM External Trigger"
            },
            "POL": {
              "offset": "0x70",
              "size": 32,
              "description": "Channels Polarity"
            },
            "FMS": {
              "offset": "0x74",
              "size": 32,
              "description": "Fault Mode Status"
            },
            "FILTER": {
              "offset": "0x78",
              "size": 32,
              "description": "Input Capture Filter Control"
            },
            "FLTCTRL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Fault Control"
            },
            "QDCTRL": {
              "offset": "0x80",
              "size": 32,
              "description": "Quadrature Decoder Control And Status"
            },
            "CONF": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration"
            },
            "FLTPOL": {
              "offset": "0x88",
              "size": 32,
              "description": "FTM Fault Input Polarity"
            },
            "SYNCONF": {
              "offset": "0x8C",
              "size": 32,
              "description": "Synchronization Configuration"
            },
            "INVCTRL": {
              "offset": "0x90",
              "size": 32,
              "description": "FTM Inverting Control"
            },
            "SWOCTRL": {
              "offset": "0x94",
              "size": 32,
              "description": "FTM Software Output Control"
            },
            "PWMLOAD": {
              "offset": "0x98",
              "size": 32,
              "description": "FTM PWM Load"
            }
          },
          "bits": {
            "SC": {
              "PS": {
                "bit": 0,
                "description": "Prescale Factor Selection",
                "width": 3
              },
              "CLKS": {
                "bit": 3,
                "description": "Clock Source Selection",
                "width": 2
              },
              "CPWMS": {
                "bit": 5,
                "description": "Center-Aligned PWM Select"
              },
              "TOIE": {
                "bit": 6,
                "description": "Timer Overflow Interrupt Enable"
              },
              "TOF": {
                "bit": 7,
                "description": "Timer Overflow Flag"
              }
            },
            "CNT": {
              "COUNT": {
                "bit": 0,
                "description": "Counter Value",
                "width": 16
              }
            },
            "MOD": {
              "MOD": {
                "bit": 0,
                "description": "Modulo Value",
                "width": 16
              }
            },
            "C%sSC": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "ICRST": {
                "bit": 1,
                "description": "FTM counter reset by the selected input capture event."
              },
              "ELSA": {
                "bit": 2,
                "description": "Edge or Level Select"
              },
              "ELSB": {
                "bit": 3,
                "description": "Edge or Level Select"
              },
              "MSA": {
                "bit": 4,
                "description": "Channel Mode Select"
              },
              "MSB": {
                "bit": 5,
                "description": "Channel Mode Select"
              },
              "CHIE": {
                "bit": 6,
                "description": "Channel Interrupt Enable"
              },
              "CHF": {
                "bit": 7,
                "description": "Channel Flag"
              }
            },
            "C%sV": {
              "VAL": {
                "bit": 0,
                "description": "Channel Value",
                "width": 16
              }
            },
            "CNTIN": {
              "INIT": {
                "bit": 0,
                "description": "Initial Value Of The FTM Counter",
                "width": 16
              }
            },
            "STATUS": {
              "CH0F": {
                "bit": 0,
                "description": "Channel 0 Flag"
              },
              "CH1F": {
                "bit": 1,
                "description": "Channel 1 Flag"
              },
              "CH2F": {
                "bit": 2,
                "description": "Channel 2 Flag"
              },
              "CH3F": {
                "bit": 3,
                "description": "Channel 3 Flag"
              },
              "CH4F": {
                "bit": 4,
                "description": "Channel 4 Flag"
              },
              "CH5F": {
                "bit": 5,
                "description": "Channel 5 Flag"
              },
              "CH6F": {
                "bit": 6,
                "description": "Channel 6 Flag"
              },
              "CH7F": {
                "bit": 7,
                "description": "Channel 7 Flag"
              }
            },
            "MODE": {
              "FTMEN": {
                "bit": 0,
                "description": "FTM Enable"
              },
              "INIT": {
                "bit": 1,
                "description": "Initialize The Channels Output"
              },
              "WPDIS": {
                "bit": 2,
                "description": "Write Protection Disable"
              },
              "PWMSYNC": {
                "bit": 3,
                "description": "PWM Synchronization Mode"
              },
              "CAPTEST": {
                "bit": 4,
                "description": "Capture Test Mode Enable"
              },
              "FAULTM": {
                "bit": 5,
                "description": "Fault Control Mode",
                "width": 2
              },
              "FAULTIE": {
                "bit": 7,
                "description": "Fault Interrupt Enable"
              }
            },
            "SYNC": {
              "CNTMIN": {
                "bit": 0,
                "description": "Minimum Loading Point Enable"
              },
              "CNTMAX": {
                "bit": 1,
                "description": "Maximum Loading Point Enable"
              },
              "REINIT": {
                "bit": 2,
                "description": "FTM Counter Reinitialization By Synchronization (FTM counter synchronization)"
              },
              "SYNCHOM": {
                "bit": 3,
                "description": "Output Mask Synchronization"
              },
              "TRIG0": {
                "bit": 4,
                "description": "PWM Synchronization Hardware Trigger 0"
              },
              "TRIG1": {
                "bit": 5,
                "description": "PWM Synchronization Hardware Trigger 1"
              },
              "TRIG2": {
                "bit": 6,
                "description": "PWM Synchronization Hardware Trigger 2"
              },
              "SWSYNC": {
                "bit": 7,
                "description": "PWM Synchronization Software Trigger"
              }
            },
            "OUTINIT": {
              "CH0OI": {
                "bit": 0,
                "description": "Channel 0 Output Initialization Value"
              },
              "CH1OI": {
                "bit": 1,
                "description": "Channel 1 Output Initialization Value"
              },
              "CH2OI": {
                "bit": 2,
                "description": "Channel 2 Output Initialization Value"
              },
              "CH3OI": {
                "bit": 3,
                "description": "Channel 3 Output Initialization Value"
              },
              "CH4OI": {
                "bit": 4,
                "description": "Channel 4 Output Initialization Value"
              },
              "CH5OI": {
                "bit": 5,
                "description": "Channel 5 Output Initialization Value"
              },
              "CH6OI": {
                "bit": 6,
                "description": "Channel 6 Output Initialization Value"
              },
              "CH7OI": {
                "bit": 7,
                "description": "Channel 7 Output Initialization Value"
              }
            },
            "OUTMASK": {
              "CH0OM": {
                "bit": 0,
                "description": "Channel 0 Output Mask"
              },
              "CH1OM": {
                "bit": 1,
                "description": "Channel 1 Output Mask"
              },
              "CH2OM": {
                "bit": 2,
                "description": "Channel 2 Output Mask"
              },
              "CH3OM": {
                "bit": 3,
                "description": "Channel 3 Output Mask"
              },
              "CH4OM": {
                "bit": 4,
                "description": "Channel 4 Output Mask"
              },
              "CH5OM": {
                "bit": 5,
                "description": "Channel 5 Output Mask"
              },
              "CH6OM": {
                "bit": 6,
                "description": "Channel 6 Output Mask"
              },
              "CH7OM": {
                "bit": 7,
                "description": "Channel 7 Output Mask"
              }
            },
            "COMBINE": {
              "COMBINE0": {
                "bit": 0,
                "description": "Combine Channels For n = 0"
              },
              "COMP0": {
                "bit": 1,
                "description": "Complement Of Channel (n) For n = 0"
              },
              "DECAPEN0": {
                "bit": 2,
                "description": "Dual Edge Capture Mode Enable For n = 0"
              },
              "DECAP0": {
                "bit": 3,
                "description": "Dual Edge Capture Mode Captures For n = 0"
              },
              "DTEN0": {
                "bit": 4,
                "description": "Deadtime Enable For n = 0"
              },
              "SYNCEN0": {
                "bit": 5,
                "description": "Synchronization Enable For n = 0"
              },
              "FAULTEN0": {
                "bit": 6,
                "description": "Fault Control Enable For n = 0"
              },
              "COMBINE1": {
                "bit": 8,
                "description": "Combine Channels For n = 2"
              },
              "COMP1": {
                "bit": 9,
                "description": "Complement Of Channel (n) For n = 2"
              },
              "DECAPEN1": {
                "bit": 10,
                "description": "Dual Edge Capture Mode Enable For n = 2"
              },
              "DECAP1": {
                "bit": 11,
                "description": "Dual Edge Capture Mode Captures For n = 2"
              },
              "DTEN1": {
                "bit": 12,
                "description": "Deadtime Enable For n = 2"
              },
              "SYNCEN1": {
                "bit": 13,
                "description": "Synchronization Enable For n = 2"
              },
              "FAULTEN1": {
                "bit": 14,
                "description": "Fault Control Enable For n = 2"
              },
              "COMBINE2": {
                "bit": 16,
                "description": "Combine Channels For n = 4"
              },
              "COMP2": {
                "bit": 17,
                "description": "Complement Of Channel (n) For n = 4"
              },
              "DECAPEN2": {
                "bit": 18,
                "description": "Dual Edge Capture Mode Enable For n = 4"
              },
              "DECAP2": {
                "bit": 19,
                "description": "Dual Edge Capture Mode Captures For n = 4"
              },
              "DTEN2": {
                "bit": 20,
                "description": "Deadtime Enable For n = 4"
              },
              "SYNCEN2": {
                "bit": 21,
                "description": "Synchronization Enable For n = 4"
              },
              "FAULTEN2": {
                "bit": 22,
                "description": "Fault Control Enable For n = 4"
              },
              "COMBINE3": {
                "bit": 24,
                "description": "Combine Channels For n = 6"
              },
              "COMP3": {
                "bit": 25,
                "description": "Complement Of Channel (n) for n = 6"
              },
              "DECAPEN3": {
                "bit": 26,
                "description": "Dual Edge Capture Mode Enable For n = 6"
              },
              "DECAP3": {
                "bit": 27,
                "description": "Dual Edge Capture Mode Captures For n = 6"
              },
              "DTEN3": {
                "bit": 28,
                "description": "Deadtime Enable For n = 6"
              },
              "SYNCEN3": {
                "bit": 29,
                "description": "Synchronization Enable For n = 6"
              },
              "FAULTEN3": {
                "bit": 30,
                "description": "Fault Control Enable For n = 6"
              }
            },
            "DEADTIME": {
              "DTVAL": {
                "bit": 0,
                "description": "Deadtime Value",
                "width": 6
              },
              "DTPS": {
                "bit": 6,
                "description": "Deadtime Prescaler Value",
                "width": 2
              }
            },
            "EXTTRIG": {
              "CH2TRIG": {
                "bit": 0,
                "description": "Channel 2 Trigger Enable"
              },
              "CH3TRIG": {
                "bit": 1,
                "description": "Channel 3 Trigger Enable"
              },
              "CH4TRIG": {
                "bit": 2,
                "description": "Channel 4 Trigger Enable"
              },
              "CH5TRIG": {
                "bit": 3,
                "description": "Channel 5 Trigger Enable"
              },
              "CH0TRIG": {
                "bit": 4,
                "description": "Channel 0 Trigger Enable"
              },
              "CH1TRIG": {
                "bit": 5,
                "description": "Channel 1 Trigger Enable"
              },
              "INITTRIGEN": {
                "bit": 6,
                "description": "Initialization Trigger Enable"
              },
              "TRIGF": {
                "bit": 7,
                "description": "Channel Trigger Flag"
              }
            },
            "POL": {
              "POL0": {
                "bit": 0,
                "description": "Channel 0 Polarity"
              },
              "POL1": {
                "bit": 1,
                "description": "Channel 1 Polarity"
              },
              "POL2": {
                "bit": 2,
                "description": "Channel 2 Polarity"
              },
              "POL3": {
                "bit": 3,
                "description": "Channel 3 Polarity"
              },
              "POL4": {
                "bit": 4,
                "description": "Channel 4 Polarity"
              },
              "POL5": {
                "bit": 5,
                "description": "Channel 5 Polarity"
              },
              "POL6": {
                "bit": 6,
                "description": "Channel 6 Polarity"
              },
              "POL7": {
                "bit": 7,
                "description": "Channel 7 Polarity"
              }
            },
            "FMS": {
              "FAULTF0": {
                "bit": 0,
                "description": "Fault Detection Flag 0"
              },
              "FAULTF1": {
                "bit": 1,
                "description": "Fault Detection Flag 1"
              },
              "FAULTF2": {
                "bit": 2,
                "description": "Fault Detection Flag 2"
              },
              "FAULTF3": {
                "bit": 3,
                "description": "Fault Detection Flag 3"
              },
              "FAULTIN": {
                "bit": 5,
                "description": "Fault Inputs"
              },
              "WPEN": {
                "bit": 6,
                "description": "Write Protection Enable"
              },
              "FAULTF": {
                "bit": 7,
                "description": "Fault Detection Flag"
              }
            },
            "FILTER": {
              "CH0FVAL": {
                "bit": 0,
                "description": "Channel 0 Input Filter",
                "width": 4
              },
              "CH1FVAL": {
                "bit": 4,
                "description": "Channel 1 Input Filter",
                "width": 4
              },
              "CH2FVAL": {
                "bit": 8,
                "description": "Channel 2 Input Filter",
                "width": 4
              },
              "CH3FVAL": {
                "bit": 12,
                "description": "Channel 3 Input Filter",
                "width": 4
              }
            },
            "FLTCTRL": {
              "FAULT0EN": {
                "bit": 0,
                "description": "Fault Input 0 Enable"
              },
              "FAULT1EN": {
                "bit": 1,
                "description": "Fault Input 1 Enable"
              },
              "FAULT2EN": {
                "bit": 2,
                "description": "Fault Input 2 Enable"
              },
              "FAULT3EN": {
                "bit": 3,
                "description": "Fault Input 3 Enable"
              },
              "FFLTR0EN": {
                "bit": 4,
                "description": "Fault Input 0 Filter Enable"
              },
              "FFLTR1EN": {
                "bit": 5,
                "description": "Fault Input 1 Filter Enable"
              },
              "FFLTR2EN": {
                "bit": 6,
                "description": "Fault Input 2 Filter Enable"
              },
              "FFLTR3EN": {
                "bit": 7,
                "description": "Fault Input 3 Filter Enable"
              },
              "FFVAL": {
                "bit": 8,
                "description": "Fault Input Filter",
                "width": 4
              }
            },
            "QDCTRL": {
              "QUADEN": {
                "bit": 0,
                "description": "Quadrature Decoder Mode Enable"
              },
              "TOFDIR": {
                "bit": 1,
                "description": "Timer Overflow Direction In Quadrature Decoder Mode"
              },
              "QUADIR": {
                "bit": 2,
                "description": "FTM Counter Direction In Quadrature Decoder Mode"
              },
              "QUADMODE": {
                "bit": 3,
                "description": "Quadrature Decoder Mode"
              },
              "PHBPOL": {
                "bit": 4,
                "description": "Phase B Input Polarity"
              },
              "PHAPOL": {
                "bit": 5,
                "description": "Phase A Input Polarity"
              },
              "PHBFLTREN": {
                "bit": 6,
                "description": "Phase B Input Filter Enable"
              },
              "PHAFLTREN": {
                "bit": 7,
                "description": "Phase A Input Filter Enable"
              }
            },
            "CONF": {
              "NUMTOF": {
                "bit": 0,
                "description": "TOF Frequency",
                "width": 5
              },
              "BDMMODE": {
                "bit": 6,
                "description": "BDM Mode",
                "width": 2
              },
              "GTBEEN": {
                "bit": 9,
                "description": "Global Time Base Enable"
              },
              "GTBEOUT": {
                "bit": 10,
                "description": "Global Time Base Output"
              }
            },
            "FLTPOL": {
              "FLT0POL": {
                "bit": 0,
                "description": "Fault Input 0 Polarity"
              },
              "FLT1POL": {
                "bit": 1,
                "description": "Fault Input 1 Polarity"
              },
              "FLT2POL": {
                "bit": 2,
                "description": "Fault Input 2 Polarity"
              },
              "FLT3POL": {
                "bit": 3,
                "description": "Fault Input 3 Polarity"
              }
            },
            "SYNCONF": {
              "HWTRIGMODE": {
                "bit": 0,
                "description": "Hardware Trigger Mode"
              },
              "CNTINC": {
                "bit": 2,
                "description": "CNTIN Register Synchronization"
              },
              "INVC": {
                "bit": 4,
                "description": "INVCTRL Register Synchronization"
              },
              "SWOC": {
                "bit": 5,
                "description": "SWOCTRL Register Synchronization"
              },
              "SYNCMODE": {
                "bit": 7,
                "description": "Synchronization Mode"
              },
              "SWRSTCNT": {
                "bit": 8,
                "description": "FTM counter synchronization is activated by the software trigger."
              },
              "SWWRBUF": {
                "bit": 9,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by the software trigger."
              },
              "SWOM": {
                "bit": 10,
                "description": "Output mask synchronization is activated by the software trigger."
              },
              "SWINVC": {
                "bit": 11,
                "description": "Inverting control synchronization is activated by the software trigger."
              },
              "SWSOC": {
                "bit": 12,
                "description": "Software output control synchronization is activated by the software trigger."
              },
              "HWRSTCNT": {
                "bit": 16,
                "description": "FTM counter synchronization is activated by a hardware trigger."
              },
              "HWWRBUF": {
                "bit": 17,
                "description": "MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger."
              },
              "HWOM": {
                "bit": 18,
                "description": "Output mask synchronization is activated by a hardware trigger."
              },
              "HWINVC": {
                "bit": 19,
                "description": "Inverting control synchronization is activated by a hardware trigger."
              },
              "HWSOC": {
                "bit": 20,
                "description": "Software output control synchronization is activated by a hardware trigger."
              }
            },
            "INVCTRL": {
              "INV0EN": {
                "bit": 0,
                "description": "Pair Channels 0 Inverting Enable"
              },
              "INV1EN": {
                "bit": 1,
                "description": "Pair Channels 1 Inverting Enable"
              },
              "INV2EN": {
                "bit": 2,
                "description": "Pair Channels 2 Inverting Enable"
              },
              "INV3EN": {
                "bit": 3,
                "description": "Pair Channels 3 Inverting Enable"
              }
            },
            "SWOCTRL": {
              "CH0OC": {
                "bit": 0,
                "description": "Channel 0 Software Output Control Enable"
              },
              "CH1OC": {
                "bit": 1,
                "description": "Channel 1 Software Output Control Enable"
              },
              "CH2OC": {
                "bit": 2,
                "description": "Channel 2 Software Output Control Enable"
              },
              "CH3OC": {
                "bit": 3,
                "description": "Channel 3 Software Output Control Enable"
              },
              "CH4OC": {
                "bit": 4,
                "description": "Channel 4 Software Output Control Enable"
              },
              "CH5OC": {
                "bit": 5,
                "description": "Channel 5 Software Output Control Enable"
              },
              "CH6OC": {
                "bit": 6,
                "description": "Channel 6 Software Output Control Enable"
              },
              "CH7OC": {
                "bit": 7,
                "description": "Channel 7 Software Output Control Enable"
              },
              "CH0OCV": {
                "bit": 8,
                "description": "Channel 0 Software Output Control Value"
              },
              "CH1OCV": {
                "bit": 9,
                "description": "Channel 1 Software Output Control Value"
              },
              "CH2OCV": {
                "bit": 10,
                "description": "Channel 2 Software Output Control Value"
              },
              "CH3OCV": {
                "bit": 11,
                "description": "Channel 3 Software Output Control Value"
              },
              "CH4OCV": {
                "bit": 12,
                "description": "Channel 4 Software Output Control Value"
              },
              "CH5OCV": {
                "bit": 13,
                "description": "Channel 5 Software Output Control Value"
              },
              "CH6OCV": {
                "bit": 14,
                "description": "Channel 6 Software Output Control Value"
              },
              "CH7OCV": {
                "bit": 15,
                "description": "Channel 7 Software Output Control Value"
              }
            },
            "PWMLOAD": {
              "CH0SEL": {
                "bit": 0,
                "description": "Channel 0 Select"
              },
              "CH1SEL": {
                "bit": 1,
                "description": "Channel 1 Select"
              },
              "CH2SEL": {
                "bit": 2,
                "description": "Channel 2 Select"
              },
              "CH3SEL": {
                "bit": 3,
                "description": "Channel 3 Select"
              },
              "CH4SEL": {
                "bit": 4,
                "description": "Channel 4 Select"
              },
              "CH5SEL": {
                "bit": 5,
                "description": "Channel 5 Select"
              },
              "CH6SEL": {
                "bit": 6,
                "description": "Channel 6 Select"
              },
              "CH7SEL": {
                "bit": 7,
                "description": "Channel 7 Select"
              },
              "LDOK": {
                "bit": 9,
                "description": "Load Enable"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x4003B000",
              "irq": 39
            }
          ],
          "registers": {
            "SC1%s": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Status and Control Registers 1"
            },
            "CFG1": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC Configuration Register 1"
            },
            "CFG2": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC Configuration Register 2"
            },
            "R%s": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC Data Result Register"
            },
            "CV%s": {
              "offset": "0x18",
              "size": 32,
              "description": "Compare Value Registers"
            },
            "SC2": {
              "offset": "0x20",
              "size": 32,
              "description": "Status and Control Register 2"
            },
            "SC3": {
              "offset": "0x24",
              "size": 32,
              "description": "Status and Control Register 3"
            },
            "OFS": {
              "offset": "0x28",
              "size": 32,
              "description": "ADC Offset Correction Register"
            },
            "PG": {
              "offset": "0x2C",
              "size": 32,
              "description": "ADC Plus-Side Gain Register"
            },
            "MG": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC Minus-Side Gain Register"
            },
            "CLPD": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLPS": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP4": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP3": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP2": {
              "offset": "0x44",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP1": {
              "offset": "0x48",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLP0": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC Plus-Side General Calibration Value Register"
            },
            "CLMD": {
              "offset": "0x54",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLMS": {
              "offset": "0x58",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM4": {
              "offset": "0x5C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM3": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM2": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM1": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            },
            "CLM0": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC Minus-Side General Calibration Value Register"
            }
          },
          "bits": {
            "SC1%s": {
              "ADCH": {
                "bit": 0,
                "description": "Input channel select",
                "width": 5
              },
              "DIFF": {
                "bit": 5,
                "description": "Differential Mode Enable"
              },
              "AIEN": {
                "bit": 6,
                "description": "Interrupt Enable"
              },
              "COCO": {
                "bit": 7,
                "description": "Conversion Complete Flag"
              }
            },
            "CFG1": {
              "ADICLK": {
                "bit": 0,
                "description": "Input Clock Select",
                "width": 2
              },
              "MODE": {
                "bit": 2,
                "description": "Conversion mode selection",
                "width": 2
              },
              "ADLSMP": {
                "bit": 4,
                "description": "Sample Time Configuration"
              },
              "ADIV": {
                "bit": 5,
                "description": "Clock Divide Select",
                "width": 2
              },
              "ADLPC": {
                "bit": 7,
                "description": "Low-Power Configuration"
              }
            },
            "CFG2": {
              "ADLSTS": {
                "bit": 0,
                "description": "Long Sample Time Select",
                "width": 2
              },
              "ADHSC": {
                "bit": 2,
                "description": "High-Speed Configuration"
              },
              "ADACKEN": {
                "bit": 3,
                "description": "Asynchronous Clock Output Enable"
              },
              "MUXSEL": {
                "bit": 4,
                "description": "ADC Mux Select"
              }
            },
            "R%s": {
              "D": {
                "bit": 0,
                "description": "Data result",
                "width": 16
              }
            },
            "CV%s": {
              "CV": {
                "bit": 0,
                "description": "Compare Value.",
                "width": 16
              }
            },
            "SC2": {
              "REFSEL": {
                "bit": 0,
                "description": "Voltage Reference Selection",
                "width": 2
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA Enable"
              },
              "ACREN": {
                "bit": 3,
                "description": "Compare Function Range Enable"
              },
              "ACFGT": {
                "bit": 4,
                "description": "Compare Function Greater Than Enable"
              },
              "ACFE": {
                "bit": 5,
                "description": "Compare Function Enable"
              },
              "ADTRG": {
                "bit": 6,
                "description": "Conversion Trigger Select"
              },
              "ADACT": {
                "bit": 7,
                "description": "Conversion Active"
              }
            },
            "SC3": {
              "AVGS": {
                "bit": 0,
                "description": "Hardware Average Select",
                "width": 2
              },
              "AVGE": {
                "bit": 2,
                "description": "Hardware Average Enable"
              },
              "ADCO": {
                "bit": 3,
                "description": "Continuous Conversion Enable"
              },
              "CALF": {
                "bit": 6,
                "description": "Calibration Failed Flag"
              },
              "CAL": {
                "bit": 7,
                "description": "Calibration"
              }
            },
            "OFS": {
              "OFS": {
                "bit": 0,
                "description": "Offset Error Correction Value",
                "width": 16
              }
            },
            "PG": {
              "PG": {
                "bit": 0,
                "description": "Plus-Side Gain",
                "width": 16
              }
            },
            "MG": {
              "MG": {
                "bit": 0,
                "description": "Minus-Side Gain",
                "width": 16
              }
            },
            "CLPD": {
              "CLPD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLPS": {
              "CLPS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLP4": {
              "CLP4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLP3": {
              "CLP3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLP2": {
              "CLP2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLP1": {
              "CLP1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLP0": {
              "CLP0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMD": {
              "CLMD": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLMS": {
              "CLMS": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            },
            "CLM4": {
              "CLM4": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 10
              }
            },
            "CLM3": {
              "CLM3": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 9
              }
            },
            "CLM2": {
              "CLM2": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 8
              }
            },
            "CLM1": {
              "CLM1": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 7
              }
            },
            "CLM0": {
              "CLM0": {
                "bit": 0,
                "description": "Calibration Value",
                "width": 6
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003D000",
              "irq": 46
            }
          ],
          "registers": {
            "TSR": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Time Seconds Register"
            },
            "TPR": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Time Prescaler Register"
            },
            "TAR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Time Alarm Register"
            },
            "TCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Time Compensation Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Status Register"
            },
            "LR": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Lock Register"
            },
            "IER": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Interrupt Enable Register"
            },
            "TTSR": {
              "offset": "0x20",
              "size": 32,
              "description": "RTC Tamper Time Seconds Register"
            },
            "MER": {
              "offset": "0x24",
              "size": 32,
              "description": "RTC Monotonic Enable Register"
            },
            "MCLR": {
              "offset": "0x28",
              "size": 32,
              "description": "RTC Monotonic Counter Low Register"
            },
            "MCHR": {
              "offset": "0x2C",
              "size": 32,
              "description": "RTC Monotonic Counter High Register"
            },
            "TER": {
              "offset": "0x30",
              "size": 32,
              "description": "RTC Tamper Enable Register"
            },
            "TDR": {
              "offset": "0x34",
              "size": 32,
              "description": "RTC Tamper Detect Register"
            },
            "TTR": {
              "offset": "0x38",
              "size": 32,
              "description": "RTC Tamper Trim Register"
            },
            "TIR": {
              "offset": "0x3C",
              "size": 32,
              "description": "RTC Tamper Interrupt Register"
            },
            "WAR": {
              "offset": "0x800",
              "size": 32,
              "description": "RTC Write Access Register"
            },
            "RAR": {
              "offset": "0x804",
              "size": 32,
              "description": "RTC Read Access Register"
            }
          },
          "bits": {
            "TSR": {
              "TSR": {
                "bit": 0,
                "description": "Time Seconds Register",
                "width": 32
              }
            },
            "TPR": {
              "TPR": {
                "bit": 0,
                "description": "Time Prescaler Register",
                "width": 16
              }
            },
            "TAR": {
              "TAR": {
                "bit": 0,
                "description": "Time Alarm Register",
                "width": 32
              }
            },
            "TCR": {
              "TCR": {
                "bit": 0,
                "description": "Time Compensation Register",
                "width": 8
              },
              "CIR": {
                "bit": 8,
                "description": "Compensation Interval Register",
                "width": 8
              },
              "TCV": {
                "bit": 16,
                "description": "Time Compensation Value",
                "width": 8
              },
              "CIC": {
                "bit": 24,
                "description": "Compensation Interval Counter",
                "width": 8
              }
            },
            "CR": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              },
              "WPE": {
                "bit": 1,
                "description": "Wakeup Pin Enable"
              },
              "SUP": {
                "bit": 2,
                "description": "Supervisor Access"
              },
              "UM": {
                "bit": 3,
                "description": "Update Mode"
              },
              "WPS": {
                "bit": 4,
                "description": "Wakeup Pin Select"
              },
              "OSCE": {
                "bit": 8,
                "description": "Oscillator Enable"
              },
              "CLKO": {
                "bit": 9,
                "description": "Clock Output"
              },
              "SC16P": {
                "bit": 10,
                "description": "Oscillator 16pF Load Configure"
              },
              "SC8P": {
                "bit": 11,
                "description": "Oscillator 8pF Load Configure"
              },
              "SC4P": {
                "bit": 12,
                "description": "Oscillator 4pF Load Configure"
              },
              "SC2P": {
                "bit": 13,
                "description": "Oscillator 2pF Load Configure"
              }
            },
            "SR": {
              "TIF": {
                "bit": 0,
                "description": "Time Invalid Flag"
              },
              "TOF": {
                "bit": 1,
                "description": "Time Overflow Flag"
              },
              "TAF": {
                "bit": 2,
                "description": "Time Alarm Flag"
              },
              "MOF": {
                "bit": 3,
                "description": "Monotonic Overflow Flag"
              },
              "TCE": {
                "bit": 4,
                "description": "Time Counter Enable"
              }
            },
            "LR": {
              "TCL": {
                "bit": 3,
                "description": "Time Compensation Lock"
              },
              "CRL": {
                "bit": 4,
                "description": "Control Register Lock"
              },
              "SRL": {
                "bit": 5,
                "description": "Status Register Lock"
              },
              "LRL": {
                "bit": 6,
                "description": "Lock Register Lock"
              },
              "TTSL": {
                "bit": 8,
                "description": "Tamper Time Seconds Lock"
              },
              "MEL": {
                "bit": 9,
                "description": "Monotonic Enable Lock"
              },
              "MCLL": {
                "bit": 10,
                "description": "Monotonic Counter Low Lock"
              },
              "MCHL": {
                "bit": 11,
                "description": "Monotonic Counter High Lock"
              },
              "TEL": {
                "bit": 12,
                "description": "Tamper Enable Lock"
              },
              "TDL": {
                "bit": 13,
                "description": "Tamper Detect Lock"
              },
              "TTL": {
                "bit": 14,
                "description": "Tamper Trim Lock"
              },
              "TIL": {
                "bit": 15,
                "description": "Tamper Interrupt Lock"
              }
            },
            "IER": {
              "TIIE": {
                "bit": 0,
                "description": "Time Invalid Interrupt Enable"
              },
              "TOIE": {
                "bit": 1,
                "description": "Time Overflow Interrupt Enable"
              },
              "TAIE": {
                "bit": 2,
                "description": "Time Alarm Interrupt Enable"
              },
              "MOIE": {
                "bit": 3,
                "description": "Monotonic Overflow Interrupt Enable"
              },
              "TSIE": {
                "bit": 4,
                "description": "Time Seconds Interrupt Enable"
              },
              "WPON": {
                "bit": 7,
                "description": "Wakeup Pin On"
              }
            },
            "TTSR": {
              "TTS": {
                "bit": 0,
                "description": "Tamper Time Seconds",
                "width": 32
              }
            },
            "MER": {
              "MCE": {
                "bit": 4,
                "description": "Monotonic Counter Enable"
              }
            },
            "MCLR": {
              "MCL": {
                "bit": 0,
                "description": "Monotonic Counter Low",
                "width": 32
              }
            },
            "MCHR": {
              "MCH": {
                "bit": 0,
                "description": "Monotonic Counter High",
                "width": 32
              }
            },
            "TER": {
              "VTE": {
                "bit": 1,
                "description": "Voltage Tamper Enable"
              },
              "CTE": {
                "bit": 2,
                "description": "Clock Tamper Enable"
              },
              "TTE": {
                "bit": 3,
                "description": "Temperature Tamper Enable"
              },
              "FSE": {
                "bit": 4,
                "description": "Flash Security Enable"
              },
              "TME": {
                "bit": 5,
                "description": "Test Mode Enable"
              }
            },
            "TDR": {
              "VTF": {
                "bit": 1,
                "description": "Voltage Tamper Flag"
              },
              "CTF": {
                "bit": 2,
                "description": "Clock Tamper Flag"
              },
              "TTF": {
                "bit": 3,
                "description": "Temperature Tamper Flag"
              },
              "FSF": {
                "bit": 4,
                "description": "Flash Security Flag"
              },
              "TMF": {
                "bit": 5,
                "description": "Test Mode Flag"
              }
            },
            "TTR": {
              "VDTH": {
                "bit": 0,
                "description": "Voltage Detect Trim High",
                "width": 3
              },
              "VDTL": {
                "bit": 3,
                "description": "Voltage Detect Trim Low",
                "width": 3
              },
              "CDTL": {
                "bit": 6,
                "description": "Clock Detect Trim Low",
                "width": 3
              },
              "CDTH": {
                "bit": 9,
                "description": "Clock Detect Trim High",
                "width": 3
              },
              "TDTL": {
                "bit": 12,
                "description": "Temperature Detect Trim Low",
                "width": 5
              },
              "TDTH": {
                "bit": 17,
                "description": "Temperature Detect Trim High",
                "width": 5
              }
            },
            "TIR": {
              "VTIE": {
                "bit": 1,
                "description": "Voltage Tamper Interrupt Enable"
              },
              "CTIE": {
                "bit": 2,
                "description": "Clock Tamper Interrupt Enable"
              },
              "TTIE": {
                "bit": 3,
                "description": "Temperature Tamper Interrupt Enable"
              },
              "FSIE": {
                "bit": 4,
                "description": "Flash Security Interrupt Enable"
              },
              "TMIE": {
                "bit": 5,
                "description": "Test Mode Interrupt Enable"
              }
            },
            "WAR": {
              "TSRW": {
                "bit": 0,
                "description": "Time Seconds Register Write"
              },
              "TPRW": {
                "bit": 1,
                "description": "Time Prescaler Register Write"
              },
              "TARW": {
                "bit": 2,
                "description": "Time Alarm Register Write"
              },
              "TCRW": {
                "bit": 3,
                "description": "Time Compensation Register Write"
              },
              "CRW": {
                "bit": 4,
                "description": "Control Register Write"
              },
              "SRW": {
                "bit": 5,
                "description": "Status Register Write"
              },
              "LRW": {
                "bit": 6,
                "description": "Lock Register Write"
              },
              "IERW": {
                "bit": 7,
                "description": "Interrupt Enable Register Write"
              },
              "TTSW": {
                "bit": 8,
                "description": "Tamper Time Seconds Write"
              },
              "MERW": {
                "bit": 9,
                "description": "Monotonic Enable Register Write"
              },
              "MCLW": {
                "bit": 10,
                "description": "Monotonic Counter Low Write"
              },
              "MCHW": {
                "bit": 11,
                "description": "Monotonic Counter High Write"
              },
              "TERW": {
                "bit": 12,
                "description": "Tamper Enable Register Write"
              },
              "TDRW": {
                "bit": 13,
                "description": "Tamper Detect Register Write"
              },
              "TTRW": {
                "bit": 14,
                "description": "Tamper Trim Register Write"
              },
              "TIRW": {
                "bit": 15,
                "description": "Tamper Interrupt Register Write"
              }
            },
            "RAR": {
              "TSRR": {
                "bit": 0,
                "description": "Time Seconds Register Read"
              },
              "TPRR": {
                "bit": 1,
                "description": "Time Prescaler Register Read"
              },
              "TARR": {
                "bit": 2,
                "description": "Time Alarm Register Read"
              },
              "TCRR": {
                "bit": 3,
                "description": "Time Compensation Register Read"
              },
              "CRR": {
                "bit": 4,
                "description": "Control Register Read"
              },
              "SRR": {
                "bit": 5,
                "description": "Status Register Read"
              },
              "LRR": {
                "bit": 6,
                "description": "Lock Register Read"
              },
              "IERR": {
                "bit": 7,
                "description": "Interrupt Enable Register Read"
              },
              "TTSR": {
                "bit": 8,
                "description": "Tamper Time Seconds Read"
              },
              "MERR": {
                "bit": 9,
                "description": "Monotonic Enable Register Read"
              },
              "MCLR": {
                "bit": 10,
                "description": "Monotonic Counter Low Read"
              },
              "MCHR": {
                "bit": 11,
                "description": "Monotonic Counter High Read"
              },
              "TERR": {
                "bit": 12,
                "description": "Tamper Enable Register Read"
              },
              "TDRR": {
                "bit": 13,
                "description": "Tamper Detect Register Read"
              },
              "TTRR": {
                "bit": 14,
                "description": "Tamper Trim Register Read"
              },
              "TIRR": {
                "bit": 15,
                "description": "Tamper Interrupt Register Read"
              }
            }
          }
        },
        "RFVBAT": {
          "instances": [
            {
              "name": "RFVBAT",
              "base": "0x4003E000"
            }
          ],
          "registers": {
            "REG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "VBAT register file register"
            }
          },
          "bits": {
            "REG%s": {
              "LL": {
                "bit": 0,
                "description": "Low lower byte",
                "width": 8
              },
              "LH": {
                "bit": 8,
                "description": "Low higher byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "High lower byte",
                "width": 8
              },
              "HH": {
                "bit": 24,
                "description": "High higher byte",
                "width": 8
              }
            }
          }
        },
        "RFSYS": {
          "instances": [
            {
              "name": "RFSYS",
              "base": "0x40041000"
            }
          ],
          "registers": {
            "REG%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Register file register"
            }
          },
          "bits": {
            "REG%s": {
              "LL": {
                "bit": 0,
                "description": "Low lower byte",
                "width": 8
              },
              "LH": {
                "bit": 8,
                "description": "Low higher byte",
                "width": 8
              },
              "HL": {
                "bit": 16,
                "description": "High lower byte",
                "width": 8
              },
              "HH": {
                "bit": 24,
                "description": "High higher byte",
                "width": 8
              }
            }
          }
        },
        "DRY": {
          "instances": [
            {
              "name": "DRY",
              "base": "0x40042000",
              "irq": 55
            }
          ],
          "registers": {
            "SKVR": {
              "offset": "0x04",
              "size": 32,
              "description": "DryIce Secure Key Valid Register"
            },
            "SKWLR": {
              "offset": "0x08",
              "size": 32,
              "description": "DryIce Secure Key Write Lock Register"
            },
            "SKRLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "DryIce Secure Key Read Lock Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "DryIce Control Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "DryIce Status Register"
            },
            "LR": {
              "offset": "0x18",
              "size": 32,
              "description": "DryIce Lock Register"
            },
            "IER": {
              "offset": "0x1C",
              "size": 32,
              "description": "DryIce Interrupt Enable Register"
            },
            "TSR": {
              "offset": "0x20",
              "size": 32,
              "description": "DryIce Tamper Seconds Register"
            },
            "TER": {
              "offset": "0x24",
              "size": 32,
              "description": "DryIce Tamper Enable Register"
            },
            "PDR": {
              "offset": "0x28",
              "size": 32,
              "description": "DryIce Pin Direction Register"
            },
            "PPR": {
              "offset": "0x2C",
              "size": 32,
              "description": "DryIce Pin Polarity Register"
            },
            "ATR%s": {
              "offset": "0x30",
              "size": 32,
              "description": "DryIce Active Tamper Register"
            },
            "PGFR%s": {
              "offset": "0x40",
              "size": 32,
              "description": "DryIce Pin Glitch Filter Register"
            },
            "WAC": {
              "offset": "0x800",
              "size": 32,
              "description": "DryIce Write Access Control Register"
            },
            "RAC": {
              "offset": "0x804",
              "size": 32,
              "description": "DryIce Read Access Control Register"
            },
            "SKR%s": {
              "offset": "0x1000",
              "size": 32,
              "description": "Secure Key Register"
            },
            "SWAC": {
              "offset": "0x1800",
              "size": 32,
              "description": "Secure Write Access Control"
            },
            "SRAC": {
              "offset": "0x1804",
              "size": 32,
              "description": "Secure Read Access Control"
            }
          },
          "bits": {
            "SKVR": {
              "SKV": {
                "bit": 0,
                "description": "Secure Key Valid",
                "width": 8
              }
            },
            "SKWLR": {
              "SKWL": {
                "bit": 0,
                "description": "Secure Key Write Lock",
                "width": 8
              }
            },
            "SKRLR": {
              "SKRL": {
                "bit": 0,
                "description": "Secure Key Read Lock",
                "width": 8
              }
            },
            "CR": {
              "SWR": {
                "bit": 0,
                "description": "Software Reset"
              },
              "DEN": {
                "bit": 1,
                "description": "DryIce Enable"
              },
              "TFSR": {
                "bit": 2,
                "description": "Tamper Force System Reset"
              },
              "UM": {
                "bit": 3,
                "description": "Update Mode"
              },
              "ATCS": {
                "bit": 4,
                "description": "Active Tamper Clock Source",
                "width": 2
              },
              "THYS": {
                "bit": 8,
                "description": "Tamper Hysteresis Select"
              },
              "TPFE": {
                "bit": 9,
                "description": "Tamper Passive Filter Enable"
              },
              "TDSE": {
                "bit": 10,
                "description": "Tamper Drive Strength Enable"
              },
              "TSRE": {
                "bit": 11,
                "description": "Tamper Slew Rate Enable"
              },
              "SRF": {
                "bit": 14,
                "description": "Secure Register File",
                "width": 2
              },
              "DPR": {
                "bit": 17,
                "description": "DryIce Prescaler Register",
                "width": 15
              }
            },
            "SR": {
              "DTF": {
                "bit": 0,
                "description": "DryIce Tamper Flag"
              },
              "TAF": {
                "bit": 1,
                "description": "Tamper Acknowledge Flag"
              },
              "TOF": {
                "bit": 2,
                "description": "Time Overflow Flag"
              },
              "MOF": {
                "bit": 3,
                "description": "Monotonic Overflow Flag"
              },
              "VTF": {
                "bit": 4,
                "description": "Voltage Tamper Flag"
              },
              "CTF": {
                "bit": 5,
                "description": "Clock Tamper Flag"
              },
              "TTF": {
                "bit": 6,
                "description": "Temperature Tamper Flag"
              },
              "STF": {
                "bit": 7,
                "description": "Security Tamper Flag"
              },
              "FSF": {
                "bit": 8,
                "description": "Flash Security Flag"
              },
              "TMF": {
                "bit": 9,
                "description": "Test Mode Flag"
              },
              "TPF": {
                "bit": 16,
                "description": "Tamper Pin Flag",
                "width": 8
              }
            },
            "LR": {
              "KVL": {
                "bit": 1,
                "description": "Key Valid Lock"
              },
              "KWL": {
                "bit": 2,
                "description": "Key Write Lock"
              },
              "KRL": {
                "bit": 3,
                "description": "Key Read Lock"
              },
              "CRL": {
                "bit": 4,
                "description": "Control Register Lock"
              },
              "SRL": {
                "bit": 5,
                "description": "Status Register Lock"
              },
              "LRL": {
                "bit": 6,
                "description": "Lock Register Lock"
              },
              "IEL": {
                "bit": 7,
                "description": "Interrupt Enable Lock"
              },
              "TSL": {
                "bit": 8,
                "description": "Tamper Seconds Lock"
              },
              "TEL": {
                "bit": 9,
                "description": "Tamper Enable Lock"
              },
              "PDL": {
                "bit": 10,
                "description": "Pin Direction Lock"
              },
              "PPL": {
                "bit": 11,
                "description": "Pin Polarity Lock"
              },
              "ATL": {
                "bit": 12,
                "description": "Active Tamper Lock",
                "width": 2
              },
              "GFL": {
                "bit": 16,
                "description": "Glitch Filter Lock",
                "width": 8
              }
            },
            "IER": {
              "DTIE": {
                "bit": 0,
                "description": "DryIce Tamper Interrupt Enable"
              },
              "TOIE": {
                "bit": 2,
                "description": "Time Overflow Interrupt Enable"
              },
              "MOIE": {
                "bit": 3,
                "description": "Monotonic Overflow Interrupt Enable"
              },
              "VTIE": {
                "bit": 4,
                "description": "Voltage Tamper Interrupt Enable"
              },
              "CTIE": {
                "bit": 5,
                "description": "Clock Tamper Interrupt Enable"
              },
              "TTIE": {
                "bit": 6,
                "description": "Temperature Tamper Interrupt Enable"
              },
              "STIE": {
                "bit": 7,
                "description": "Security Tamper Interrupt Enable"
              },
              "FSIE": {
                "bit": 8,
                "description": "Flash Security Interrupt Enable"
              },
              "TMIE": {
                "bit": 9,
                "description": "Test Mode Interrupt Enable"
              },
              "TPIE": {
                "bit": 16,
                "description": "Tamper Pin Interrupt Enable",
                "width": 8
              }
            },
            "TSR": {
              "TTS": {
                "bit": 0,
                "description": "Tamper Time Seconds",
                "width": 32
              }
            },
            "TER": {
              "TOE": {
                "bit": 2,
                "description": "Time Overflow Enable"
              },
              "MOE": {
                "bit": 3,
                "description": "Monotonic Overflow Enable"
              },
              "VTE": {
                "bit": 4,
                "description": "Voltage Tamper Enable"
              },
              "CTE": {
                "bit": 5,
                "description": "Clock Tamper Enable"
              },
              "TTE": {
                "bit": 6,
                "description": "Temperature Tamper Enable"
              },
              "STE": {
                "bit": 7,
                "description": "Security Tamper Enable"
              },
              "FSE": {
                "bit": 8,
                "description": "Flash Security Enable"
              },
              "TME": {
                "bit": 9,
                "description": "Test Mode Enable"
              },
              "TPE": {
                "bit": 16,
                "description": "Tamper Pin Enable",
                "width": 8
              }
            },
            "PDR": {
              "TPD": {
                "bit": 0,
                "description": "Tamper Pin Direction",
                "width": 8
              },
              "TPOD": {
                "bit": 16,
                "description": "Tamper Pin Output Data",
                "width": 8
              }
            },
            "PPR": {
              "TPP": {
                "bit": 0,
                "description": "Tamper Pin Polarity",
                "width": 8
              },
              "TPID": {
                "bit": 16,
                "description": "Tamper Pin Input Data",
                "width": 8
              }
            },
            "ATR%s": {
              "ATSR": {
                "bit": 0,
                "description": "Active Tamper Shift Register",
                "width": 16
              },
              "ATP": {
                "bit": 16,
                "description": "Active Tamper Polynomial",
                "width": 16
              }
            },
            "PGFR%s": {
              "GFW": {
                "bit": 0,
                "description": "Glitch Filter Width",
                "width": 6
              },
              "GFP": {
                "bit": 6,
                "description": "Glitch Filter Prescaler"
              },
              "GFE": {
                "bit": 7,
                "description": "Glitch Filter Enable"
              },
              "TPSW": {
                "bit": 8,
                "description": "Tamper Pin Sample Width",
                "width": 2
              },
              "TPSF": {
                "bit": 10,
                "description": "Tamper Pin Sample Frequency",
                "width": 2
              },
              "TPEX": {
                "bit": 16,
                "description": "Tamper Pin Expected",
                "width": 2
              },
              "TPE": {
                "bit": 24,
                "description": "Tamper Pull Enable"
              },
              "TPS": {
                "bit": 25,
                "description": "Tamper Pull Select"
              }
            },
            "WAC": {
              "SKVW": {
                "bit": 1,
                "description": "Secure Key Valid Write"
              },
              "SKWRW": {
                "bit": 2,
                "description": "Secure Key Write Lock Register Write"
              },
              "SKRRW": {
                "bit": 3,
                "description": "Secure Key Read Lock Register Write"
              },
              "CRW": {
                "bit": 4,
                "description": "Control Register Write"
              },
              "SRW": {
                "bit": 5,
                "description": "Status Register Write"
              },
              "LRW": {
                "bit": 6,
                "description": "Lock Register Write"
              },
              "IEW": {
                "bit": 7,
                "description": "Interrupt Enable Write"
              },
              "TSRW": {
                "bit": 8,
                "description": "Tamper Seconds Register Write"
              },
              "TEW": {
                "bit": 9,
                "description": "Tamper Enable Write"
              },
              "PDW": {
                "bit": 10,
                "description": "Pin Direction Write"
              },
              "PPW": {
                "bit": 11,
                "description": "Pin Polarity Write"
              },
              "ATW": {
                "bit": 12,
                "description": "Active Tamper Write",
                "width": 2
              },
              "GFW": {
                "bit": 16,
                "description": "Glitch Filter Write",
                "width": 8
              }
            },
            "RAC": {
              "SKVR": {
                "bit": 1,
                "description": "Secure Key Valid Read"
              },
              "SKWRR": {
                "bit": 2,
                "description": "Secure Key Write Lock Register Read"
              },
              "SKRRR": {
                "bit": 3,
                "description": "Secure Key Read Lock Register Read"
              },
              "CRR": {
                "bit": 4,
                "description": "Control Register Read"
              },
              "SRR": {
                "bit": 5,
                "description": "Status Register Read"
              },
              "LRR": {
                "bit": 6,
                "description": "Lock Register Read"
              },
              "IER": {
                "bit": 7,
                "description": "Interrupt Enable Read"
              },
              "TSRR": {
                "bit": 8,
                "description": "Tamper Seconds Register Read"
              },
              "TER": {
                "bit": 9,
                "description": "Tamper Enable Read"
              },
              "PDR": {
                "bit": 10,
                "description": "Pin Direction Read"
              },
              "PPR": {
                "bit": 11,
                "description": "Pin Polarity Read"
              },
              "ATR": {
                "bit": 12,
                "description": "Active Tamper Read",
                "width": 2
              },
              "GFR": {
                "bit": 16,
                "description": "Glitch Filter Read",
                "width": 8
              }
            },
            "SKR%s": {
              "SK": {
                "bit": 0,
                "description": "Secure Key",
                "width": 32
              }
            },
            "SWAC": {
              "SKRW": {
                "bit": 0,
                "description": "Secure Key Register Write",
                "width": 8
              }
            },
            "SRAC": {
              "SKRR": {
                "bit": 0,
                "description": "Secure Key Register Read",
                "width": 8
              }
            }
          }
        },
        "TSI0": {
          "instances": [
            {
              "name": "TSI0",
              "base": "0x40045000",
              "irq": 87
            }
          ],
          "registers": {
            "GENCS": {
              "offset": "0x00",
              "size": 32,
              "description": "TSI General Control and Status Register"
            },
            "DATA": {
              "offset": "0x04",
              "size": 32,
              "description": "TSI DATA Register"
            },
            "TSHD": {
              "offset": "0x08",
              "size": 32,
              "description": "TSI Threshold Register"
            }
          },
          "bits": {
            "GENCS": {
              "EOSDMEO": {
                "bit": 0,
                "description": "End-of-Scan DMA Transfer Request Enable Only"
              },
              "CURSW": {
                "bit": 1,
                "description": "CURSW"
              },
              "EOSF": {
                "bit": 2,
                "description": "End of Scan Flag"
              },
              "SCNIP": {
                "bit": 3,
                "description": "Scan In Progress Status"
              },
              "STM": {
                "bit": 4,
                "description": "Scan Trigger Mode"
              },
              "STPE": {
                "bit": 5,
                "description": "TSI STOP Enable"
              },
              "TSIIEN": {
                "bit": 6,
                "description": "Touch Sensing Input Interrupt Enable"
              },
              "TSIEN": {
                "bit": 7,
                "description": "Touch Sensing Input Module Enable"
              },
              "NSCN": {
                "bit": 8,
                "description": "NSCN",
                "width": 5
              },
              "PS": {
                "bit": 13,
                "description": "PS",
                "width": 3
              },
              "EXTCHRG": {
                "bit": 16,
                "description": "EXTCHRG",
                "width": 3
              },
              "DVOLT": {
                "bit": 19,
                "description": "DVOLT",
                "width": 2
              },
              "REFCHRG": {
                "bit": 21,
                "description": "REFCHRG",
                "width": 3
              },
              "MODE": {
                "bit": 24,
                "description": "TSI analog modes setup and status bits.",
                "width": 4
              },
              "ESOR": {
                "bit": 28,
                "description": "End-of-scan or Out-of-Range Interrupt Selection"
              },
              "OUTRGF": {
                "bit": 31,
                "description": "Out of Range Flag."
              }
            },
            "DATA": {
              "TSICNT": {
                "bit": 0,
                "description": "TSI Conversion Counter Value",
                "width": 16
              },
              "SWTS": {
                "bit": 22,
                "description": "Software Trigger Start"
              },
              "DMAEN": {
                "bit": 23,
                "description": "DMA Transfer Enabled"
              },
              "TSICH": {
                "bit": 28,
                "description": "TSICH",
                "width": 4
              }
            },
            "TSHD": {
              "THRESL": {
                "bit": 0,
                "description": "TSI Wakeup Channel Low-threshold",
                "width": 16
              },
              "THRESH": {
                "bit": 16,
                "description": "TSI Wakeup Channel High-threshold",
                "width": 16
              }
            }
          }
        },
        "SIM": {
          "instances": [
            {
              "name": "SIM",
              "base": "0x40047000"
            }
          ],
          "registers": {
            "SOPT1": {
              "offset": "0x00",
              "size": 32,
              "description": "System Options Register 1"
            },
            "SOPT1CFG": {
              "offset": "0x04",
              "size": 32,
              "description": "SOPT1 Configuration Register"
            },
            "SOPT2": {
              "offset": "0x1004",
              "size": 32,
              "description": "System Options Register 2"
            },
            "SOPT4": {
              "offset": "0x100C",
              "size": 32,
              "description": "System Options Register 4"
            },
            "SOPT5": {
              "offset": "0x1010",
              "size": 32,
              "description": "System Options Register 5"
            },
            "SOPT7": {
              "offset": "0x1018",
              "size": 32,
              "description": "System Options Register 7"
            },
            "SOPT8": {
              "offset": "0x101C",
              "size": 32,
              "description": "System Options Register 8"
            },
            "SOPT9": {
              "offset": "0x1020",
              "size": 32,
              "description": "System Options Register 9"
            },
            "SDID": {
              "offset": "0x1024",
              "size": 32,
              "description": "System Device Identification Register"
            },
            "SCGC1": {
              "offset": "0x1028",
              "size": 32,
              "description": "System Clock Gating Control Register 1"
            },
            "SCGC2": {
              "offset": "0x102C",
              "size": 32,
              "description": "System Clock Gating Control Register 2"
            },
            "SCGC3": {
              "offset": "0x1030",
              "size": 32,
              "description": "System Clock Gating Control Register 3"
            },
            "SCGC4": {
              "offset": "0x1034",
              "size": 32,
              "description": "System Clock Gating Control Register 4"
            },
            "SCGC5": {
              "offset": "0x1038",
              "size": 32,
              "description": "System Clock Gating Control Register 5"
            },
            "SCGC6": {
              "offset": "0x103C",
              "size": 32,
              "description": "System Clock Gating Control Register 6"
            },
            "SCGC7": {
              "offset": "0x1040",
              "size": 32,
              "description": "System Clock Gating Control Register 7"
            },
            "CLKDIV1": {
              "offset": "0x1044",
              "size": 32,
              "description": "System Clock Divider Register 1"
            },
            "CLKDIV2": {
              "offset": "0x1048",
              "size": 32,
              "description": "System Clock Divider Register 2"
            },
            "FCFG1": {
              "offset": "0x104C",
              "size": 32,
              "description": "Flash Configuration Register 1"
            },
            "FCFG2": {
              "offset": "0x1050",
              "size": 32,
              "description": "Flash Configuration Register 2"
            },
            "UIDH": {
              "offset": "0x1054",
              "size": 32,
              "description": "Unique Identification Register High"
            },
            "UIDMH": {
              "offset": "0x1058",
              "size": 32,
              "description": "Unique Identification Register Mid-High"
            },
            "UIDML": {
              "offset": "0x105C",
              "size": 32,
              "description": "Unique Identification Register Mid Low"
            },
            "UIDL": {
              "offset": "0x1060",
              "size": 32,
              "description": "Unique Identification Register Low"
            },
            "CLKDIV3": {
              "offset": "0x1064",
              "size": 32,
              "description": "System Clock Divider Register 3"
            },
            "CLKDIV4": {
              "offset": "0x1068",
              "size": 32,
              "description": "System Clock Divider Register 4"
            }
          },
          "bits": {
            "SOPT1": {
              "RAMSIZE": {
                "bit": 12,
                "description": "RAM size",
                "width": 4
              },
              "OSC32KSEL": {
                "bit": 18,
                "description": "32K oscillator clock select",
                "width": 2
              },
              "USBVSTBY": {
                "bit": 29,
                "description": "USB voltage regulator in standby mode during VLPR and VLPW modes"
              },
              "USBSSTBY": {
                "bit": 30,
                "description": "USB voltage regulator in standby mode during Stop, VLPS, LLS and VLLS modes."
              },
              "USBREGEN": {
                "bit": 31,
                "description": "USB voltage regulator enable"
              }
            },
            "SOPT1CFG": {
              "URWE": {
                "bit": 24,
                "description": "USB voltage regulator enable write enable"
              },
              "UVSWE": {
                "bit": 25,
                "description": "USB voltage regulator VLP standby write enable"
              },
              "USSWE": {
                "bit": 26,
                "description": "USB voltage regulator stop standby write enable"
              }
            },
            "SOPT2": {
              "RTCCLKOUTSEL": {
                "bit": 4,
                "description": "RTC clock out select"
              },
              "CLKOUTSEL": {
                "bit": 5,
                "description": "CLKOUT select",
                "width": 3
              },
              "FBSL": {
                "bit": 8,
                "description": "FlexBus security level",
                "width": 2
              },
              "TRACECLKSEL": {
                "bit": 12,
                "description": "Debug trace clock select"
              },
              "PLLFLLSEL": {
                "bit": 16,
                "description": "PLL/FLL clock select",
                "width": 2
              },
              "USBSRC": {
                "bit": 18,
                "description": "USB clock source select"
              },
              "FLEXIOSRC": {
                "bit": 22,
                "description": "FlexIO Module Clock Source Select",
                "width": 2
              },
              "TPMSRC": {
                "bit": 24,
                "description": "TPM clock source select",
                "width": 2
              },
              "LPUARTSRC": {
                "bit": 26,
                "description": "LPUART clock source select",
                "width": 2
              },
              "SDHCSRC": {
                "bit": 28,
                "description": "SDHC clock source select",
                "width": 2
              },
              "EMVSIMSRC": {
                "bit": 30,
                "description": "EMVSIM Module Clock Source Select",
                "width": 2
              }
            },
            "SOPT4": {
              "FTM0FLT0": {
                "bit": 0,
                "description": "FTM0 Fault 0 Select"
              },
              "FTM0FLT1": {
                "bit": 1,
                "description": "FTM0 Fault 1 Select"
              },
              "FTM1FLT0": {
                "bit": 4,
                "description": "FTM1 Fault 0 Select"
              },
              "FTM2FLT0": {
                "bit": 8,
                "description": "FTM2 Fault 0 Select"
              },
              "FTM3FLT0": {
                "bit": 12,
                "description": "FTM3 Fault 0 Select"
              },
              "FTM1CH0SRC": {
                "bit": 18,
                "description": "FTM1 channel 0 input capture source select",
                "width": 2
              },
              "FTM2CH0SRC": {
                "bit": 20,
                "description": "FTM2 channel 0 input capture source select",
                "width": 2
              },
              "FTM2CH1SRC": {
                "bit": 22,
                "description": "FTM2 channel 1 input capture source select"
              },
              "FTM0CLKSEL": {
                "bit": 24,
                "description": "FlexTimer 0 External Clock Pin Select"
              },
              "FTM1CLKSEL": {
                "bit": 25,
                "description": "FTM1 External Clock Pin Select"
              },
              "FTM2CLKSEL": {
                "bit": 26,
                "description": "FlexTimer 2 External Clock Pin Select"
              },
              "FTM3CLKSEL": {
                "bit": 27,
                "description": "FlexTimer 3 External Clock Pin Select"
              },
              "FTM0TRG0SRC": {
                "bit": 28,
                "description": "FlexTimer 0 Hardware Trigger 0 Source Select"
              },
              "FTM0TRG1SRC": {
                "bit": 29,
                "description": "FlexTimer 0 Hardware Trigger 1 Source Select"
              },
              "FTM3TRG0SRC": {
                "bit": 30,
                "description": "FlexTimer 3 Hardware Trigger 0 Source Select"
              },
              "FTM3TRG1SRC": {
                "bit": 31,
                "description": "FlexTimer 3 Hardware Trigger 1 Source Select"
              }
            },
            "SOPT5": {
              "LPUART0TXSRC": {
                "bit": 16,
                "description": "LPUART0 transmit data source select",
                "width": 2
              },
              "LPUART0RXSRC": {
                "bit": 18,
                "description": "LPUART0 receive data source select",
                "width": 2
              },
              "LPUART1TXSRC": {
                "bit": 20,
                "description": "LPUART1 transmit data source select",
                "width": 2
              },
              "LPUART1RXSRC": {
                "bit": 22,
                "description": "LPUART1 receive data source select",
                "width": 2
              }
            },
            "SOPT7": {
              "ADC0TRGSEL": {
                "bit": 0,
                "description": "ADC0 trigger select",
                "width": 4
              },
              "ADC0PRETRGSEL": {
                "bit": 4,
                "description": "ADC0 pretrigger select"
              },
              "ADC0ALTTRGEN": {
                "bit": 7,
                "description": "ADC0 alternate trigger enable"
              }
            },
            "SOPT8": {
              "FTM0SYNCBIT": {
                "bit": 0,
                "description": "FTM0 Hardware Trigger 0 Software Synchronization"
              },
              "FTM1SYNCBIT": {
                "bit": 1,
                "description": "FTM1 Hardware Trigger 0 Software Synchronization"
              },
              "FTM2SYNCBIT": {
                "bit": 2,
                "description": "FTM2 Hardware Trigger 0 Software Synchronization"
              },
              "FTM3SYNCBIT": {
                "bit": 3,
                "description": "FTM3 Hardware Trigger 0 Software Synchronization"
              },
              "FTM0OCH0SRC": {
                "bit": 16,
                "description": "FTM0 channel 0 output source"
              },
              "FTM0OCH1SRC": {
                "bit": 17,
                "description": "FTM0 channel 1 output source"
              },
              "FTM0OCH2SRC": {
                "bit": 18,
                "description": "FTM0 channel 2 output source"
              },
              "FTM0OCH3SRC": {
                "bit": 19,
                "description": "FTM0 channel 3 output source"
              },
              "FTM0OCH4SRC": {
                "bit": 20,
                "description": "FTM0 channel 4 output source"
              },
              "FTM0OCH5SRC": {
                "bit": 21,
                "description": "FTM0 channel 5 output source"
              },
              "FTM0OCH6SRC": {
                "bit": 22,
                "description": "FTM0 channel 6 output source"
              },
              "FTM0OCH7SRC": {
                "bit": 23,
                "description": "FTM0 channel 7 output source"
              },
              "FTM3OCH0SRC": {
                "bit": 24,
                "description": "FTM3 channel 0 output source"
              },
              "FTM3OCH1SRC": {
                "bit": 25,
                "description": "FTM3 channel 1 output source"
              },
              "FTM3OCH2SRC": {
                "bit": 26,
                "description": "FTM3 channel 2 output source"
              },
              "FTM3OCH3SRC": {
                "bit": 27,
                "description": "FTM3 channel 3 output source"
              },
              "FTM3OCH4SRC": {
                "bit": 28,
                "description": "FTM3 channel 4 output source"
              },
              "FTM3OCH5SRC": {
                "bit": 29,
                "description": "FTM3 channel 5 output source"
              },
              "FTM3OCH6SRC": {
                "bit": 30,
                "description": "FTM3 channel 6 output source"
              },
              "FTM3OCH7SRC": {
                "bit": 31,
                "description": "FTM3 channel 7 output source"
              }
            },
            "SOPT9": {
              "TPM1CH0SRC": {
                "bit": 18,
                "description": "TPM1 channel 0 input capture source select",
                "width": 2
              },
              "TPM2CH0SRC": {
                "bit": 20,
                "description": "TPM2 channel 0 input capture source select",
                "width": 2
              },
              "TPM1CLKSEL": {
                "bit": 25,
                "description": "TPM1 External Clock Pin Select"
              },
              "TPM2CLKSEL": {
                "bit": 26,
                "description": "TPM2 External Clock Pin Select"
              }
            },
            "SDID": {
              "PINID": {
                "bit": 0,
                "description": "Pincount identification",
                "width": 4
              },
              "FAMID": {
                "bit": 4,
                "description": "Kinetis family identification",
                "width": 3
              },
              "DIEID": {
                "bit": 7,
                "description": "Device Die ID",
                "width": 5
              },
              "REVID": {
                "bit": 12,
                "description": "Device revision number",
                "width": 4
              },
              "SERIESID": {
                "bit": 20,
                "description": "Kinetis Series ID",
                "width": 4
              },
              "SUBFAMID": {
                "bit": 24,
                "description": "Kinetis Sub-Family ID",
                "width": 4
              },
              "FAMILYID": {
                "bit": 28,
                "description": "Kinetis Family ID",
                "width": 4
              }
            },
            "SCGC1": {
              "I2C2": {
                "bit": 6,
                "description": "I2C2 Clock Gate Control"
              },
              "I2C3": {
                "bit": 7,
                "description": "I2C3 Clock Gate Control"
              }
            },
            "SCGC2": {
              "LPUART0": {
                "bit": 4,
                "description": "LPUART0 Clock Gate Control"
              },
              "LPUART1": {
                "bit": 5,
                "description": "LPUART1 Clock Gate Control"
              },
              "LPUART2": {
                "bit": 6,
                "description": "LPUART2 Clock Gate Control"
              },
              "LPUART3": {
                "bit": 7,
                "description": "LPUART3 Clock Gate Control"
              },
              "TPM1": {
                "bit": 9,
                "description": "TPM1 Clock Gate Control"
              },
              "TPM2": {
                "bit": 10,
                "description": "TPM2 Clock Gate Control"
              },
              "DAC0": {
                "bit": 12,
                "description": "DAC0 Clock Gate Control"
              },
              "LTC": {
                "bit": 17,
                "description": "LTC Clock Gate Control"
              },
              "EMVSIM0": {
                "bit": 20,
                "description": "EMVSIM0 Clock Gate Control"
              },
              "EMVSIM1": {
                "bit": 21,
                "description": "EMVSIM1 Clock Gate Control"
              },
              "LPUART4": {
                "bit": 22,
                "description": "LPUART4 Clock Gate Control"
              },
              "QSPI": {
                "bit": 26,
                "description": "QSPI Clock Gate Control"
              },
              "FLEXIO": {
                "bit": 31,
                "description": "FlexIO Clock Gate Control"
              }
            },
            "SCGC3": {
              "TRNG": {
                "bit": 0,
                "description": "TRNG Clock Gate Control"
              },
              "SPI2": {
                "bit": 12,
                "description": "SPI2 Clock Gate Control"
              },
              "SDHC": {
                "bit": 17,
                "description": "SDHC Clock Gate Control"
              },
              "FTM2": {
                "bit": 24,
                "description": "FTM2 Clock Gate Control"
              },
              "FTM3": {
                "bit": 25,
                "description": "FTM3 Clock Gate Control"
              }
            },
            "SCGC4": {
              "EWM": {
                "bit": 1,
                "description": "EWM Clock Gate Control"
              },
              "CMT": {
                "bit": 2,
                "description": "CMT Clock Gate Control"
              },
              "I2C0": {
                "bit": 6,
                "description": "I2C0 Clock Gate Control"
              },
              "I2C1": {
                "bit": 7,
                "description": "I2C1 Clock Gate Control"
              },
              "USBOTG": {
                "bit": 18,
                "description": "USB Clock Gate Control"
              },
              "CMP": {
                "bit": 19,
                "description": "Comparator Clock Gate Control"
              },
              "VREF": {
                "bit": 20,
                "description": "VREF Clock Gate Control"
              }
            },
            "SCGC5": {
              "LPTMR": {
                "bit": 0,
                "description": "Low Power Timer Access Control"
              },
              "DRYICE": {
                "bit": 2,
                "description": "DryIce Access Control"
              },
              "SECREG": {
                "bit": 3,
                "description": "Secure Register Access Control"
              },
              "LPTMR1": {
                "bit": 4,
                "description": "LPTMR1 Clock Gate Control"
              },
              "TSI": {
                "bit": 5,
                "description": "TSI Clock Gate Control"
              },
              "PORTA": {
                "bit": 9,
                "description": "Port A Clock Gate Control"
              },
              "PORTB": {
                "bit": 10,
                "description": "Port B Clock Gate Control"
              },
              "PORTC": {
                "bit": 11,
                "description": "Port C Clock Gate Control"
              },
              "PORTD": {
                "bit": 12,
                "description": "Port D Clock Gate Control"
              },
              "PORTE": {
                "bit": 13,
                "description": "Port E Clock Gate Control"
              }
            },
            "SCGC6": {
              "FTF": {
                "bit": 0,
                "description": "Flash Memory Clock Gate Control"
              },
              "DMAMUX": {
                "bit": 1,
                "description": "DMA Mux Clock Gate Control"
              },
              "SPI0": {
                "bit": 12,
                "description": "SPI0 Clock Gate Control"
              },
              "SPI1": {
                "bit": 13,
                "description": "SPI1 Clock Gate Control"
              },
              "I2S": {
                "bit": 15,
                "description": "I2S Clock Gate Control"
              },
              "CRC": {
                "bit": 18,
                "description": "CRC Clock Gate Control"
              },
              "USBDCD": {
                "bit": 21,
                "description": "USB DCD Clock Gate Control"
              },
              "PDB": {
                "bit": 22,
                "description": "PDB Clock Gate Control"
              },
              "PIT": {
                "bit": 23,
                "description": "PIT Clock Gate Control"
              },
              "FTM0": {
                "bit": 24,
                "description": "FTM0 Clock Gate Control"
              },
              "FTM1": {
                "bit": 25,
                "description": "FTM1 Clock Gate Control"
              },
              "FTM2": {
                "bit": 26,
                "description": "FTM2 Clock Gate Control"
              },
              "ADC0": {
                "bit": 27,
                "description": "ADC0 Clock Gate Control"
              },
              "RTC": {
                "bit": 29,
                "description": "RTC Access Control"
              },
              "DAC0": {
                "bit": 31,
                "description": "DAC0 Clock Gate Control"
              }
            },
            "SCGC7": {
              "FLEXBUS": {
                "bit": 0,
                "description": "FlexBus Clock Gate Control"
              },
              "DMA": {
                "bit": 1,
                "description": "DMA Clock Gate Control"
              },
              "MPU": {
                "bit": 2,
                "description": "MPU Clock Gate Control"
              },
              "SDRAMC": {
                "bit": 3,
                "description": "SDRAMC Clock Gate Control"
              }
            },
            "CLKDIV1": {
              "OUTDIV4": {
                "bit": 16,
                "description": "Clock 4 output divider value",
                "width": 4
              },
              "OUTDIV3": {
                "bit": 20,
                "description": "Clock 3 output divider value",
                "width": 4
              },
              "OUTDIV2": {
                "bit": 24,
                "description": "Clock 2 output divider value",
                "width": 4
              },
              "OUTDIV1": {
                "bit": 28,
                "description": "Clock 1 output divider value",
                "width": 4
              }
            },
            "CLKDIV2": {
              "USBFRAC": {
                "bit": 0,
                "description": "USB clock divider fraction"
              },
              "USBDIV": {
                "bit": 1,
                "description": "USB clock divider divisor",
                "width": 3
              }
            },
            "FCFG1": {
              "FLASHDIS": {
                "bit": 0,
                "description": "Flash Disable"
              },
              "FLASHDOZE": {
                "bit": 1,
                "description": "Flash Doze"
              },
              "PFSIZE": {
                "bit": 24,
                "description": "Program flash size",
                "width": 4
              }
            },
            "FCFG2": {
              "MAXADDR1": {
                "bit": 16,
                "description": "Max address block 1",
                "width": 7
              },
              "MAXADDR0": {
                "bit": 24,
                "description": "Max address block 0",
                "width": 7
              }
            },
            "UIDH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDMH": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDML": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "UIDL": {
              "UID": {
                "bit": 0,
                "description": "Unique Identification",
                "width": 32
              }
            },
            "CLKDIV3": {
              "PLLFLLFRAC": {
                "bit": 0,
                "description": "PLLFLL clock divider fraction"
              },
              "PLLFLLDIV": {
                "bit": 1,
                "description": "PLLFLL clock divider divisor",
                "width": 3
              }
            },
            "CLKDIV4": {
              "TRACEFRAC": {
                "bit": 0,
                "description": "Trace clock divider fraction"
              },
              "TRACEDIV": {
                "bit": 1,
                "description": "Trace clock divider divisor",
                "width": 3
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORTA",
              "base": "0x40049000",
              "irq": 59
            },
            {
              "name": "PORTB",
              "base": "0x4004A000",
              "irq": 60
            },
            {
              "name": "PORTC",
              "base": "0x4004B000",
              "irq": 61
            },
            {
              "name": "PORTD",
              "base": "0x4004C000",
              "irq": 62
            },
            {
              "name": "PORTE",
              "base": "0x4004D000",
              "irq": 63
            },
            {
              "name": "GPIOA",
              "base": "0x400FF000",
              "irq": 59
            },
            {
              "name": "GPIOB",
              "base": "0x400FF040",
              "irq": 60
            },
            {
              "name": "GPIOC",
              "base": "0x400FF080",
              "irq": 61
            },
            {
              "name": "GPIOD",
              "base": "0x400FF0C0",
              "irq": 62
            },
            {
              "name": "GPIOE",
              "base": "0x400FF100",
              "irq": 63
            }
          ],
          "registers": {
            "PCR%s": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin Control Register n"
            },
            "GPCLR": {
              "offset": "0x80",
              "size": 32,
              "description": "Global Pin Control Low Register"
            },
            "GPCHR": {
              "offset": "0x84",
              "size": 32,
              "description": "Global Pin Control High Register"
            },
            "ISFR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Interrupt Status Flag Register"
            }
          },
          "bits": {
            "PCR%s": {
              "PS": {
                "bit": 0,
                "description": "Pull Select"
              },
              "PE": {
                "bit": 1,
                "description": "Pull Enable"
              },
              "SRE": {
                "bit": 2,
                "description": "Slew Rate Enable"
              },
              "PFE": {
                "bit": 4,
                "description": "Passive Filter Enable"
              },
              "ODE": {
                "bit": 5,
                "description": "Open Drain Enable"
              },
              "DSE": {
                "bit": 6,
                "description": "Drive Strength Enable"
              },
              "MUX": {
                "bit": 8,
                "description": "Pin Mux Control",
                "width": 3
              },
              "LK": {
                "bit": 15,
                "description": "Lock Register"
              },
              "IRQC": {
                "bit": 16,
                "description": "Interrupt Configuration",
                "width": 4
              },
              "ISF": {
                "bit": 24,
                "description": "Interrupt Status Flag"
              }
            },
            "GPCLR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "GPCHR": {
              "GPWD": {
                "bit": 0,
                "description": "Global Pin Write Data",
                "width": 16
              },
              "GPWE": {
                "bit": 16,
                "description": "Global Pin Write Enable",
                "width": 16
              }
            },
            "ISFR": {
              "ISF": {
                "bit": 0,
                "description": "Interrupt Status Flag",
                "width": 32
              }
            }
          }
        },
        "WDOG": {
          "instances": [
            {
              "name": "WDOG",
              "base": "0x40052000",
              "irq": 22
            }
          ],
          "registers": {
            "STCTRLH": {
              "offset": "0x00",
              "size": 16,
              "description": "Watchdog Status and Control Register High"
            },
            "STCTRLL": {
              "offset": "0x02",
              "size": 16,
              "description": "Watchdog Status and Control Register Low"
            },
            "TOVALH": {
              "offset": "0x04",
              "size": 16,
              "description": "Watchdog Time-out Value Register High"
            },
            "TOVALL": {
              "offset": "0x06",
              "size": 16,
              "description": "Watchdog Time-out Value Register Low"
            },
            "WINH": {
              "offset": "0x08",
              "size": 16,
              "description": "Watchdog Window Register High"
            },
            "WINL": {
              "offset": "0x0A",
              "size": 16,
              "description": "Watchdog Window Register Low"
            },
            "REFRESH": {
              "offset": "0x0C",
              "size": 16,
              "description": "Watchdog Refresh register"
            },
            "UNLOCK": {
              "offset": "0x0E",
              "size": 16,
              "description": "Watchdog Unlock register"
            },
            "TMROUTH": {
              "offset": "0x10",
              "size": 16,
              "description": "Watchdog Timer Output Register High"
            },
            "TMROUTL": {
              "offset": "0x12",
              "size": 16,
              "description": "Watchdog Timer Output Register Low"
            },
            "RSTCNT": {
              "offset": "0x14",
              "size": 16,
              "description": "Watchdog Reset Count register"
            },
            "PRESC": {
              "offset": "0x16",
              "size": 16,
              "description": "Watchdog Prescaler register"
            }
          },
          "bits": {
            "STCTRLH": {
              "WDOGEN": {
                "bit": 0,
                "description": "Enables or disables the WDOG's operation"
              },
              "CLKSRC": {
                "bit": 1,
                "description": "Selects clock source for the WDOG timer and other internal timing operations."
              },
              "IRQRSTEN": {
                "bit": 2,
                "description": "Used to enable the debug breadcrumbs feature"
              },
              "WINEN": {
                "bit": 3,
                "description": "Enables Windowing mode."
              },
              "ALLOWUPDATE": {
                "bit": 4,
                "description": "Enables updates to watchdog write-once registers, after the reset-triggered initial configuration window (WCT) closes, through unlock sequence"
              },
              "DBGEN": {
                "bit": 5,
                "description": "Enables or disables WDOG in Debug mode."
              },
              "STOPEN": {
                "bit": 6,
                "description": "Enables or disables WDOG in Stop mode."
              },
              "WAITEN": {
                "bit": 7,
                "description": "Enables or disables WDOG in Wait mode."
              },
              "TESTWDOG": {
                "bit": 10,
                "description": "Puts the watchdog in the functional test mode"
              },
              "TESTSEL": {
                "bit": 11,
                "description": "Effective only if TESTWDOG is set. Selects the test to be run on the watchdog timer."
              },
              "BYTESEL": {
                "bit": 12,
                "description": "This 2-bit field selects the byte to be tested when the watchdog is in the byte test mode.",
                "width": 2
              },
              "DISTESTWDOG": {
                "bit": 14,
                "description": "Allows the WDOG's functional test mode to be disabled permanently"
              }
            },
            "STCTRLL": {
              "INTFLG": {
                "bit": 15,
                "description": "Interrupt flag"
              }
            },
            "TOVALH": {
              "TOVALHIGH": {
                "bit": 0,
                "description": "Defines the upper 16 bits of the 32-bit time-out value for the watchdog timer",
                "width": 16
              }
            },
            "TOVALL": {
              "TOVALLOW": {
                "bit": 0,
                "description": "Defines the lower 16 bits of the 32-bit time-out value for the watchdog timer",
                "width": 16
              }
            },
            "WINH": {
              "WINHIGH": {
                "bit": 0,
                "description": "Defines the upper 16 bits of the 32-bit window for the windowed mode of operation of the watchdog",
                "width": 16
              }
            },
            "WINL": {
              "WINLOW": {
                "bit": 0,
                "description": "Defines the lower 16 bits of the 32-bit window for the windowed mode of operation of the watchdog",
                "width": 16
              }
            },
            "REFRESH": {
              "WDOGREFRESH": {
                "bit": 0,
                "description": "Watchdog refresh register",
                "width": 16
              }
            },
            "UNLOCK": {
              "WDOGUNLOCK": {
                "bit": 0,
                "description": "Writing the unlock sequence values to this register to makes the watchdog write-once registers writable again",
                "width": 16
              }
            },
            "TMROUTH": {
              "TIMEROUTHIGH": {
                "bit": 0,
                "description": "Shows the value of the upper 16 bits of the watchdog timer.",
                "width": 16
              }
            },
            "TMROUTL": {
              "TIMEROUTLOW": {
                "bit": 0,
                "description": "Shows the value of the lower 16 bits of the watchdog timer.",
                "width": 16
              }
            },
            "RSTCNT": {
              "RSTCNT": {
                "bit": 0,
                "description": "Counts the number of times the watchdog resets the system",
                "width": 16
              }
            },
            "PRESC": {
              "PRESCVAL": {
                "bit": 8,
                "description": "3-bit prescaler for the watchdog clock source",
                "width": 3
              }
            }
          }
        },
        "EWM": {
          "instances": [
            {
              "name": "EWM",
              "base": "0x40061000",
              "irq": 22
            }
          ],
          "registers": {
            "CTRL": {
              "offset": "0x00",
              "size": 8,
              "description": "Control Register"
            },
            "SERV": {
              "offset": "0x01",
              "size": 8,
              "description": "Service Register"
            },
            "CMPL": {
              "offset": "0x02",
              "size": 8,
              "description": "Compare Low Register"
            },
            "CMPH": {
              "offset": "0x03",
              "size": 8,
              "description": "Compare High Register"
            },
            "CLKCTRL": {
              "offset": "0x04",
              "size": 8,
              "description": "Clock Control Register"
            },
            "CLKPRESCALER": {
              "offset": "0x05",
              "size": 8,
              "description": "Clock Prescaler Register"
            }
          },
          "bits": {
            "CTRL": {
              "EWMEN": {
                "bit": 0,
                "description": "EWM enable."
              },
              "ASSIN": {
                "bit": 1,
                "description": "EWM_in's Assertion State Select."
              },
              "INEN": {
                "bit": 2,
                "description": "Input Enable."
              },
              "INTEN": {
                "bit": 3,
                "description": "Interrupt Enable."
              }
            },
            "SERV": {
              "SERVICE": {
                "bit": 0,
                "description": "The EWM service mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C",
                "width": 8
              }
            },
            "CMPL": {
              "COMPAREL": {
                "bit": 0,
                "description": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum service time is required",
                "width": 8
              }
            },
            "CMPH": {
              "COMPAREH": {
                "bit": 0,
                "description": "To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum service time is required",
                "width": 8
              }
            },
            "CLKCTRL": {
              "CLKSEL": {
                "bit": 0,
                "description": "EWM has 4 possible low power clock sources for running EWM counter",
                "width": 2
              }
            },
            "CLKPRESCALER": {
              "CLK_DIV": {
                "bit": 0,
                "description": "Selected low power clock source for running the EWM counter can be prescaled as below",
                "width": 8
              }
            }
          }
        },
        "CMT": {
          "instances": [
            {
              "name": "CMT",
              "base": "0x40062000",
              "irq": 45
            }
          ],
          "registers": {
            "CGH1": {
              "offset": "0x00",
              "size": 8,
              "description": "CMT Carrier Generator High Data Register 1"
            },
            "CGL1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMT Carrier Generator Low Data Register 1"
            },
            "CGH2": {
              "offset": "0x02",
              "size": 8,
              "description": "CMT Carrier Generator High Data Register 2"
            },
            "CGL2": {
              "offset": "0x03",
              "size": 8,
              "description": "CMT Carrier Generator Low Data Register 2"
            },
            "OC": {
              "offset": "0x04",
              "size": 8,
              "description": "CMT Output Control Register"
            },
            "MSC": {
              "offset": "0x05",
              "size": 8,
              "description": "CMT Modulator Status and Control Register"
            },
            "CMD1": {
              "offset": "0x06",
              "size": 8,
              "description": "CMT Modulator Data Register Mark High"
            },
            "CMD2": {
              "offset": "0x07",
              "size": 8,
              "description": "CMT Modulator Data Register Mark Low"
            },
            "CMD3": {
              "offset": "0x08",
              "size": 8,
              "description": "CMT Modulator Data Register Space High"
            },
            "CMD4": {
              "offset": "0x09",
              "size": 8,
              "description": "CMT Modulator Data Register Space Low"
            },
            "PPS": {
              "offset": "0x0A",
              "size": 8,
              "description": "CMT Primary Prescaler Register"
            },
            "DMA": {
              "offset": "0x0B",
              "size": 8,
              "description": "CMT Direct Memory Access Register"
            }
          },
          "bits": {
            "CGH1": {
              "PH": {
                "bit": 0,
                "description": "Primary Carrier High Time Data Value",
                "width": 8
              }
            },
            "CGL1": {
              "PL": {
                "bit": 0,
                "description": "Primary Carrier Low Time Data Value",
                "width": 8
              }
            },
            "CGH2": {
              "SH": {
                "bit": 0,
                "description": "Secondary Carrier High Time Data Value",
                "width": 8
              }
            },
            "CGL2": {
              "SL": {
                "bit": 0,
                "description": "Secondary Carrier Low Time Data Value",
                "width": 8
              }
            },
            "OC": {
              "IROPEN": {
                "bit": 5,
                "description": "IRO Pin Enable"
              },
              "CMTPOL": {
                "bit": 6,
                "description": "CMT Output Polarity"
              },
              "IROL": {
                "bit": 7,
                "description": "IRO Latch Control"
              }
            },
            "MSC": {
              "MCGEN": {
                "bit": 0,
                "description": "Modulator and Carrier Generator Enable"
              },
              "EOCIE": {
                "bit": 1,
                "description": "End of Cycle Interrupt Enable"
              },
              "FSK": {
                "bit": 2,
                "description": "FSK Mode Select"
              },
              "BASE": {
                "bit": 3,
                "description": "Baseband Enable"
              },
              "EXSPC": {
                "bit": 4,
                "description": "Extended Space Enable"
              },
              "CMTDIV": {
                "bit": 5,
                "description": "CMT Clock Divide Prescaler",
                "width": 2
              },
              "EOCF": {
                "bit": 7,
                "description": "End Of Cycle Status Flag"
              }
            },
            "CMD1": {
              "MB": {
                "bit": 0,
                "description": "MB[15:8]",
                "width": 8
              }
            },
            "CMD2": {
              "MB": {
                "bit": 0,
                "description": "MB[7:0]",
                "width": 8
              }
            },
            "CMD3": {
              "SB": {
                "bit": 0,
                "description": "SB[15:8]",
                "width": 8
              }
            },
            "CMD4": {
              "SB": {
                "bit": 0,
                "description": "SB[7:0]",
                "width": 8
              }
            },
            "PPS": {
              "PPSDIV": {
                "bit": 0,
                "description": "Primary Prescaler Divider",
                "width": 4
              }
            },
            "DMA": {
              "DMA": {
                "bit": 0,
                "description": "DMA Enable"
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "MCG",
              "base": "0x40064000",
              "irq": 57
            }
          ],
          "registers": {
            "C1": {
              "offset": "0x00",
              "size": 8,
              "description": "MCG Control 1 Register"
            },
            "C2": {
              "offset": "0x01",
              "size": 8,
              "description": "MCG Control 2 Register"
            },
            "C3": {
              "offset": "0x02",
              "size": 8,
              "description": "MCG Control 3 Register"
            },
            "C4": {
              "offset": "0x03",
              "size": 8,
              "description": "MCG Control 4 Register"
            },
            "C5": {
              "offset": "0x04",
              "size": 8,
              "description": "MCG Control 5 Register"
            },
            "C6": {
              "offset": "0x05",
              "size": 8,
              "description": "MCG Control 6 Register"
            },
            "S": {
              "offset": "0x06",
              "size": 8,
              "description": "MCG Status Register"
            },
            "SC": {
              "offset": "0x08",
              "size": 8,
              "description": "MCG Status and Control Register"
            },
            "ATCVH": {
              "offset": "0x0A",
              "size": 8,
              "description": "MCG Auto Trim Compare Value High Register"
            },
            "ATCVL": {
              "offset": "0x0B",
              "size": 8,
              "description": "MCG Auto Trim Compare Value Low Register"
            },
            "C7": {
              "offset": "0x0C",
              "size": 8,
              "description": "MCG Control 7 Register"
            },
            "C8": {
              "offset": "0x0D",
              "size": 8,
              "description": "MCG Control 8 Register"
            }
          },
          "bits": {
            "C1": {
              "IREFSTEN": {
                "bit": 0,
                "description": "Internal Reference Stop Enable"
              },
              "IRCLKEN": {
                "bit": 1,
                "description": "Internal Reference Clock Enable"
              },
              "IREFS": {
                "bit": 2,
                "description": "Internal Reference Select"
              },
              "FRDIV": {
                "bit": 3,
                "description": "FLL External Reference Divider",
                "width": 3
              },
              "CLKS": {
                "bit": 6,
                "description": "Clock Source Select",
                "width": 2
              }
            },
            "C2": {
              "IRCS": {
                "bit": 0,
                "description": "Internal Reference Clock Select"
              },
              "LP": {
                "bit": 1,
                "description": "Low Power Select"
              },
              "EREFS": {
                "bit": 2,
                "description": "External Reference Select"
              },
              "HGO": {
                "bit": 3,
                "description": "High Gain Oscillator Select"
              },
              "RANGE": {
                "bit": 4,
                "description": "Frequency Range Select",
                "width": 2
              },
              "FCFTRIM": {
                "bit": 6,
                "description": "Fast Internal Reference Clock Fine Trim"
              },
              "LOCRE0": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            },
            "C3": {
              "SCTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Trim Setting",
                "width": 8
              }
            },
            "C4": {
              "SCFTRIM": {
                "bit": 0,
                "description": "Slow Internal Reference Clock Fine Trim"
              },
              "FCTRIM": {
                "bit": 1,
                "description": "Fast Internal Reference Clock Trim Setting",
                "width": 4
              },
              "DRST_DRS": {
                "bit": 5,
                "description": "DCO Range Select",
                "width": 2
              },
              "DMX32": {
                "bit": 7,
                "description": "DCO Maximum Frequency with 32.768 kHz Reference"
              }
            },
            "C5": {
              "PRDIV": {
                "bit": 0,
                "description": "PLL External Reference Divider",
                "width": 3
              },
              "PLLSTEN": {
                "bit": 5,
                "description": "PLL Stop Enable"
              },
              "PLLCLKEN": {
                "bit": 6,
                "description": "PLL Clock Enable"
              }
            },
            "C6": {
              "VDIV": {
                "bit": 0,
                "description": "VCO Divider",
                "width": 5
              },
              "CME0": {
                "bit": 5,
                "description": "Clock Monitor Enable"
              },
              "PLLS": {
                "bit": 6,
                "description": "PLL Select"
              },
              "LOLIE0": {
                "bit": 7,
                "description": "Loss of Lock Interrrupt Enable"
              }
            },
            "S": {
              "IRCST": {
                "bit": 0,
                "description": "Internal Reference Clock Status"
              },
              "OSCINIT0": {
                "bit": 1,
                "description": "OSC Initialization"
              },
              "CLKST": {
                "bit": 2,
                "description": "Clock Mode Status",
                "width": 2
              },
              "IREFST": {
                "bit": 4,
                "description": "Internal Reference Status"
              },
              "PLLST": {
                "bit": 5,
                "description": "PLL Select Status"
              },
              "LOCK0": {
                "bit": 6,
                "description": "Lock Status"
              },
              "LOLS0": {
                "bit": 7,
                "description": "Loss of Lock Status"
              }
            },
            "SC": {
              "LOCS0": {
                "bit": 0,
                "description": "OSC0 Loss of Clock Status"
              },
              "FCRDIV": {
                "bit": 1,
                "description": "Fast Clock Internal Reference Divider",
                "width": 3
              },
              "FLTPRSRV": {
                "bit": 4,
                "description": "FLL Filter Preserve Enable"
              },
              "ATMF": {
                "bit": 5,
                "description": "Automatic Trim Machine Fail Flag"
              },
              "ATMS": {
                "bit": 6,
                "description": "Automatic Trim Machine Select"
              },
              "ATME": {
                "bit": 7,
                "description": "Automatic Trim Machine Enable"
              }
            },
            "ATCVH": {
              "ATCVH": {
                "bit": 0,
                "description": "ATM Compare Value High",
                "width": 8
              }
            },
            "ATCVL": {
              "ATCVL": {
                "bit": 0,
                "description": "ATM Compare Value Low",
                "width": 8
              }
            },
            "C7": {
              "OSCSEL": {
                "bit": 0,
                "description": "MCG OSC Clock Select",
                "width": 2
              }
            },
            "C8": {
              "LOCS1": {
                "bit": 0,
                "description": "RTC Loss of Clock Status"
              },
              "CME1": {
                "bit": 5,
                "description": "Clock Monitor Enable1"
              },
              "LOLRE": {
                "bit": 6,
                "description": "PLL Loss of Lock Reset Enable"
              },
              "LOCRE1": {
                "bit": 7,
                "description": "Loss of Clock Reset Enable"
              }
            }
          }
        },
        "OSC": {
          "instances": [
            {
              "name": "OSC",
              "base": "0x40065000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 8,
              "description": "OSC Control Register"
            },
            "DIV": {
              "offset": "0x02",
              "size": 8,
              "description": "OSC_DIV"
            }
          },
          "bits": {
            "CR": {
              "SC16P": {
                "bit": 0,
                "description": "Oscillator 16 pF Capacitor Load Configure"
              },
              "SC8P": {
                "bit": 1,
                "description": "Oscillator 8 pF Capacitor Load Configure"
              },
              "SC4P": {
                "bit": 2,
                "description": "Oscillator 4 pF Capacitor Load Configure"
              },
              "SC2P": {
                "bit": 3,
                "description": "Oscillator 2 pF Capacitor Load Configure"
              },
              "EREFSTEN": {
                "bit": 5,
                "description": "External Reference Stop Enable"
              },
              "ERCLKEN": {
                "bit": 7,
                "description": "External Reference Enable"
              }
            },
            "DIV": {
              "ERPS": {
                "bit": 6,
                "description": "ERCLK prescaler",
                "width": 2
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C0",
              "base": "0x40066000",
              "irq": 24
            },
            {
              "name": "I2C1",
              "base": "0x40067000",
              "irq": 25
            },
            {
              "name": "I2C2",
              "base": "0x400E6000",
              "irq": 74
            },
            {
              "name": "I2C3",
              "base": "0x400E7000",
              "irq": 91
            }
          ],
          "registers": {
            "A1": {
              "offset": "0x00",
              "size": 8,
              "description": "I2C Address Register 1"
            },
            "F": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Frequency Divider register"
            },
            "C1": {
              "offset": "0x02",
              "size": 8,
              "description": "I2C Control Register 1"
            },
            "S": {
              "offset": "0x03",
              "size": 8,
              "description": "I2C Status register"
            },
            "D": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Data I/O register"
            },
            "C2": {
              "offset": "0x05",
              "size": 8,
              "description": "I2C Control Register 2"
            },
            "FLT": {
              "offset": "0x06",
              "size": 8,
              "description": "I2C Programmable Input Glitch Filter Register"
            },
            "RA": {
              "offset": "0x07",
              "size": 8,
              "description": "I2C Range Address register"
            },
            "SMB": {
              "offset": "0x08",
              "size": 8,
              "description": "I2C SMBus Control and Status register"
            },
            "A2": {
              "offset": "0x09",
              "size": 8,
              "description": "I2C Address Register 2"
            },
            "SLTH": {
              "offset": "0x0A",
              "size": 8,
              "description": "I2C SCL Low Timeout Register High"
            },
            "SLTL": {
              "offset": "0x0B",
              "size": 8,
              "description": "I2C SCL Low Timeout Register Low"
            },
            "S2": {
              "offset": "0x0C",
              "size": 8,
              "description": "I2C Status register 2"
            }
          },
          "bits": {
            "A1": {
              "AD": {
                "bit": 1,
                "description": "Address",
                "width": 7
              }
            },
            "F": {
              "ICR": {
                "bit": 0,
                "description": "ClockRate",
                "width": 6
              },
              "MULT": {
                "bit": 6,
                "description": "Multiplier Factor",
                "width": 2
              }
            },
            "C1": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "WUEN": {
                "bit": 1,
                "description": "Wakeup Enable"
              },
              "RSTA": {
                "bit": 2,
                "description": "Repeat START"
              },
              "TXAK": {
                "bit": 3,
                "description": "Transmit Acknowledge Enable"
              },
              "TX": {
                "bit": 4,
                "description": "Transmit Mode Select"
              },
              "MST": {
                "bit": 5,
                "description": "Master Mode Select"
              },
              "IICIE": {
                "bit": 6,
                "description": "I2C Interrupt Enable"
              },
              "IICEN": {
                "bit": 7,
                "description": "I2C Enable"
              }
            },
            "S": {
              "RXAK": {
                "bit": 0,
                "description": "Receive Acknowledge"
              },
              "IICIF": {
                "bit": 1,
                "description": "Interrupt Flag"
              },
              "SRW": {
                "bit": 2,
                "description": "Slave Read/Write"
              },
              "RAM": {
                "bit": 3,
                "description": "Range Address Match"
              },
              "ARBL": {
                "bit": 4,
                "description": "Arbitration Lost"
              },
              "BUSY": {
                "bit": 5,
                "description": "Bus Busy"
              },
              "IAAS": {
                "bit": 6,
                "description": "Addressed As A Slave"
              },
              "TCF": {
                "bit": 7,
                "description": "Transfer Complete Flag"
              }
            },
            "D": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "C2": {
              "AD": {
                "bit": 0,
                "description": "Slave Address",
                "width": 3
              },
              "RMEN": {
                "bit": 3,
                "description": "Range Address Matching Enable"
              },
              "SBRC": {
                "bit": 4,
                "description": "Slave Baud Rate Control"
              },
              "HDRS": {
                "bit": 5,
                "description": "High Drive Select"
              },
              "ADEXT": {
                "bit": 6,
                "description": "Address Extension"
              },
              "GCAEN": {
                "bit": 7,
                "description": "General Call Address Enable"
              }
            },
            "FLT": {
              "FLT": {
                "bit": 0,
                "description": "I2C Programmable Filter Factor",
                "width": 4
              },
              "STARTF": {
                "bit": 4,
                "description": "I2C Bus Start Detect Flag"
              },
              "SSIE": {
                "bit": 5,
                "description": "I2C Bus Stop or Start Interrupt Enable"
              },
              "STOPF": {
                "bit": 6,
                "description": "I2C Bus Stop Detect Flag"
              },
              "SHEN": {
                "bit": 7,
                "description": "Stop Hold Enable"
              }
            },
            "RA": {
              "RAD": {
                "bit": 1,
                "description": "Range Slave Address",
                "width": 7
              }
            },
            "SMB": {
              "SHTF2IE": {
                "bit": 0,
                "description": "SHTF2 Interrupt Enable"
              },
              "SHTF2": {
                "bit": 1,
                "description": "SCL High Timeout Flag 2"
              },
              "SHTF1": {
                "bit": 2,
                "description": "SCL High Timeout Flag 1"
              },
              "SLTF": {
                "bit": 3,
                "description": "SCL Low Timeout Flag"
              },
              "TCKSEL": {
                "bit": 4,
                "description": "Timeout Counter Clock Select"
              },
              "SIICAEN": {
                "bit": 5,
                "description": "Second I2C Address Enable"
              },
              "ALERTEN": {
                "bit": 6,
                "description": "SMBus Alert Response Address Enable"
              },
              "FACK": {
                "bit": 7,
                "description": "Fast NACK/ACK Enable"
              }
            },
            "A2": {
              "SAD": {
                "bit": 1,
                "description": "SMBus Address",
                "width": 7
              }
            },
            "SLTH": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[15:8]",
                "width": 8
              }
            },
            "SLTL": {
              "SSLT": {
                "bit": 0,
                "description": "SSLT[7:0]",
                "width": 8
              }
            },
            "S2": {
              "EMPTY": {
                "bit": 0,
                "description": "Empty flag"
              },
              "ERROR": {
                "bit": 1,
                "description": "Error flag"
              }
            }
          }
        },
        "CMP0": {
          "instances": [
            {
              "name": "CMP0",
              "base": "0x40073000",
              "irq": 40
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              }
            }
          }
        },
        "CMP1": {
          "instances": [
            {
              "name": "CMP1",
              "base": "0x40073008",
              "irq": 41
            }
          ],
          "registers": {
            "CR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CMP Control Register 0"
            },
            "CR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CMP Control Register 1"
            },
            "FPR": {
              "offset": "0x02",
              "size": 8,
              "description": "CMP Filter Period Register"
            },
            "SCR": {
              "offset": "0x03",
              "size": 8,
              "description": "CMP Status and Control Register"
            },
            "DACCR": {
              "offset": "0x04",
              "size": 8,
              "description": "DAC Control Register"
            },
            "MUXCR": {
              "offset": "0x05",
              "size": 8,
              "description": "MUX Control Register"
            }
          },
          "bits": {
            "CR0": {
              "HYSTCTR": {
                "bit": 0,
                "description": "Comparator hard block hysteresis control",
                "width": 2
              },
              "FILTER_CNT": {
                "bit": 4,
                "description": "Filter Sample Count",
                "width": 3
              }
            },
            "CR1": {
              "EN": {
                "bit": 0,
                "description": "Comparator Module Enable"
              },
              "OPE": {
                "bit": 1,
                "description": "Comparator Output Pin Enable"
              },
              "COS": {
                "bit": 2,
                "description": "Comparator Output Select"
              },
              "INV": {
                "bit": 3,
                "description": "Comparator INVERT"
              },
              "PMODE": {
                "bit": 4,
                "description": "Power Mode Select"
              },
              "TRIGM": {
                "bit": 5,
                "description": "Trigger Mode Enable"
              },
              "WE": {
                "bit": 6,
                "description": "Windowing Enable"
              },
              "SE": {
                "bit": 7,
                "description": "Sample Enable"
              }
            },
            "FPR": {
              "FILT_PER": {
                "bit": 0,
                "description": "Filter Sample Period",
                "width": 8
              }
            },
            "SCR": {
              "COUT": {
                "bit": 0,
                "description": "Analog Comparator Output"
              },
              "CFF": {
                "bit": 1,
                "description": "Analog Comparator Flag Falling"
              },
              "CFR": {
                "bit": 2,
                "description": "Analog Comparator Flag Rising"
              },
              "IEF": {
                "bit": 3,
                "description": "Comparator Interrupt Enable Falling"
              },
              "IER": {
                "bit": 4,
                "description": "Comparator Interrupt Enable Rising"
              },
              "DMAEN": {
                "bit": 6,
                "description": "DMA Enable Control"
              }
            },
            "DACCR": {
              "VOSEL": {
                "bit": 0,
                "description": "DAC Output Voltage Select",
                "width": 6
              },
              "VRSEL": {
                "bit": 6,
                "description": "Supply Voltage Reference Source Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "MUXCR": {
              "MSEL": {
                "bit": 0,
                "description": "Minus Input Mux Control",
                "width": 3
              },
              "PSEL": {
                "bit": 3,
                "description": "Plus Input Mux Control",
                "width": 3
              }
            }
          }
        },
        "VREF": {
          "instances": [
            {
              "name": "VREF",
              "base": "0x40074000"
            }
          ],
          "registers": {
            "TRM": {
              "offset": "0x00",
              "size": 8,
              "description": "VREF Trim Register"
            },
            "SC": {
              "offset": "0x01",
              "size": 8,
              "description": "VREF Status and Control Register"
            }
          },
          "bits": {
            "TRM": {
              "TRIM": {
                "bit": 0,
                "description": "Trim bits",
                "width": 6
              },
              "CHOPEN": {
                "bit": 6,
                "description": "Chop oscillator enable. When set, internal chopping operation is enabled and the internal analog offset will be minimized."
              }
            },
            "SC": {
              "MODE_LV": {
                "bit": 0,
                "description": "Buffer Mode selection",
                "width": 2
              },
              "VREFST": {
                "bit": 2,
                "description": "Internal Voltage Reference stable"
              },
              "ICOMPEN": {
                "bit": 5,
                "description": "Second order curvature compensation enable"
              },
              "REGEN": {
                "bit": 6,
                "description": "Regulator enable"
              },
              "VREFEN": {
                "bit": 7,
                "description": "Internal Voltage Reference enable"
              }
            }
          }
        },
        "LLWU": {
          "instances": [
            {
              "name": "LLWU",
              "base": "0x4007C000",
              "irq": 21
            }
          ],
          "registers": {
            "PE1": {
              "offset": "0x00",
              "size": 8,
              "description": "LLWU Pin Enable 1 register"
            },
            "PE2": {
              "offset": "0x01",
              "size": 8,
              "description": "LLWU Pin Enable 2 register"
            },
            "PE3": {
              "offset": "0x02",
              "size": 8,
              "description": "LLWU Pin Enable 3 register"
            },
            "PE4": {
              "offset": "0x03",
              "size": 8,
              "description": "LLWU Pin Enable 4 register"
            },
            "PE5": {
              "offset": "0x04",
              "size": 8,
              "description": "LLWU Pin Enable 5 register"
            },
            "PE6": {
              "offset": "0x05",
              "size": 8,
              "description": "LLWU Pin Enable 6 register"
            },
            "PE7": {
              "offset": "0x06",
              "size": 8,
              "description": "LLWU Pin Enable 7 register"
            },
            "PE8": {
              "offset": "0x07",
              "size": 8,
              "description": "LLWU Pin Enable 8 register"
            },
            "ME": {
              "offset": "0x08",
              "size": 8,
              "description": "LLWU Module Enable register"
            },
            "PF1": {
              "offset": "0x09",
              "size": 8,
              "description": "LLWU Pin Flag 1 register"
            },
            "PF2": {
              "offset": "0x0A",
              "size": 8,
              "description": "LLWU Pin Flag 2 register"
            },
            "PF3": {
              "offset": "0x0B",
              "size": 8,
              "description": "LLWU Pin Flag 3 register"
            },
            "PF4": {
              "offset": "0x0C",
              "size": 8,
              "description": "LLWU Pin Flag 4 register"
            },
            "MF5": {
              "offset": "0x0D",
              "size": 8,
              "description": "LLWU Module Flag 5 register"
            },
            "FILT1": {
              "offset": "0x0E",
              "size": 8,
              "description": "LLWU Pin Filter 1 register"
            },
            "FILT2": {
              "offset": "0x0F",
              "size": 8,
              "description": "LLWU Pin Filter 2 register"
            },
            "FILT3": {
              "offset": "0x10",
              "size": 8,
              "description": "LLWU Pin Filter 3 register"
            },
            "FILT4": {
              "offset": "0x11",
              "size": 8,
              "description": "LLWU Pin Filter 4 register"
            }
          },
          "bits": {
            "PE1": {
              "WUPE0": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P0",
                "width": 2
              },
              "WUPE1": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P1",
                "width": 2
              },
              "WUPE2": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P2",
                "width": 2
              },
              "WUPE3": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P3",
                "width": 2
              }
            },
            "PE2": {
              "WUPE4": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P4",
                "width": 2
              },
              "WUPE5": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P5",
                "width": 2
              },
              "WUPE6": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P6",
                "width": 2
              },
              "WUPE7": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P7",
                "width": 2
              }
            },
            "PE3": {
              "WUPE8": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P8",
                "width": 2
              },
              "WUPE9": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P9",
                "width": 2
              },
              "WUPE10": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P10",
                "width": 2
              },
              "WUPE11": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P11",
                "width": 2
              }
            },
            "PE4": {
              "WUPE12": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P12",
                "width": 2
              },
              "WUPE13": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P13",
                "width": 2
              },
              "WUPE14": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P14",
                "width": 2
              },
              "WUPE15": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P15",
                "width": 2
              }
            },
            "PE5": {
              "WUPE16": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P16",
                "width": 2
              },
              "WUPE17": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P17",
                "width": 2
              },
              "WUPE18": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P18",
                "width": 2
              },
              "WUPE19": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P19",
                "width": 2
              }
            },
            "PE6": {
              "WUPE20": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P20",
                "width": 2
              },
              "WUPE21": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P21",
                "width": 2
              },
              "WUPE22": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P22",
                "width": 2
              },
              "WUPE23": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P23",
                "width": 2
              }
            },
            "PE7": {
              "WUPE24": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P24",
                "width": 2
              },
              "WUPE25": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P25",
                "width": 2
              },
              "WUPE26": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P26",
                "width": 2
              },
              "WUPE27": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P27",
                "width": 2
              }
            },
            "PE8": {
              "WUPE28": {
                "bit": 0,
                "description": "Wakeup Pin Enable For LLWU_P28",
                "width": 2
              },
              "WUPE29": {
                "bit": 2,
                "description": "Wakeup Pin Enable For LLWU_P29",
                "width": 2
              },
              "WUPE30": {
                "bit": 4,
                "description": "Wakeup Pin Enable For LLWU_P30",
                "width": 2
              },
              "WUPE31": {
                "bit": 6,
                "description": "Wakeup Pin Enable For LLWU_P31",
                "width": 2
              }
            },
            "ME": {
              "WUME0": {
                "bit": 0,
                "description": "Wakeup Module Enable For Module 0"
              },
              "WUME1": {
                "bit": 1,
                "description": "Wakeup Module Enable for Module 1"
              },
              "WUME2": {
                "bit": 2,
                "description": "Wakeup Module Enable For Module 2"
              },
              "WUME3": {
                "bit": 3,
                "description": "Wakeup Module Enable For Module 3"
              },
              "WUME4": {
                "bit": 4,
                "description": "Wakeup Module Enable For Module 4"
              },
              "WUME5": {
                "bit": 5,
                "description": "Wakeup Module Enable For Module 5"
              },
              "WUME6": {
                "bit": 6,
                "description": "Wakeup Module Enable For Module 6"
              },
              "WUME7": {
                "bit": 7,
                "description": "Wakeup Module Enable For Module 7"
              }
            },
            "PF1": {
              "WUF0": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P0"
              },
              "WUF1": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P1"
              },
              "WUF2": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P2"
              },
              "WUF3": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P3"
              },
              "WUF4": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P4"
              },
              "WUF5": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P5"
              },
              "WUF6": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P6"
              },
              "WUF7": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P7"
              }
            },
            "PF2": {
              "WUF8": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P8"
              },
              "WUF9": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P9"
              },
              "WUF10": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P10"
              },
              "WUF11": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P11"
              },
              "WUF12": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P12"
              },
              "WUF13": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P13"
              },
              "WUF14": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P14"
              },
              "WUF15": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P15"
              }
            },
            "PF3": {
              "WUF16": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P16"
              },
              "WUF17": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P17"
              },
              "WUF18": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P18"
              },
              "WUF19": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P19"
              },
              "WUF20": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P20"
              },
              "WUF21": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P21"
              },
              "WUF22": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P22"
              },
              "WUF23": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P23"
              }
            },
            "PF4": {
              "WUF24": {
                "bit": 0,
                "description": "Wakeup Flag For LLWU_P24"
              },
              "WUF25": {
                "bit": 1,
                "description": "Wakeup Flag For LLWU_P25"
              },
              "WUF26": {
                "bit": 2,
                "description": "Wakeup Flag For LLWU_P26"
              },
              "WUF27": {
                "bit": 3,
                "description": "Wakeup Flag For LLWU_P27"
              },
              "WUF28": {
                "bit": 4,
                "description": "Wakeup Flag For LLWU_P28"
              },
              "WUF29": {
                "bit": 5,
                "description": "Wakeup Flag For LLWU_P29"
              },
              "WUF30": {
                "bit": 6,
                "description": "Wakeup Flag For LLWU_P30"
              },
              "WUF31": {
                "bit": 7,
                "description": "Wakeup Flag For LLWU_P31"
              }
            },
            "MF5": {
              "MWUF0": {
                "bit": 0,
                "description": "Wakeup flag For module 0"
              },
              "MWUF1": {
                "bit": 1,
                "description": "Wakeup flag For module 1"
              },
              "MWUF2": {
                "bit": 2,
                "description": "Wakeup flag For module 2"
              },
              "MWUF3": {
                "bit": 3,
                "description": "Wakeup flag For module 3"
              },
              "MWUF4": {
                "bit": 4,
                "description": "Wakeup flag For module 4"
              },
              "MWUF5": {
                "bit": 5,
                "description": "Wakeup flag For module 5"
              },
              "MWUF6": {
                "bit": 6,
                "description": "Wakeup flag For module 6"
              },
              "MWUF7": {
                "bit": 7,
                "description": "Wakeup flag For module 7"
              }
            },
            "FILT1": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 5
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            },
            "FILT2": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 5
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            },
            "FILT3": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 5
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            },
            "FILT4": {
              "FILTSEL": {
                "bit": 0,
                "description": "Filter Pin Select",
                "width": 5
              },
              "FILTE": {
                "bit": 5,
                "description": "Digital Filter On External Pin",
                "width": 2
              },
              "FILTF": {
                "bit": 7,
                "description": "Filter Detect Flag"
              }
            }
          }
        },
        "PMC": {
          "instances": [
            {
              "name": "PMC",
              "base": "0x4007D000",
              "irq": 20
            }
          ],
          "registers": {
            "LVDSC1": {
              "offset": "0x00",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 1 register"
            },
            "LVDSC2": {
              "offset": "0x01",
              "size": 8,
              "description": "Low Voltage Detect Status And Control 2 register"
            },
            "REGSC": {
              "offset": "0x02",
              "size": 8,
              "description": "Regulator Status And Control register"
            },
            "HVDSC1": {
              "offset": "0x0B",
              "size": 8,
              "description": "High Voltage Detect Status And Control 1 register"
            }
          },
          "bits": {
            "LVDSC1": {
              "LVDV": {
                "bit": 0,
                "description": "Low-Voltage Detect Voltage Select",
                "width": 2
              },
              "LVDRE": {
                "bit": 4,
                "description": "Low-Voltage Detect Reset Enable"
              },
              "LVDIE": {
                "bit": 5,
                "description": "Low-Voltage Detect Interrupt Enable"
              },
              "LVDACK": {
                "bit": 6,
                "description": "Low-Voltage Detect Acknowledge"
              },
              "LVDF": {
                "bit": 7,
                "description": "Low-Voltage Detect Flag"
              }
            },
            "LVDSC2": {
              "LVWV": {
                "bit": 0,
                "description": "Low-Voltage Warning Voltage Select",
                "width": 2
              },
              "LVWIE": {
                "bit": 5,
                "description": "Low-Voltage Warning Interrupt Enable"
              },
              "LVWACK": {
                "bit": 6,
                "description": "Low-Voltage Warning Acknowledge"
              },
              "LVWF": {
                "bit": 7,
                "description": "Low-Voltage Warning Flag"
              }
            },
            "REGSC": {
              "BGBE": {
                "bit": 0,
                "description": "Bandgap Buffer Enable"
              },
              "REGONS": {
                "bit": 2,
                "description": "Regulator In Run Regulation Status"
              },
              "ACKISO": {
                "bit": 3,
                "description": "Acknowledge Isolation"
              },
              "BGEN": {
                "bit": 4,
                "description": "Bandgap Enable In VLPx Operation"
              }
            },
            "HVDSC1": {
              "HVDV": {
                "bit": 0,
                "description": "High-Voltage Detect Voltage Select"
              },
              "HVDRE": {
                "bit": 4,
                "description": "High-Voltage Detect Reset Enable"
              },
              "HVDIE": {
                "bit": 5,
                "description": "High-Voltage Detect Interrupt Enable"
              },
              "HVDACK": {
                "bit": 6,
                "description": "High-Voltage Detect Acknowledge"
              },
              "HVDF": {
                "bit": 7,
                "description": "High-Voltage Detect Flag"
              }
            }
          }
        },
        "SMC": {
          "instances": [
            {
              "name": "SMC",
              "base": "0x4007E000"
            }
          ],
          "registers": {
            "PMPROT": {
              "offset": "0x00",
              "size": 8,
              "description": "Power Mode Protection register"
            },
            "PMCTRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Power Mode Control register"
            },
            "STOPCTRL": {
              "offset": "0x02",
              "size": 8,
              "description": "Stop Control Register"
            },
            "PMSTAT": {
              "offset": "0x03",
              "size": 8,
              "description": "Power Mode Status register"
            }
          },
          "bits": {
            "PMPROT": {
              "AVLLS": {
                "bit": 1,
                "description": "Allow Very-Low-Leakage Stop Mode"
              },
              "ALLS": {
                "bit": 3,
                "description": "Allow Low-Leakage Stop Mode"
              },
              "AVLP": {
                "bit": 5,
                "description": "Allow Very-Low-Power Modes"
              },
              "AHSRUN": {
                "bit": 7,
                "description": "Allow High Speed Run mode"
              }
            },
            "PMCTRL": {
              "STOPM": {
                "bit": 0,
                "description": "Stop Mode Control",
                "width": 3
              },
              "STOPA": {
                "bit": 3,
                "description": "Stop Aborted"
              },
              "RUNM": {
                "bit": 5,
                "description": "Run Mode Control",
                "width": 2
              }
            },
            "STOPCTRL": {
              "LLSM": {
                "bit": 0,
                "description": "LLS or VLLS Mode Control",
                "width": 3
              },
              "LPOPO": {
                "bit": 3,
                "description": "LPO Power Option"
              },
              "RAM2PO": {
                "bit": 4,
                "description": "RAM2 Power Option"
              },
              "PORPO": {
                "bit": 5,
                "description": "POR Power Option"
              },
              "PSTOPO": {
                "bit": 6,
                "description": "Partial Stop Option",
                "width": 2
              }
            },
            "PMSTAT": {
              "PMSTAT": {
                "bit": 0,
                "description": "Power Mode Status",
                "width": 8
              }
            }
          }
        },
        "RCM": {
          "instances": [
            {
              "name": "RCM",
              "base": "0x4007F000"
            }
          ],
          "registers": {
            "SRS0": {
              "offset": "0x00",
              "size": 8,
              "description": "System Reset Status Register 0"
            },
            "SRS1": {
              "offset": "0x01",
              "size": 8,
              "description": "System Reset Status Register 1"
            },
            "RPFC": {
              "offset": "0x04",
              "size": 8,
              "description": "Reset Pin Filter Control register"
            },
            "RPFW": {
              "offset": "0x05",
              "size": 8,
              "description": "Reset Pin Filter Width register"
            },
            "FM": {
              "offset": "0x06",
              "size": 8,
              "description": "Force Mode Register"
            },
            "MR": {
              "offset": "0x07",
              "size": 8,
              "description": "Mode Register"
            },
            "SSRS0": {
              "offset": "0x08",
              "size": 8,
              "description": "Sticky System Reset Status Register 0"
            },
            "SSRS1": {
              "offset": "0x09",
              "size": 8,
              "description": "Sticky System Reset Status Register 1"
            }
          },
          "bits": {
            "SRS0": {
              "WAKEUP": {
                "bit": 0,
                "description": "Low Leakage Wakeup Reset"
              },
              "LVD": {
                "bit": 1,
                "description": "Low-Voltage Detect Reset"
              },
              "LOC": {
                "bit": 2,
                "description": "Loss-of-Clock Reset"
              },
              "LOL": {
                "bit": 3,
                "description": "Loss-of-Lock Reset"
              },
              "WDOG": {
                "bit": 5,
                "description": "Watchdog"
              },
              "PIN": {
                "bit": 6,
                "description": "External Reset Pin"
              },
              "POR": {
                "bit": 7,
                "description": "Power-On Reset"
              }
            },
            "SRS1": {
              "JTAG": {
                "bit": 0,
                "description": "JTAG Generated Reset"
              },
              "LOCKUP": {
                "bit": 1,
                "description": "Core Lockup"
              },
              "SW": {
                "bit": 2,
                "description": "Software"
              },
              "MDM_AP": {
                "bit": 3,
                "description": "MDM-AP System Reset Request"
              },
              "SACKERR": {
                "bit": 5,
                "description": "Stop Mode Acknowledge Error Reset"
              },
              "TAMPER": {
                "bit": 7,
                "description": "Tamper detect"
              }
            },
            "RPFC": {
              "RSTFLTSRW": {
                "bit": 0,
                "description": "Reset Pin Filter Select in Run and Wait Modes",
                "width": 2
              },
              "RSTFLTSS": {
                "bit": 2,
                "description": "Reset Pin Filter Select in Stop Mode"
              }
            },
            "RPFW": {
              "RSTFLTSEL": {
                "bit": 0,
                "description": "Reset Pin Filter Bus Clock Select",
                "width": 5
              }
            },
            "FM": {
              "FORCEROM": {
                "bit": 1,
                "description": "Force ROM Boot",
                "width": 2
              }
            },
            "MR": {
              "BOOTROM": {
                "bit": 1,
                "description": "Boot ROM Configuration",
                "width": 2
              }
            },
            "SSRS0": {
              "SWAKEUP": {
                "bit": 0,
                "description": "Sticky Low Leakage Wakeup Reset"
              },
              "SLVD": {
                "bit": 1,
                "description": "Sticky Low-Voltage Detect Reset"
              },
              "SLOC": {
                "bit": 2,
                "description": "Sticky Loss-of-Clock Reset"
              },
              "SLOL": {
                "bit": 3,
                "description": "Sticky Loss-of-Lock Reset"
              },
              "SWDOG": {
                "bit": 5,
                "description": "Sticky Watchdog"
              },
              "SPIN": {
                "bit": 6,
                "description": "Sticky External Reset Pin"
              },
              "SPOR": {
                "bit": 7,
                "description": "Sticky Power-On Reset"
              }
            },
            "SSRS1": {
              "SJTAG": {
                "bit": 0,
                "description": "Sticky JTAG Generated Reset"
              },
              "SLOCKUP": {
                "bit": 1,
                "description": "Sticky Core Lockup"
              },
              "SSW": {
                "bit": 2,
                "description": "Sticky Software"
              },
              "SMDM_AP": {
                "bit": 3,
                "description": "Sticky MDM-AP System Reset Request"
              },
              "SSACKERR": {
                "bit": 5,
                "description": "Sticky Stop Mode Acknowledge Error Reset"
              },
              "STAMPER": {
                "bit": 7,
                "description": "Sticky Tamper detect"
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "TRNG0",
              "base": "0x400A0000",
              "irq": 23
            }
          ],
          "registers": {
            "TRNG0_MCTL": {
              "offset": "0x00",
              "size": 32,
              "description": "RNG Miscellaneous Control Register"
            },
            "TRNG0_SCMISC": {
              "offset": "0x04",
              "size": 32,
              "description": "RNG Statistical Check Miscellaneous Register"
            },
            "TRNG0_PKRRNG": {
              "offset": "0x08",
              "size": 32,
              "description": "RNG Poker Range Register"
            },
            "TRNG0_PKRMAX": {
              "offset": "0x0C",
              "size": 32,
              "description": "RNG Poker Maximum Limit Register"
            },
            "TRNG0_PKRSQ": {
              "offset": "0x0C",
              "size": 32,
              "description": "RNG Poker Square Calculation Result Register"
            },
            "TRNG0_SDCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "RNG Seed Control Register"
            },
            "TRNG0_SBLIM": {
              "offset": "0x14",
              "size": 32,
              "description": "RNG Sparse Bit Limit Register"
            },
            "TRNG0_TOTSAM": {
              "offset": "0x14",
              "size": 32,
              "description": "RNG Total Samples Register"
            },
            "TRNG0_FRQMIN": {
              "offset": "0x18",
              "size": 32,
              "description": "RNG Frequency Count Minimum Limit Register"
            },
            "TRNG0_FRQCNT": {
              "offset": "0x1C",
              "size": 32,
              "description": "RNG Frequency Count Register"
            },
            "TRNG0_FRQMAX": {
              "offset": "0x1C",
              "size": 32,
              "description": "RNG Frequency Count Maximum Limit Register"
            },
            "TRNG0_SCMC": {
              "offset": "0x20",
              "size": 32,
              "description": "RNG Statistical Check Monobit Count Register"
            },
            "TRNG0_SCML": {
              "offset": "0x20",
              "size": 32,
              "description": "RNG Statistical Check Monobit Limit Register"
            },
            "TRNG0_SCR1C": {
              "offset": "0x24",
              "size": 32,
              "description": "RNG Statistical Check Run Length 1 Count Register"
            },
            "TRNG0_SCR1L": {
              "offset": "0x24",
              "size": 32,
              "description": "RNG Statistical Check Run Length 1 Limit Register"
            },
            "TRNG0_SCR2C": {
              "offset": "0x28",
              "size": 32,
              "description": "RNG Statistical Check Run Length 2 Count Register"
            },
            "TRNG0_SCR2L": {
              "offset": "0x28",
              "size": 32,
              "description": "RNG Statistical Check Run Length 2 Limit Register"
            },
            "TRNG0_SCR3C": {
              "offset": "0x2C",
              "size": 32,
              "description": "RNG Statistical Check Run Length 3 Count Register"
            },
            "TRNG0_SCR3L": {
              "offset": "0x2C",
              "size": 32,
              "description": "RNG Statistical Check Run Length 3 Limit Register"
            },
            "TRNG0_SCR4C": {
              "offset": "0x30",
              "size": 32,
              "description": "RNG Statistical Check Run Length 4 Count Register"
            },
            "TRNG0_SCR4L": {
              "offset": "0x30",
              "size": 32,
              "description": "RNG Statistical Check Run Length 4 Limit Register"
            },
            "TRNG0_SCR5C": {
              "offset": "0x34",
              "size": 32,
              "description": "RNG Statistical Check Run Length 5 Count Register"
            },
            "TRNG0_SCR5L": {
              "offset": "0x34",
              "size": 32,
              "description": "RNG Statistical Check Run Length 5 Limit Register"
            },
            "TRNG0_SCR6PC": {
              "offset": "0x38",
              "size": 32,
              "description": "RNG Statistical Check Run Length 6+ Count Register"
            },
            "TRNG0_SCR6PL": {
              "offset": "0x38",
              "size": 32,
              "description": "RNG Statistical Check Run Length 6+ Limit Register"
            },
            "TRNG0_STATUS": {
              "offset": "0x3C",
              "size": 32,
              "description": "RNG Status Register"
            },
            "TRNG0_ENT0": {
              "offset": "0x40",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT1": {
              "offset": "0x44",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT2": {
              "offset": "0x48",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT3": {
              "offset": "0x4C",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT4": {
              "offset": "0x50",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT5": {
              "offset": "0x54",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT6": {
              "offset": "0x58",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT7": {
              "offset": "0x5C",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT8": {
              "offset": "0x60",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT9": {
              "offset": "0x64",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT10": {
              "offset": "0x68",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT11": {
              "offset": "0x6C",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT12": {
              "offset": "0x70",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT13": {
              "offset": "0x74",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT14": {
              "offset": "0x78",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_ENT15": {
              "offset": "0x7C",
              "size": 32,
              "description": "RNG TRNG Entropy Read Register"
            },
            "TRNG0_PKRCNT10": {
              "offset": "0x80",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 1 and 0 Register"
            },
            "TRNG0_PKRCNT32": {
              "offset": "0x84",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 3 and 2 Register"
            },
            "TRNG0_PKRCNT54": {
              "offset": "0x88",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 5 and 4 Register"
            },
            "TRNG0_PKRCNT76": {
              "offset": "0x8C",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 7 and 6 Register"
            },
            "TRNG0_PKRCNT98": {
              "offset": "0x90",
              "size": 32,
              "description": "RNG Statistical Check Poker Count 9 and 8 Register"
            },
            "TRNG0_PKRCNTBA": {
              "offset": "0x94",
              "size": 32,
              "description": "RNG Statistical Check Poker Count B and A Register"
            },
            "TRNG0_PKRCNTDC": {
              "offset": "0x98",
              "size": 32,
              "description": "RNG Statistical Check Poker Count D and C Register"
            },
            "TRNG0_PKRCNTFE": {
              "offset": "0x9C",
              "size": 32,
              "description": "RNG Statistical Check Poker Count F and E Register"
            },
            "TRNG0_SEC_CFG": {
              "offset": "0xB0",
              "size": 32,
              "description": "RNG Security Configuration Register"
            },
            "TRNG0_INT_CTRL": {
              "offset": "0xB4",
              "size": 32,
              "description": "RNG Interrupt Control Register"
            },
            "TRNG0_INT_MASK": {
              "offset": "0xB8",
              "size": 32,
              "description": "RNG Mask Register"
            },
            "TRNG0_INT_STATUS": {
              "offset": "0xBC",
              "size": 32,
              "description": "RNG Interrupt Status Register"
            },
            "TRNG0_VID1": {
              "offset": "0xF0",
              "size": 32,
              "description": "RNG Version ID Register (MS)"
            },
            "TRNG0_VID2": {
              "offset": "0xF4",
              "size": 32,
              "description": "RNG Version ID Register (LS)"
            }
          },
          "bits": {
            "TRNG0_MCTL": {
              "SAMP_MODE": {
                "bit": 0,
                "description": "Sample Mode",
                "width": 2
              },
              "OSC_DIV": {
                "bit": 2,
                "description": "Oscillator Divide",
                "width": 2
              },
              "UNUSED": {
                "bit": 4,
                "description": "This bit is unused but write-able. Must be left as zero."
              },
              "TRNG_ACC": {
                "bit": 5,
                "description": "TRNG Access Mode"
              },
              "RST_DEF": {
                "bit": 6,
                "description": "Reset Defaults"
              },
              "FOR_SCLK": {
                "bit": 7,
                "description": "Force System Clock"
              },
              "FCT_FAIL": {
                "bit": 8,
                "description": "Read only: Frequency Count Fail"
              },
              "FCT_VAL": {
                "bit": 9,
                "description": "Read only: Frequency Count Valid. Indicates that a valid frequency count may be read from FRQCNT."
              },
              "ENT_VAL": {
                "bit": 10,
                "description": "Read only: Entropy Valid"
              },
              "TST_OUT": {
                "bit": 11,
                "description": "Read only: Test point inside ring oscillator."
              },
              "ERR": {
                "bit": 12,
                "description": "Read: Error status"
              },
              "TSTOP_OK": {
                "bit": 13,
                "description": "TRNG_OK_TO_STOP"
              },
              "PRGM": {
                "bit": 16,
                "description": "Programming Mode Select"
              }
            },
            "TRNG0_SCMISC": {
              "LRUN_MAX": {
                "bit": 0,
                "description": "LONG RUN MAX LIMIT",
                "width": 8
              },
              "RTY_CT": {
                "bit": 16,
                "description": "RETRY COUNT",
                "width": 4
              }
            },
            "TRNG0_PKRRNG": {
              "PKR_RNG": {
                "bit": 0,
                "description": "Poker Range",
                "width": 16
              }
            },
            "TRNG0_PKRMAX": {
              "PKR_MAX": {
                "bit": 0,
                "description": "Poker Maximum Limit",
                "width": 24
              }
            },
            "TRNG0_PKRSQ": {
              "PKR_SQ": {
                "bit": 0,
                "description": "Poker Square Calculation Result",
                "width": 24
              }
            },
            "TRNG0_SDCTL": {
              "SAMP_SIZE": {
                "bit": 0,
                "description": "Sample Size",
                "width": 16
              },
              "ENT_DLY": {
                "bit": 16,
                "description": "Entropy Delay",
                "width": 16
              }
            },
            "TRNG0_SBLIM": {
              "SB_LIM": {
                "bit": 0,
                "description": "Sparse Bit Limit",
                "width": 10
              }
            },
            "TRNG0_TOTSAM": {
              "TOT_SAM": {
                "bit": 0,
                "description": "Total Samples",
                "width": 20
              }
            },
            "TRNG0_FRQMIN": {
              "FRQ_MIN": {
                "bit": 0,
                "description": "Frequency Count Minimum Limit",
                "width": 22
              }
            },
            "TRNG0_FRQCNT": {
              "FRQ_CT": {
                "bit": 0,
                "description": "Frequency Count",
                "width": 22
              }
            },
            "TRNG0_FRQMAX": {
              "FRQ_MAX": {
                "bit": 0,
                "description": "Frequency Counter Maximum Limit",
                "width": 22
              }
            },
            "TRNG0_SCMC": {
              "MONO_CT": {
                "bit": 0,
                "description": "Monobit Count",
                "width": 16
              }
            },
            "TRNG0_SCML": {
              "MONO_MAX": {
                "bit": 0,
                "description": "Monobit Maximum Limit",
                "width": 16
              },
              "MONO_RNG": {
                "bit": 16,
                "description": "Monobit Range",
                "width": 16
              }
            },
            "TRNG0_SCR1C": {
              "R1_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 1 Count",
                "width": 15
              },
              "R1_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 1 Count",
                "width": 15
              }
            },
            "TRNG0_SCR1L": {
              "RUN1_MAX": {
                "bit": 0,
                "description": "Run Length 1 Maximum Limit",
                "width": 15
              },
              "RUN1_RNG": {
                "bit": 16,
                "description": "Run Length 1 Range",
                "width": 15
              }
            },
            "TRNG0_SCR2C": {
              "R2_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 2 Count",
                "width": 14
              },
              "R2_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 2 Count",
                "width": 14
              }
            },
            "TRNG0_SCR2L": {
              "RUN2_MAX": {
                "bit": 0,
                "description": "Run Length 2 Maximum Limit",
                "width": 14
              },
              "RUN2_RNG": {
                "bit": 16,
                "description": "Run Length 2 Range",
                "width": 14
              }
            },
            "TRNG0_SCR3C": {
              "R3_0_CT": {
                "bit": 0,
                "description": "Runs of Zeroes, Length 3 Count",
                "width": 13
              },
              "R3_1_CT": {
                "bit": 16,
                "description": "Runs of Ones, Length 3 Count",
                "width": 13
              }
            },
            "TRNG0_SCR3L": {
              "RUN3_MAX": {
                "bit": 0,
                "description": "Run Length 3 Maximum Limit",
                "width": 13
              },
              "RUN3_RNG": {
                "bit": 16,
                "description": "Run Length 3 Range",
                "width": 13
              }
            },
            "TRNG0_SCR4C": {
              "R4_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 4 Count",
                "width": 12
              },
              "R4_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 4 Count",
                "width": 12
              }
            },
            "TRNG0_SCR4L": {
              "RUN4_MAX": {
                "bit": 0,
                "description": "Run Length 4 Maximum Limit",
                "width": 12
              },
              "RUN4_RNG": {
                "bit": 16,
                "description": "Run Length 4 Range",
                "width": 12
              }
            },
            "TRNG0_SCR5C": {
              "R5_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 5 Count",
                "width": 11
              },
              "R5_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 5 Count",
                "width": 11
              }
            },
            "TRNG0_SCR5L": {
              "RUN5_MAX": {
                "bit": 0,
                "description": "Run Length 5 Maximum Limit",
                "width": 11
              },
              "RUN5_RNG": {
                "bit": 16,
                "description": "Run Length 5 Range",
                "width": 11
              }
            },
            "TRNG0_SCR6PC": {
              "R6P_0_CT": {
                "bit": 0,
                "description": "Runs of Zero, Length 6+ Count",
                "width": 11
              },
              "R6P_1_CT": {
                "bit": 16,
                "description": "Runs of One, Length 6+ Count",
                "width": 11
              }
            },
            "TRNG0_SCR6PL": {
              "RUN6P_MAX": {
                "bit": 0,
                "description": "Run Length 6+ Maximum Limit",
                "width": 11
              },
              "RUN6P_RNG": {
                "bit": 16,
                "description": "Run Length 6+ Range",
                "width": 11
              }
            },
            "TRNG0_STATUS": {
              "TF1BR0": {
                "bit": 0,
                "description": "Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run, Sampling 0s Test has failed."
              },
              "TF1BR1": {
                "bit": 1,
                "description": "Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run, Sampling 1s Test has failed."
              },
              "TF2BR0": {
                "bit": 2,
                "description": "Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run, Sampling 0s Test has failed."
              },
              "TF2BR1": {
                "bit": 3,
                "description": "Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run, Sampling 1s Test has failed."
              },
              "TF3BR0": {
                "bit": 4,
                "description": "Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run, Sampling 0s Test has failed."
              },
              "TF3BR1": {
                "bit": 5,
                "description": "Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run, Sampling 1s Test has failed."
              },
              "TF4BR0": {
                "bit": 6,
                "description": "Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run, Sampling 0s Test has failed."
              },
              "TF4BR1": {
                "bit": 7,
                "description": "Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run, Sampling 1s Test has failed."
              },
              "TF5BR0": {
                "bit": 8,
                "description": "Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run, Sampling 0s Test has failed."
              },
              "TF5BR1": {
                "bit": 9,
                "description": "Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run, Sampling 1s Test has failed."
              },
              "TF6PBR0": {
                "bit": 10,
                "description": "Test Fail, 6 Plus Bit Run, Sampling 0s"
              },
              "TF6PBR1": {
                "bit": 11,
                "description": "Test Fail, 6 Plus Bit Run, Sampling 1s"
              },
              "TFSB": {
                "bit": 12,
                "description": "Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed."
              },
              "TFLR": {
                "bit": 13,
                "description": "Test Fail, Long Run. If TFLR=1, the Long Run Test has failed."
              },
              "TFP": {
                "bit": 14,
                "description": "Test Fail, Poker. If TFP=1, the Poker Test has failed."
              },
              "TFMB": {
                "bit": 15,
                "description": "Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed."
              },
              "RETRY_CT": {
                "bit": 16,
                "description": "RETRY COUNT",
                "width": 4
              }
            },
            "TRNG0_ENT0": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT1": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT2": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT3": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT4": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT5": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT6": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT7": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT8": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT9": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT10": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT11": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT12": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT13": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT14": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_ENT15": {
              "ENT": {
                "bit": 0,
                "description": "Entropy Value",
                "width": 32
              }
            },
            "TRNG0_PKRCNT10": {
              "PKR_0_CT": {
                "bit": 0,
                "description": "Poker 0h Count",
                "width": 16
              },
              "PKR_1_CT": {
                "bit": 16,
                "description": "Poker 1h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNT32": {
              "PKR_2_CT": {
                "bit": 0,
                "description": "Poker 2h Count",
                "width": 16
              },
              "PKR_3_CT": {
                "bit": 16,
                "description": "Poker 3h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNT54": {
              "PKR_4_CT": {
                "bit": 0,
                "description": "Poker 4h Count",
                "width": 16
              },
              "PKR_5_CT": {
                "bit": 16,
                "description": "Poker 5h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNT76": {
              "PKR_6_CT": {
                "bit": 0,
                "description": "Poker 6h Count",
                "width": 16
              },
              "PKR_7_CT": {
                "bit": 16,
                "description": "Poker 7h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNT98": {
              "PKR_8_CT": {
                "bit": 0,
                "description": "Poker 8h Count",
                "width": 16
              },
              "PKR_9_CT": {
                "bit": 16,
                "description": "Poker 9h Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNTBA": {
              "PKR_A_CT": {
                "bit": 0,
                "description": "Poker Ah Count",
                "width": 16
              },
              "PKR_B_CT": {
                "bit": 16,
                "description": "Poker Bh Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNTDC": {
              "PKR_C_CT": {
                "bit": 0,
                "description": "Poker Ch Count",
                "width": 16
              },
              "PKR_D_CT": {
                "bit": 16,
                "description": "Poker Dh Count",
                "width": 16
              }
            },
            "TRNG0_PKRCNTFE": {
              "PKR_E_CT": {
                "bit": 0,
                "description": "Poker Eh Count",
                "width": 16
              },
              "PKR_F_CT": {
                "bit": 16,
                "description": "Poker Fh Count",
                "width": 16
              }
            },
            "TRNG0_SEC_CFG": {
              "SH0": {
                "bit": 0,
                "description": "Reserved. DRNG specific, not applicable to this version."
              },
              "NO_PRGM": {
                "bit": 1,
                "description": "If set the TRNG registers cannot be programmed"
              },
              "SK_VAL": {
                "bit": 2,
                "description": "Reserved. DRNG-specific, not applicable to this version."
              }
            },
            "TRNG0_INT_CTRL": {
              "HW_ERR": {
                "bit": 0,
                "description": "Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted."
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Same behavior as bit 0 above."
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Same behavior as bit 0 above."
              },
              "UNUSED": {
                "bit": 3,
                "description": "Reserved but writeable.",
                "width": 29
              }
            },
            "TRNG0_INT_MASK": {
              "HW_ERR": {
                "bit": 0,
                "description": "Bit position that can be cleared if corresponding bit of INT_STATUS has been asserted."
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Same behavior as bit 0 above."
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Same behavior as bit 0 above."
              }
            },
            "TRNG0_INT_STATUS": {
              "HW_ERR": {
                "bit": 0,
                "description": "Read: Error status"
              },
              "ENT_VAL": {
                "bit": 1,
                "description": "Read only: Entropy Valid"
              },
              "FRQ_CT_FAIL": {
                "bit": 2,
                "description": "Read only: Frequency Count Fail"
              }
            },
            "TRNG0_VID1": {
              "RNG_MIN_REV": {
                "bit": 0,
                "description": "Shows the Freescale IP's Minor revision of the TRNG.",
                "width": 8
              },
              "RNG_MAJ_REV": {
                "bit": 8,
                "description": "Shows the Freescale IP's Major revision of the TRNG.",
                "width": 8
              },
              "RNG_IP_ID": {
                "bit": 16,
                "description": "Shows the Freescale IP ID.",
                "width": 16
              }
            },
            "TRNG0_VID2": {
              "RNG_CONFIG_OPT": {
                "bit": 0,
                "description": "Shows the Freescale IP's Configuaration options for the TRNG.",
                "width": 8
              },
              "RNG_ECO_REV": {
                "bit": 8,
                "description": "Shows the Freescale IP's ECO revision of the TRNG.",
                "width": 8
              },
              "RNG_INTG_OPT": {
                "bit": 16,
                "description": "Shows the Freescale integration options for the TRNG.",
                "width": 8
              },
              "RNG_ERA": {
                "bit": 24,
                "description": "Shows the Freescale compile options for the TRNG.",
                "width": 8
              }
            }
          }
        },
        "SDHC": {
          "instances": [
            {
              "name": "SDHC",
              "base": "0x400B1000",
              "irq": 81
            }
          ],
          "registers": {
            "DSADDR": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA System Address register"
            },
            "BLKATTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Block Attributes register"
            },
            "CMDARG": {
              "offset": "0x08",
              "size": 32,
              "description": "Command Argument register"
            },
            "XFERTYP": {
              "offset": "0x0C",
              "size": 32,
              "description": "Transfer Type register"
            },
            "CMDRSP0": {
              "offset": "0x10",
              "size": 32,
              "description": "Command Response 0"
            },
            "CMDRSP1": {
              "offset": "0x14",
              "size": 32,
              "description": "Command Response 1"
            },
            "CMDRSP2": {
              "offset": "0x18",
              "size": 32,
              "description": "Command Response 2"
            },
            "CMDRSP3": {
              "offset": "0x1C",
              "size": 32,
              "description": "Command Response 3"
            },
            "DATPORT": {
              "offset": "0x20",
              "size": 32,
              "description": "Buffer Data Port register"
            },
            "PRSSTAT": {
              "offset": "0x24",
              "size": 32,
              "description": "Present State register"
            },
            "PROCTL": {
              "offset": "0x28",
              "size": 32,
              "description": "Protocol Control register"
            },
            "SYSCTL": {
              "offset": "0x2C",
              "size": 32,
              "description": "System Control register"
            },
            "IRQSTAT": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Status register"
            },
            "IRQSTATEN": {
              "offset": "0x34",
              "size": 32,
              "description": "Interrupt Status Enable register"
            },
            "IRQSIGEN": {
              "offset": "0x38",
              "size": 32,
              "description": "Interrupt Signal Enable register"
            },
            "AC12ERR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Auto CMD12 Error Status Register"
            },
            "HTCAPBLT": {
              "offset": "0x40",
              "size": 32,
              "description": "Host Controller Capabilities"
            },
            "WML": {
              "offset": "0x44",
              "size": 32,
              "description": "Watermark Level Register"
            },
            "FEVT": {
              "offset": "0x50",
              "size": 32,
              "description": "Force Event register"
            },
            "ADMAES": {
              "offset": "0x54",
              "size": 32,
              "description": "ADMA Error Status register"
            },
            "ADSADDR": {
              "offset": "0x58",
              "size": 32,
              "description": "ADMA System Addressregister"
            },
            "VENDOR": {
              "offset": "0xC0",
              "size": 32,
              "description": "Vendor Specific register"
            },
            "MMCBOOT": {
              "offset": "0xC4",
              "size": 32,
              "description": "MMC Boot register"
            },
            "HOSTVER": {
              "offset": "0xFC",
              "size": 32,
              "description": "Host Controller Version"
            }
          },
          "bits": {
            "DSADDR": {
              "DSADDR": {
                "bit": 2,
                "description": "DMA System Address",
                "width": 30
              }
            },
            "BLKATTR": {
              "BLKSIZE": {
                "bit": 0,
                "description": "Transfer Block Size",
                "width": 13
              },
              "BLKCNT": {
                "bit": 16,
                "description": "Blocks Count For Current Transfer",
                "width": 16
              }
            },
            "CMDARG": {
              "CMDARG": {
                "bit": 0,
                "description": "Command Argument",
                "width": 32
              }
            },
            "XFERTYP": {
              "DMAEN": {
                "bit": 0,
                "description": "DMA Enable"
              },
              "BCEN": {
                "bit": 1,
                "description": "Block Count Enable"
              },
              "AC12EN": {
                "bit": 2,
                "description": "Auto CMD12 Enable"
              },
              "DTDSEL": {
                "bit": 4,
                "description": "Data Transfer Direction Select"
              },
              "MSBSEL": {
                "bit": 5,
                "description": "Multi/Single Block Select"
              },
              "RSPTYP": {
                "bit": 16,
                "description": "Response Type Select",
                "width": 2
              },
              "CCCEN": {
                "bit": 19,
                "description": "Command CRC Check Enable"
              },
              "CICEN": {
                "bit": 20,
                "description": "Command Index Check Enable"
              },
              "DPSEL": {
                "bit": 21,
                "description": "Data Present Select"
              },
              "CMDTYP": {
                "bit": 22,
                "description": "Command Type",
                "width": 2
              },
              "CMDINX": {
                "bit": 24,
                "description": "Command Index",
                "width": 6
              }
            },
            "CMDRSP0": {
              "CMDRSP0": {
                "bit": 0,
                "description": "Command Response 0",
                "width": 32
              }
            },
            "CMDRSP1": {
              "CMDRSP1": {
                "bit": 0,
                "description": "Command Response 1",
                "width": 32
              }
            },
            "CMDRSP2": {
              "CMDRSP2": {
                "bit": 0,
                "description": "Command Response 2",
                "width": 32
              }
            },
            "CMDRSP3": {
              "CMDRSP3": {
                "bit": 0,
                "description": "Command Response 3",
                "width": 32
              }
            },
            "DATPORT": {
              "DATCONT": {
                "bit": 0,
                "description": "Data Content",
                "width": 32
              }
            },
            "PRSSTAT": {
              "CIHB": {
                "bit": 0,
                "description": "Command Inhibit (CMD)"
              },
              "CDIHB": {
                "bit": 1,
                "description": "Command Inhibit (DAT)"
              },
              "DLA": {
                "bit": 2,
                "description": "Data Line Active"
              },
              "SDSTB": {
                "bit": 3,
                "description": "SD Clock Stable"
              },
              "IPGOFF": {
                "bit": 4,
                "description": "Bus Clock Gated Off Internally"
              },
              "HCKOFF": {
                "bit": 5,
                "description": "System Clock Gated Off Internally"
              },
              "PEROFF": {
                "bit": 6,
                "description": "SDHC clock Gated Off Internally"
              },
              "SDOFF": {
                "bit": 7,
                "description": "SD Clock Gated Off Internally"
              },
              "WTA": {
                "bit": 8,
                "description": "Write Transfer Active"
              },
              "RTA": {
                "bit": 9,
                "description": "Read Transfer Active"
              },
              "BWEN": {
                "bit": 10,
                "description": "Buffer Write Enable"
              },
              "BREN": {
                "bit": 11,
                "description": "Buffer Read Enable"
              },
              "CINS": {
                "bit": 16,
                "description": "Card Inserted"
              },
              "CLSL": {
                "bit": 23,
                "description": "CMD Line Signal Level"
              },
              "DLSL": {
                "bit": 24,
                "description": "DAT Line Signal Level",
                "width": 8
              }
            },
            "PROCTL": {
              "LCTL": {
                "bit": 0,
                "description": "LED Control"
              },
              "DTW": {
                "bit": 1,
                "description": "Data Transfer Width",
                "width": 2
              },
              "D3CD": {
                "bit": 3,
                "description": "DAT3 As Card Detection Pin"
              },
              "EMODE": {
                "bit": 4,
                "description": "Endian Mode",
                "width": 2
              },
              "CDTL": {
                "bit": 6,
                "description": "Card Detect Test Level"
              },
              "CDSS": {
                "bit": 7,
                "description": "Card Detect Signal Selection"
              },
              "DMAS": {
                "bit": 8,
                "description": "DMA Select",
                "width": 2
              },
              "SABGREQ": {
                "bit": 16,
                "description": "Stop At Block Gap Request"
              },
              "CREQ": {
                "bit": 17,
                "description": "Continue Request"
              },
              "RWCTL": {
                "bit": 18,
                "description": "Read Wait Control"
              },
              "IABG": {
                "bit": 19,
                "description": "Interrupt At Block Gap"
              },
              "WECINT": {
                "bit": 24,
                "description": "Wakeup Event Enable On Card Interrupt"
              },
              "WECINS": {
                "bit": 25,
                "description": "Wakeup Event Enable On SD Card Insertion"
              },
              "WECRM": {
                "bit": 26,
                "description": "Wakeup Event Enable On SD Card Removal"
              }
            },
            "SYSCTL": {
              "IPGEN": {
                "bit": 0,
                "description": "IPG Clock Enable"
              },
              "HCKEN": {
                "bit": 1,
                "description": "System Clock Enable"
              },
              "PEREN": {
                "bit": 2,
                "description": "Peripheral Clock Enable"
              },
              "SDCLKEN": {
                "bit": 3,
                "description": "SD Clock Enable"
              },
              "DVS": {
                "bit": 4,
                "description": "Divisor",
                "width": 4
              },
              "SDCLKFS": {
                "bit": 8,
                "description": "SDCLK Frequency Select",
                "width": 8
              },
              "DTOCV": {
                "bit": 16,
                "description": "Data Timeout Counter Value",
                "width": 4
              },
              "RSTA": {
                "bit": 24,
                "description": "Software Reset For ALL"
              },
              "RSTC": {
                "bit": 25,
                "description": "Software Reset For CMD Line"
              },
              "RSTD": {
                "bit": 26,
                "description": "Software Reset For DAT Line"
              },
              "INITA": {
                "bit": 27,
                "description": "Initialization Active"
              }
            },
            "IRQSTAT": {
              "CC": {
                "bit": 0,
                "description": "Command Complete"
              },
              "TC": {
                "bit": 1,
                "description": "Transfer Complete"
              },
              "BGE": {
                "bit": 2,
                "description": "Block Gap Event"
              },
              "DINT": {
                "bit": 3,
                "description": "DMA Interrupt"
              },
              "BWR": {
                "bit": 4,
                "description": "Buffer Write Ready"
              },
              "BRR": {
                "bit": 5,
                "description": "Buffer Read Ready"
              },
              "CINS": {
                "bit": 6,
                "description": "Card Insertion"
              },
              "CRM": {
                "bit": 7,
                "description": "Card Removal"
              },
              "CINT": {
                "bit": 8,
                "description": "Card Interrupt"
              },
              "CTOE": {
                "bit": 16,
                "description": "Command Timeout Error"
              },
              "CCE": {
                "bit": 17,
                "description": "Command CRC Error"
              },
              "CEBE": {
                "bit": 18,
                "description": "Command End Bit Error"
              },
              "CIE": {
                "bit": 19,
                "description": "Command Index Error"
              },
              "DTOE": {
                "bit": 20,
                "description": "Data Timeout Error"
              },
              "DCE": {
                "bit": 21,
                "description": "Data CRC Error"
              },
              "DEBE": {
                "bit": 22,
                "description": "Data End Bit Error"
              },
              "AC12E": {
                "bit": 24,
                "description": "Auto CMD12 Error"
              },
              "DMAE": {
                "bit": 28,
                "description": "DMA Error"
              }
            },
            "IRQSTATEN": {
              "CCSEN": {
                "bit": 0,
                "description": "Command Complete Status Enable"
              },
              "TCSEN": {
                "bit": 1,
                "description": "Transfer Complete Status Enable"
              },
              "BGESEN": {
                "bit": 2,
                "description": "Block Gap Event Status Enable"
              },
              "DINTSEN": {
                "bit": 3,
                "description": "DMA Interrupt Status Enable"
              },
              "BWRSEN": {
                "bit": 4,
                "description": "Buffer Write Ready Status Enable"
              },
              "BRRSEN": {
                "bit": 5,
                "description": "Buffer Read Ready Status Enable"
              },
              "CINSEN": {
                "bit": 6,
                "description": "Card Insertion Status Enable"
              },
              "CRMSEN": {
                "bit": 7,
                "description": "Card Removal Status Enable"
              },
              "CINTSEN": {
                "bit": 8,
                "description": "Card Interrupt Status Enable"
              },
              "CTOESEN": {
                "bit": 16,
                "description": "Command Timeout Error Status Enable"
              },
              "CCESEN": {
                "bit": 17,
                "description": "Command CRC Error Status Enable"
              },
              "CEBESEN": {
                "bit": 18,
                "description": "Command End Bit Error Status Enable"
              },
              "CIESEN": {
                "bit": 19,
                "description": "Command Index Error Status Enable"
              },
              "DTOESEN": {
                "bit": 20,
                "description": "Data Timeout Error Status Enable"
              },
              "DCESEN": {
                "bit": 21,
                "description": "Data CRC Error Status Enable"
              },
              "DEBESEN": {
                "bit": 22,
                "description": "Data End Bit Error Status Enable"
              },
              "AC12ESEN": {
                "bit": 24,
                "description": "Auto CMD12 Error Status Enable"
              },
              "DMAESEN": {
                "bit": 28,
                "description": "DMA Error Status Enable"
              }
            },
            "IRQSIGEN": {
              "CCIEN": {
                "bit": 0,
                "description": "Command Complete Interrupt Enable"
              },
              "TCIEN": {
                "bit": 1,
                "description": "Transfer Complete Interrupt Enable"
              },
              "BGEIEN": {
                "bit": 2,
                "description": "Block Gap Event Interrupt Enable"
              },
              "DINTIEN": {
                "bit": 3,
                "description": "DMA Interrupt Enable"
              },
              "BWRIEN": {
                "bit": 4,
                "description": "Buffer Write Ready Interrupt Enable"
              },
              "BRRIEN": {
                "bit": 5,
                "description": "Buffer Read Ready Interrupt Enable"
              },
              "CINSIEN": {
                "bit": 6,
                "description": "Card Insertion Interrupt Enable"
              },
              "CRMIEN": {
                "bit": 7,
                "description": "Card Removal Interrupt Enable"
              },
              "CINTIEN": {
                "bit": 8,
                "description": "Card Interrupt Enable"
              },
              "CTOEIEN": {
                "bit": 16,
                "description": "Command Timeout Error Interrupt Enable"
              },
              "CCEIEN": {
                "bit": 17,
                "description": "Command CRC Error Interrupt Enable"
              },
              "CEBEIEN": {
                "bit": 18,
                "description": "Command End Bit Error Interrupt Enable"
              },
              "CIEIEN": {
                "bit": 19,
                "description": "Command Index Error Interrupt Enable"
              },
              "DTOEIEN": {
                "bit": 20,
                "description": "Data Timeout Error Interrupt Enable"
              },
              "DCEIEN": {
                "bit": 21,
                "description": "Data CRC Error Interrupt Enable"
              },
              "DEBEIEN": {
                "bit": 22,
                "description": "Data End Bit Error Interrupt Enable"
              },
              "AC12EIEN": {
                "bit": 24,
                "description": "Auto CMD12 Error Interrupt Enable"
              },
              "DMAEIEN": {
                "bit": 28,
                "description": "DMA Error Interrupt Enable"
              }
            },
            "AC12ERR": {
              "AC12NE": {
                "bit": 0,
                "description": "Auto CMD12 Not Executed"
              },
              "AC12TOE": {
                "bit": 1,
                "description": "Auto CMD12 Timeout Error"
              },
              "AC12EBE": {
                "bit": 2,
                "description": "Auto CMD12 End Bit Error"
              },
              "AC12CE": {
                "bit": 3,
                "description": "Auto CMD12 CRC Error"
              },
              "AC12IE": {
                "bit": 4,
                "description": "Auto CMD12 Index Error"
              },
              "CNIBAC12E": {
                "bit": 7,
                "description": "Command Not Issued By Auto CMD12 Error"
              }
            },
            "HTCAPBLT": {
              "MBL": {
                "bit": 16,
                "description": "Max Block Length",
                "width": 3
              },
              "ADMAS": {
                "bit": 20,
                "description": "ADMA Support"
              },
              "HSS": {
                "bit": 21,
                "description": "High Speed Support"
              },
              "DMAS": {
                "bit": 22,
                "description": "DMA Support"
              },
              "SRS": {
                "bit": 23,
                "description": "Suspend/Resume Support"
              },
              "VS33": {
                "bit": 24,
                "description": "Voltage Support 3.3 V"
              }
            },
            "WML": {
              "RDWML": {
                "bit": 0,
                "description": "Read Watermark Level",
                "width": 8
              },
              "WRWML": {
                "bit": 16,
                "description": "Write Watermark Level",
                "width": 8
              }
            },
            "FEVT": {
              "AC12NE": {
                "bit": 0,
                "description": "Force Event Auto Command 12 Not Executed"
              },
              "AC12TOE": {
                "bit": 1,
                "description": "Force Event Auto Command 12 Time Out Error"
              },
              "AC12CE": {
                "bit": 2,
                "description": "Force Event Auto Command 12 CRC Error"
              },
              "AC12EBE": {
                "bit": 3,
                "description": "Force Event Auto Command 12 End Bit Error"
              },
              "AC12IE": {
                "bit": 4,
                "description": "Force Event Auto Command 12 Index Error"
              },
              "CNIBAC12E": {
                "bit": 7,
                "description": "Force Event Command Not Executed By Auto Command 12 Error"
              },
              "CTOE": {
                "bit": 16,
                "description": "Force Event Command Time Out Error"
              },
              "CCE": {
                "bit": 17,
                "description": "Force Event Command CRC Error"
              },
              "CEBE": {
                "bit": 18,
                "description": "Force Event Command End Bit Error"
              },
              "CIE": {
                "bit": 19,
                "description": "Force Event Command Index Error"
              },
              "DTOE": {
                "bit": 20,
                "description": "Force Event Data Time Out Error"
              },
              "DCE": {
                "bit": 21,
                "description": "Force Event Data CRC Error"
              },
              "DEBE": {
                "bit": 22,
                "description": "Force Event Data End Bit Error"
              },
              "AC12E": {
                "bit": 24,
                "description": "Force Event Auto Command 12 Error"
              },
              "DMAE": {
                "bit": 28,
                "description": "Force Event DMA Error"
              },
              "CINT": {
                "bit": 31,
                "description": "Force Event Card Interrupt"
              }
            },
            "ADMAES": {
              "ADMAES": {
                "bit": 0,
                "description": "ADMA Error State (When ADMA Error Is Occurred.)",
                "width": 2
              },
              "ADMALME": {
                "bit": 2,
                "description": "ADMA Length Mismatch Error"
              },
              "ADMADCE": {
                "bit": 3,
                "description": "ADMA Descriptor Error"
              }
            },
            "ADSADDR": {
              "ADSADDR": {
                "bit": 2,
                "description": "ADMA System Address",
                "width": 30
              }
            },
            "VENDOR": {
              "EXBLKNU": {
                "bit": 1,
                "description": "Exact Block Number Block Read Enable For SDIO CMD53"
              },
              "INTSTVAL": {
                "bit": 16,
                "description": "Internal State Value",
                "width": 8
              }
            },
            "MMCBOOT": {
              "DTOCVACK": {
                "bit": 0,
                "description": "Boot ACK Time Out Counter Value",
                "width": 4
              },
              "BOOTACK": {
                "bit": 4,
                "description": "Boot Ack Mode Select"
              },
              "BOOTMODE": {
                "bit": 5,
                "description": "Boot Mode Select"
              },
              "BOOTEN": {
                "bit": 6,
                "description": "Boot Mode Enable"
              },
              "AUTOSABGEN": {
                "bit": 7,
                "description": "When boot, enable auto stop at block gap function"
              },
              "BOOTBLKCNT": {
                "bit": 16,
                "description": "Defines the stop at block gap value of automatic mode",
                "width": 16
              }
            },
            "HOSTVER": {
              "SVN": {
                "bit": 0,
                "description": "Specification Version Number",
                "width": 8
              },
              "VVN": {
                "bit": 8,
                "description": "Vendor Version Number",
                "width": 8
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "LPUART0",
              "base": "0x400C4000",
              "irq": 30
            },
            {
              "name": "LPUART1",
              "base": "0x400C5000",
              "irq": 31
            },
            {
              "name": "LPUART2",
              "base": "0x400C6000",
              "irq": 32
            },
            {
              "name": "LPUART3",
              "base": "0x400C7000",
              "irq": 33
            },
            {
              "name": "LPUART4",
              "base": "0x400D6000",
              "irq": 34
            }
          ],
          "registers": {
            "BAUD": {
              "offset": "0x00",
              "size": 32,
              "description": "LPUART Baud Rate Register"
            },
            "STAT": {
              "offset": "0x04",
              "size": 32,
              "description": "LPUART Status Register"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "LPUART Control Register"
            },
            "DATA": {
              "offset": "0x0C",
              "size": 32,
              "description": "LPUART Data Register"
            },
            "MATCH": {
              "offset": "0x10",
              "size": 32,
              "description": "LPUART Match Address Register"
            },
            "MODIR": {
              "offset": "0x14",
              "size": 32,
              "description": "LPUART Modem IrDA Register"
            },
            "FIFO": {
              "offset": "0x18",
              "size": 32,
              "description": "LPUART FIFO Register"
            },
            "WATER": {
              "offset": "0x1C",
              "size": 32,
              "description": "LPUART Watermark Register"
            }
          },
          "bits": {
            "BAUD": {
              "SBR": {
                "bit": 0,
                "description": "Baud Rate Modulo Divisor.",
                "width": 13
              },
              "SBNS": {
                "bit": 13,
                "description": "Stop Bit Number Select"
              },
              "RXEDGIE": {
                "bit": 14,
                "description": "RX Input Active Edge Interrupt Enable"
              },
              "LBKDIE": {
                "bit": 15,
                "description": "LIN Break Detect Interrupt Enable"
              },
              "RESYNCDIS": {
                "bit": 16,
                "description": "Resynchronization Disable"
              },
              "BOTHEDGE": {
                "bit": 17,
                "description": "Both Edge Sampling"
              },
              "MATCFG": {
                "bit": 18,
                "description": "Match Configuration",
                "width": 2
              },
              "RDMAE": {
                "bit": 21,
                "description": "Receiver Full DMA Enable"
              },
              "TDMAE": {
                "bit": 23,
                "description": "Transmitter DMA Enable"
              },
              "OSR": {
                "bit": 24,
                "description": "Over Sampling Ratio",
                "width": 5
              },
              "M10": {
                "bit": 29,
                "description": "10-bit Mode select"
              },
              "MAEN2": {
                "bit": 30,
                "description": "Match Address Mode Enable 2"
              },
              "MAEN1": {
                "bit": 31,
                "description": "Match Address Mode Enable 1"
              }
            },
            "STAT": {
              "MA2F": {
                "bit": 14,
                "description": "Match 2 Flag"
              },
              "MA1F": {
                "bit": 15,
                "description": "Match 1 Flag"
              },
              "PF": {
                "bit": 16,
                "description": "Parity Error Flag"
              },
              "FE": {
                "bit": 17,
                "description": "Framing Error Flag"
              },
              "NF": {
                "bit": 18,
                "description": "Noise Flag"
              },
              "OR": {
                "bit": 19,
                "description": "Receiver Overrun Flag"
              },
              "IDLE": {
                "bit": 20,
                "description": "Idle Line Flag"
              },
              "RDRF": {
                "bit": 21,
                "description": "Receive Data Register Full Flag"
              },
              "TC": {
                "bit": 22,
                "description": "Transmission Complete Flag"
              },
              "TDRE": {
                "bit": 23,
                "description": "Transmit Data Register Empty Flag"
              },
              "RAF": {
                "bit": 24,
                "description": "Receiver Active Flag"
              },
              "LBKDE": {
                "bit": 25,
                "description": "LIN Break Detection Enable"
              },
              "BRK13": {
                "bit": 26,
                "description": "Break Character Generation Length"
              },
              "RWUID": {
                "bit": 27,
                "description": "Receive Wake Up Idle Detect"
              },
              "RXINV": {
                "bit": 28,
                "description": "Receive Data Inversion"
              },
              "MSBF": {
                "bit": 29,
                "description": "MSB First"
              },
              "RXEDGIF": {
                "bit": 30,
                "description": "LPUART_RX Pin Active Edge Interrupt Flag"
              },
              "LBKDIF": {
                "bit": 31,
                "description": "LIN Break Detect Interrupt Flag"
              }
            },
            "CTRL": {
              "PT": {
                "bit": 0,
                "description": "Parity Type"
              },
              "PE": {
                "bit": 1,
                "description": "Parity Enable"
              },
              "ILT": {
                "bit": 2,
                "description": "Idle Line Type Select"
              },
              "WAKE": {
                "bit": 3,
                "description": "Receiver Wakeup Method Select"
              },
              "M": {
                "bit": 4,
                "description": "9-Bit or 8-Bit Mode Select"
              },
              "RSRC": {
                "bit": 5,
                "description": "Receiver Source Select"
              },
              "DOZEEN": {
                "bit": 6,
                "description": "Doze Enable"
              },
              "LOOPS": {
                "bit": 7,
                "description": "Loop Mode Select"
              },
              "IDLECFG": {
                "bit": 8,
                "description": "Idle Configuration",
                "width": 3
              },
              "MA2IE": {
                "bit": 14,
                "description": "Match 2 Interrupt Enable"
              },
              "MA1IE": {
                "bit": 15,
                "description": "Match 1 Interrupt Enable"
              },
              "SBK": {
                "bit": 16,
                "description": "Send Break"
              },
              "RWU": {
                "bit": 17,
                "description": "Receiver Wakeup Control"
              },
              "RE": {
                "bit": 18,
                "description": "Receiver Enable"
              },
              "TE": {
                "bit": 19,
                "description": "Transmitter Enable"
              },
              "ILIE": {
                "bit": 20,
                "description": "Idle Line Interrupt Enable"
              },
              "RIE": {
                "bit": 21,
                "description": "Receiver Interrupt Enable"
              },
              "TCIE": {
                "bit": 22,
                "description": "Transmission Complete Interrupt Enable for"
              },
              "TIE": {
                "bit": 23,
                "description": "Transmit Interrupt Enable"
              },
              "PEIE": {
                "bit": 24,
                "description": "Parity Error Interrupt Enable"
              },
              "FEIE": {
                "bit": 25,
                "description": "Framing Error Interrupt Enable"
              },
              "NEIE": {
                "bit": 26,
                "description": "Noise Error Interrupt Enable"
              },
              "ORIE": {
                "bit": 27,
                "description": "Overrun Interrupt Enable"
              },
              "TXINV": {
                "bit": 28,
                "description": "Transmit Data Inversion"
              },
              "TXDIR": {
                "bit": 29,
                "description": "LPUART_TX Pin Direction in Single-Wire Mode"
              },
              "R9T8": {
                "bit": 30,
                "description": "Receive Bit 9 / Transmit Bit 8"
              },
              "R8T9": {
                "bit": 31,
                "description": "Receive Bit 8 / Transmit Bit 9"
              }
            },
            "DATA": {
              "R0T0": {
                "bit": 0,
                "description": "Read receive data buffer 0 or write transmit data buffer 0."
              },
              "R1T1": {
                "bit": 1,
                "description": "Read receive data buffer 1 or write transmit data buffer 1."
              },
              "R2T2": {
                "bit": 2,
                "description": "Read receive data buffer 2 or write transmit data buffer 2."
              },
              "R3T3": {
                "bit": 3,
                "description": "Read receive data buffer 3 or write transmit data buffer 3."
              },
              "R4T4": {
                "bit": 4,
                "description": "Read receive data buffer 4 or write transmit data buffer 4."
              },
              "R5T5": {
                "bit": 5,
                "description": "Read receive data buffer 5 or write transmit data buffer 5."
              },
              "R6T6": {
                "bit": 6,
                "description": "Read receive data buffer 6 or write transmit data buffer 6."
              },
              "R7T7": {
                "bit": 7,
                "description": "Read receive data buffer 7 or write transmit data buffer 7."
              },
              "R8T8": {
                "bit": 8,
                "description": "Read receive data buffer 8 or write transmit data buffer 8."
              },
              "R9T9": {
                "bit": 9,
                "description": "Read receive data buffer 9 or write transmit data buffer 9."
              },
              "IDLINE": {
                "bit": 11,
                "description": "Idle Line"
              },
              "RXEMPT": {
                "bit": 12,
                "description": "Receive Buffer Empty"
              },
              "FRETSC": {
                "bit": 13,
                "description": "Frame Error / Transmit Special Character"
              },
              "PARITYE": {
                "bit": 14,
                "description": "The current received dataword contained in DATA[R9:R0] was received with a parity error."
              },
              "NOISY": {
                "bit": 15,
                "description": "The current received dataword contained in DATA[R9:R0] was received with noise."
              }
            },
            "MATCH": {
              "MA1": {
                "bit": 0,
                "description": "Match Address 1",
                "width": 10
              },
              "MA2": {
                "bit": 16,
                "description": "Match Address 2",
                "width": 10
              }
            },
            "MODIR": {
              "TXCTSE": {
                "bit": 0,
                "description": "Transmitter clear-to-send enable"
              },
              "TXRTSE": {
                "bit": 1,
                "description": "Transmitter request-to-send enable"
              },
              "TXRTSPOL": {
                "bit": 2,
                "description": "Transmitter request-to-send polarity"
              },
              "RXRTSE": {
                "bit": 3,
                "description": "Receiver request-to-send enable"
              },
              "TXCTSC": {
                "bit": 4,
                "description": "Transmit CTS Configuration"
              },
              "TXCTSSRC": {
                "bit": 5,
                "description": "Transmit CTS Source"
              },
              "RTSWATER": {
                "bit": 8,
                "description": "Receive RTS Configuration",
                "width": 8
              },
              "TNP": {
                "bit": 16,
                "description": "Transmitter narrow pulse",
                "width": 2
              },
              "IREN": {
                "bit": 18,
                "description": "Infrared enable"
              }
            },
            "FIFO": {
              "RXFIFOSIZE": {
                "bit": 0,
                "description": "Receive FIFO. Buffer Depth",
                "width": 3
              },
              "RXFE": {
                "bit": 3,
                "description": "Receive FIFO Enable"
              },
              "TXFIFOSIZE": {
                "bit": 4,
                "description": "Transmit FIFO. Buffer Depth",
                "width": 3
              },
              "TXFE": {
                "bit": 7,
                "description": "Transmit FIFO Enable"
              },
              "RXUFE": {
                "bit": 8,
                "description": "Receive FIFO Underflow Interrupt Enable"
              },
              "TXOFE": {
                "bit": 9,
                "description": "Transmit FIFO Overflow Interrupt Enable"
              },
              "RXIDEN": {
                "bit": 10,
                "description": "Receiver Idle Empty Enable",
                "width": 3
              },
              "RXFLUSH": {
                "bit": 14,
                "description": "Receive FIFO/Buffer Flush"
              },
              "TXFLUSH": {
                "bit": 15,
                "description": "Transmit FIFO/Buffer Flush"
              },
              "RXUF": {
                "bit": 16,
                "description": "Receiver Buffer Underflow Flag"
              },
              "TXOF": {
                "bit": 17,
                "description": "Transmitter Buffer Overflow Flag"
              },
              "RXEMPT": {
                "bit": 22,
                "description": "Receive Buffer/FIFO Empty"
              },
              "TXEMPT": {
                "bit": 23,
                "description": "Transmit Buffer/FIFO Empty"
              }
            },
            "WATER": {
              "TXWATER": {
                "bit": 0,
                "description": "Transmit Watermark",
                "width": 8
              },
              "TXCOUNT": {
                "bit": 8,
                "description": "Transmit Counter",
                "width": 8
              },
              "RXWATER": {
                "bit": 16,
                "description": "Receive Watermark",
                "width": 8
              },
              "RXCOUNT": {
                "bit": 24,
                "description": "Receive Counter",
                "width": 8
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC0",
              "base": "0x400CC000",
              "irq": 56
            }
          ],
          "registers": {
            "DAT%sL": {
              "offset": "0x00",
              "size": 8,
              "description": "DAC Data Low Register"
            },
            "DAT%sH": {
              "offset": "0x01",
              "size": 8,
              "description": "DAC Data High Register"
            },
            "SR": {
              "offset": "0x20",
              "size": 8,
              "description": "DAC Status Register"
            },
            "C0": {
              "offset": "0x21",
              "size": 8,
              "description": "DAC Control Register"
            },
            "C1": {
              "offset": "0x22",
              "size": 8,
              "description": "DAC Control Register 1"
            },
            "C2": {
              "offset": "0x23",
              "size": 8,
              "description": "DAC Control Register 2"
            }
          },
          "bits": {
            "DAT%sL": {
              "DATA0": {
                "bit": 0,
                "description": "DATA0",
                "width": 8
              }
            },
            "DAT%sH": {
              "DATA1": {
                "bit": 0,
                "description": "DATA1",
                "width": 4
              }
            },
            "SR": {
              "DACBFRPBF": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Position Flag"
              },
              "DACBFRPTF": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Position Flag"
              },
              "DACBFWMF": {
                "bit": 2,
                "description": "DAC Buffer Watermark Flag"
              }
            },
            "C0": {
              "DACBBIEN": {
                "bit": 0,
                "description": "DAC Buffer Read Pointer Bottom Flag Interrupt Enable"
              },
              "DACBTIEN": {
                "bit": 1,
                "description": "DAC Buffer Read Pointer Top Flag Interrupt Enable"
              },
              "DACBWIEN": {
                "bit": 2,
                "description": "DAC Buffer Watermark Interrupt Enable"
              },
              "LPEN": {
                "bit": 3,
                "description": "DAC Low Power Control"
              },
              "DACSWTRG": {
                "bit": 4,
                "description": "DAC Software Trigger"
              },
              "DACTRGSEL": {
                "bit": 5,
                "description": "DAC Trigger Select"
              },
              "DACRFS": {
                "bit": 6,
                "description": "DAC Reference Select"
              },
              "DACEN": {
                "bit": 7,
                "description": "DAC Enable"
              }
            },
            "C1": {
              "DACBFEN": {
                "bit": 0,
                "description": "DAC Buffer Enable"
              },
              "DACBFMD": {
                "bit": 1,
                "description": "DAC Buffer Work Mode Select",
                "width": 2
              },
              "DACBFWM": {
                "bit": 3,
                "description": "DAC Buffer Watermark Select",
                "width": 2
              },
              "DMAEN": {
                "bit": 7,
                "description": "DMA Enable Select"
              }
            },
            "C2": {
              "DACBFUP": {
                "bit": 0,
                "description": "DAC Buffer Upper Limit",
                "width": 4
              },
              "DACBFRP": {
                "bit": 4,
                "description": "DAC Buffer Read Pointer",
                "width": 4
              }
            }
          }
        },
        "LTC0": {
          "instances": [
            {
              "name": "LTC0",
              "base": "0x400D1000",
              "irq": 104
            }
          ],
          "registers": {
            "LTC0_MD": {
              "offset": "0x00",
              "size": 32,
              "description": "LTC Mode Register (non-PKHA/non-RNG use)"
            },
            "LTC0_MDPK": {
              "offset": "0x00",
              "size": 32,
              "description": "LTC Mode Register (PublicKey)"
            },
            "LTC0_KS": {
              "offset": "0x08",
              "size": 32,
              "description": "LTC Key Size Register"
            },
            "LTC0_DS": {
              "offset": "0x10",
              "size": 32,
              "description": "LTC Data Size Register"
            },
            "LTC0_ICVS": {
              "offset": "0x18",
              "size": 32,
              "description": "LTC ICV Size Register"
            },
            "LTC0_COM": {
              "offset": "0x30",
              "size": 32,
              "description": "LTC Command Register"
            },
            "LTC0_CTL": {
              "offset": "0x34",
              "size": 32,
              "description": "LTC Control Register"
            },
            "LTC0_CW": {
              "offset": "0x40",
              "size": 32,
              "description": "LTC Clear Written Register"
            },
            "LTC0_STA": {
              "offset": "0x48",
              "size": 32,
              "description": "LTC Status Register"
            },
            "LTC0_ESTA": {
              "offset": "0x4C",
              "size": 32,
              "description": "LTC Error Status Register"
            },
            "LTC0_AADSZ": {
              "offset": "0x58",
              "size": 32,
              "description": "LTC AAD Size Register"
            },
            "LTC0_IVSZ": {
              "offset": "0x60",
              "size": 32,
              "description": "LTC IV Size Register"
            },
            "LTC0_DPAMS": {
              "offset": "0x68",
              "size": 32,
              "description": "LTC DPA Mask Seed Register"
            },
            "LTC0_PKASZ": {
              "offset": "0x80",
              "size": 32,
              "description": "LTC PKHA A Size Register"
            },
            "LTC0_PKBSZ": {
              "offset": "0x88",
              "size": 32,
              "description": "LTC PKHA B Size Register"
            },
            "LTC0_PKNSZ": {
              "offset": "0x90",
              "size": 32,
              "description": "LTC PKHA N Size Register"
            },
            "LTC0_PKESZ": {
              "offset": "0x98",
              "size": 32,
              "description": "LTC PKHA E Size Register"
            },
            "LTC0_CTX_0": {
              "offset": "0x100",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_1": {
              "offset": "0x104",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_2": {
              "offset": "0x108",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_3": {
              "offset": "0x10C",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_4": {
              "offset": "0x110",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_5": {
              "offset": "0x114",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_6": {
              "offset": "0x118",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_7": {
              "offset": "0x11C",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_8": {
              "offset": "0x120",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_9": {
              "offset": "0x124",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_10": {
              "offset": "0x128",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_11": {
              "offset": "0x12C",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_12": {
              "offset": "0x130",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_13": {
              "offset": "0x134",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_14": {
              "offset": "0x138",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_CTX_15": {
              "offset": "0x13C",
              "size": 32,
              "description": "LTC Context Register"
            },
            "LTC0_KEY_0": {
              "offset": "0x200",
              "size": 32,
              "description": "LTC Key Registers"
            },
            "LTC0_KEY_1": {
              "offset": "0x204",
              "size": 32,
              "description": "LTC Key Registers"
            },
            "LTC0_KEY_2": {
              "offset": "0x208",
              "size": 32,
              "description": "LTC Key Registers"
            },
            "LTC0_KEY_3": {
              "offset": "0x20C",
              "size": 32,
              "description": "LTC Key Registers"
            },
            "LTC0_KEY_4": {
              "offset": "0x210",
              "size": 32,
              "description": "LTC Key Registers"
            },
            "LTC0_KEY_5": {
              "offset": "0x214",
              "size": 32,
              "description": "LTC Key Registers"
            },
            "LTC0_KEY_6": {
              "offset": "0x218",
              "size": 32,
              "description": "LTC Key Registers"
            },
            "LTC0_KEY_7": {
              "offset": "0x21C",
              "size": 32,
              "description": "LTC Key Registers"
            },
            "LTC0_RNG4_DRNG_STATUS": {
              "offset": "0x300",
              "size": 32,
              "description": "LTC RNG4 DRNG Status"
            },
            "LTC0_RNG4_DRNG_INTERVAL_0": {
              "offset": "0x310",
              "size": 32,
              "description": "LTC RNG4 DRNG Interval 0 Register"
            },
            "LTC0_RNG4_DRNG_INTERVAL_1": {
              "offset": "0x314",
              "size": 32,
              "description": "LTC RNG4 DRNG Interval 1 Register"
            },
            "LTC0_RNG4_DRNG_HASH_CONTROL": {
              "offset": "0x340",
              "size": 32,
              "description": "LTC RNG4 DRNG Hash Control Register"
            },
            "LTC0_RNG4_DRNG_HASH_DIGEST": {
              "offset": "0x344",
              "size": 32,
              "description": "LTC RNG4 DRNG Hash Digest Register"
            },
            "LTC0_RNG4_DRNG_DEBUG_BUFFER": {
              "offset": "0x348",
              "size": 32,
              "description": "LTC RNG4 DRNG Debug Buffer"
            },
            "LTC0_VID1": {
              "offset": "0x4F0",
              "size": 32,
              "description": "LTC Version ID Register"
            },
            "LTC0_CHAVID": {
              "offset": "0x4F8",
              "size": 32,
              "description": "LTC CHA Version ID Register"
            },
            "LTC0_FIFOSTA": {
              "offset": "0x7C0",
              "size": 32,
              "description": "LTC FIFO Status Register"
            },
            "LTC0_IFIFO": {
              "offset": "0x7E0",
              "size": 32,
              "description": "LTC Input Data FIFO"
            },
            "LTC0_OFIFO": {
              "offset": "0x7F0",
              "size": 32,
              "description": "LTC Output Data FIFO"
            },
            "LTC0_PKA0_0": {
              "offset": "0x800",
              "size": 32,
              "description": "LTC PKHA A0 0 Register"
            },
            "LTC0_PKA_0": {
              "offset": "0x800",
              "size": 32,
              "description": "LTC PKHA A 0 Register"
            },
            "LTC0_PKA0_1": {
              "offset": "0x804",
              "size": 32,
              "description": "LTC PKHA A0 1 Register"
            },
            "LTC0_PKA_1": {
              "offset": "0x804",
              "size": 32,
              "description": "LTC PKHA A 1 Register"
            },
            "LTC0_PKA0_2": {
              "offset": "0x808",
              "size": 32,
              "description": "LTC PKHA A0 2 Register"
            },
            "LTC0_PKA_2": {
              "offset": "0x808",
              "size": 32,
              "description": "LTC PKHA A 2 Register"
            },
            "LTC0_PKA0_3": {
              "offset": "0x80C",
              "size": 32,
              "description": "LTC PKHA A0 3 Register"
            },
            "LTC0_PKA_3": {
              "offset": "0x80C",
              "size": 32,
              "description": "LTC PKHA A 3 Register"
            },
            "LTC0_PKA0_4": {
              "offset": "0x810",
              "size": 32,
              "description": "LTC PKHA A0 4 Register"
            },
            "LTC0_PKA_4": {
              "offset": "0x810",
              "size": 32,
              "description": "LTC PKHA A 4 Register"
            },
            "LTC0_PKA0_5": {
              "offset": "0x814",
              "size": 32,
              "description": "LTC PKHA A0 5 Register"
            },
            "LTC0_PKA_5": {
              "offset": "0x814",
              "size": 32,
              "description": "LTC PKHA A 5 Register"
            },
            "LTC0_PKA0_6": {
              "offset": "0x818",
              "size": 32,
              "description": "LTC PKHA A0 6 Register"
            },
            "LTC0_PKA_6": {
              "offset": "0x818",
              "size": 32,
              "description": "LTC PKHA A 6 Register"
            },
            "LTC0_PKA0_7": {
              "offset": "0x81C",
              "size": 32,
              "description": "LTC PKHA A0 7 Register"
            },
            "LTC0_PKA_7": {
              "offset": "0x81C",
              "size": 32,
              "description": "LTC PKHA A 7 Register"
            },
            "LTC0_PKA0_8": {
              "offset": "0x820",
              "size": 32,
              "description": "LTC PKHA A0 8 Register"
            },
            "LTC0_PKA_8": {
              "offset": "0x820",
              "size": 32,
              "description": "LTC PKHA A 8 Register"
            },
            "LTC0_PKA0_9": {
              "offset": "0x824",
              "size": 32,
              "description": "LTC PKHA A0 9 Register"
            },
            "LTC0_PKA_9": {
              "offset": "0x824",
              "size": 32,
              "description": "LTC PKHA A 9 Register"
            },
            "LTC0_PKA0_10": {
              "offset": "0x828",
              "size": 32,
              "description": "LTC PKHA A0 10 Register"
            },
            "LTC0_PKA_10": {
              "offset": "0x828",
              "size": 32,
              "description": "LTC PKHA A 10 Register"
            },
            "LTC0_PKA0_11": {
              "offset": "0x82C",
              "size": 32,
              "description": "LTC PKHA A0 11 Register"
            },
            "LTC0_PKA_11": {
              "offset": "0x82C",
              "size": 32,
              "description": "LTC PKHA A 11 Register"
            },
            "LTC0_PKA0_12": {
              "offset": "0x830",
              "size": 32,
              "description": "LTC PKHA A0 12 Register"
            },
            "LTC0_PKA_12": {
              "offset": "0x830",
              "size": 32,
              "description": "LTC PKHA A 12 Register"
            },
            "LTC0_PKA0_13": {
              "offset": "0x834",
              "size": 32,
              "description": "LTC PKHA A0 13 Register"
            },
            "LTC0_PKA_13": {
              "offset": "0x834",
              "size": 32,
              "description": "LTC PKHA A 13 Register"
            },
            "LTC0_PKA0_14": {
              "offset": "0x838",
              "size": 32,
              "description": "LTC PKHA A0 14 Register"
            },
            "LTC0_PKA_14": {
              "offset": "0x838",
              "size": 32,
              "description": "LTC PKHA A 14 Register"
            },
            "LTC0_PKA0_15": {
              "offset": "0x83C",
              "size": 32,
              "description": "LTC PKHA A0 15 Register"
            },
            "LTC0_PKA_15": {
              "offset": "0x83C",
              "size": 32,
              "description": "LTC PKHA A 15 Register"
            },
            "LTC0_PKA1_0": {
              "offset": "0x840",
              "size": 32,
              "description": "LTC PKHA A1 0 Register"
            },
            "LTC0_PKA_16": {
              "offset": "0x840",
              "size": 32,
              "description": "LTC PKHA A 16 Register"
            },
            "LTC0_PKA1_1": {
              "offset": "0x844",
              "size": 32,
              "description": "LTC PKHA A1 1 Register"
            },
            "LTC0_PKA_17": {
              "offset": "0x844",
              "size": 32,
              "description": "LTC PKHA A 17 Register"
            },
            "LTC0_PKA1_2": {
              "offset": "0x848",
              "size": 32,
              "description": "LTC PKHA A1 2 Register"
            },
            "LTC0_PKA_18": {
              "offset": "0x848",
              "size": 32,
              "description": "LTC PKHA A 18 Register"
            },
            "LTC0_PKA1_3": {
              "offset": "0x84C",
              "size": 32,
              "description": "LTC PKHA A1 3 Register"
            },
            "LTC0_PKA_19": {
              "offset": "0x84C",
              "size": 32,
              "description": "LTC PKHA A 19 Register"
            },
            "LTC0_PKA1_4": {
              "offset": "0x850",
              "size": 32,
              "description": "LTC PKHA A1 4 Register"
            },
            "LTC0_PKA_20": {
              "offset": "0x850",
              "size": 32,
              "description": "LTC PKHA A 20 Register"
            },
            "LTC0_PKA1_5": {
              "offset": "0x854",
              "size": 32,
              "description": "LTC PKHA A1 5 Register"
            },
            "LTC0_PKA_21": {
              "offset": "0x854",
              "size": 32,
              "description": "LTC PKHA A 21 Register"
            },
            "LTC0_PKA1_6": {
              "offset": "0x858",
              "size": 32,
              "description": "LTC PKHA A1 6 Register"
            },
            "LTC0_PKA_22": {
              "offset": "0x858",
              "size": 32,
              "description": "LTC PKHA A 22 Register"
            },
            "LTC0_PKA1_7": {
              "offset": "0x85C",
              "size": 32,
              "description": "LTC PKHA A1 7 Register"
            },
            "LTC0_PKA_23": {
              "offset": "0x85C",
              "size": 32,
              "description": "LTC PKHA A 23 Register"
            },
            "LTC0_PKA1_8": {
              "offset": "0x860",
              "size": 32,
              "description": "LTC PKHA A1 8 Register"
            },
            "LTC0_PKA_24": {
              "offset": "0x860",
              "size": 32,
              "description": "LTC PKHA A 24 Register"
            },
            "LTC0_PKA1_9": {
              "offset": "0x864",
              "size": 32,
              "description": "LTC PKHA A1 9 Register"
            },
            "LTC0_PKA_25": {
              "offset": "0x864",
              "size": 32,
              "description": "LTC PKHA A 25 Register"
            },
            "LTC0_PKA1_10": {
              "offset": "0x868",
              "size": 32,
              "description": "LTC PKHA A1 10 Register"
            },
            "LTC0_PKA_26": {
              "offset": "0x868",
              "size": 32,
              "description": "LTC PKHA A 26 Register"
            },
            "LTC0_PKA1_11": {
              "offset": "0x86C",
              "size": 32,
              "description": "LTC PKHA A1 11 Register"
            },
            "LTC0_PKA_27": {
              "offset": "0x86C",
              "size": 32,
              "description": "LTC PKHA A 27 Register"
            },
            "LTC0_PKA1_12": {
              "offset": "0x870",
              "size": 32,
              "description": "LTC PKHA A1 12 Register"
            },
            "LTC0_PKA_28": {
              "offset": "0x870",
              "size": 32,
              "description": "LTC PKHA A 28 Register"
            },
            "LTC0_PKA1_13": {
              "offset": "0x874",
              "size": 32,
              "description": "LTC PKHA A1 13 Register"
            },
            "LTC0_PKA_29": {
              "offset": "0x874",
              "size": 32,
              "description": "LTC PKHA A 29 Register"
            },
            "LTC0_PKA1_14": {
              "offset": "0x878",
              "size": 32,
              "description": "LTC PKHA A1 14 Register"
            },
            "LTC0_PKA_30": {
              "offset": "0x878",
              "size": 32,
              "description": "LTC PKHA A 30 Register"
            },
            "LTC0_PKA1_15": {
              "offset": "0x87C",
              "size": 32,
              "description": "LTC PKHA A1 15 Register"
            },
            "LTC0_PKA_31": {
              "offset": "0x87C",
              "size": 32,
              "description": "LTC PKHA A 31 Register"
            },
            "LTC0_PKA2_0": {
              "offset": "0x880",
              "size": 32,
              "description": "LTC PKHA A2 0 Register"
            },
            "LTC0_PKA_32": {
              "offset": "0x880",
              "size": 32,
              "description": "LTC PKHA A 32 Register"
            },
            "LTC0_PKA2_1": {
              "offset": "0x884",
              "size": 32,
              "description": "LTC PKHA A2 1 Register"
            },
            "LTC0_PKA_33": {
              "offset": "0x884",
              "size": 32,
              "description": "LTC PKHA A 33 Register"
            },
            "LTC0_PKA2_2": {
              "offset": "0x888",
              "size": 32,
              "description": "LTC PKHA A2 2 Register"
            },
            "LTC0_PKA_34": {
              "offset": "0x888",
              "size": 32,
              "description": "LTC PKHA A 34 Register"
            },
            "LTC0_PKA2_3": {
              "offset": "0x88C",
              "size": 32,
              "description": "LTC PKHA A2 3 Register"
            },
            "LTC0_PKA_35": {
              "offset": "0x88C",
              "size": 32,
              "description": "LTC PKHA A 35 Register"
            },
            "LTC0_PKA2_4": {
              "offset": "0x890",
              "size": 32,
              "description": "LTC PKHA A2 4 Register"
            },
            "LTC0_PKA_36": {
              "offset": "0x890",
              "size": 32,
              "description": "LTC PKHA A 36 Register"
            },
            "LTC0_PKA2_5": {
              "offset": "0x894",
              "size": 32,
              "description": "LTC PKHA A2 5 Register"
            },
            "LTC0_PKA_37": {
              "offset": "0x894",
              "size": 32,
              "description": "LTC PKHA A 37 Register"
            },
            "LTC0_PKA2_6": {
              "offset": "0x898",
              "size": 32,
              "description": "LTC PKHA A2 6 Register"
            },
            "LTC0_PKA_38": {
              "offset": "0x898",
              "size": 32,
              "description": "LTC PKHA A 38 Register"
            },
            "LTC0_PKA2_7": {
              "offset": "0x89C",
              "size": 32,
              "description": "LTC PKHA A2 7 Register"
            },
            "LTC0_PKA_39": {
              "offset": "0x89C",
              "size": 32,
              "description": "LTC PKHA A 39 Register"
            },
            "LTC0_PKA2_8": {
              "offset": "0x8A0",
              "size": 32,
              "description": "LTC PKHA A2 8 Register"
            },
            "LTC0_PKA_40": {
              "offset": "0x8A0",
              "size": 32,
              "description": "LTC PKHA A 40 Register"
            },
            "LTC0_PKA2_9": {
              "offset": "0x8A4",
              "size": 32,
              "description": "LTC PKHA A2 9 Register"
            },
            "LTC0_PKA_41": {
              "offset": "0x8A4",
              "size": 32,
              "description": "LTC PKHA A 41 Register"
            },
            "LTC0_PKA2_10": {
              "offset": "0x8A8",
              "size": 32,
              "description": "LTC PKHA A2 10 Register"
            },
            "LTC0_PKA_42": {
              "offset": "0x8A8",
              "size": 32,
              "description": "LTC PKHA A 42 Register"
            },
            "LTC0_PKA2_11": {
              "offset": "0x8AC",
              "size": 32,
              "description": "LTC PKHA A2 11 Register"
            },
            "LTC0_PKA_43": {
              "offset": "0x8AC",
              "size": 32,
              "description": "LTC PKHA A 43 Register"
            },
            "LTC0_PKA2_12": {
              "offset": "0x8B0",
              "size": 32,
              "description": "LTC PKHA A2 12 Register"
            },
            "LTC0_PKA_44": {
              "offset": "0x8B0",
              "size": 32,
              "description": "LTC PKHA A 44 Register"
            },
            "LTC0_PKA2_13": {
              "offset": "0x8B4",
              "size": 32,
              "description": "LTC PKHA A2 13 Register"
            },
            "LTC0_PKA_45": {
              "offset": "0x8B4",
              "size": 32,
              "description": "LTC PKHA A 45 Register"
            },
            "LTC0_PKA2_14": {
              "offset": "0x8B8",
              "size": 32,
              "description": "LTC PKHA A2 14 Register"
            },
            "LTC0_PKA_46": {
              "offset": "0x8B8",
              "size": 32,
              "description": "LTC PKHA A 46 Register"
            },
            "LTC0_PKA2_15": {
              "offset": "0x8BC",
              "size": 32,
              "description": "LTC PKHA A2 15 Register"
            },
            "LTC0_PKA_47": {
              "offset": "0x8BC",
              "size": 32,
              "description": "LTC PKHA A 47 Register"
            },
            "LTC0_PKA3_0": {
              "offset": "0x8C0",
              "size": 32,
              "description": "LTC PKHA A3 0 Register"
            },
            "LTC0_PKA_48": {
              "offset": "0x8C0",
              "size": 32,
              "description": "LTC PKHA A 48 Register"
            },
            "LTC0_PKA3_1": {
              "offset": "0x8C4",
              "size": 32,
              "description": "LTC PKHA A3 1 Register"
            },
            "LTC0_PKA_49": {
              "offset": "0x8C4",
              "size": 32,
              "description": "LTC PKHA A 49 Register"
            },
            "LTC0_PKA3_2": {
              "offset": "0x8C8",
              "size": 32,
              "description": "LTC PKHA A3 2 Register"
            },
            "LTC0_PKA_50": {
              "offset": "0x8C8",
              "size": 32,
              "description": "LTC PKHA A 50 Register"
            },
            "LTC0_PKA3_3": {
              "offset": "0x8CC",
              "size": 32,
              "description": "LTC PKHA A3 3 Register"
            },
            "LTC0_PKA_51": {
              "offset": "0x8CC",
              "size": 32,
              "description": "LTC PKHA A 51 Register"
            },
            "LTC0_PKA3_4": {
              "offset": "0x8D0",
              "size": 32,
              "description": "LTC PKHA A3 4 Register"
            },
            "LTC0_PKA_52": {
              "offset": "0x8D0",
              "size": 32,
              "description": "LTC PKHA A 52 Register"
            },
            "LTC0_PKA3_5": {
              "offset": "0x8D4",
              "size": 32,
              "description": "LTC PKHA A3 5 Register"
            },
            "LTC0_PKA_53": {
              "offset": "0x8D4",
              "size": 32,
              "description": "LTC PKHA A 53 Register"
            },
            "LTC0_PKA3_6": {
              "offset": "0x8D8",
              "size": 32,
              "description": "LTC PKHA A3 6 Register"
            },
            "LTC0_PKA_54": {
              "offset": "0x8D8",
              "size": 32,
              "description": "LTC PKHA A 54 Register"
            },
            "LTC0_PKA3_7": {
              "offset": "0x8DC",
              "size": 32,
              "description": "LTC PKHA A3 7 Register"
            },
            "LTC0_PKA_55": {
              "offset": "0x8DC",
              "size": 32,
              "description": "LTC PKHA A 55 Register"
            },
            "LTC0_PKA3_8": {
              "offset": "0x8E0",
              "size": 32,
              "description": "LTC PKHA A3 8 Register"
            },
            "LTC0_PKA_56": {
              "offset": "0x8E0",
              "size": 32,
              "description": "LTC PKHA A 56 Register"
            },
            "LTC0_PKA3_9": {
              "offset": "0x8E4",
              "size": 32,
              "description": "LTC PKHA A3 9 Register"
            },
            "LTC0_PKA_57": {
              "offset": "0x8E4",
              "size": 32,
              "description": "LTC PKHA A 57 Register"
            },
            "LTC0_PKA3_10": {
              "offset": "0x8E8",
              "size": 32,
              "description": "LTC PKHA A3 10 Register"
            },
            "LTC0_PKA_58": {
              "offset": "0x8E8",
              "size": 32,
              "description": "LTC PKHA A 58 Register"
            },
            "LTC0_PKA3_11": {
              "offset": "0x8EC",
              "size": 32,
              "description": "LTC PKHA A3 11 Register"
            },
            "LTC0_PKA_59": {
              "offset": "0x8EC",
              "size": 32,
              "description": "LTC PKHA A 59 Register"
            },
            "LTC0_PKA3_12": {
              "offset": "0x8F0",
              "size": 32,
              "description": "LTC PKHA A3 12 Register"
            },
            "LTC0_PKA_60": {
              "offset": "0x8F0",
              "size": 32,
              "description": "LTC PKHA A 60 Register"
            },
            "LTC0_PKA3_13": {
              "offset": "0x8F4",
              "size": 32,
              "description": "LTC PKHA A3 13 Register"
            },
            "LTC0_PKA_61": {
              "offset": "0x8F4",
              "size": 32,
              "description": "LTC PKHA A 61 Register"
            },
            "LTC0_PKA3_14": {
              "offset": "0x8F8",
              "size": 32,
              "description": "LTC PKHA A3 14 Register"
            },
            "LTC0_PKA_62": {
              "offset": "0x8F8",
              "size": 32,
              "description": "LTC PKHA A 62 Register"
            },
            "LTC0_PKA3_15": {
              "offset": "0x8FC",
              "size": 32,
              "description": "LTC PKHA A3 15 Register"
            },
            "LTC0_PKA_63": {
              "offset": "0x8FC",
              "size": 32,
              "description": "LTC PKHA A 63 Register"
            },
            "LTC0_PKB0_0": {
              "offset": "0xA00",
              "size": 32,
              "description": "LTC PKHA B0 0 Register"
            },
            "LTC0_PKB_0": {
              "offset": "0xA00",
              "size": 32,
              "description": "LTC PKHA B 0 Register"
            },
            "LTC0_PKB0_1": {
              "offset": "0xA04",
              "size": 32,
              "description": "LTC PKHA B0 1 Register"
            },
            "LTC0_PKB_1": {
              "offset": "0xA04",
              "size": 32,
              "description": "LTC PKHA B 1 Register"
            },
            "LTC0_PKB0_2": {
              "offset": "0xA08",
              "size": 32,
              "description": "LTC PKHA B0 2 Register"
            },
            "LTC0_PKB_2": {
              "offset": "0xA08",
              "size": 32,
              "description": "LTC PKHA B 2 Register"
            },
            "LTC0_PKB0_3": {
              "offset": "0xA0C",
              "size": 32,
              "description": "LTC PKHA B0 3 Register"
            },
            "LTC0_PKB_3": {
              "offset": "0xA0C",
              "size": 32,
              "description": "LTC PKHA B 3 Register"
            },
            "LTC0_PKB0_4": {
              "offset": "0xA10",
              "size": 32,
              "description": "LTC PKHA B0 4 Register"
            },
            "LTC0_PKB_4": {
              "offset": "0xA10",
              "size": 32,
              "description": "LTC PKHA B 4 Register"
            },
            "LTC0_PKB0_5": {
              "offset": "0xA14",
              "size": 32,
              "description": "LTC PKHA B0 5 Register"
            },
            "LTC0_PKB_5": {
              "offset": "0xA14",
              "size": 32,
              "description": "LTC PKHA B 5 Register"
            },
            "LTC0_PKB0_6": {
              "offset": "0xA18",
              "size": 32,
              "description": "LTC PKHA B0 6 Register"
            },
            "LTC0_PKB_6": {
              "offset": "0xA18",
              "size": 32,
              "description": "LTC PKHA B 6 Register"
            },
            "LTC0_PKB0_7": {
              "offset": "0xA1C",
              "size": 32,
              "description": "LTC PKHA B0 7 Register"
            },
            "LTC0_PKB_7": {
              "offset": "0xA1C",
              "size": 32,
              "description": "LTC PKHA B 7 Register"
            },
            "LTC0_PKB0_8": {
              "offset": "0xA20",
              "size": 32,
              "description": "LTC PKHA B0 8 Register"
            },
            "LTC0_PKB_8": {
              "offset": "0xA20",
              "size": 32,
              "description": "LTC PKHA B 8 Register"
            },
            "LTC0_PKB0_9": {
              "offset": "0xA24",
              "size": 32,
              "description": "LTC PKHA B0 9 Register"
            },
            "LTC0_PKB_9": {
              "offset": "0xA24",
              "size": 32,
              "description": "LTC PKHA B 9 Register"
            },
            "LTC0_PKB0_10": {
              "offset": "0xA28",
              "size": 32,
              "description": "LTC PKHA B0 10 Register"
            },
            "LTC0_PKB_10": {
              "offset": "0xA28",
              "size": 32,
              "description": "LTC PKHA B 10 Register"
            },
            "LTC0_PKB0_11": {
              "offset": "0xA2C",
              "size": 32,
              "description": "LTC PKHA B0 11 Register"
            },
            "LTC0_PKB_11": {
              "offset": "0xA2C",
              "size": 32,
              "description": "LTC PKHA B 11 Register"
            },
            "LTC0_PKB0_12": {
              "offset": "0xA30",
              "size": 32,
              "description": "LTC PKHA B0 12 Register"
            },
            "LTC0_PKB_12": {
              "offset": "0xA30",
              "size": 32,
              "description": "LTC PKHA B 12 Register"
            },
            "LTC0_PKB0_13": {
              "offset": "0xA34",
              "size": 32,
              "description": "LTC PKHA B0 13 Register"
            },
            "LTC0_PKB_13": {
              "offset": "0xA34",
              "size": 32,
              "description": "LTC PKHA B 13 Register"
            },
            "LTC0_PKB0_14": {
              "offset": "0xA38",
              "size": 32,
              "description": "LTC PKHA B0 14 Register"
            },
            "LTC0_PKB_14": {
              "offset": "0xA38",
              "size": 32,
              "description": "LTC PKHA B 14 Register"
            },
            "LTC0_PKB0_15": {
              "offset": "0xA3C",
              "size": 32,
              "description": "LTC PKHA B0 15 Register"
            },
            "LTC0_PKB_15": {
              "offset": "0xA3C",
              "size": 32,
              "description": "LTC PKHA B 15 Register"
            },
            "LTC0_PKB1_0": {
              "offset": "0xA40",
              "size": 32,
              "description": "LTC PKHA B1 0 Register"
            },
            "LTC0_PKB_16": {
              "offset": "0xA40",
              "size": 32,
              "description": "LTC PKHA B 16 Register"
            },
            "LTC0_PKB1_1": {
              "offset": "0xA44",
              "size": 32,
              "description": "LTC PKHA B1 1 Register"
            },
            "LTC0_PKB_17": {
              "offset": "0xA44",
              "size": 32,
              "description": "LTC PKHA B 17 Register"
            },
            "LTC0_PKB1_2": {
              "offset": "0xA48",
              "size": 32,
              "description": "LTC PKHA B1 2 Register"
            },
            "LTC0_PKB_18": {
              "offset": "0xA48",
              "size": 32,
              "description": "LTC PKHA B 18 Register"
            },
            "LTC0_PKB1_3": {
              "offset": "0xA4C",
              "size": 32,
              "description": "LTC PKHA B1 3 Register"
            },
            "LTC0_PKB_19": {
              "offset": "0xA4C",
              "size": 32,
              "description": "LTC PKHA B 19 Register"
            },
            "LTC0_PKB1_4": {
              "offset": "0xA50",
              "size": 32,
              "description": "LTC PKHA B1 4 Register"
            },
            "LTC0_PKB_20": {
              "offset": "0xA50",
              "size": 32,
              "description": "LTC PKHA B 20 Register"
            },
            "LTC0_PKB1_5": {
              "offset": "0xA54",
              "size": 32,
              "description": "LTC PKHA B1 5 Register"
            },
            "LTC0_PKB_21": {
              "offset": "0xA54",
              "size": 32,
              "description": "LTC PKHA B 21 Register"
            },
            "LTC0_PKB1_6": {
              "offset": "0xA58",
              "size": 32,
              "description": "LTC PKHA B1 6 Register"
            },
            "LTC0_PKB_22": {
              "offset": "0xA58",
              "size": 32,
              "description": "LTC PKHA B 22 Register"
            },
            "LTC0_PKB1_7": {
              "offset": "0xA5C",
              "size": 32,
              "description": "LTC PKHA B1 7 Register"
            },
            "LTC0_PKB_23": {
              "offset": "0xA5C",
              "size": 32,
              "description": "LTC PKHA B 23 Register"
            },
            "LTC0_PKB1_8": {
              "offset": "0xA60",
              "size": 32,
              "description": "LTC PKHA B1 8 Register"
            },
            "LTC0_PKB_24": {
              "offset": "0xA60",
              "size": 32,
              "description": "LTC PKHA B 24 Register"
            },
            "LTC0_PKB1_9": {
              "offset": "0xA64",
              "size": 32,
              "description": "LTC PKHA B1 9 Register"
            },
            "LTC0_PKB_25": {
              "offset": "0xA64",
              "size": 32,
              "description": "LTC PKHA B 25 Register"
            },
            "LTC0_PKB1_10": {
              "offset": "0xA68",
              "size": 32,
              "description": "LTC PKHA B1 10 Register"
            },
            "LTC0_PKB_26": {
              "offset": "0xA68",
              "size": 32,
              "description": "LTC PKHA B 26 Register"
            },
            "LTC0_PKB1_11": {
              "offset": "0xA6C",
              "size": 32,
              "description": "LTC PKHA B1 11 Register"
            },
            "LTC0_PKB_27": {
              "offset": "0xA6C",
              "size": 32,
              "description": "LTC PKHA B 27 Register"
            },
            "LTC0_PKB1_12": {
              "offset": "0xA70",
              "size": 32,
              "description": "LTC PKHA B1 12 Register"
            },
            "LTC0_PKB_28": {
              "offset": "0xA70",
              "size": 32,
              "description": "LTC PKHA B 28 Register"
            },
            "LTC0_PKB1_13": {
              "offset": "0xA74",
              "size": 32,
              "description": "LTC PKHA B1 13 Register"
            },
            "LTC0_PKB_29": {
              "offset": "0xA74",
              "size": 32,
              "description": "LTC PKHA B 29 Register"
            },
            "LTC0_PKB1_14": {
              "offset": "0xA78",
              "size": 32,
              "description": "LTC PKHA B1 14 Register"
            },
            "LTC0_PKB_30": {
              "offset": "0xA78",
              "size": 32,
              "description": "LTC PKHA B 30 Register"
            },
            "LTC0_PKB1_15": {
              "offset": "0xA7C",
              "size": 32,
              "description": "LTC PKHA B1 15 Register"
            },
            "LTC0_PKB_31": {
              "offset": "0xA7C",
              "size": 32,
              "description": "LTC PKHA B 31 Register"
            },
            "LTC0_PKB2_0": {
              "offset": "0xA80",
              "size": 32,
              "description": "LTC PKHA B2 0 Register"
            },
            "LTC0_PKB_32": {
              "offset": "0xA80",
              "size": 32,
              "description": "LTC PKHA B 32 Register"
            },
            "LTC0_PKB2_1": {
              "offset": "0xA84",
              "size": 32,
              "description": "LTC PKHA B2 1 Register"
            },
            "LTC0_PKB_33": {
              "offset": "0xA84",
              "size": 32,
              "description": "LTC PKHA B 33 Register"
            },
            "LTC0_PKB2_2": {
              "offset": "0xA88",
              "size": 32,
              "description": "LTC PKHA B2 2 Register"
            },
            "LTC0_PKB_34": {
              "offset": "0xA88",
              "size": 32,
              "description": "LTC PKHA B 34 Register"
            },
            "LTC0_PKB2_3": {
              "offset": "0xA8C",
              "size": 32,
              "description": "LTC PKHA B2 3 Register"
            },
            "LTC0_PKB_35": {
              "offset": "0xA8C",
              "size": 32,
              "description": "LTC PKHA B 35 Register"
            },
            "LTC0_PKB2_4": {
              "offset": "0xA90",
              "size": 32,
              "description": "LTC PKHA B2 4 Register"
            },
            "LTC0_PKB_36": {
              "offset": "0xA90",
              "size": 32,
              "description": "LTC PKHA B 36 Register"
            },
            "LTC0_PKB2_5": {
              "offset": "0xA94",
              "size": 32,
              "description": "LTC PKHA B2 5 Register"
            },
            "LTC0_PKB_37": {
              "offset": "0xA94",
              "size": 32,
              "description": "LTC PKHA B 37 Register"
            },
            "LTC0_PKB2_6": {
              "offset": "0xA98",
              "size": 32,
              "description": "LTC PKHA B2 6 Register"
            },
            "LTC0_PKB_38": {
              "offset": "0xA98",
              "size": 32,
              "description": "LTC PKHA B 38 Register"
            },
            "LTC0_PKB2_7": {
              "offset": "0xA9C",
              "size": 32,
              "description": "LTC PKHA B2 7 Register"
            },
            "LTC0_PKB_39": {
              "offset": "0xA9C",
              "size": 32,
              "description": "LTC PKHA B 39 Register"
            },
            "LTC0_PKB2_8": {
              "offset": "0xAA0",
              "size": 32,
              "description": "LTC PKHA B2 8 Register"
            },
            "LTC0_PKB_40": {
              "offset": "0xAA0",
              "size": 32,
              "description": "LTC PKHA B 40 Register"
            },
            "LTC0_PKB2_9": {
              "offset": "0xAA4",
              "size": 32,
              "description": "LTC PKHA B2 9 Register"
            },
            "LTC0_PKB_41": {
              "offset": "0xAA4",
              "size": 32,
              "description": "LTC PKHA B 41 Register"
            },
            "LTC0_PKB2_10": {
              "offset": "0xAA8",
              "size": 32,
              "description": "LTC PKHA B2 10 Register"
            },
            "LTC0_PKB_42": {
              "offset": "0xAA8",
              "size": 32,
              "description": "LTC PKHA B 42 Register"
            },
            "LTC0_PKB2_11": {
              "offset": "0xAAC",
              "size": 32,
              "description": "LTC PKHA B2 11 Register"
            },
            "LTC0_PKB_43": {
              "offset": "0xAAC",
              "size": 32,
              "description": "LTC PKHA B 43 Register"
            },
            "LTC0_PKB2_12": {
              "offset": "0xAB0",
              "size": 32,
              "description": "LTC PKHA B2 12 Register"
            },
            "LTC0_PKB_44": {
              "offset": "0xAB0",
              "size": 32,
              "description": "LTC PKHA B 44 Register"
            },
            "LTC0_PKB2_13": {
              "offset": "0xAB4",
              "size": 32,
              "description": "LTC PKHA B2 13 Register"
            },
            "LTC0_PKB_45": {
              "offset": "0xAB4",
              "size": 32,
              "description": "LTC PKHA B 45 Register"
            },
            "LTC0_PKB2_14": {
              "offset": "0xAB8",
              "size": 32,
              "description": "LTC PKHA B2 14 Register"
            },
            "LTC0_PKB_46": {
              "offset": "0xAB8",
              "size": 32,
              "description": "LTC PKHA B 46 Register"
            },
            "LTC0_PKB2_15": {
              "offset": "0xABC",
              "size": 32,
              "description": "LTC PKHA B2 15 Register"
            },
            "LTC0_PKB_47": {
              "offset": "0xABC",
              "size": 32,
              "description": "LTC PKHA B 47 Register"
            },
            "LTC0_PKB3_0": {
              "offset": "0xAC0",
              "size": 32,
              "description": "LTC PKHA B3 0 Register"
            },
            "LTC0_PKB_48": {
              "offset": "0xAC0",
              "size": 32,
              "description": "LTC PKHA B 48 Register"
            },
            "LTC0_PKB3_1": {
              "offset": "0xAC4",
              "size": 32,
              "description": "LTC PKHA B3 1 Register"
            },
            "LTC0_PKB_49": {
              "offset": "0xAC4",
              "size": 32,
              "description": "LTC PKHA B 49 Register"
            },
            "LTC0_PKB3_2": {
              "offset": "0xAC8",
              "size": 32,
              "description": "LTC PKHA B3 2 Register"
            },
            "LTC0_PKB_50": {
              "offset": "0xAC8",
              "size": 32,
              "description": "LTC PKHA B 50 Register"
            },
            "LTC0_PKB3_3": {
              "offset": "0xACC",
              "size": 32,
              "description": "LTC PKHA B3 3 Register"
            },
            "LTC0_PKB_51": {
              "offset": "0xACC",
              "size": 32,
              "description": "LTC PKHA B 51 Register"
            },
            "LTC0_PKB3_4": {
              "offset": "0xAD0",
              "size": 32,
              "description": "LTC PKHA B3 4 Register"
            },
            "LTC0_PKB_52": {
              "offset": "0xAD0",
              "size": 32,
              "description": "LTC PKHA B 52 Register"
            },
            "LTC0_PKB3_5": {
              "offset": "0xAD4",
              "size": 32,
              "description": "LTC PKHA B3 5 Register"
            },
            "LTC0_PKB_53": {
              "offset": "0xAD4",
              "size": 32,
              "description": "LTC PKHA B 53 Register"
            },
            "LTC0_PKB3_6": {
              "offset": "0xAD8",
              "size": 32,
              "description": "LTC PKHA B3 6 Register"
            },
            "LTC0_PKB_54": {
              "offset": "0xAD8",
              "size": 32,
              "description": "LTC PKHA B 54 Register"
            },
            "LTC0_PKB3_7": {
              "offset": "0xADC",
              "size": 32,
              "description": "LTC PKHA B3 7 Register"
            },
            "LTC0_PKB_55": {
              "offset": "0xADC",
              "size": 32,
              "description": "LTC PKHA B 55 Register"
            },
            "LTC0_PKB3_8": {
              "offset": "0xAE0",
              "size": 32,
              "description": "LTC PKHA B3 8 Register"
            },
            "LTC0_PKB_56": {
              "offset": "0xAE0",
              "size": 32,
              "description": "LTC PKHA B 56 Register"
            },
            "LTC0_PKB3_9": {
              "offset": "0xAE4",
              "size": 32,
              "description": "LTC PKHA B3 9 Register"
            },
            "LTC0_PKB_57": {
              "offset": "0xAE4",
              "size": 32,
              "description": "LTC PKHA B 57 Register"
            },
            "LTC0_PKB3_10": {
              "offset": "0xAE8",
              "size": 32,
              "description": "LTC PKHA B3 10 Register"
            },
            "LTC0_PKB_58": {
              "offset": "0xAE8",
              "size": 32,
              "description": "LTC PKHA B 58 Register"
            },
            "LTC0_PKB3_11": {
              "offset": "0xAEC",
              "size": 32,
              "description": "LTC PKHA B3 11 Register"
            },
            "LTC0_PKB_59": {
              "offset": "0xAEC",
              "size": 32,
              "description": "LTC PKHA B 59 Register"
            },
            "LTC0_PKB3_12": {
              "offset": "0xAF0",
              "size": 32,
              "description": "LTC PKHA B3 12 Register"
            },
            "LTC0_PKB_60": {
              "offset": "0xAF0",
              "size": 32,
              "description": "LTC PKHA B 60 Register"
            },
            "LTC0_PKB3_13": {
              "offset": "0xAF4",
              "size": 32,
              "description": "LTC PKHA B3 13 Register"
            },
            "LTC0_PKB_61": {
              "offset": "0xAF4",
              "size": 32,
              "description": "LTC PKHA B 61 Register"
            },
            "LTC0_PKB3_14": {
              "offset": "0xAF8",
              "size": 32,
              "description": "LTC PKHA B3 14 Register"
            },
            "LTC0_PKB_62": {
              "offset": "0xAF8",
              "size": 32,
              "description": "LTC PKHA B 62 Register"
            },
            "LTC0_PKB3_15": {
              "offset": "0xAFC",
              "size": 32,
              "description": "LTC PKHA B3 15 Register"
            },
            "LTC0_PKB_63": {
              "offset": "0xAFC",
              "size": 32,
              "description": "LTC PKHA B 63 Register"
            },
            "LTC0_PKN0_0": {
              "offset": "0xC00",
              "size": 32,
              "description": "LTC PKHA N0 0 Register"
            },
            "LTC0_PKN_0": {
              "offset": "0xC00",
              "size": 32,
              "description": "LTC PKHA N 0 Register"
            },
            "LTC0_PKN0_1": {
              "offset": "0xC04",
              "size": 32,
              "description": "LTC PKHA N0 1 Register"
            },
            "LTC0_PKN_1": {
              "offset": "0xC04",
              "size": 32,
              "description": "LTC PKHA N 1 Register"
            },
            "LTC0_PKN0_2": {
              "offset": "0xC08",
              "size": 32,
              "description": "LTC PKHA N0 2 Register"
            },
            "LTC0_PKN_2": {
              "offset": "0xC08",
              "size": 32,
              "description": "LTC PKHA N 2 Register"
            },
            "LTC0_PKN0_3": {
              "offset": "0xC0C",
              "size": 32,
              "description": "LTC PKHA N0 3 Register"
            },
            "LTC0_PKN_3": {
              "offset": "0xC0C",
              "size": 32,
              "description": "LTC PKHA N 3 Register"
            },
            "LTC0_PKN0_4": {
              "offset": "0xC10",
              "size": 32,
              "description": "LTC PKHA N0 4 Register"
            },
            "LTC0_PKN_4": {
              "offset": "0xC10",
              "size": 32,
              "description": "LTC PKHA N 4 Register"
            },
            "LTC0_PKN0_5": {
              "offset": "0xC14",
              "size": 32,
              "description": "LTC PKHA N0 5 Register"
            },
            "LTC0_PKN_5": {
              "offset": "0xC14",
              "size": 32,
              "description": "LTC PKHA N 5 Register"
            },
            "LTC0_PKN0_6": {
              "offset": "0xC18",
              "size": 32,
              "description": "LTC PKHA N0 6 Register"
            },
            "LTC0_PKN_6": {
              "offset": "0xC18",
              "size": 32,
              "description": "LTC PKHA N 6 Register"
            },
            "LTC0_PKN0_7": {
              "offset": "0xC1C",
              "size": 32,
              "description": "LTC PKHA N0 7 Register"
            },
            "LTC0_PKN_7": {
              "offset": "0xC1C",
              "size": 32,
              "description": "LTC PKHA N 7 Register"
            },
            "LTC0_PKN0_8": {
              "offset": "0xC20",
              "size": 32,
              "description": "LTC PKHA N0 8 Register"
            },
            "LTC0_PKN_8": {
              "offset": "0xC20",
              "size": 32,
              "description": "LTC PKHA N 8 Register"
            },
            "LTC0_PKN0_9": {
              "offset": "0xC24",
              "size": 32,
              "description": "LTC PKHA N0 9 Register"
            },
            "LTC0_PKN_9": {
              "offset": "0xC24",
              "size": 32,
              "description": "LTC PKHA N 9 Register"
            },
            "LTC0_PKN0_10": {
              "offset": "0xC28",
              "size": 32,
              "description": "LTC PKHA N0 10 Register"
            },
            "LTC0_PKN_10": {
              "offset": "0xC28",
              "size": 32,
              "description": "LTC PKHA N 10 Register"
            },
            "LTC0_PKN0_11": {
              "offset": "0xC2C",
              "size": 32,
              "description": "LTC PKHA N0 11 Register"
            },
            "LTC0_PKN_11": {
              "offset": "0xC2C",
              "size": 32,
              "description": "LTC PKHA N 11 Register"
            },
            "LTC0_PKN0_12": {
              "offset": "0xC30",
              "size": 32,
              "description": "LTC PKHA N0 12 Register"
            },
            "LTC0_PKN_12": {
              "offset": "0xC30",
              "size": 32,
              "description": "LTC PKHA N 12 Register"
            },
            "LTC0_PKN0_13": {
              "offset": "0xC34",
              "size": 32,
              "description": "LTC PKHA N0 13 Register"
            },
            "LTC0_PKN_13": {
              "offset": "0xC34",
              "size": 32,
              "description": "LTC PKHA N 13 Register"
            },
            "LTC0_PKN0_14": {
              "offset": "0xC38",
              "size": 32,
              "description": "LTC PKHA N0 14 Register"
            },
            "LTC0_PKN_14": {
              "offset": "0xC38",
              "size": 32,
              "description": "LTC PKHA N 14 Register"
            },
            "LTC0_PKN0_15": {
              "offset": "0xC3C",
              "size": 32,
              "description": "LTC PKHA N0 15 Register"
            },
            "LTC0_PKN_15": {
              "offset": "0xC3C",
              "size": 32,
              "description": "LTC PKHA N 15 Register"
            },
            "LTC0_PKN1_0": {
              "offset": "0xC40",
              "size": 32,
              "description": "LTC PKHA N1 0 Register"
            },
            "LTC0_PKN_16": {
              "offset": "0xC40",
              "size": 32,
              "description": "LTC PKHA N 16 Register"
            },
            "LTC0_PKN1_1": {
              "offset": "0xC44",
              "size": 32,
              "description": "LTC PKHA N1 1 Register"
            },
            "LTC0_PKN_17": {
              "offset": "0xC44",
              "size": 32,
              "description": "LTC PKHA N 17 Register"
            },
            "LTC0_PKN1_2": {
              "offset": "0xC48",
              "size": 32,
              "description": "LTC PKHA N1 2 Register"
            },
            "LTC0_PKN_18": {
              "offset": "0xC48",
              "size": 32,
              "description": "LTC PKHA N 18 Register"
            },
            "LTC0_PKN1_3": {
              "offset": "0xC4C",
              "size": 32,
              "description": "LTC PKHA N1 3 Register"
            },
            "LTC0_PKN_19": {
              "offset": "0xC4C",
              "size": 32,
              "description": "LTC PKHA N 19 Register"
            },
            "LTC0_PKN1_4": {
              "offset": "0xC50",
              "size": 32,
              "description": "LTC PKHA N1 4 Register"
            },
            "LTC0_PKN_20": {
              "offset": "0xC50",
              "size": 32,
              "description": "LTC PKHA N 20 Register"
            },
            "LTC0_PKN1_5": {
              "offset": "0xC54",
              "size": 32,
              "description": "LTC PKHA N1 5 Register"
            },
            "LTC0_PKN_21": {
              "offset": "0xC54",
              "size": 32,
              "description": "LTC PKHA N 21 Register"
            },
            "LTC0_PKN1_6": {
              "offset": "0xC58",
              "size": 32,
              "description": "LTC PKHA N1 6 Register"
            },
            "LTC0_PKN_22": {
              "offset": "0xC58",
              "size": 32,
              "description": "LTC PKHA N 22 Register"
            },
            "LTC0_PKN1_7": {
              "offset": "0xC5C",
              "size": 32,
              "description": "LTC PKHA N1 7 Register"
            },
            "LTC0_PKN_23": {
              "offset": "0xC5C",
              "size": 32,
              "description": "LTC PKHA N 23 Register"
            },
            "LTC0_PKN1_8": {
              "offset": "0xC60",
              "size": 32,
              "description": "LTC PKHA N1 8 Register"
            },
            "LTC0_PKN_24": {
              "offset": "0xC60",
              "size": 32,
              "description": "LTC PKHA N 24 Register"
            },
            "LTC0_PKN1_9": {
              "offset": "0xC64",
              "size": 32,
              "description": "LTC PKHA N1 9 Register"
            },
            "LTC0_PKN_25": {
              "offset": "0xC64",
              "size": 32,
              "description": "LTC PKHA N 25 Register"
            },
            "LTC0_PKN1_10": {
              "offset": "0xC68",
              "size": 32,
              "description": "LTC PKHA N1 10 Register"
            },
            "LTC0_PKN_26": {
              "offset": "0xC68",
              "size": 32,
              "description": "LTC PKHA N 26 Register"
            },
            "LTC0_PKN1_11": {
              "offset": "0xC6C",
              "size": 32,
              "description": "LTC PKHA N1 11 Register"
            },
            "LTC0_PKN_27": {
              "offset": "0xC6C",
              "size": 32,
              "description": "LTC PKHA N 27 Register"
            },
            "LTC0_PKN1_12": {
              "offset": "0xC70",
              "size": 32,
              "description": "LTC PKHA N1 12 Register"
            },
            "LTC0_PKN_28": {
              "offset": "0xC70",
              "size": 32,
              "description": "LTC PKHA N 28 Register"
            },
            "LTC0_PKN1_13": {
              "offset": "0xC74",
              "size": 32,
              "description": "LTC PKHA N1 13 Register"
            },
            "LTC0_PKN_29": {
              "offset": "0xC74",
              "size": 32,
              "description": "LTC PKHA N 29 Register"
            },
            "LTC0_PKN1_14": {
              "offset": "0xC78",
              "size": 32,
              "description": "LTC PKHA N1 14 Register"
            },
            "LTC0_PKN_30": {
              "offset": "0xC78",
              "size": 32,
              "description": "LTC PKHA N 30 Register"
            },
            "LTC0_PKN1_15": {
              "offset": "0xC7C",
              "size": 32,
              "description": "LTC PKHA N1 15 Register"
            },
            "LTC0_PKN_31": {
              "offset": "0xC7C",
              "size": 32,
              "description": "LTC PKHA N 31 Register"
            },
            "LTC0_PKN2_0": {
              "offset": "0xC80",
              "size": 32,
              "description": "LTC PKHA N2 0 Register"
            },
            "LTC0_PKN_32": {
              "offset": "0xC80",
              "size": 32,
              "description": "LTC PKHA N 32 Register"
            },
            "LTC0_PKN2_1": {
              "offset": "0xC84",
              "size": 32,
              "description": "LTC PKHA N2 1 Register"
            },
            "LTC0_PKN_33": {
              "offset": "0xC84",
              "size": 32,
              "description": "LTC PKHA N 33 Register"
            },
            "LTC0_PKN2_2": {
              "offset": "0xC88",
              "size": 32,
              "description": "LTC PKHA N2 2 Register"
            },
            "LTC0_PKN_34": {
              "offset": "0xC88",
              "size": 32,
              "description": "LTC PKHA N 34 Register"
            },
            "LTC0_PKN2_3": {
              "offset": "0xC8C",
              "size": 32,
              "description": "LTC PKHA N2 3 Register"
            },
            "LTC0_PKN_35": {
              "offset": "0xC8C",
              "size": 32,
              "description": "LTC PKHA N 35 Register"
            },
            "LTC0_PKN2_4": {
              "offset": "0xC90",
              "size": 32,
              "description": "LTC PKHA N2 4 Register"
            },
            "LTC0_PKN_36": {
              "offset": "0xC90",
              "size": 32,
              "description": "LTC PKHA N 36 Register"
            },
            "LTC0_PKN2_5": {
              "offset": "0xC94",
              "size": 32,
              "description": "LTC PKHA N2 5 Register"
            },
            "LTC0_PKN_37": {
              "offset": "0xC94",
              "size": 32,
              "description": "LTC PKHA N 37 Register"
            },
            "LTC0_PKN2_6": {
              "offset": "0xC98",
              "size": 32,
              "description": "LTC PKHA N2 6 Register"
            },
            "LTC0_PKN_38": {
              "offset": "0xC98",
              "size": 32,
              "description": "LTC PKHA N 38 Register"
            },
            "LTC0_PKN2_7": {
              "offset": "0xC9C",
              "size": 32,
              "description": "LTC PKHA N2 7 Register"
            },
            "LTC0_PKN_39": {
              "offset": "0xC9C",
              "size": 32,
              "description": "LTC PKHA N 39 Register"
            },
            "LTC0_PKN2_8": {
              "offset": "0xCA0",
              "size": 32,
              "description": "LTC PKHA N2 8 Register"
            },
            "LTC0_PKN_40": {
              "offset": "0xCA0",
              "size": 32,
              "description": "LTC PKHA N 40 Register"
            },
            "LTC0_PKN2_9": {
              "offset": "0xCA4",
              "size": 32,
              "description": "LTC PKHA N2 9 Register"
            },
            "LTC0_PKN_41": {
              "offset": "0xCA4",
              "size": 32,
              "description": "LTC PKHA N 41 Register"
            },
            "LTC0_PKN2_10": {
              "offset": "0xCA8",
              "size": 32,
              "description": "LTC PKHA N2 10 Register"
            },
            "LTC0_PKN_42": {
              "offset": "0xCA8",
              "size": 32,
              "description": "LTC PKHA N 42 Register"
            },
            "LTC0_PKN2_11": {
              "offset": "0xCAC",
              "size": 32,
              "description": "LTC PKHA N2 11 Register"
            },
            "LTC0_PKN_43": {
              "offset": "0xCAC",
              "size": 32,
              "description": "LTC PKHA N 43 Register"
            },
            "LTC0_PKN2_12": {
              "offset": "0xCB0",
              "size": 32,
              "description": "LTC PKHA N2 12 Register"
            },
            "LTC0_PKN_44": {
              "offset": "0xCB0",
              "size": 32,
              "description": "LTC PKHA N 44 Register"
            },
            "LTC0_PKN2_13": {
              "offset": "0xCB4",
              "size": 32,
              "description": "LTC PKHA N2 13 Register"
            },
            "LTC0_PKN_45": {
              "offset": "0xCB4",
              "size": 32,
              "description": "LTC PKHA N 45 Register"
            },
            "LTC0_PKN2_14": {
              "offset": "0xCB8",
              "size": 32,
              "description": "LTC PKHA N2 14 Register"
            },
            "LTC0_PKN_46": {
              "offset": "0xCB8",
              "size": 32,
              "description": "LTC PKHA N 46 Register"
            },
            "LTC0_PKN2_15": {
              "offset": "0xCBC",
              "size": 32,
              "description": "LTC PKHA N2 15 Register"
            },
            "LTC0_PKN_47": {
              "offset": "0xCBC",
              "size": 32,
              "description": "LTC PKHA N 47 Register"
            },
            "LTC0_PKN3_0": {
              "offset": "0xCC0",
              "size": 32,
              "description": "LTC PKHA N3 0 Register"
            },
            "LTC0_PKN_48": {
              "offset": "0xCC0",
              "size": 32,
              "description": "LTC PKHA N 48 Register"
            },
            "LTC0_PKN3_1": {
              "offset": "0xCC4",
              "size": 32,
              "description": "LTC PKHA N3 1 Register"
            },
            "LTC0_PKN_49": {
              "offset": "0xCC4",
              "size": 32,
              "description": "LTC PKHA N 49 Register"
            },
            "LTC0_PKN3_2": {
              "offset": "0xCC8",
              "size": 32,
              "description": "LTC PKHA N3 2 Register"
            },
            "LTC0_PKN_50": {
              "offset": "0xCC8",
              "size": 32,
              "description": "LTC PKHA N 50 Register"
            },
            "LTC0_PKN3_3": {
              "offset": "0xCCC",
              "size": 32,
              "description": "LTC PKHA N3 3 Register"
            },
            "LTC0_PKN_51": {
              "offset": "0xCCC",
              "size": 32,
              "description": "LTC PKHA N 51 Register"
            },
            "LTC0_PKN3_4": {
              "offset": "0xCD0",
              "size": 32,
              "description": "LTC PKHA N3 4 Register"
            },
            "LTC0_PKN_52": {
              "offset": "0xCD0",
              "size": 32,
              "description": "LTC PKHA N 52 Register"
            },
            "LTC0_PKN3_5": {
              "offset": "0xCD4",
              "size": 32,
              "description": "LTC PKHA N3 5 Register"
            },
            "LTC0_PKN_53": {
              "offset": "0xCD4",
              "size": 32,
              "description": "LTC PKHA N 53 Register"
            },
            "LTC0_PKN3_6": {
              "offset": "0xCD8",
              "size": 32,
              "description": "LTC PKHA N3 6 Register"
            },
            "LTC0_PKN_54": {
              "offset": "0xCD8",
              "size": 32,
              "description": "LTC PKHA N 54 Register"
            },
            "LTC0_PKN3_7": {
              "offset": "0xCDC",
              "size": 32,
              "description": "LTC PKHA N3 7 Register"
            },
            "LTC0_PKN_55": {
              "offset": "0xCDC",
              "size": 32,
              "description": "LTC PKHA N 55 Register"
            },
            "LTC0_PKN3_8": {
              "offset": "0xCE0",
              "size": 32,
              "description": "LTC PKHA N3 8 Register"
            },
            "LTC0_PKN_56": {
              "offset": "0xCE0",
              "size": 32,
              "description": "LTC PKHA N 56 Register"
            },
            "LTC0_PKN3_9": {
              "offset": "0xCE4",
              "size": 32,
              "description": "LTC PKHA N3 9 Register"
            },
            "LTC0_PKN_57": {
              "offset": "0xCE4",
              "size": 32,
              "description": "LTC PKHA N 57 Register"
            },
            "LTC0_PKN3_10": {
              "offset": "0xCE8",
              "size": 32,
              "description": "LTC PKHA N3 10 Register"
            },
            "LTC0_PKN_58": {
              "offset": "0xCE8",
              "size": 32,
              "description": "LTC PKHA N 58 Register"
            },
            "LTC0_PKN3_11": {
              "offset": "0xCEC",
              "size": 32,
              "description": "LTC PKHA N3 11 Register"
            },
            "LTC0_PKN_59": {
              "offset": "0xCEC",
              "size": 32,
              "description": "LTC PKHA N 59 Register"
            },
            "LTC0_PKN3_12": {
              "offset": "0xCF0",
              "size": 32,
              "description": "LTC PKHA N3 12 Register"
            },
            "LTC0_PKN_60": {
              "offset": "0xCF0",
              "size": 32,
              "description": "LTC PKHA N 60 Register"
            },
            "LTC0_PKN3_13": {
              "offset": "0xCF4",
              "size": 32,
              "description": "LTC PKHA N3 13 Register"
            },
            "LTC0_PKN_61": {
              "offset": "0xCF4",
              "size": 32,
              "description": "LTC PKHA N 61 Register"
            },
            "LTC0_PKN3_14": {
              "offset": "0xCF8",
              "size": 32,
              "description": "LTC PKHA N3 14 Register"
            },
            "LTC0_PKN_62": {
              "offset": "0xCF8",
              "size": 32,
              "description": "LTC PKHA N 62 Register"
            },
            "LTC0_PKN3_15": {
              "offset": "0xCFC",
              "size": 32,
              "description": "LTC PKHA N3 15 Register"
            },
            "LTC0_PKN_63": {
              "offset": "0xCFC",
              "size": 32,
              "description": "LTC PKHA N 63 Register"
            },
            "LTC0_PKE0_0": {
              "offset": "0xE00",
              "size": 32,
              "description": "LTC PKHA E0 0 Register"
            },
            "LTC0_PKE_0": {
              "offset": "0xE00",
              "size": 32,
              "description": "LTC PKHA E 0 Register"
            },
            "LTC0_PKE0_1": {
              "offset": "0xE04",
              "size": 32,
              "description": "LTC PKHA E0 1 Register"
            },
            "LTC0_PKE_1": {
              "offset": "0xE04",
              "size": 32,
              "description": "LTC PKHA E 1 Register"
            },
            "LTC0_PKE0_2": {
              "offset": "0xE08",
              "size": 32,
              "description": "LTC PKHA E0 2 Register"
            },
            "LTC0_PKE_2": {
              "offset": "0xE08",
              "size": 32,
              "description": "LTC PKHA E 2 Register"
            },
            "LTC0_PKE0_3": {
              "offset": "0xE0C",
              "size": 32,
              "description": "LTC PKHA E0 3 Register"
            },
            "LTC0_PKE_3": {
              "offset": "0xE0C",
              "size": 32,
              "description": "LTC PKHA E 3 Register"
            },
            "LTC0_PKE0_4": {
              "offset": "0xE10",
              "size": 32,
              "description": "LTC PKHA E0 4 Register"
            },
            "LTC0_PKE_4": {
              "offset": "0xE10",
              "size": 32,
              "description": "LTC PKHA E 4 Register"
            },
            "LTC0_PKE0_5": {
              "offset": "0xE14",
              "size": 32,
              "description": "LTC PKHA E0 5 Register"
            },
            "LTC0_PKE_5": {
              "offset": "0xE14",
              "size": 32,
              "description": "LTC PKHA E 5 Register"
            },
            "LTC0_PKE0_6": {
              "offset": "0xE18",
              "size": 32,
              "description": "LTC PKHA E0 6 Register"
            },
            "LTC0_PKE_6": {
              "offset": "0xE18",
              "size": 32,
              "description": "LTC PKHA E 6 Register"
            },
            "LTC0_PKE0_7": {
              "offset": "0xE1C",
              "size": 32,
              "description": "LTC PKHA E0 7 Register"
            },
            "LTC0_PKE_7": {
              "offset": "0xE1C",
              "size": 32,
              "description": "LTC PKHA E 7 Register"
            },
            "LTC0_PKE0_8": {
              "offset": "0xE20",
              "size": 32,
              "description": "LTC PKHA E0 8 Register"
            },
            "LTC0_PKE_8": {
              "offset": "0xE20",
              "size": 32,
              "description": "LTC PKHA E 8 Register"
            },
            "LTC0_PKE0_9": {
              "offset": "0xE24",
              "size": 32,
              "description": "LTC PKHA E0 9 Register"
            },
            "LTC0_PKE_9": {
              "offset": "0xE24",
              "size": 32,
              "description": "LTC PKHA E 9 Register"
            },
            "LTC0_PKE0_10": {
              "offset": "0xE28",
              "size": 32,
              "description": "LTC PKHA E0 10 Register"
            },
            "LTC0_PKE_10": {
              "offset": "0xE28",
              "size": 32,
              "description": "LTC PKHA E 10 Register"
            },
            "LTC0_PKE0_11": {
              "offset": "0xE2C",
              "size": 32,
              "description": "LTC PKHA E0 11 Register"
            },
            "LTC0_PKE_11": {
              "offset": "0xE2C",
              "size": 32,
              "description": "LTC PKHA E 11 Register"
            },
            "LTC0_PKE0_12": {
              "offset": "0xE30",
              "size": 32,
              "description": "LTC PKHA E0 12 Register"
            },
            "LTC0_PKE_12": {
              "offset": "0xE30",
              "size": 32,
              "description": "LTC PKHA E 12 Register"
            },
            "LTC0_PKE0_13": {
              "offset": "0xE34",
              "size": 32,
              "description": "LTC PKHA E0 13 Register"
            },
            "LTC0_PKE_13": {
              "offset": "0xE34",
              "size": 32,
              "description": "LTC PKHA E 13 Register"
            },
            "LTC0_PKE0_14": {
              "offset": "0xE38",
              "size": 32,
              "description": "LTC PKHA E0 14 Register"
            },
            "LTC0_PKE_14": {
              "offset": "0xE38",
              "size": 32,
              "description": "LTC PKHA E 14 Register"
            },
            "LTC0_PKE0_15": {
              "offset": "0xE3C",
              "size": 32,
              "description": "LTC PKHA E0 15 Register"
            },
            "LTC0_PKE_15": {
              "offset": "0xE3C",
              "size": 32,
              "description": "LTC PKHA E 15 Register"
            },
            "LTC0_PKE1_0": {
              "offset": "0xE40",
              "size": 32,
              "description": "LTC PKHA E1 0 Register"
            },
            "LTC0_PKE_16": {
              "offset": "0xE40",
              "size": 32,
              "description": "LTC PKHA E 16 Register"
            },
            "LTC0_PKE1_1": {
              "offset": "0xE44",
              "size": 32,
              "description": "LTC PKHA E1 1 Register"
            },
            "LTC0_PKE_17": {
              "offset": "0xE44",
              "size": 32,
              "description": "LTC PKHA E 17 Register"
            },
            "LTC0_PKE1_2": {
              "offset": "0xE48",
              "size": 32,
              "description": "LTC PKHA E1 2 Register"
            },
            "LTC0_PKE_18": {
              "offset": "0xE48",
              "size": 32,
              "description": "LTC PKHA E 18 Register"
            },
            "LTC0_PKE1_3": {
              "offset": "0xE4C",
              "size": 32,
              "description": "LTC PKHA E1 3 Register"
            },
            "LTC0_PKE_19": {
              "offset": "0xE4C",
              "size": 32,
              "description": "LTC PKHA E 19 Register"
            },
            "LTC0_PKE1_4": {
              "offset": "0xE50",
              "size": 32,
              "description": "LTC PKHA E1 4 Register"
            },
            "LTC0_PKE_20": {
              "offset": "0xE50",
              "size": 32,
              "description": "LTC PKHA E 20 Register"
            },
            "LTC0_PKE1_5": {
              "offset": "0xE54",
              "size": 32,
              "description": "LTC PKHA E1 5 Register"
            },
            "LTC0_PKE_21": {
              "offset": "0xE54",
              "size": 32,
              "description": "LTC PKHA E 21 Register"
            },
            "LTC0_PKE1_6": {
              "offset": "0xE58",
              "size": 32,
              "description": "LTC PKHA E1 6 Register"
            },
            "LTC0_PKE_22": {
              "offset": "0xE58",
              "size": 32,
              "description": "LTC PKHA E 22 Register"
            },
            "LTC0_PKE1_7": {
              "offset": "0xE5C",
              "size": 32,
              "description": "LTC PKHA E1 7 Register"
            },
            "LTC0_PKE_23": {
              "offset": "0xE5C",
              "size": 32,
              "description": "LTC PKHA E 23 Register"
            },
            "LTC0_PKE1_8": {
              "offset": "0xE60",
              "size": 32,
              "description": "LTC PKHA E1 8 Register"
            },
            "LTC0_PKE_24": {
              "offset": "0xE60",
              "size": 32,
              "description": "LTC PKHA E 24 Register"
            },
            "LTC0_PKE1_9": {
              "offset": "0xE64",
              "size": 32,
              "description": "LTC PKHA E1 9 Register"
            },
            "LTC0_PKE_25": {
              "offset": "0xE64",
              "size": 32,
              "description": "LTC PKHA E 25 Register"
            },
            "LTC0_PKE1_10": {
              "offset": "0xE68",
              "size": 32,
              "description": "LTC PKHA E1 10 Register"
            },
            "LTC0_PKE_26": {
              "offset": "0xE68",
              "size": 32,
              "description": "LTC PKHA E 26 Register"
            },
            "LTC0_PKE1_11": {
              "offset": "0xE6C",
              "size": 32,
              "description": "LTC PKHA E1 11 Register"
            },
            "LTC0_PKE_27": {
              "offset": "0xE6C",
              "size": 32,
              "description": "LTC PKHA E 27 Register"
            },
            "LTC0_PKE1_12": {
              "offset": "0xE70",
              "size": 32,
              "description": "LTC PKHA E1 12 Register"
            },
            "LTC0_PKE_28": {
              "offset": "0xE70",
              "size": 32,
              "description": "LTC PKHA E 28 Register"
            },
            "LTC0_PKE1_13": {
              "offset": "0xE74",
              "size": 32,
              "description": "LTC PKHA E1 13 Register"
            },
            "LTC0_PKE_29": {
              "offset": "0xE74",
              "size": 32,
              "description": "LTC PKHA E 29 Register"
            },
            "LTC0_PKE1_14": {
              "offset": "0xE78",
              "size": 32,
              "description": "LTC PKHA E1 14 Register"
            },
            "LTC0_PKE_30": {
              "offset": "0xE78",
              "size": 32,
              "description": "LTC PKHA E 30 Register"
            },
            "LTC0_PKE1_15": {
              "offset": "0xE7C",
              "size": 32,
              "description": "LTC PKHA E1 15 Register"
            },
            "LTC0_PKE_31": {
              "offset": "0xE7C",
              "size": 32,
              "description": "LTC PKHA E 31 Register"
            },
            "LTC0_PKE2_0": {
              "offset": "0xE80",
              "size": 32,
              "description": "LTC PKHA E2 0 Register"
            },
            "LTC0_PKE_32": {
              "offset": "0xE80",
              "size": 32,
              "description": "LTC PKHA E 32 Register"
            },
            "LTC0_PKE2_1": {
              "offset": "0xE84",
              "size": 32,
              "description": "LTC PKHA E2 1 Register"
            },
            "LTC0_PKE_33": {
              "offset": "0xE84",
              "size": 32,
              "description": "LTC PKHA E 33 Register"
            },
            "LTC0_PKE2_2": {
              "offset": "0xE88",
              "size": 32,
              "description": "LTC PKHA E2 2 Register"
            },
            "LTC0_PKE_34": {
              "offset": "0xE88",
              "size": 32,
              "description": "LTC PKHA E 34 Register"
            },
            "LTC0_PKE2_3": {
              "offset": "0xE8C",
              "size": 32,
              "description": "LTC PKHA E2 3 Register"
            },
            "LTC0_PKE_35": {
              "offset": "0xE8C",
              "size": 32,
              "description": "LTC PKHA E 35 Register"
            },
            "LTC0_PKE2_4": {
              "offset": "0xE90",
              "size": 32,
              "description": "LTC PKHA E2 4 Register"
            },
            "LTC0_PKE_36": {
              "offset": "0xE90",
              "size": 32,
              "description": "LTC PKHA E 36 Register"
            },
            "LTC0_PKE2_5": {
              "offset": "0xE94",
              "size": 32,
              "description": "LTC PKHA E2 5 Register"
            },
            "LTC0_PKE_37": {
              "offset": "0xE94",
              "size": 32,
              "description": "LTC PKHA E 37 Register"
            },
            "LTC0_PKE2_6": {
              "offset": "0xE98",
              "size": 32,
              "description": "LTC PKHA E2 6 Register"
            },
            "LTC0_PKE_38": {
              "offset": "0xE98",
              "size": 32,
              "description": "LTC PKHA E 38 Register"
            },
            "LTC0_PKE2_7": {
              "offset": "0xE9C",
              "size": 32,
              "description": "LTC PKHA E2 7 Register"
            },
            "LTC0_PKE_39": {
              "offset": "0xE9C",
              "size": 32,
              "description": "LTC PKHA E 39 Register"
            },
            "LTC0_PKE2_8": {
              "offset": "0xEA0",
              "size": 32,
              "description": "LTC PKHA E2 8 Register"
            },
            "LTC0_PKE_40": {
              "offset": "0xEA0",
              "size": 32,
              "description": "LTC PKHA E 40 Register"
            },
            "LTC0_PKE2_9": {
              "offset": "0xEA4",
              "size": 32,
              "description": "LTC PKHA E2 9 Register"
            },
            "LTC0_PKE_41": {
              "offset": "0xEA4",
              "size": 32,
              "description": "LTC PKHA E 41 Register"
            },
            "LTC0_PKE2_10": {
              "offset": "0xEA8",
              "size": 32,
              "description": "LTC PKHA E2 10 Register"
            },
            "LTC0_PKE_42": {
              "offset": "0xEA8",
              "size": 32,
              "description": "LTC PKHA E 42 Register"
            },
            "LTC0_PKE2_11": {
              "offset": "0xEAC",
              "size": 32,
              "description": "LTC PKHA E2 11 Register"
            },
            "LTC0_PKE_43": {
              "offset": "0xEAC",
              "size": 32,
              "description": "LTC PKHA E 43 Register"
            },
            "LTC0_PKE2_12": {
              "offset": "0xEB0",
              "size": 32,
              "description": "LTC PKHA E2 12 Register"
            },
            "LTC0_PKE_44": {
              "offset": "0xEB0",
              "size": 32,
              "description": "LTC PKHA E 44 Register"
            },
            "LTC0_PKE2_13": {
              "offset": "0xEB4",
              "size": 32,
              "description": "LTC PKHA E2 13 Register"
            },
            "LTC0_PKE_45": {
              "offset": "0xEB4",
              "size": 32,
              "description": "LTC PKHA E 45 Register"
            },
            "LTC0_PKE2_14": {
              "offset": "0xEB8",
              "size": 32,
              "description": "LTC PKHA E2 14 Register"
            },
            "LTC0_PKE_46": {
              "offset": "0xEB8",
              "size": 32,
              "description": "LTC PKHA E 46 Register"
            },
            "LTC0_PKE2_15": {
              "offset": "0xEBC",
              "size": 32,
              "description": "LTC PKHA E2 15 Register"
            },
            "LTC0_PKE_47": {
              "offset": "0xEBC",
              "size": 32,
              "description": "LTC PKHA E 47 Register"
            },
            "LTC0_PKE3_0": {
              "offset": "0xEC0",
              "size": 32,
              "description": "LTC PKHA E3 0 Register"
            },
            "LTC0_PKE_48": {
              "offset": "0xEC0",
              "size": 32,
              "description": "LTC PKHA E 48 Register"
            },
            "LTC0_PKE3_1": {
              "offset": "0xEC4",
              "size": 32,
              "description": "LTC PKHA E3 1 Register"
            },
            "LTC0_PKE_49": {
              "offset": "0xEC4",
              "size": 32,
              "description": "LTC PKHA E 49 Register"
            },
            "LTC0_PKE3_2": {
              "offset": "0xEC8",
              "size": 32,
              "description": "LTC PKHA E3 2 Register"
            },
            "LTC0_PKE_50": {
              "offset": "0xEC8",
              "size": 32,
              "description": "LTC PKHA E 50 Register"
            },
            "LTC0_PKE3_3": {
              "offset": "0xECC",
              "size": 32,
              "description": "LTC PKHA E3 3 Register"
            },
            "LTC0_PKE_51": {
              "offset": "0xECC",
              "size": 32,
              "description": "LTC PKHA E 51 Register"
            },
            "LTC0_PKE3_4": {
              "offset": "0xED0",
              "size": 32,
              "description": "LTC PKHA E3 4 Register"
            },
            "LTC0_PKE_52": {
              "offset": "0xED0",
              "size": 32,
              "description": "LTC PKHA E 52 Register"
            },
            "LTC0_PKE3_5": {
              "offset": "0xED4",
              "size": 32,
              "description": "LTC PKHA E3 5 Register"
            },
            "LTC0_PKE_53": {
              "offset": "0xED4",
              "size": 32,
              "description": "LTC PKHA E 53 Register"
            },
            "LTC0_PKE3_6": {
              "offset": "0xED8",
              "size": 32,
              "description": "LTC PKHA E3 6 Register"
            },
            "LTC0_PKE_54": {
              "offset": "0xED8",
              "size": 32,
              "description": "LTC PKHA E 54 Register"
            },
            "LTC0_PKE3_7": {
              "offset": "0xEDC",
              "size": 32,
              "description": "LTC PKHA E3 7 Register"
            },
            "LTC0_PKE_55": {
              "offset": "0xEDC",
              "size": 32,
              "description": "LTC PKHA E 55 Register"
            },
            "LTC0_PKE3_8": {
              "offset": "0xEE0",
              "size": 32,
              "description": "LTC PKHA E3 8 Register"
            },
            "LTC0_PKE_56": {
              "offset": "0xEE0",
              "size": 32,
              "description": "LTC PKHA E 56 Register"
            },
            "LTC0_PKE3_9": {
              "offset": "0xEE4",
              "size": 32,
              "description": "LTC PKHA E3 9 Register"
            },
            "LTC0_PKE_57": {
              "offset": "0xEE4",
              "size": 32,
              "description": "LTC PKHA E 57 Register"
            },
            "LTC0_PKE3_10": {
              "offset": "0xEE8",
              "size": 32,
              "description": "LTC PKHA E3 10 Register"
            },
            "LTC0_PKE_58": {
              "offset": "0xEE8",
              "size": 32,
              "description": "LTC PKHA E 58 Register"
            },
            "LTC0_PKE3_11": {
              "offset": "0xEEC",
              "size": 32,
              "description": "LTC PKHA E3 11 Register"
            },
            "LTC0_PKE_59": {
              "offset": "0xEEC",
              "size": 32,
              "description": "LTC PKHA E 59 Register"
            },
            "LTC0_PKE3_12": {
              "offset": "0xEF0",
              "size": 32,
              "description": "LTC PKHA E3 12 Register"
            },
            "LTC0_PKE_60": {
              "offset": "0xEF0",
              "size": 32,
              "description": "LTC PKHA E 60 Register"
            },
            "LTC0_PKE3_13": {
              "offset": "0xEF4",
              "size": 32,
              "description": "LTC PKHA E3 13 Register"
            },
            "LTC0_PKE_61": {
              "offset": "0xEF4",
              "size": 32,
              "description": "LTC PKHA E 61 Register"
            },
            "LTC0_PKE3_14": {
              "offset": "0xEF8",
              "size": 32,
              "description": "LTC PKHA E3 14 Register"
            },
            "LTC0_PKE_62": {
              "offset": "0xEF8",
              "size": 32,
              "description": "LTC PKHA E 62 Register"
            },
            "LTC0_PKE3_15": {
              "offset": "0xEFC",
              "size": 32,
              "description": "LTC PKHA E3 15 Register"
            },
            "LTC0_PKE_63": {
              "offset": "0xEFC",
              "size": 32,
              "description": "LTC PKHA E 63 Register"
            }
          },
          "bits": {
            "LTC0_MD": {
              "ENC": {
                "bit": 0,
                "description": "Encrypt/Decrypt. This bit selects encryption or decryption."
              },
              "ICV_TEST": {
                "bit": 1,
                "description": "ICV Checking / Test AES fault detection"
              },
              "AS": {
                "bit": 2,
                "description": "Algorithm State",
                "width": 2
              },
              "AAI": {
                "bit": 4,
                "description": "Additional Algorithm information",
                "width": 9
              },
              "ALG": {
                "bit": 16,
                "description": "Algorithm. This field specifies which algorithm is being selected.",
                "width": 8
              }
            },
            "LTC0_MDPK": {
              "PKHA_MODE_LS": {
                "bit": 0,
                "description": "PKHA_MODE least significant 12 bits",
                "width": 12
              },
              "PKHA_MODE_MS": {
                "bit": 16,
                "description": "PKHA_MODE most-significant 4 bits",
                "width": 4
              },
              "ALG": {
                "bit": 20,
                "description": "Algorithm. This field specifies which algorithm is being selected.",
                "width": 4
              }
            },
            "LTC0_KS": {
              "KS": {
                "bit": 0,
                "description": "Key Size. This is the size of a Key measured in bytes",
                "width": 6
              }
            },
            "LTC0_DS": {
              "DS": {
                "bit": 0,
                "description": "Data Size",
                "width": 12
              }
            },
            "LTC0_ICVS": {
              "ICVS": {
                "bit": 0,
                "description": "ICV Size, in Bytes.",
                "width": 5
              }
            },
            "LTC0_COM": {
              "ALL": {
                "bit": 0,
                "description": "Reset All Internal Logic"
              },
              "AES": {
                "bit": 1,
                "description": "Reset AESA. Writing a 1 to this bit resets the AES Accelerator core engine."
              },
              "DES": {
                "bit": 2,
                "description": "Reset DESA. Writing a 1 to this bit resets the DES Accelerator."
              },
              "PK": {
                "bit": 6,
                "description": "Reset PKHA. Writing a 1 to this bit resets the Public Key Hardware Accelerator."
              }
            },
            "LTC0_CTL": {
              "IM": {
                "bit": 0,
                "description": "Interrupt Mask. Once this bit is set, it can only be cleared by hard reset."
              },
              "PDE": {
                "bit": 4,
                "description": "PKHA Register DMA Enable."
              },
              "IFE": {
                "bit": 8,
                "description": "Input FIFO DMA Enable."
              },
              "IFR": {
                "bit": 9,
                "description": "Input FIFO DMA Request Size"
              },
              "OFE": {
                "bit": 12,
                "description": "Output FIFO DMA Enable."
              },
              "OFR": {
                "bit": 13,
                "description": "Output FIFO DMA Request Size"
              },
              "IFS": {
                "bit": 16,
                "description": "Input FIFO Byte Swap. Byte swap all data that is written to the Input FIFO."
              },
              "OFS": {
                "bit": 17,
                "description": "Output FIFO Byte Swap. Byte swap all data that is read from the Onput FIFO."
              },
              "KIS": {
                "bit": 20,
                "description": "Key Register Input Byte Swap"
              },
              "KOS": {
                "bit": 21,
                "description": "Key Register Output Byte Swap"
              },
              "CIS": {
                "bit": 22,
                "description": "Context Register Input Byte Swap"
              },
              "COS": {
                "bit": 23,
                "description": "Context Register Output Byte Swap"
              },
              "KAL": {
                "bit": 31,
                "description": "Key Register Access Lock"
              }
            },
            "LTC0_CW": {
              "CM": {
                "bit": 0,
                "description": "Clear the Mode Register. Writing a one to this bit causes the Mode Register to be cleared."
              },
              "CDS": {
                "bit": 2,
                "description": "Clear the Data Size Register"
              },
              "CICV": {
                "bit": 3,
                "description": "Clear the ICV Size Register. Writing a one to this bit causes the ICV Size Register to be cleared."
              },
              "CCR": {
                "bit": 5,
                "description": "Clear the Context Register. Writing a one to this bit causes the Context Register to be cleared."
              },
              "CKR": {
                "bit": 6,
                "description": "Clear the Key Register"
              },
              "CPKA": {
                "bit": 12,
                "description": "Clear the PKHA A Size Register"
              },
              "CPKB": {
                "bit": 13,
                "description": "Clear the PKHA B Size Register"
              },
              "CPKN": {
                "bit": 14,
                "description": "Clear the PKHA N Size Register"
              },
              "CPKE": {
                "bit": 15,
                "description": "Clear the PKHA E Size Register"
              },
              "COF": {
                "bit": 30,
                "description": "Clear Output FIFO. Writing a 1 to this bit causes the Output FIFO to be cleared."
              },
              "CIF": {
                "bit": 31,
                "description": "Clear Input FIFO. Writing a 1 to this bit causes the Input Data FIFO."
              }
            },
            "LTC0_STA": {
              "AB": {
                "bit": 1,
                "description": "AESA Busy"
              },
              "DB": {
                "bit": 2,
                "description": "DESA Busy"
              },
              "PB": {
                "bit": 6,
                "description": "PKHA Busy"
              },
              "DI": {
                "bit": 16,
                "description": "Done Interrupt"
              },
              "EI": {
                "bit": 20,
                "description": "Error Interrupt"
              },
              "PKP": {
                "bit": 28,
                "description": "Public Key is Prime"
              },
              "PKO": {
                "bit": 29,
                "description": "Public Key Operation is One"
              },
              "PKZ": {
                "bit": 30,
                "description": "Public Key Operation is Zero"
              }
            },
            "LTC0_ESTA": {
              "ERRID1": {
                "bit": 0,
                "description": "Error ID 1",
                "width": 4
              },
              "CL1": {
                "bit": 8,
                "description": "algorithms. The algorithms field indicates which algorithm is asserting an error. Others reserved",
                "width": 4
              }
            },
            "LTC0_AADSZ": {
              "AADSZ": {
                "bit": 0,
                "description": "AAD size in Bytes, mod 16.",
                "width": 4
              },
              "AL": {
                "bit": 31,
                "description": "AAD Last. Only AAD data will be written into the Input FIFO."
              }
            },
            "LTC0_IVSZ": {
              "IVSZ": {
                "bit": 0,
                "description": "IV size in Bytes, mod 16.",
                "width": 4
              },
              "IL": {
                "bit": 31,
                "description": "IV Last. Only IV data will be written into the Input FIFO."
              }
            },
            "LTC0_DPAMS": {
              "DPAMS": {
                "bit": 0,
                "description": "Differential Power Analysis Mask Seed",
                "width": 32
              }
            },
            "LTC0_PKASZ": {
              "PKASZ": {
                "bit": 0,
                "description": "PKHA A Size. This is the size of the numeric value, in bytes, contained within the PKHA A Register.",
                "width": 9
              }
            },
            "LTC0_PKBSZ": {
              "PKBSZ": {
                "bit": 0,
                "description": "PKHA B Size. This is the size of the numeric value, in bytes, contained within the PKHA B Register.",
                "width": 9
              }
            },
            "LTC0_PKNSZ": {
              "PKNSZ": {
                "bit": 0,
                "description": "PKHA N Size. This is the size of the numeric value, in bytes, contained within the PKHA N Register.",
                "width": 9
              }
            },
            "LTC0_PKESZ": {
              "PKESZ": {
                "bit": 0,
                "description": "PKHA E Size. This is the size of the numeric value, in bytes, contained within the PKHA E Register.",
                "width": 9
              }
            },
            "LTC0_CTX_0": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_1": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_2": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_3": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_4": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_5": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_6": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_7": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_8": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_9": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_10": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_11": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_12": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_13": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_14": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_CTX_15": {
              "CTX": {
                "bit": 0,
                "description": "CTX",
                "width": 32
              }
            },
            "LTC0_KEY_0": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "LTC0_KEY_1": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "LTC0_KEY_2": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "LTC0_KEY_3": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "LTC0_KEY_4": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "LTC0_KEY_5": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "LTC0_KEY_6": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "LTC0_KEY_7": {
              "KEY": {
                "bit": 0,
                "description": "KEY",
                "width": 32
              }
            },
            "LTC0_RNG4_DRNG_STATUS": {
              "IF0": {
                "bit": 0,
                "description": "Instantiated Flag 0. State Handle 0 has been instantiated."
              },
              "IF1": {
                "bit": 1,
                "description": "Instantiated Flag 1. State Handle 1 has been instantiated."
              },
              "PR0": {
                "bit": 4,
                "description": "Prediction Resistance State Handle 0"
              },
              "PR1": {
                "bit": 5,
                "description": "Prediction Resistance State Handle 1"
              },
              "TF0": {
                "bit": 8,
                "description": "Test Flag State Handle 0. State Handle 0 has been instantiated as a test (deterministic) instance."
              },
              "TF1": {
                "bit": 9,
                "description": "Test Flag State Handle 1. State Handle 1 has been instantiated as a test (deterministic) instance."
              },
              "ERRCODE": {
                "bit": 16,
                "description": "Error Code",
                "width": 4
              },
              "CE": {
                "bit": 20,
                "description": "Catastrophic Error"
              }
            },
            "LTC0_RNG4_DRNG_INTERVAL_0": {
              "RESINT0": {
                "bit": 0,
                "description": "This read-only register holds the Reseed Interval for State Handle 0.",
                "width": 32
              }
            },
            "LTC0_RNG4_DRNG_INTERVAL_1": {
              "RESINT1": {
                "bit": 0,
                "description": "This read-only register holds the Reseed Interval for State Handle 1.",
                "width": 32
              }
            },
            "LTC0_RNG4_DRNG_HASH_CONTROL": {
              "HD": {
                "bit": 0,
                "description": "Hashing Done. This bit asserts when the hashing engine is done."
              },
              "HB": {
                "bit": 1,
                "description": "Hashing Begin. Writing this bit will cause the Hashing Engine to begin hashing."
              },
              "HI": {
                "bit": 2,
                "description": "Hashing Initialize. Writing this bit will initialize the Hashing Engine."
              },
              "HTM": {
                "bit": 3,
                "description": "Hashing Test Mode. Writing this bit will put RNG in Hashing Test Mode."
              },
              "HTC": {
                "bit": 4,
                "description": "Hashing Test Mode Clear. Writing this bit will take the RNG out of hashing test mode."
              }
            },
            "LTC0_RNG4_DRNG_HASH_DIGEST": {
              "HASHMD": {
                "bit": 0,
                "description": "Hashing Message Digest Register",
                "width": 32
              }
            },
            "LTC0_RNG4_DRNG_DEBUG_BUFFER": {
              "HASHBUF": {
                "bit": 0,
                "description": "This write-only register provides access to the internal SHA-256 hashing engine's 64-byte buffer",
                "width": 32
              }
            },
            "LTC0_VID1": {
              "MIN_REV": {
                "bit": 0,
                "description": "Minor revision number(0x00).",
                "width": 8
              },
              "MAJ_REV": {
                "bit": 8,
                "description": "Major revision number(0x01).",
                "width": 8
              },
              "IP_ID": {
                "bit": 16,
                "description": "ID(0x0038).",
                "width": 16
              }
            },
            "LTC0_CHAVID": {
              "AESREV": {
                "bit": 0,
                "description": "AES Revision Number(0x1).",
                "width": 4
              },
              "AESVID": {
                "bit": 4,
                "description": "AES Version ID(0x5).",
                "width": 4
              },
              "DESREV": {
                "bit": 8,
                "description": "DES Revision Number(0x1).",
                "width": 4
              },
              "DESVID": {
                "bit": 12,
                "description": "DES Version ID(0x0).",
                "width": 4
              },
              "PKHAREV": {
                "bit": 16,
                "description": "PK Revision Number(0x4).",
                "width": 4
              },
              "PKHAVID": {
                "bit": 20,
                "description": "PK Version ID(0x4).",
                "width": 4
              }
            },
            "LTC0_FIFOSTA": {
              "IFL": {
                "bit": 0,
                "description": "Input FIFO Level. These bits indicate the current number of entries in the Input FIFO.",
                "width": 7
              },
              "IFF": {
                "bit": 15,
                "description": "Input FIFO Full. The Input FIFO is full and should not be written to."
              },
              "OFL": {
                "bit": 16,
                "description": "Output FIFO Level. These bits indicate the current number of entries in the Output FIFO.",
                "width": 7
              },
              "OFF": {
                "bit": 31,
                "description": "Output FIFO Full. The Output FIFO is full and should not be written to."
              }
            },
            "LTC0_IFIFO": {
              "IFIFO": {
                "bit": 0,
                "description": "IFIFO",
                "width": 32
              }
            },
            "LTC0_OFIFO": {
              "OFIFO": {
                "bit": 0,
                "description": "Output FIFO",
                "width": 32
              }
            },
            "LTC0_PKA0_0": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_1": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_2": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_3": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_4": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_5": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_6": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_7": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_8": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_9": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_10": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_11": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_12": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_13": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_14": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA0_15": {
              "PKHA_A0": {
                "bit": 0,
                "description": "A0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_0": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_1": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_2": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_3": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_4": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_5": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_6": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_7": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_8": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_9": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_10": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_11": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_12": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_13": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_14": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA1_15": {
              "PKHA_A1": {
                "bit": 0,
                "description": "A1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_0": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_1": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_2": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_3": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_4": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_5": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_6": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_7": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_8": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_9": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_10": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_11": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_12": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_13": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_14": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA2_15": {
              "PKHA_A2": {
                "bit": 0,
                "description": "A2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_0": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_1": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_2": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_3": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_4": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_5": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_6": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_7": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_8": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_9": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_10": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_11": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_12": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_13": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_14": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKA3_15": {
              "PKHA_A3": {
                "bit": 0,
                "description": "A3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_0": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_1": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_2": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_3": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_4": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_5": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_6": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_7": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_8": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_9": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_10": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_11": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_12": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_13": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_14": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB0_15": {
              "PKHA_B0": {
                "bit": 0,
                "description": "B0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_0": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_1": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_2": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_3": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_4": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_5": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_6": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_7": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_8": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_9": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_10": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_11": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_12": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_13": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_14": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB1_15": {
              "PKHA_B1": {
                "bit": 0,
                "description": "B1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_0": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_1": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_2": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_3": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_4": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_5": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_6": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_7": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_8": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_9": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_10": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_11": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_12": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_13": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_14": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB2_15": {
              "PKHA_B2": {
                "bit": 0,
                "description": "B2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_0": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_1": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_2": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_3": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_4": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_5": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_6": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_7": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_8": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_9": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_10": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_11": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_12": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_13": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_14": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKB3_15": {
              "PKHA_B3": {
                "bit": 0,
                "description": "B3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_0": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_1": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_2": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_3": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_4": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_5": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_6": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_7": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_8": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_9": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_10": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_11": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_12": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_13": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_14": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN0_15": {
              "PKHA_N0": {
                "bit": 0,
                "description": "N0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_0": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_1": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_2": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_3": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_4": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_5": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_6": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_7": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_8": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_9": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_10": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_11": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_12": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_13": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_14": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN1_15": {
              "PKHA_N1": {
                "bit": 0,
                "description": "N1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_0": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_1": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_2": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_3": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_4": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_5": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_6": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_7": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_8": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_9": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_10": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_11": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_12": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_13": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_14": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN2_15": {
              "PKHA_N2": {
                "bit": 0,
                "description": "N2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_0": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_1": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_2": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_3": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_4": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_5": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_6": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_7": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_8": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_9": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_10": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_11": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_12": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_13": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_14": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKN3_15": {
              "PKHA_N3": {
                "bit": 0,
                "description": "N3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_0": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_1": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_2": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_3": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_4": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_5": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_6": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_7": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_8": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_9": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_10": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_11": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_12": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_13": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_14": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE0_15": {
              "PKHA_E0": {
                "bit": 0,
                "description": "E0 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_0": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_1": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_2": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_3": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_4": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_5": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_6": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_7": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_8": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_9": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_10": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_11": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_12": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_13": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_14": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE1_15": {
              "PKHA_E1": {
                "bit": 0,
                "description": "E1 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_0": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_1": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_2": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_3": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_4": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_5": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_6": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_7": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_8": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_9": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_10": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_11": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_12": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_13": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_14": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE2_15": {
              "PKHA_E2": {
                "bit": 0,
                "description": "E2 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_0": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_1": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_2": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_3": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_4": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_5": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_6": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_7": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_8": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_9": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_10": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_11": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_12": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_13": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_14": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            },
            "LTC0_PKE3_15": {
              "PKHA_E3": {
                "bit": 0,
                "description": "E3 VALUE",
                "width": 32
              }
            }
          }
        },
        "EMVSIM0": {
          "instances": [
            {
              "name": "EMVSIM0",
              "base": "0x400D4000",
              "irq": 37
            }
          ],
          "registers": {
            "VER_ID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CLKCFG": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock Configuration Register"
            },
            "DIVISOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Baud Rate Divisor Register"
            },
            "CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "Control Register"
            },
            "INT_MASK": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "RX_THD": {
              "offset": "0x18",
              "size": 32,
              "description": "Receiver Threshold Register"
            },
            "TX_THD": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmitter Threshold Register"
            },
            "RX_STATUS": {
              "offset": "0x20",
              "size": 32,
              "description": "Receive Status Register"
            },
            "TX_STATUS": {
              "offset": "0x24",
              "size": 32,
              "description": "Transmitter Status Register"
            },
            "PCSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Port Control and Status Register"
            },
            "RX_BUF": {
              "offset": "0x2C",
              "size": 32,
              "description": "Receive Data Read Buffer"
            },
            "TX_BUF": {
              "offset": "0x30",
              "size": 32,
              "description": "Transmit Data Buffer"
            },
            "TX_GETU": {
              "offset": "0x34",
              "size": 32,
              "description": "Transmitter Guard ETU Value Register"
            },
            "CWT_VAL": {
              "offset": "0x38",
              "size": 32,
              "description": "Character Wait Time Value Register"
            },
            "BWT_VAL": {
              "offset": "0x3C",
              "size": 32,
              "description": "Block Wait Time Value Register"
            },
            "BGT_VAL": {
              "offset": "0x40",
              "size": 32,
              "description": "Block Guard Time Value Register"
            },
            "GPCNT0_VAL": {
              "offset": "0x44",
              "size": 32,
              "description": "General Purpose Counter 0 Timeout Value Register"
            },
            "GPCNT1_VAL": {
              "offset": "0x48",
              "size": 32,
              "description": "General Purpose Counter 1 Timeout Value"
            }
          },
          "bits": {
            "VER_ID": {
              "VER": {
                "bit": 0,
                "description": "Version ID of the module",
                "width": 32
              }
            },
            "PARAM": {
              "RX_FIFO_DEPTH": {
                "bit": 0,
                "description": "Receive FIFO Depth",
                "width": 8
              },
              "TX_FIFO_DEPTH": {
                "bit": 8,
                "description": "Transmit FIFO Depth",
                "width": 8
              }
            },
            "CLKCFG": {
              "CLK_PRSC": {
                "bit": 0,
                "description": "Clock Prescaler Value",
                "width": 8
              },
              "GPCNT1_CLK_SEL": {
                "bit": 8,
                "description": "General Purpose Counter 1 Clock Select",
                "width": 2
              },
              "GPCNT0_CLK_SEL": {
                "bit": 10,
                "description": "General Purpose Counter 0 Clock Select",
                "width": 2
              }
            },
            "DIVISOR": {
              "DIVISOR_VALUE": {
                "bit": 0,
                "description": "Divisor (F/D) Value",
                "width": 9
              }
            },
            "CTRL": {
              "IC": {
                "bit": 0,
                "description": "Inverse Convention"
              },
              "ICM": {
                "bit": 1,
                "description": "Initial Character Mode"
              },
              "ANACK": {
                "bit": 2,
                "description": "Auto NACK Enable"
              },
              "ONACK": {
                "bit": 3,
                "description": "Overrun NACK Enable"
              },
              "FLSH_RX": {
                "bit": 8,
                "description": "Flush Receiver Bit"
              },
              "FLSH_TX": {
                "bit": 9,
                "description": "Flush Transmitter Bit"
              },
              "SW_RST": {
                "bit": 10,
                "description": "Software Reset Bit"
              },
              "KILL_CLOCKS": {
                "bit": 11,
                "description": "Kill all internal clocks"
              },
              "DOZE_EN": {
                "bit": 12,
                "description": "Doze Enable"
              },
              "STOP_EN": {
                "bit": 13,
                "description": "STOP Enable"
              },
              "RCV_EN": {
                "bit": 16,
                "description": "Receiver Enable"
              },
              "XMT_EN": {
                "bit": 17,
                "description": "Transmitter Enable"
              },
              "RCVR_11": {
                "bit": 18,
                "description": "Receiver 11 ETU Mode Enable"
              },
              "RX_DMA_EN": {
                "bit": 19,
                "description": "Receive DMA Enable"
              },
              "TX_DMA_EN": {
                "bit": 20,
                "description": "Transmit DMA Enable"
              },
              "INV_CRC_VAL": {
                "bit": 24,
                "description": "Invert bits in the CRC Output Value"
              },
              "CRC_OUT_FLIP": {
                "bit": 25,
                "description": "CRC Output Value Bit Reversal or Flip"
              },
              "CRC_IN_FLIP": {
                "bit": 26,
                "description": "CRC Input Byte's Bit Reversal or Flip Control"
              },
              "CWT_EN": {
                "bit": 27,
                "description": "Character Wait Time Counter Enable"
              },
              "LRC_EN": {
                "bit": 28,
                "description": "LRC Enable"
              },
              "CRC_EN": {
                "bit": 29,
                "description": "CRC Enable"
              },
              "XMT_CRC_LRC": {
                "bit": 30,
                "description": "Transmit CRC or LRC Enable"
              },
              "BWT_EN": {
                "bit": 31,
                "description": "Block Wait Time Counter Enable"
              }
            },
            "INT_MASK": {
              "RDT_IM": {
                "bit": 0,
                "description": "Receive Data Threshold Interrupt Mask"
              },
              "TC_IM": {
                "bit": 1,
                "description": "Transmit Complete Interrupt Mask"
              },
              "RFO_IM": {
                "bit": 2,
                "description": "Receive FIFO Overflow Interrupt Mask"
              },
              "ETC_IM": {
                "bit": 3,
                "description": "Early Transmit Complete Interrupt Mask"
              },
              "TFE_IM": {
                "bit": 4,
                "description": "Transmit FIFO Empty Interrupt Mask"
              },
              "TNACK_IM": {
                "bit": 5,
                "description": "Transmit NACK Threshold Interrupt Mask"
              },
              "TFF_IM": {
                "bit": 6,
                "description": "Transmit FIFO Full Interrupt Mask"
              },
              "TDT_IM": {
                "bit": 7,
                "description": "Transmit Data Threshold Interrupt Mask"
              },
              "GPCNT0_IM": {
                "bit": 8,
                "description": "General Purpose Timer 0 Timeout Interrupt Mask"
              },
              "CWT_ERR_IM": {
                "bit": 9,
                "description": "Character Wait Time Error Interrupt Mask"
              },
              "RNACK_IM": {
                "bit": 10,
                "description": "Receiver NACK Threshold Interrupt Mask"
              },
              "BWT_ERR_IM": {
                "bit": 11,
                "description": "Block Wait Time Error Interrupt Mask"
              },
              "BGT_ERR_IM": {
                "bit": 12,
                "description": "Block Guard Time Error Interrupt"
              },
              "GPCNT1_IM": {
                "bit": 13,
                "description": "General Purpose Counter 1 Timeout Interrupt Mask"
              },
              "RX_DATA_IM": {
                "bit": 14,
                "description": "Receive Data Interrupt Mask"
              },
              "PEF_IM": {
                "bit": 15,
                "description": "Parity Error Interrupt Mask"
              }
            },
            "RX_THD": {
              "RDT": {
                "bit": 0,
                "description": "Receiver Data Threshold Value",
                "width": 4
              },
              "RNCK_THD": {
                "bit": 8,
                "description": "Receiver NACK Threshold Value",
                "width": 4
              }
            },
            "TX_THD": {
              "TDT": {
                "bit": 0,
                "description": "Transmitter Data Threshold Value",
                "width": 4
              },
              "TNCK_THD": {
                "bit": 8,
                "description": "Transmitter NACK Threshold Value",
                "width": 4
              }
            },
            "RX_STATUS": {
              "RFO": {
                "bit": 0,
                "description": "Receive FIFO Overflow Flag"
              },
              "RX_DATA": {
                "bit": 4,
                "description": "Receive Data Interrupt Flag"
              },
              "RDTF": {
                "bit": 5,
                "description": "Receive Data Threshold Interrupt Flag"
              },
              "LRC_OK": {
                "bit": 6,
                "description": "LRC Check OK Flag"
              },
              "CRC_OK": {
                "bit": 7,
                "description": "CRC Check OK Flag"
              },
              "CWT_ERR": {
                "bit": 8,
                "description": "Character Wait Time Error Flag"
              },
              "RTE": {
                "bit": 9,
                "description": "Received NACK Threshold Error Flag"
              },
              "BWT_ERR": {
                "bit": 10,
                "description": "Block Wait Time Error Flag"
              },
              "BGT_ERR": {
                "bit": 11,
                "description": "Block Guard Time Error Flag"
              },
              "PEF": {
                "bit": 12,
                "description": "Parity Error Flag"
              },
              "FEF": {
                "bit": 13,
                "description": "Frame Error Flag"
              },
              "RX_WPTR": {
                "bit": 16,
                "description": "Receive FIFO Write Pointer Value",
                "width": 4
              },
              "RX_CNT": {
                "bit": 24,
                "description": "Receive FIFO Byte Count",
                "width": 5
              }
            },
            "TX_STATUS": {
              "TNTE": {
                "bit": 0,
                "description": "Transmit NACK Threshold Error Flag"
              },
              "TFE": {
                "bit": 3,
                "description": "Transmit FIFO Empty Flag"
              },
              "ETCF": {
                "bit": 4,
                "description": "Early Transmit Complete Flag"
              },
              "TCF": {
                "bit": 5,
                "description": "Transmit Complete Flag"
              },
              "TFF": {
                "bit": 6,
                "description": "Transmit FIFO Full Flag"
              },
              "TDTF": {
                "bit": 7,
                "description": "Transmit Data Threshold Flag"
              },
              "GPCNT0_TO": {
                "bit": 8,
                "description": "General Purpose Counter 0 Timeout Flag"
              },
              "GPCNT1_TO": {
                "bit": 9,
                "description": "General Purpose Counter 1 Timeout Flag"
              },
              "TX_RPTR": {
                "bit": 16,
                "description": "Transmit FIFO Read Pointer",
                "width": 4
              },
              "TX_CNT": {
                "bit": 24,
                "description": "Transmit FIFO Byte Count",
                "width": 5
              }
            },
            "PCSR": {
              "SAPD": {
                "bit": 0,
                "description": "Auto Power Down Enable"
              },
              "SVCC_EN": {
                "bit": 1,
                "description": "Vcc Enable for Smart Card"
              },
              "VCCENP": {
                "bit": 2,
                "description": "VCC Enable Polarity Control"
              },
              "SRST": {
                "bit": 3,
                "description": "Reset to Smart Card"
              },
              "SCEN": {
                "bit": 4,
                "description": "Clock Enable for Smart Card"
              },
              "SCSP": {
                "bit": 5,
                "description": "Smart Card Clock Stop Polarity"
              },
              "SPD": {
                "bit": 7,
                "description": "Auto Power Down Control"
              },
              "SPDIM": {
                "bit": 24,
                "description": "Smart Card Presence Detect Interrupt Mask"
              },
              "SPDIF": {
                "bit": 25,
                "description": "Smart Card Presence Detect Interrupt Flag"
              },
              "SPDP": {
                "bit": 26,
                "description": "Smart Card Presence Detect Pin Status"
              },
              "SPDES": {
                "bit": 27,
                "description": "SIM Presence Detect Edge Select"
              }
            },
            "RX_BUF": {
              "RX_BYTE": {
                "bit": 0,
                "description": "Receive Data Byte Read",
                "width": 8
              }
            },
            "TX_BUF": {
              "TX_BYTE": {
                "bit": 0,
                "description": "Transmit Data Byte",
                "width": 8
              }
            },
            "TX_GETU": {
              "GETU": {
                "bit": 0,
                "description": "Transmitter Guard Time Value in ETU",
                "width": 8
              }
            },
            "CWT_VAL": {
              "CWT": {
                "bit": 0,
                "description": "Character Wait Time Value",
                "width": 16
              }
            },
            "BWT_VAL": {
              "BWT": {
                "bit": 0,
                "description": "Block Wait Time Value",
                "width": 32
              }
            },
            "BGT_VAL": {
              "BGT": {
                "bit": 0,
                "description": "Block Guard Time Value",
                "width": 16
              }
            },
            "GPCNT0_VAL": {
              "GPCNT0": {
                "bit": 0,
                "description": "General Purpose Counter 0 Timeout Value",
                "width": 16
              }
            },
            "GPCNT1_VAL": {
              "GPCNT1": {
                "bit": 0,
                "description": "General Purpose Counter 1 Timeout Value",
                "width": 16
              }
            }
          }
        },
        "EMVSIM1": {
          "instances": [
            {
              "name": "EMVSIM1",
              "base": "0x400D5000",
              "irq": 38
            }
          ],
          "registers": {
            "VER_ID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CLKCFG": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock Configuration Register"
            },
            "DIVISOR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Baud Rate Divisor Register"
            },
            "CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "Control Register"
            },
            "INT_MASK": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt Mask Register"
            },
            "RX_THD": {
              "offset": "0x18",
              "size": 32,
              "description": "Receiver Threshold Register"
            },
            "TX_THD": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transmitter Threshold Register"
            },
            "RX_STATUS": {
              "offset": "0x20",
              "size": 32,
              "description": "Receive Status Register"
            },
            "TX_STATUS": {
              "offset": "0x24",
              "size": 32,
              "description": "Transmitter Status Register"
            },
            "PCSR": {
              "offset": "0x28",
              "size": 32,
              "description": "Port Control and Status Register"
            },
            "RX_BUF": {
              "offset": "0x2C",
              "size": 32,
              "description": "Receive Data Read Buffer"
            },
            "TX_BUF": {
              "offset": "0x30",
              "size": 32,
              "description": "Transmit Data Buffer"
            },
            "TX_GETU": {
              "offset": "0x34",
              "size": 32,
              "description": "Transmitter Guard ETU Value Register"
            },
            "CWT_VAL": {
              "offset": "0x38",
              "size": 32,
              "description": "Character Wait Time Value Register"
            },
            "BWT_VAL": {
              "offset": "0x3C",
              "size": 32,
              "description": "Block Wait Time Value Register"
            },
            "BGT_VAL": {
              "offset": "0x40",
              "size": 32,
              "description": "Block Guard Time Value Register"
            },
            "GPCNT0_VAL": {
              "offset": "0x44",
              "size": 32,
              "description": "General Purpose Counter 0 Timeout Value Register"
            },
            "GPCNT1_VAL": {
              "offset": "0x48",
              "size": 32,
              "description": "General Purpose Counter 1 Timeout Value"
            }
          },
          "bits": {
            "VER_ID": {
              "VER": {
                "bit": 0,
                "description": "Version ID of the module",
                "width": 32
              }
            },
            "PARAM": {
              "RX_FIFO_DEPTH": {
                "bit": 0,
                "description": "Receive FIFO Depth",
                "width": 8
              },
              "TX_FIFO_DEPTH": {
                "bit": 8,
                "description": "Transmit FIFO Depth",
                "width": 8
              }
            },
            "CLKCFG": {
              "CLK_PRSC": {
                "bit": 0,
                "description": "Clock Prescaler Value",
                "width": 8
              },
              "GPCNT1_CLK_SEL": {
                "bit": 8,
                "description": "General Purpose Counter 1 Clock Select",
                "width": 2
              },
              "GPCNT0_CLK_SEL": {
                "bit": 10,
                "description": "General Purpose Counter 0 Clock Select",
                "width": 2
              }
            },
            "DIVISOR": {
              "DIVISOR_VALUE": {
                "bit": 0,
                "description": "Divisor (F/D) Value",
                "width": 9
              }
            },
            "CTRL": {
              "IC": {
                "bit": 0,
                "description": "Inverse Convention"
              },
              "ICM": {
                "bit": 1,
                "description": "Initial Character Mode"
              },
              "ANACK": {
                "bit": 2,
                "description": "Auto NACK Enable"
              },
              "ONACK": {
                "bit": 3,
                "description": "Overrun NACK Enable"
              },
              "FLSH_RX": {
                "bit": 8,
                "description": "Flush Receiver Bit"
              },
              "FLSH_TX": {
                "bit": 9,
                "description": "Flush Transmitter Bit"
              },
              "SW_RST": {
                "bit": 10,
                "description": "Software Reset Bit"
              },
              "KILL_CLOCKS": {
                "bit": 11,
                "description": "Kill all internal clocks"
              },
              "DOZE_EN": {
                "bit": 12,
                "description": "Doze Enable"
              },
              "STOP_EN": {
                "bit": 13,
                "description": "STOP Enable"
              },
              "RCV_EN": {
                "bit": 16,
                "description": "Receiver Enable"
              },
              "XMT_EN": {
                "bit": 17,
                "description": "Transmitter Enable"
              },
              "RCVR_11": {
                "bit": 18,
                "description": "Receiver 11 ETU Mode Enable"
              },
              "RX_DMA_EN": {
                "bit": 19,
                "description": "Receive DMA Enable"
              },
              "TX_DMA_EN": {
                "bit": 20,
                "description": "Transmit DMA Enable"
              },
              "INV_CRC_VAL": {
                "bit": 24,
                "description": "Invert bits in the CRC Output Value"
              },
              "CRC_OUT_FLIP": {
                "bit": 25,
                "description": "CRC Output Value Bit Reversal or Flip"
              },
              "CRC_IN_FLIP": {
                "bit": 26,
                "description": "CRC Input Byte's Bit Reversal or Flip Control"
              },
              "CWT_EN": {
                "bit": 27,
                "description": "Character Wait Time Counter Enable"
              },
              "LRC_EN": {
                "bit": 28,
                "description": "LRC Enable"
              },
              "CRC_EN": {
                "bit": 29,
                "description": "CRC Enable"
              },
              "XMT_CRC_LRC": {
                "bit": 30,
                "description": "Transmit CRC or LRC Enable"
              },
              "BWT_EN": {
                "bit": 31,
                "description": "Block Wait Time Counter Enable"
              }
            },
            "INT_MASK": {
              "RDT_IM": {
                "bit": 0,
                "description": "Receive Data Threshold Interrupt Mask"
              },
              "TC_IM": {
                "bit": 1,
                "description": "Transmit Complete Interrupt Mask"
              },
              "RFO_IM": {
                "bit": 2,
                "description": "Receive FIFO Overflow Interrupt Mask"
              },
              "ETC_IM": {
                "bit": 3,
                "description": "Early Transmit Complete Interrupt Mask"
              },
              "TFE_IM": {
                "bit": 4,
                "description": "Transmit FIFO Empty Interrupt Mask"
              },
              "TNACK_IM": {
                "bit": 5,
                "description": "Transmit NACK Threshold Interrupt Mask"
              },
              "TFF_IM": {
                "bit": 6,
                "description": "Transmit FIFO Full Interrupt Mask"
              },
              "TDT_IM": {
                "bit": 7,
                "description": "Transmit Data Threshold Interrupt Mask"
              },
              "GPCNT0_IM": {
                "bit": 8,
                "description": "General Purpose Timer 0 Timeout Interrupt Mask"
              },
              "CWT_ERR_IM": {
                "bit": 9,
                "description": "Character Wait Time Error Interrupt Mask"
              },
              "RNACK_IM": {
                "bit": 10,
                "description": "Receiver NACK Threshold Interrupt Mask"
              },
              "BWT_ERR_IM": {
                "bit": 11,
                "description": "Block Wait Time Error Interrupt Mask"
              },
              "BGT_ERR_IM": {
                "bit": 12,
                "description": "Block Guard Time Error Interrupt"
              },
              "GPCNT1_IM": {
                "bit": 13,
                "description": "General Purpose Counter 1 Timeout Interrupt Mask"
              },
              "RX_DATA_IM": {
                "bit": 14,
                "description": "Receive Data Interrupt Mask"
              },
              "PEF_IM": {
                "bit": 15,
                "description": "Parity Error Interrupt Mask"
              }
            },
            "RX_THD": {
              "RDT": {
                "bit": 0,
                "description": "Receiver Data Threshold Value",
                "width": 4
              },
              "RNCK_THD": {
                "bit": 8,
                "description": "Receiver NACK Threshold Value",
                "width": 4
              }
            },
            "TX_THD": {
              "TDT": {
                "bit": 0,
                "description": "Transmitter Data Threshold Value",
                "width": 4
              },
              "TNCK_THD": {
                "bit": 8,
                "description": "Transmitter NACK Threshold Value",
                "width": 4
              }
            },
            "RX_STATUS": {
              "RFO": {
                "bit": 0,
                "description": "Receive FIFO Overflow Flag"
              },
              "RX_DATA": {
                "bit": 4,
                "description": "Receive Data Interrupt Flag"
              },
              "RDTF": {
                "bit": 5,
                "description": "Receive Data Threshold Interrupt Flag"
              },
              "LRC_OK": {
                "bit": 6,
                "description": "LRC Check OK Flag"
              },
              "CRC_OK": {
                "bit": 7,
                "description": "CRC Check OK Flag"
              },
              "CWT_ERR": {
                "bit": 8,
                "description": "Character Wait Time Error Flag"
              },
              "RTE": {
                "bit": 9,
                "description": "Received NACK Threshold Error Flag"
              },
              "BWT_ERR": {
                "bit": 10,
                "description": "Block Wait Time Error Flag"
              },
              "BGT_ERR": {
                "bit": 11,
                "description": "Block Guard Time Error Flag"
              },
              "PEF": {
                "bit": 12,
                "description": "Parity Error Flag"
              },
              "FEF": {
                "bit": 13,
                "description": "Frame Error Flag"
              },
              "RX_WPTR": {
                "bit": 16,
                "description": "Receive FIFO Write Pointer Value",
                "width": 4
              },
              "RX_CNT": {
                "bit": 24,
                "description": "Receive FIFO Byte Count",
                "width": 5
              }
            },
            "TX_STATUS": {
              "TNTE": {
                "bit": 0,
                "description": "Transmit NACK Threshold Error Flag"
              },
              "TFE": {
                "bit": 3,
                "description": "Transmit FIFO Empty Flag"
              },
              "ETCF": {
                "bit": 4,
                "description": "Early Transmit Complete Flag"
              },
              "TCF": {
                "bit": 5,
                "description": "Transmit Complete Flag"
              },
              "TFF": {
                "bit": 6,
                "description": "Transmit FIFO Full Flag"
              },
              "TDTF": {
                "bit": 7,
                "description": "Transmit Data Threshold Flag"
              },
              "GPCNT0_TO": {
                "bit": 8,
                "description": "General Purpose Counter 0 Timeout Flag"
              },
              "GPCNT1_TO": {
                "bit": 9,
                "description": "General Purpose Counter 1 Timeout Flag"
              },
              "TX_RPTR": {
                "bit": 16,
                "description": "Transmit FIFO Read Pointer",
                "width": 4
              },
              "TX_CNT": {
                "bit": 24,
                "description": "Transmit FIFO Byte Count",
                "width": 5
              }
            },
            "PCSR": {
              "SAPD": {
                "bit": 0,
                "description": "Auto Power Down Enable"
              },
              "SVCC_EN": {
                "bit": 1,
                "description": "Vcc Enable for Smart Card"
              },
              "VCCENP": {
                "bit": 2,
                "description": "VCC Enable Polarity Control"
              },
              "SRST": {
                "bit": 3,
                "description": "Reset to Smart Card"
              },
              "SCEN": {
                "bit": 4,
                "description": "Clock Enable for Smart Card"
              },
              "SCSP": {
                "bit": 5,
                "description": "Smart Card Clock Stop Polarity"
              },
              "SPD": {
                "bit": 7,
                "description": "Auto Power Down Control"
              },
              "SPDIM": {
                "bit": 24,
                "description": "Smart Card Presence Detect Interrupt Mask"
              },
              "SPDIF": {
                "bit": 25,
                "description": "Smart Card Presence Detect Interrupt Flag"
              },
              "SPDP": {
                "bit": 26,
                "description": "Smart Card Presence Detect Pin Status"
              },
              "SPDES": {
                "bit": 27,
                "description": "SIM Presence Detect Edge Select"
              }
            },
            "RX_BUF": {
              "RX_BYTE": {
                "bit": 0,
                "description": "Receive Data Byte Read",
                "width": 8
              }
            },
            "TX_BUF": {
              "TX_BYTE": {
                "bit": 0,
                "description": "Transmit Data Byte",
                "width": 8
              }
            },
            "TX_GETU": {
              "GETU": {
                "bit": 0,
                "description": "Transmitter Guard Time Value in ETU",
                "width": 8
              }
            },
            "CWT_VAL": {
              "CWT": {
                "bit": 0,
                "description": "Character Wait Time Value",
                "width": 16
              }
            },
            "BWT_VAL": {
              "BWT": {
                "bit": 0,
                "description": "Block Wait Time Value",
                "width": 32
              }
            },
            "BGT_VAL": {
              "BGT": {
                "bit": 0,
                "description": "Block Guard Time Value",
                "width": 16
              }
            },
            "GPCNT0_VAL": {
              "GPCNT0": {
                "bit": 0,
                "description": "General Purpose Counter 0 Timeout Value",
                "width": 16
              }
            },
            "GPCNT1_VAL": {
              "GPCNT1": {
                "bit": 0,
                "description": "General Purpose Counter 1 Timeout Value",
                "width": 16
              }
            }
          }
        },
        "OTFAD": {
          "instances": [
            {
              "name": "OTFAD",
              "base": "0x400DAC00"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "Status Register"
            },
            "CRC": {
              "offset": "0x08",
              "size": 32,
              "description": "Cyclic Redundancy Check Register"
            },
            "CTX%s_KEY_W0": {
              "offset": "0x100",
              "size": 32,
              "description": "AES Key Word0"
            },
            "CTX%s_KEY_W1": {
              "offset": "0x104",
              "size": 32,
              "description": "AES Key Word1"
            },
            "CTX%s_KEY_W2": {
              "offset": "0x108",
              "size": 32,
              "description": "AES Key Word2"
            },
            "CTX%s_KEY_W3": {
              "offset": "0x10C",
              "size": 32,
              "description": "AES Key Word3"
            },
            "CTX%s_CTR_W0": {
              "offset": "0x110",
              "size": 32,
              "description": "AES Counter Word0"
            },
            "CTX%s_CTR_W1": {
              "offset": "0x114",
              "size": 32,
              "description": "AES Counter Word1"
            },
            "CTX%s_RGD_W0": {
              "offset": "0x118",
              "size": 32,
              "description": "AES Region Descriptor Word0"
            },
            "CTX%s_RGD_W1": {
              "offset": "0x11C",
              "size": 32,
              "description": "AES Region Descriptor Word1"
            }
          },
          "bits": {
            "CR": {
              "FSVM": {
                "bit": 2,
                "description": "Force Security Violation Mode"
              },
              "FLDM": {
                "bit": 3,
                "description": "Force Logically Disabled Mode"
              },
              "RRAE": {
                "bit": 7,
                "description": "Restricted Register Access Enable"
              },
              "CCTX": {
                "bit": 16,
                "description": "CRC Context",
                "width": 2
              },
              "CRCE": {
                "bit": 20,
                "description": "CRC Enable"
              },
              "CRCI": {
                "bit": 21,
                "description": "CRC Initialization"
              },
              "GE": {
                "bit": 31,
                "description": "Global OTFAD Enable"
              }
            },
            "SR": {
              "MDPCP": {
                "bit": 1,
                "description": "MDPC Present"
              },
              "MODE": {
                "bit": 2,
                "description": "Operating Mode",
                "width": 2
              },
              "NCTX": {
                "bit": 4,
                "description": "Number of Contexts",
                "width": 4
              },
              "HRL": {
                "bit": 24,
                "description": "Hardware Revision Level",
                "width": 4
              },
              "RRAM": {
                "bit": 28,
                "description": "Restricted Register Access Mode"
              },
              "GEM": {
                "bit": 29,
                "description": "Global Enable Mode"
              }
            },
            "CRC": {
              "CRCD": {
                "bit": 0,
                "description": "CRC Data.",
                "width": 32
              }
            },
            "CTX%s_KEY_W0": {
              "W0KEY": {
                "bit": 0,
                "description": "AES Key",
                "width": 32
              }
            },
            "CTX%s_KEY_W1": {
              "W1KEY": {
                "bit": 0,
                "description": "AES Key",
                "width": 32
              }
            },
            "CTX%s_KEY_W2": {
              "W2KEY": {
                "bit": 0,
                "description": "AES Key",
                "width": 32
              }
            },
            "CTX%s_KEY_W3": {
              "W3KEY": {
                "bit": 0,
                "description": "AES Key",
                "width": 32
              }
            },
            "CTX%s_CTR_W0": {
              "W0CTR": {
                "bit": 0,
                "description": "AES Counter",
                "width": 32
              }
            },
            "CTX%s_CTR_W1": {
              "W1CTR": {
                "bit": 0,
                "description": "AES Counter",
                "width": 32
              }
            },
            "CTX%s_RGD_W0": {
              "SRTADDR": {
                "bit": 10,
                "description": "Start Address",
                "width": 22
              }
            },
            "CTX%s_RGD_W1": {
              "VLD": {
                "bit": 0,
                "description": "Valid"
              },
              "ADE": {
                "bit": 1,
                "description": "Aes Decryption Enable."
              },
              "RO": {
                "bit": 2,
                "description": "Read-Only"
              },
              "ENDADDR": {
                "bit": 10,
                "description": "End Address",
                "width": 22
              }
            }
          }
        },
        "FLEXIO0": {
          "instances": [
            {
              "name": "FLEXIO0",
              "base": "0x400DF000",
              "irq": 70
            }
          ],
          "registers": {
            "VERID": {
              "offset": "0x00",
              "size": 32,
              "description": "Version ID Register"
            },
            "PARAM": {
              "offset": "0x04",
              "size": 32,
              "description": "Parameter Register"
            },
            "CTRL": {
              "offset": "0x08",
              "size": 32,
              "description": "FlexIO Control Register"
            },
            "PIN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin State Register"
            },
            "SHIFTSTAT": {
              "offset": "0x10",
              "size": 32,
              "description": "Shifter Status Register"
            },
            "SHIFTERR": {
              "offset": "0x14",
              "size": 32,
              "description": "Shifter Error Register"
            },
            "TIMSTAT": {
              "offset": "0x18",
              "size": 32,
              "description": "Timer Status Register"
            },
            "SHIFTSIEN": {
              "offset": "0x20",
              "size": 32,
              "description": "Shifter Status Interrupt Enable"
            },
            "SHIFTEIEN": {
              "offset": "0x24",
              "size": 32,
              "description": "Shifter Error Interrupt Enable"
            },
            "TIMIEN": {
              "offset": "0x28",
              "size": 32,
              "description": "Timer Interrupt Enable Register"
            },
            "SHIFTSDEN": {
              "offset": "0x30",
              "size": 32,
              "description": "Shifter Status DMA Enable"
            },
            "SHIFTSTATE": {
              "offset": "0x40",
              "size": 32,
              "description": "Shifter State Register"
            },
            "SHIFTCTL%s": {
              "offset": "0x80",
              "size": 32,
              "description": "Shifter Control N Register"
            },
            "SHIFTCFG%s": {
              "offset": "0x100",
              "size": 32,
              "description": "Shifter Configuration N Register"
            },
            "SHIFTBUF%s": {
              "offset": "0x200",
              "size": 32,
              "description": "Shifter Buffer N Register"
            },
            "SHIFTBUFBIS%s": {
              "offset": "0x280",
              "size": 32,
              "description": "Shifter Buffer N Bit Swapped Register"
            },
            "SHIFTBUFBYS%s": {
              "offset": "0x300",
              "size": 32,
              "description": "Shifter Buffer N Byte Swapped Register"
            },
            "SHIFTBUFBBS%s": {
              "offset": "0x380",
              "size": 32,
              "description": "Shifter Buffer N Bit Byte Swapped Register"
            },
            "TIMCTL%s": {
              "offset": "0x400",
              "size": 32,
              "description": "Timer Control N Register"
            },
            "TIMCFG%s": {
              "offset": "0x480",
              "size": 32,
              "description": "Timer Configuration N Register"
            },
            "TIMCMP%s": {
              "offset": "0x500",
              "size": 32,
              "description": "Timer Compare N Register"
            },
            "SHIFTBUFNBS%s": {
              "offset": "0x680",
              "size": 32,
              "description": "Shifter Buffer N Nibble Byte Swapped Register"
            },
            "SHIFTBUFHWS%s": {
              "offset": "0x700",
              "size": 32,
              "description": "Shifter Buffer N Half Word Swapped Register"
            },
            "SHIFTBUFNIS%s": {
              "offset": "0x780",
              "size": 32,
              "description": "Shifter Buffer N Nibble Swapped Register"
            }
          },
          "bits": {
            "VERID": {
              "FEATURE": {
                "bit": 0,
                "description": "Feature Specification Number",
                "width": 16
              },
              "MINOR": {
                "bit": 16,
                "description": "Minor Version Number",
                "width": 8
              },
              "MAJOR": {
                "bit": 24,
                "description": "Major Version Number",
                "width": 8
              }
            },
            "PARAM": {
              "SHIFTER": {
                "bit": 0,
                "description": "Shifter Number",
                "width": 8
              },
              "TIMER": {
                "bit": 8,
                "description": "Timer Number",
                "width": 8
              },
              "PIN": {
                "bit": 16,
                "description": "Pin Number",
                "width": 8
              },
              "TRIGGER": {
                "bit": 24,
                "description": "Trigger Number",
                "width": 8
              }
            },
            "CTRL": {
              "FLEXEN": {
                "bit": 0,
                "description": "FlexIO Enable"
              },
              "SWRST": {
                "bit": 1,
                "description": "Software Reset"
              },
              "FASTACC": {
                "bit": 2,
                "description": "Fast Access"
              },
              "DBGE": {
                "bit": 30,
                "description": "Debug Enable"
              },
              "DOZEN": {
                "bit": 31,
                "description": "Doze Enable"
              }
            },
            "PIN": {
              "PDI": {
                "bit": 0,
                "description": "Pin Data Input",
                "width": 32
              }
            },
            "SHIFTSTAT": {
              "SSF": {
                "bit": 0,
                "description": "Shifter Status Flag",
                "width": 8
              }
            },
            "SHIFTERR": {
              "SEF": {
                "bit": 0,
                "description": "Shifter Error Flags",
                "width": 8
              }
            },
            "TIMSTAT": {
              "TSF": {
                "bit": 0,
                "description": "Timer Status Flags",
                "width": 8
              }
            },
            "SHIFTSIEN": {
              "SSIE": {
                "bit": 0,
                "description": "Shifter Status Interrupt Enable",
                "width": 8
              }
            },
            "SHIFTEIEN": {
              "SEIE": {
                "bit": 0,
                "description": "Shifter Error Interrupt Enable",
                "width": 8
              }
            },
            "TIMIEN": {
              "TEIE": {
                "bit": 0,
                "description": "Timer Status Interrupt Enable",
                "width": 8
              }
            },
            "SHIFTSDEN": {
              "SSDE": {
                "bit": 0,
                "description": "Shifter Status DMA Enable",
                "width": 8
              }
            },
            "SHIFTSTATE": {
              "STATE": {
                "bit": 0,
                "description": "Current State Pointer",
                "width": 3
              }
            },
            "SHIFTCTL%s": {
              "SMOD": {
                "bit": 0,
                "description": "Shifter Mode",
                "width": 3
              },
              "PINPOL": {
                "bit": 7,
                "description": "Shifter Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Shifter Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Shifter Pin Configuration",
                "width": 2
              },
              "TIMPOL": {
                "bit": 23,
                "description": "Timer Polarity"
              },
              "TIMSEL": {
                "bit": 24,
                "description": "Timer Select",
                "width": 3
              }
            },
            "SHIFTCFG%s": {
              "SSTART": {
                "bit": 0,
                "description": "Shifter Start bit",
                "width": 2
              },
              "SSTOP": {
                "bit": 4,
                "description": "Shifter Stop bit",
                "width": 2
              },
              "INSRC": {
                "bit": 8,
                "description": "Input Source"
              },
              "PWIDTH": {
                "bit": 16,
                "description": "Parallel Width",
                "width": 5
              }
            },
            "SHIFTBUF%s": {
              "SHIFTBUF": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBIS%s": {
              "SHIFTBUFBIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBYS%s": {
              "SHIFTBUFBYS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFBBS%s": {
              "SHIFTBUFBBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "TIMCTL%s": {
              "TIMOD": {
                "bit": 0,
                "description": "Timer Mode",
                "width": 2
              },
              "PINPOL": {
                "bit": 7,
                "description": "Timer Pin Polarity"
              },
              "PINSEL": {
                "bit": 8,
                "description": "Timer Pin Select",
                "width": 5
              },
              "PINCFG": {
                "bit": 16,
                "description": "Timer Pin Configuration",
                "width": 2
              },
              "TRGSRC": {
                "bit": 22,
                "description": "Trigger Source"
              },
              "TRGPOL": {
                "bit": 23,
                "description": "Trigger Polarity"
              },
              "TRGSEL": {
                "bit": 24,
                "description": "Trigger Select",
                "width": 6
              }
            },
            "TIMCFG%s": {
              "TSTART": {
                "bit": 1,
                "description": "Timer Start Bit"
              },
              "TSTOP": {
                "bit": 4,
                "description": "Timer Stop Bit",
                "width": 2
              },
              "TIMENA": {
                "bit": 8,
                "description": "Timer Enable",
                "width": 3
              },
              "TIMDIS": {
                "bit": 12,
                "description": "Timer Disable",
                "width": 3
              },
              "TIMRST": {
                "bit": 16,
                "description": "Timer Reset",
                "width": 3
              },
              "TIMDEC": {
                "bit": 20,
                "description": "Timer Decrement",
                "width": 2
              },
              "TIMOUT": {
                "bit": 24,
                "description": "Timer Output",
                "width": 2
              }
            },
            "TIMCMP%s": {
              "CMP": {
                "bit": 0,
                "description": "Timer Compare Value",
                "width": 16
              }
            },
            "SHIFTBUFNBS%s": {
              "SHIFTBUFNBS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFHWS%s": {
              "SHIFTBUFHWS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            },
            "SHIFTBUFNIS%s": {
              "SHIFTBUFNIS": {
                "bit": 0,
                "description": "Shift Buffer",
                "width": 32
              }
            }
          }
        },
        "MCM": {
          "instances": [
            {
              "name": "MCM",
              "base": "0xE0080000",
              "irq": 17
            }
          ],
          "registers": {
            "PLASC": {
              "offset": "0x08",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Slave Configuration"
            },
            "PLAMC": {
              "offset": "0x0A",
              "size": 16,
              "description": "Crossbar Switch (AXBS) Master Configuration"
            },
            "CR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Control Register"
            },
            "ISCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "FADR": {
              "offset": "0x20",
              "size": 32,
              "description": "Fault address register"
            },
            "FATR": {
              "offset": "0x24",
              "size": 32,
              "description": "Fault attributes register"
            },
            "FDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Fault data register"
            },
            "PID": {
              "offset": "0x30",
              "size": 32,
              "description": "Process ID register"
            },
            "CPO": {
              "offset": "0x40",
              "size": 32,
              "description": "Compute Operation Control Register"
            }
          },
          "bits": {
            "PLASC": {
              "ASC": {
                "bit": 0,
                "description": "Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.",
                "width": 8
              }
            },
            "PLAMC": {
              "AMC": {
                "bit": 0,
                "description": "Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.",
                "width": 8
              }
            },
            "CR": {
              "SRAMUAP": {
                "bit": 24,
                "description": "SRAM_U arbitration priority",
                "width": 2
              },
              "SRAMUWP": {
                "bit": 26,
                "description": "SRAM_U write protect"
              },
              "SRAMLAP": {
                "bit": 28,
                "description": "SRAM_L arbitration priority",
                "width": 2
              },
              "SRAMLWP": {
                "bit": 30,
                "description": "SRAM_L Write Protect"
              }
            },
            "ISCR": {
              "FIOC": {
                "bit": 8,
                "description": "FPU invalid operation interrupt status"
              },
              "FDZC": {
                "bit": 9,
                "description": "FPU divide-by-zero interrupt status"
              },
              "FOFC": {
                "bit": 10,
                "description": "FPU overflow interrupt status"
              },
              "FUFC": {
                "bit": 11,
                "description": "FPU underflow interrupt status"
              },
              "FIXC": {
                "bit": 12,
                "description": "FPU inexact interrupt status"
              },
              "FIDC": {
                "bit": 15,
                "description": "FPU input denormal interrupt status"
              },
              "FIOCE": {
                "bit": 24,
                "description": "FPU invalid operation interrupt enable"
              },
              "FDZCE": {
                "bit": 25,
                "description": "FPU divide-by-zero interrupt enable"
              },
              "FOFCE": {
                "bit": 26,
                "description": "FPU overflow interrupt enable"
              },
              "FUFCE": {
                "bit": 27,
                "description": "FPU underflow interrupt enable"
              },
              "FIXCE": {
                "bit": 28,
                "description": "FPU inexact interrupt enable"
              },
              "FIDCE": {
                "bit": 31,
                "description": "FPU input denormal interrupt enable"
              }
            },
            "FADR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Fault address",
                "width": 32
              }
            },
            "FATR": {
              "BEDA": {
                "bit": 0,
                "description": "Bus error access type"
              },
              "BEMD": {
                "bit": 1,
                "description": "Bus error privilege level"
              },
              "BESZ": {
                "bit": 4,
                "description": "Bus error size",
                "width": 2
              },
              "BEWT": {
                "bit": 7,
                "description": "Bus error write"
              },
              "BEMN": {
                "bit": 8,
                "description": "Bus error master number",
                "width": 4
              },
              "BEOVR": {
                "bit": 31,
                "description": "Bus error overrun"
              }
            },
            "FDR": {
              "DATA": {
                "bit": 0,
                "description": "Fault data",
                "width": 32
              }
            },
            "PID": {
              "PID": {
                "bit": 0,
                "description": "M0_PID And M1_PID For MPU",
                "width": 8
              }
            },
            "CPO": {
              "CPOREQ": {
                "bit": 0,
                "description": "Compute Operation request"
              },
              "CPOACK": {
                "bit": 1,
                "description": "Compute Operation acknowledge"
              },
              "CPOWOI": {
                "bit": 2,
                "description": "Compute Operation wakeup on interrupt"
              }
            }
          }
        },
        "CAU": {
          "instances": [
            {
              "name": "CAU",
              "base": "0xE0081000"
            }
          ],
          "registers": {
            "CAU_DIRECT0": {
              "offset": "0x00",
              "size": 32,
              "description": "Direct access register 0"
            },
            "CAU_DIRECT1": {
              "offset": "0x04",
              "size": 32,
              "description": "Direct access register 1"
            },
            "CAU_DIRECT2": {
              "offset": "0x08",
              "size": 32,
              "description": "Direct access register 2"
            },
            "CAU_DIRECT3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Direct access register 3"
            },
            "CAU_DIRECT4": {
              "offset": "0x10",
              "size": 32,
              "description": "Direct access register 4"
            },
            "CAU_DIRECT5": {
              "offset": "0x14",
              "size": 32,
              "description": "Direct access register 5"
            },
            "CAU_DIRECT6": {
              "offset": "0x18",
              "size": 32,
              "description": "Direct access register 6"
            },
            "CAU_DIRECT7": {
              "offset": "0x1C",
              "size": 32,
              "description": "Direct access register 7"
            },
            "CAU_DIRECT8": {
              "offset": "0x20",
              "size": 32,
              "description": "Direct access register 8"
            },
            "CAU_DIRECT9": {
              "offset": "0x24",
              "size": 32,
              "description": "Direct access register 9"
            },
            "CAU_DIRECT10": {
              "offset": "0x28",
              "size": 32,
              "description": "Direct access register 10"
            },
            "CAU_DIRECT11": {
              "offset": "0x2C",
              "size": 32,
              "description": "Direct access register 11"
            },
            "CAU_DIRECT12": {
              "offset": "0x30",
              "size": 32,
              "description": "Direct access register 12"
            },
            "CAU_DIRECT13": {
              "offset": "0x34",
              "size": 32,
              "description": "Direct access register 13"
            },
            "CAU_DIRECT14": {
              "offset": "0x38",
              "size": 32,
              "description": "Direct access register 14"
            },
            "CAU_DIRECT15": {
              "offset": "0x3C",
              "size": 32,
              "description": "Direct access register 15"
            },
            "CAU_LDR_CASR": {
              "offset": "0x840",
              "size": 32,
              "description": "Status register - Load Register command"
            },
            "CAU_LDR_CAA": {
              "offset": "0x844",
              "size": 32,
              "description": "Accumulator register - Load Register command"
            },
            "CAU_LDR_CA0": {
              "offset": "0x848",
              "size": 32,
              "description": "General Purpose Register 0 - Load Register command"
            },
            "CAU_LDR_CA1": {
              "offset": "0x84C",
              "size": 32,
              "description": "General Purpose Register 1 - Load Register command"
            },
            "CAU_LDR_CA2": {
              "offset": "0x850",
              "size": 32,
              "description": "General Purpose Register 2 - Load Register command"
            },
            "CAU_LDR_CA3": {
              "offset": "0x854",
              "size": 32,
              "description": "General Purpose Register 3 - Load Register command"
            },
            "CAU_LDR_CA4": {
              "offset": "0x858",
              "size": 32,
              "description": "General Purpose Register 4 - Load Register command"
            },
            "CAU_LDR_CA5": {
              "offset": "0x85C",
              "size": 32,
              "description": "General Purpose Register 5 - Load Register command"
            },
            "CAU_LDR_CA6": {
              "offset": "0x860",
              "size": 32,
              "description": "General Purpose Register 6 - Load Register command"
            },
            "CAU_LDR_CA7": {
              "offset": "0x864",
              "size": 32,
              "description": "General Purpose Register 7 - Load Register command"
            },
            "CAU_LDR_CA8": {
              "offset": "0x868",
              "size": 32,
              "description": "General Purpose Register 8 - Load Register command"
            },
            "CAU_STR_CASR": {
              "offset": "0x880",
              "size": 32,
              "description": "Status register - Store Register command"
            },
            "CAU_STR_CAA": {
              "offset": "0x884",
              "size": 32,
              "description": "Accumulator register - Store Register command"
            },
            "CAU_STR_CA0": {
              "offset": "0x888",
              "size": 32,
              "description": "General Purpose Register 0 - Store Register command"
            },
            "CAU_STR_CA1": {
              "offset": "0x88C",
              "size": 32,
              "description": "General Purpose Register 1 - Store Register command"
            },
            "CAU_STR_CA2": {
              "offset": "0x890",
              "size": 32,
              "description": "General Purpose Register 2 - Store Register command"
            },
            "CAU_STR_CA3": {
              "offset": "0x894",
              "size": 32,
              "description": "General Purpose Register 3 - Store Register command"
            },
            "CAU_STR_CA4": {
              "offset": "0x898",
              "size": 32,
              "description": "General Purpose Register 4 - Store Register command"
            },
            "CAU_STR_CA5": {
              "offset": "0x89C",
              "size": 32,
              "description": "General Purpose Register 5 - Store Register command"
            },
            "CAU_STR_CA6": {
              "offset": "0x8A0",
              "size": 32,
              "description": "General Purpose Register 6 - Store Register command"
            },
            "CAU_STR_CA7": {
              "offset": "0x8A4",
              "size": 32,
              "description": "General Purpose Register 7 - Store Register command"
            },
            "CAU_STR_CA8": {
              "offset": "0x8A8",
              "size": 32,
              "description": "General Purpose Register 8 - Store Register command"
            },
            "CAU_ADR_CASR": {
              "offset": "0x8C0",
              "size": 32,
              "description": "Status register - Add Register command"
            },
            "CAU_ADR_CAA": {
              "offset": "0x8C4",
              "size": 32,
              "description": "Accumulator register - Add to register command"
            },
            "CAU_ADR_CA0": {
              "offset": "0x8C8",
              "size": 32,
              "description": "General Purpose Register 0 - Add to register command"
            },
            "CAU_ADR_CA1": {
              "offset": "0x8CC",
              "size": 32,
              "description": "General Purpose Register 1 - Add to register command"
            },
            "CAU_ADR_CA2": {
              "offset": "0x8D0",
              "size": 32,
              "description": "General Purpose Register 2 - Add to register command"
            },
            "CAU_ADR_CA3": {
              "offset": "0x8D4",
              "size": 32,
              "description": "General Purpose Register 3 - Add to register command"
            },
            "CAU_ADR_CA4": {
              "offset": "0x8D8",
              "size": 32,
              "description": "General Purpose Register 4 - Add to register command"
            },
            "CAU_ADR_CA5": {
              "offset": "0x8DC",
              "size": 32,
              "description": "General Purpose Register 5 - Add to register command"
            },
            "CAU_ADR_CA6": {
              "offset": "0x8E0",
              "size": 32,
              "description": "General Purpose Register 6 - Add to register command"
            },
            "CAU_ADR_CA7": {
              "offset": "0x8E4",
              "size": 32,
              "description": "General Purpose Register 7 - Add to register command"
            },
            "CAU_ADR_CA8": {
              "offset": "0x8E8",
              "size": 32,
              "description": "General Purpose Register 8 - Add to register command"
            },
            "CAU_RADR_CASR": {
              "offset": "0x900",
              "size": 32,
              "description": "Status register - Reverse and Add to Register command"
            },
            "CAU_RADR_CAA": {
              "offset": "0x904",
              "size": 32,
              "description": "Accumulator register - Reverse and Add to Register command"
            },
            "CAU_RADR_CA0": {
              "offset": "0x908",
              "size": 32,
              "description": "General Purpose Register 0 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA1": {
              "offset": "0x90C",
              "size": 32,
              "description": "General Purpose Register 1 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA2": {
              "offset": "0x910",
              "size": 32,
              "description": "General Purpose Register 2 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA3": {
              "offset": "0x914",
              "size": 32,
              "description": "General Purpose Register 3 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA4": {
              "offset": "0x918",
              "size": 32,
              "description": "General Purpose Register 4 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA5": {
              "offset": "0x91C",
              "size": 32,
              "description": "General Purpose Register 5 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA6": {
              "offset": "0x920",
              "size": 32,
              "description": "General Purpose Register 6 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA7": {
              "offset": "0x924",
              "size": 32,
              "description": "General Purpose Register 7 - Reverse and Add to Register command"
            },
            "CAU_RADR_CA8": {
              "offset": "0x928",
              "size": 32,
              "description": "General Purpose Register 8 - Reverse and Add to Register command"
            },
            "CAU_XOR_CASR": {
              "offset": "0x980",
              "size": 32,
              "description": "Status register - Exclusive Or command"
            },
            "CAU_XOR_CAA": {
              "offset": "0x984",
              "size": 32,
              "description": "Accumulator register - Exclusive Or command"
            },
            "CAU_XOR_CA0": {
              "offset": "0x988",
              "size": 32,
              "description": "General Purpose Register 0 - Exclusive Or command"
            },
            "CAU_XOR_CA1": {
              "offset": "0x98C",
              "size": 32,
              "description": "General Purpose Register 1 - Exclusive Or command"
            },
            "CAU_XOR_CA2": {
              "offset": "0x990",
              "size": 32,
              "description": "General Purpose Register 2 - Exclusive Or command"
            },
            "CAU_XOR_CA3": {
              "offset": "0x994",
              "size": 32,
              "description": "General Purpose Register 3 - Exclusive Or command"
            },
            "CAU_XOR_CA4": {
              "offset": "0x998",
              "size": 32,
              "description": "General Purpose Register 4 - Exclusive Or command"
            },
            "CAU_XOR_CA5": {
              "offset": "0x99C",
              "size": 32,
              "description": "General Purpose Register 5 - Exclusive Or command"
            },
            "CAU_XOR_CA6": {
              "offset": "0x9A0",
              "size": 32,
              "description": "General Purpose Register 6 - Exclusive Or command"
            },
            "CAU_XOR_CA7": {
              "offset": "0x9A4",
              "size": 32,
              "description": "General Purpose Register 7 - Exclusive Or command"
            },
            "CAU_XOR_CA8": {
              "offset": "0x9A8",
              "size": 32,
              "description": "General Purpose Register 8 - Exclusive Or command"
            },
            "CAU_ROTL_CASR": {
              "offset": "0x9C0",
              "size": 32,
              "description": "Status register - Rotate Left command"
            },
            "CAU_ROTL_CAA": {
              "offset": "0x9C4",
              "size": 32,
              "description": "Accumulator register - Rotate Left command"
            },
            "CAU_ROTL_CA0": {
              "offset": "0x9C8",
              "size": 32,
              "description": "General Purpose Register 0 - Rotate Left command"
            },
            "CAU_ROTL_CA1": {
              "offset": "0x9CC",
              "size": 32,
              "description": "General Purpose Register 1 - Rotate Left command"
            },
            "CAU_ROTL_CA2": {
              "offset": "0x9D0",
              "size": 32,
              "description": "General Purpose Register 2 - Rotate Left command"
            },
            "CAU_ROTL_CA3": {
              "offset": "0x9D4",
              "size": 32,
              "description": "General Purpose Register 3 - Rotate Left command"
            },
            "CAU_ROTL_CA4": {
              "offset": "0x9D8",
              "size": 32,
              "description": "General Purpose Register 4 - Rotate Left command"
            },
            "CAU_ROTL_CA5": {
              "offset": "0x9DC",
              "size": 32,
              "description": "General Purpose Register 5 - Rotate Left command"
            },
            "CAU_ROTL_CA6": {
              "offset": "0x9E0",
              "size": 32,
              "description": "General Purpose Register 6 - Rotate Left command"
            },
            "CAU_ROTL_CA7": {
              "offset": "0x9E4",
              "size": 32,
              "description": "General Purpose Register 7 - Rotate Left command"
            },
            "CAU_ROTL_CA8": {
              "offset": "0x9E8",
              "size": 32,
              "description": "General Purpose Register 8 - Rotate Left command"
            },
            "CAU_AESC_CASR": {
              "offset": "0xB00",
              "size": 32,
              "description": "Status register - AES Column Operation command"
            },
            "CAU_AESC_CAA": {
              "offset": "0xB04",
              "size": 32,
              "description": "Accumulator register - AES Column Operation command"
            },
            "CAU_AESC_CA0": {
              "offset": "0xB08",
              "size": 32,
              "description": "General Purpose Register 0 - AES Column Operation command"
            },
            "CAU_AESC_CA1": {
              "offset": "0xB0C",
              "size": 32,
              "description": "General Purpose Register 1 - AES Column Operation command"
            },
            "CAU_AESC_CA2": {
              "offset": "0xB10",
              "size": 32,
              "description": "General Purpose Register 2 - AES Column Operation command"
            },
            "CAU_AESC_CA3": {
              "offset": "0xB14",
              "size": 32,
              "description": "General Purpose Register 3 - AES Column Operation command"
            },
            "CAU_AESC_CA4": {
              "offset": "0xB18",
              "size": 32,
              "description": "General Purpose Register 4 - AES Column Operation command"
            },
            "CAU_AESC_CA5": {
              "offset": "0xB1C",
              "size": 32,
              "description": "General Purpose Register 5 - AES Column Operation command"
            },
            "CAU_AESC_CA6": {
              "offset": "0xB20",
              "size": 32,
              "description": "General Purpose Register 6 - AES Column Operation command"
            },
            "CAU_AESC_CA7": {
              "offset": "0xB24",
              "size": 32,
              "description": "General Purpose Register 7 - AES Column Operation command"
            },
            "CAU_AESC_CA8": {
              "offset": "0xB28",
              "size": 32,
              "description": "General Purpose Register 8 - AES Column Operation command"
            },
            "CAU_AESIC_CASR": {
              "offset": "0xB40",
              "size": 32,
              "description": "Status register - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CAA": {
              "offset": "0xB44",
              "size": 32,
              "description": "Accumulator register - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA0": {
              "offset": "0xB48",
              "size": 32,
              "description": "General Purpose Register 0 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA1": {
              "offset": "0xB4C",
              "size": 32,
              "description": "General Purpose Register 1 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA2": {
              "offset": "0xB50",
              "size": 32,
              "description": "General Purpose Register 2 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA3": {
              "offset": "0xB54",
              "size": 32,
              "description": "General Purpose Register 3 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA4": {
              "offset": "0xB58",
              "size": 32,
              "description": "General Purpose Register 4 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA5": {
              "offset": "0xB5C",
              "size": 32,
              "description": "General Purpose Register 5 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA6": {
              "offset": "0xB60",
              "size": 32,
              "description": "General Purpose Register 6 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA7": {
              "offset": "0xB64",
              "size": 32,
              "description": "General Purpose Register 7 - AES Inverse Column Operation command"
            },
            "CAU_AESIC_CA8": {
              "offset": "0xB68",
              "size": 32,
              "description": "General Purpose Register 8 - AES Inverse Column Operation command"
            }
          },
          "bits": {
            "CAU_DIRECT0": {
              "CAU_DIRECT0": {
                "bit": 0,
                "description": "Direct register 0",
                "width": 32
              }
            },
            "CAU_DIRECT1": {
              "CAU_DIRECT1": {
                "bit": 0,
                "description": "Direct register 1",
                "width": 32
              }
            },
            "CAU_DIRECT2": {
              "CAU_DIRECT2": {
                "bit": 0,
                "description": "Direct register 2",
                "width": 32
              }
            },
            "CAU_DIRECT3": {
              "CAU_DIRECT3": {
                "bit": 0,
                "description": "Direct register 3",
                "width": 32
              }
            },
            "CAU_DIRECT4": {
              "CAU_DIRECT4": {
                "bit": 0,
                "description": "Direct register 4",
                "width": 32
              }
            },
            "CAU_DIRECT5": {
              "CAU_DIRECT5": {
                "bit": 0,
                "description": "Direct register 5",
                "width": 32
              }
            },
            "CAU_DIRECT6": {
              "CAU_DIRECT6": {
                "bit": 0,
                "description": "Direct register 6",
                "width": 32
              }
            },
            "CAU_DIRECT7": {
              "CAU_DIRECT7": {
                "bit": 0,
                "description": "Direct register 7",
                "width": 32
              }
            },
            "CAU_DIRECT8": {
              "CAU_DIRECT8": {
                "bit": 0,
                "description": "Direct register 8",
                "width": 32
              }
            },
            "CAU_DIRECT9": {
              "CAU_DIRECT9": {
                "bit": 0,
                "description": "Direct register 9",
                "width": 32
              }
            },
            "CAU_DIRECT10": {
              "CAU_DIRECT10": {
                "bit": 0,
                "description": "Direct register 10",
                "width": 32
              }
            },
            "CAU_DIRECT11": {
              "CAU_DIRECT11": {
                "bit": 0,
                "description": "Direct register 11",
                "width": 32
              }
            },
            "CAU_DIRECT12": {
              "CAU_DIRECT12": {
                "bit": 0,
                "description": "Direct register 12",
                "width": 32
              }
            },
            "CAU_DIRECT13": {
              "CAU_DIRECT13": {
                "bit": 0,
                "description": "Direct register 13",
                "width": 32
              }
            },
            "CAU_DIRECT14": {
              "CAU_DIRECT14": {
                "bit": 0,
                "description": "Direct register 14",
                "width": 32
              }
            },
            "CAU_DIRECT15": {
              "CAU_DIRECT15": {
                "bit": 0,
                "description": "Direct register 15",
                "width": 32
              }
            },
            "CAU_LDR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_LDR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_LDR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_LDR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_LDR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_LDR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_LDR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_LDR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_LDR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_LDR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_LDR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_STR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_STR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_STR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_STR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_STR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_STR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_STR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_STR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_STR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_STR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_STR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_ADR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_ADR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_ADR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_ADR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_ADR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_ADR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_ADR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_ADR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_ADR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_ADR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_ADR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_RADR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_RADR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_RADR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_RADR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_RADR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_RADR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_RADR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_RADR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_RADR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_RADR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_RADR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_XOR_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_XOR_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_XOR_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_XOR_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_XOR_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_XOR_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_XOR_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_XOR_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_XOR_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_XOR_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_XOR_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_ROTL_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_ROTL_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_ROTL_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_ROTL_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_ROTL_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_ROTL_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_ROTL_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_ROTL_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_ROTL_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_ROTL_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_ROTL_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_AESC_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_AESC_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_AESC_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_AESC_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_AESC_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_AESC_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_AESC_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_AESC_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_AESC_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_AESC_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_AESC_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            },
            "CAU_AESIC_CASR": {
              "IC": {
                "bit": 0,
                "description": "no description available"
              },
              "DPE": {
                "bit": 1,
                "description": "no description available"
              },
              "VER": {
                "bit": 28,
                "description": "CAU version",
                "width": 4
              }
            },
            "CAU_AESIC_CAA": {
              "ACC": {
                "bit": 0,
                "description": "ACC",
                "width": 32
              }
            },
            "CAU_AESIC_CA0": {
              "CA0": {
                "bit": 0,
                "description": "CA0",
                "width": 32
              }
            },
            "CAU_AESIC_CA1": {
              "CA1": {
                "bit": 0,
                "description": "CA1",
                "width": 32
              }
            },
            "CAU_AESIC_CA2": {
              "CA2": {
                "bit": 0,
                "description": "CA2",
                "width": 32
              }
            },
            "CAU_AESIC_CA3": {
              "CA3": {
                "bit": 0,
                "description": "CA3",
                "width": 32
              }
            },
            "CAU_AESIC_CA4": {
              "CA4": {
                "bit": 0,
                "description": "CA4",
                "width": 32
              }
            },
            "CAU_AESIC_CA5": {
              "CA5": {
                "bit": 0,
                "description": "CA5",
                "width": 32
              }
            },
            "CAU_AESIC_CA6": {
              "CA6": {
                "bit": 0,
                "description": "CA6",
                "width": 32
              }
            },
            "CAU_AESIC_CA7": {
              "CA7": {
                "bit": 0,
                "description": "CA7",
                "width": 32
              }
            },
            "CAU_AESIC_CA8": {
              "CA8": {
                "bit": 0,
                "description": "CA8",
                "width": 32
              }
            }
          }
        },
        "LMEM": {
          "instances": [
            {
              "name": "LMEM",
              "base": "0xE0082000"
            }
          ],
          "registers": {
            "PCCCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Cache control register"
            },
            "PCCLCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Cache line control register"
            },
            "PCCSAR": {
              "offset": "0x08",
              "size": 32,
              "description": "Cache search address register"
            },
            "PCCCVR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Cache read/write value register"
            },
            "PCCRMR": {
              "offset": "0x20",
              "size": 32,
              "description": "Cache regions mode register"
            },
            "PSCCR": {
              "offset": "0x800",
              "size": 32,
              "description": "Cache control register"
            },
            "PSCLCR": {
              "offset": "0x804",
              "size": 32,
              "description": "Cache line control register"
            },
            "PSCSAR": {
              "offset": "0x808",
              "size": 32,
              "description": "Cache search address register"
            },
            "PSCCVR": {
              "offset": "0x80C",
              "size": 32,
              "description": "Cache read/write value register"
            },
            "PSCRMR": {
              "offset": "0x820",
              "size": 32,
              "description": "Cache regions mode register"
            }
          },
          "bits": {
            "PCCCR": {
              "ENCACHE": {
                "bit": 0,
                "description": "Cache enable"
              },
              "ENWRBUF": {
                "bit": 1,
                "description": "Enable Write Buffer"
              },
              "PCCR2": {
                "bit": 2,
                "description": "Forces all cacheable spaces to write through"
              },
              "PCCR3": {
                "bit": 3,
                "description": "Forces no allocation on cache misses (must also have PCCR2 asserted)"
              },
              "INVW0": {
                "bit": 24,
                "description": "Invalidate Way 0"
              },
              "PUSHW0": {
                "bit": 25,
                "description": "Push Way 0"
              },
              "INVW1": {
                "bit": 26,
                "description": "Invalidate Way 1"
              },
              "PUSHW1": {
                "bit": 27,
                "description": "Push Way 1"
              },
              "GO": {
                "bit": 31,
                "description": "Initiate Cache Command"
              }
            },
            "PCCLCR": {
              "LGO": {
                "bit": 0,
                "description": "Initiate Cache Line Command"
              },
              "CACHEADDR": {
                "bit": 2,
                "description": "Cache address",
                "width": 10
              },
              "WSEL": {
                "bit": 14,
                "description": "Way select"
              },
              "TDSEL": {
                "bit": 16,
                "description": "Tag/Data Select"
              },
              "LCIVB": {
                "bit": 20,
                "description": "Line Command Initial Valid Bit"
              },
              "LCIMB": {
                "bit": 21,
                "description": "Line Command Initial Modified Bit"
              },
              "LCWAY": {
                "bit": 22,
                "description": "Line Command Way"
              },
              "LCMD": {
                "bit": 24,
                "description": "Line Command",
                "width": 2
              },
              "LADSEL": {
                "bit": 26,
                "description": "Line Address Select"
              },
              "LACC": {
                "bit": 27,
                "description": "Line access type"
              }
            },
            "PCCSAR": {
              "LGO": {
                "bit": 0,
                "description": "Initiate Cache Line Command"
              },
              "PHYADDR": {
                "bit": 2,
                "description": "Physical Address",
                "width": 30
              }
            },
            "PCCCVR": {
              "DATA": {
                "bit": 0,
                "description": "Cache read/write Data",
                "width": 32
              }
            },
            "PCCRMR": {
              "R15": {
                "bit": 0,
                "description": "Region 15 mode",
                "width": 2
              },
              "R14": {
                "bit": 2,
                "description": "Region 14 mode",
                "width": 2
              },
              "R13": {
                "bit": 4,
                "description": "Region 13 mode",
                "width": 2
              },
              "R12": {
                "bit": 6,
                "description": "Region 12 mode",
                "width": 2
              },
              "R11": {
                "bit": 8,
                "description": "Region 11 mode",
                "width": 2
              },
              "R10": {
                "bit": 10,
                "description": "Region 10 mode",
                "width": 2
              },
              "R9": {
                "bit": 12,
                "description": "Region 9 mode",
                "width": 2
              },
              "R8": {
                "bit": 14,
                "description": "Region 8 mode",
                "width": 2
              },
              "R7": {
                "bit": 16,
                "description": "Region 7 mode",
                "width": 2
              },
              "R6": {
                "bit": 18,
                "description": "Region 6 mode",
                "width": 2
              },
              "R5": {
                "bit": 20,
                "description": "Region 5 mode",
                "width": 2
              },
              "R4": {
                "bit": 22,
                "description": "Region 4 mode",
                "width": 2
              },
              "R3": {
                "bit": 24,
                "description": "Region 3 mode",
                "width": 2
              },
              "R2": {
                "bit": 26,
                "description": "Region 2 mode",
                "width": 2
              },
              "R1": {
                "bit": 28,
                "description": "Region 1 mode",
                "width": 2
              },
              "R0": {
                "bit": 30,
                "description": "Region 0 mode",
                "width": 2
              }
            },
            "PSCCR": {
              "ENCACHE": {
                "bit": 0,
                "description": "Cache enable"
              },
              "ENWRBUF": {
                "bit": 1,
                "description": "Enable Write Buffer"
              },
              "INVW0": {
                "bit": 24,
                "description": "Invalidate Way 0"
              },
              "PUSHW0": {
                "bit": 25,
                "description": "Push Way 0"
              },
              "INVW1": {
                "bit": 26,
                "description": "Invalidate Way 1"
              },
              "PUSHW1": {
                "bit": 27,
                "description": "Push Way 1"
              },
              "GO": {
                "bit": 31,
                "description": "Initiate Cache Command"
              }
            },
            "PSCLCR": {
              "LGO": {
                "bit": 0,
                "description": "Initiate Cache Line Command"
              },
              "CACHEADDR": {
                "bit": 2,
                "description": "Cache address",
                "width": 10
              },
              "WSEL": {
                "bit": 14,
                "description": "Way select"
              },
              "TDSEL": {
                "bit": 16,
                "description": "Tag/Data Select"
              },
              "LCIVB": {
                "bit": 20,
                "description": "Line Command Initial Valid Bit"
              },
              "LCIMB": {
                "bit": 21,
                "description": "Line Command Initial Modified Bit"
              },
              "LCWAY": {
                "bit": 22,
                "description": "Line Command Way"
              },
              "LCMD": {
                "bit": 24,
                "description": "Line Command",
                "width": 2
              },
              "LADSEL": {
                "bit": 26,
                "description": "Line Address Select"
              },
              "LACC": {
                "bit": 27,
                "description": "Line access type"
              }
            },
            "PSCSAR": {
              "LGO": {
                "bit": 0,
                "description": "Initiate Cache Line Command"
              },
              "PHYADDR": {
                "bit": 2,
                "description": "Physical Address",
                "width": 30
              }
            },
            "PSCCVR": {
              "DATA": {
                "bit": 0,
                "description": "Cache read/write Data",
                "width": 32
              }
            },
            "PSCRMR": {
              "R15": {
                "bit": 0,
                "description": "Region 15 mode",
                "width": 2
              },
              "R14": {
                "bit": 2,
                "description": "Region 14 mode",
                "width": 2
              },
              "R13": {
                "bit": 4,
                "description": "Region 13 mode",
                "width": 2
              },
              "R12": {
                "bit": 6,
                "description": "Region 12 mode",
                "width": 2
              },
              "R11": {
                "bit": 8,
                "description": "Region 11 mode",
                "width": 2
              },
              "R10": {
                "bit": 10,
                "description": "Region 10 mode",
                "width": 2
              },
              "R9": {
                "bit": 12,
                "description": "Region 9 mode",
                "width": 2
              },
              "R8": {
                "bit": 14,
                "description": "Region 8 mode",
                "width": 2
              },
              "R7": {
                "bit": 16,
                "description": "Region 7 mode",
                "width": 2
              },
              "R6": {
                "bit": 18,
                "description": "Region 6 mode",
                "width": 2
              },
              "R5": {
                "bit": 20,
                "description": "Region 5 mode",
                "width": 2
              },
              "R4": {
                "bit": 22,
                "description": "Region 4 mode",
                "width": 2
              },
              "R3": {
                "bit": 24,
                "description": "Region 3 mode",
                "width": 2
              },
              "R2": {
                "bit": 26,
                "description": "Region 2 mode",
                "width": 2
              },
              "R1": {
                "bit": 28,
                "description": "Region 1 mode",
                "width": 2
              },
              "R0": {
                "bit": 30,
                "description": "Region 0 mode",
                "width": 2
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 121,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "DMA0_DMA16_IRQHandler"
          },
          {
            "number": 17,
            "name": "DMA1_DMA17_IRQHandler"
          },
          {
            "number": 18,
            "name": "DMA2_DMA18_IRQHandler"
          },
          {
            "number": 19,
            "name": "DMA3_DMA19_IRQHandler"
          },
          {
            "number": 20,
            "name": "DMA4_DMA20_IRQHandler"
          },
          {
            "number": 21,
            "name": "DMA5_DMA21_IRQHandler"
          },
          {
            "number": 22,
            "name": "DMA6_DMA22_IRQHandler"
          },
          {
            "number": 23,
            "name": "DMA7_DMA23_IRQHandler"
          },
          {
            "number": 24,
            "name": "DMA8_DMA24_IRQHandler"
          },
          {
            "number": 25,
            "name": "DMA9_DMA25_IRQHandler"
          },
          {
            "number": 26,
            "name": "DMA10_DMA26_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA11_DMA27_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA12_DMA28_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA13_DMA29_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA14_DMA30_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA15_DMA31_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA_Error_IRQHandler"
          },
          {
            "number": 33,
            "name": "MCM_IRQHandler"
          },
          {
            "number": 34,
            "name": "FTFA_IRQHandler"
          },
          {
            "number": 35,
            "name": "Read_Collision_IRQHandler"
          },
          {
            "number": 36,
            "name": "LVD_LVW_IRQHandler"
          },
          {
            "number": 37,
            "name": "LLWU_IRQHandler"
          },
          {
            "number": 38,
            "name": "WDOG_EWM_IRQHandler"
          },
          {
            "number": 39,
            "name": "TRNG0_IRQHandler"
          },
          {
            "number": 40,
            "name": "I2C0_IRQHandler"
          },
          {
            "number": 41,
            "name": "I2C1_IRQHandler"
          },
          {
            "number": 42,
            "name": "SPI0_IRQHandler"
          },
          {
            "number": 43,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 44,
            "name": "I2S0_Tx_IRQHandler"
          },
          {
            "number": 45,
            "name": "I2S0_Rx_IRQHandler"
          },
          {
            "number": 46,
            "name": "LPUART0_IRQHandler"
          },
          {
            "number": 47,
            "name": "LPUART1_IRQHandler"
          },
          {
            "number": 48,
            "name": "LPUART2_IRQHandler"
          },
          {
            "number": 49,
            "name": "LPUART3_IRQHandler"
          },
          {
            "number": 50,
            "name": "LPUART4_IRQHandler"
          },
          {
            "number": 53,
            "name": "EMVSIM0_IRQHandler"
          },
          {
            "number": 54,
            "name": "EMVSIM1_IRQHandler"
          },
          {
            "number": 55,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 56,
            "name": "CMP0_IRQHandler"
          },
          {
            "number": 57,
            "name": "CMP1_IRQHandler"
          },
          {
            "number": 58,
            "name": "FTM0_IRQHandler"
          },
          {
            "number": 59,
            "name": "FTM1_IRQHandler"
          },
          {
            "number": 60,
            "name": "FTM2_IRQHandler"
          },
          {
            "number": 61,
            "name": "CMT_IRQHandler"
          },
          {
            "number": 62,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 63,
            "name": "RTC_Seconds_IRQHandler"
          },
          {
            "number": 64,
            "name": "PIT0CH0_IRQHandler"
          },
          {
            "number": 65,
            "name": "PIT0CH1_IRQHandler"
          },
          {
            "number": 66,
            "name": "PIT0CH2_IRQHandler"
          },
          {
            "number": 67,
            "name": "PIT0CH3_IRQHandler"
          },
          {
            "number": 68,
            "name": "PDB0_IRQHandler"
          },
          {
            "number": 69,
            "name": "USB0_IRQHandler"
          },
          {
            "number": 70,
            "name": "USBDCD_IRQHandler"
          },
          {
            "number": 71,
            "name": "Tamper_IRQHandler"
          },
          {
            "number": 72,
            "name": "DAC0_IRQHandler"
          },
          {
            "number": 73,
            "name": "MCG_IRQHandler"
          },
          {
            "number": 74,
            "name": "LPTMR0_LPTMR1_IRQHandler"
          },
          {
            "number": 75,
            "name": "PORTA_IRQHandler"
          },
          {
            "number": 76,
            "name": "PORTB_IRQHandler"
          },
          {
            "number": 77,
            "name": "PORTC_IRQHandler"
          },
          {
            "number": 78,
            "name": "PORTD_IRQHandler"
          },
          {
            "number": 79,
            "name": "PORTE_IRQHandler"
          },
          {
            "number": 81,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 86,
            "name": "FLEXIO0_IRQHandler"
          },
          {
            "number": 87,
            "name": "FTM3_IRQHandler"
          },
          {
            "number": 90,
            "name": "I2C2_IRQHandler"
          },
          {
            "number": 97,
            "name": "SDHC_IRQHandler"
          },
          {
            "number": 103,
            "name": "TSI0_IRQHandler"
          },
          {
            "number": 104,
            "name": "TPM1_IRQHandler"
          },
          {
            "number": 105,
            "name": "TPM2_IRQHandler"
          },
          {
            "number": 107,
            "name": "I2C3_IRQHandler"
          },
          {
            "number": 116,
            "name": "QuadSPI0_IRQHandler"
          },
          {
            "number": 120,
            "name": "LTC0_IRQHandler"
          }
        ]
      }
    }
  }
}