#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan 30 15:07:21 2020
# Process ID: 2043
# Current directory: /home/jared/Dev/otter/OtterV5
# Command line: vivado
# Log file: /home/jared/Dev/otter/OtterV5/vivado.log
# Journal file: /home/jared/Dev/otter/OtterV5/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jared/Dev/otter/OtterV5/OtterV5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6665.273 ; gain = 77.219 ; free physical = 3182 ; free virtual = 7099
save_wave_config {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6715.555 ; gain = 47.891 ; free physical = 2765 ; free virtual = 6978
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
save_wave_config {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6778.582 ; gain = 37.020 ; free physical = 2703 ; free virtual = 6942
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 40 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 ns
run 40 ns
run 40 ns
save_wave_config {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6802.035 ; gain = 23.453 ; free physical = 1641 ; free virtual = 6177
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:206]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6863.062 ; gain = 45.023 ; free physical = 1355 ; free virtual = 6060
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
save_wave_config {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:206]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6871.066 ; gain = 8.004 ; free physical = 1335 ; free virtual = 6041
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'EX_PC_SEL' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:302]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6887.074 ; gain = 16.008 ; free physical = 1334 ; free virtual = 6039
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:206]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'EX_PC_SEL' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:302]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6903.082 ; gain = 16.008 ; free physical = 1330 ; free virtual = 6035
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:206]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6919.090 ; gain = 16.008 ; free physical = 1326 ; free virtual = 6032
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:206]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6943.102 ; gain = 24.012 ; free physical = 1377 ; free virtual = 6084
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:206]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6951.105 ; gain = 8.004 ; free physical = 1360 ; free virtual = 6068
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:207]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6983.121 ; gain = 32.016 ; free physical = 823 ; free virtual = 5601
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:207]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7047.152 ; gain = 37.020 ; free physical = 1189 ; free virtual = 5968
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:206]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7063.160 ; gain = 16.008 ; free physical = 1185 ; free virtual = 5962
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:207]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7079.168 ; gain = 16.008 ; free physical = 1169 ; free virtual = 5948
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
save_wave_config {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:208]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7095.176 ; gain = 16.008 ; free physical = 1166 ; free virtual = 5944
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:208]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7127.191 ; gain = 32.016 ; free physical = 1122 ; free virtual = 5906
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_mcu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_mcu_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ArithLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/CU_Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_CU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/Mult4to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult6to1
INFO: [VRFC 10-311] analyzing module Mult4to1
INFO: [VRFC 10-311] analyzing module Mult2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/ProgCount.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgCount
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/sources/bram_dualport.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/branch_cond_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cond_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/hazard_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/immed_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immed_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_mcu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/sources/registerFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/target_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module target_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_mcu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc93fc8242d44104b270ffb9b9e4b27e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_mcu_behav xil_defaultlib.testbench_mcu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'Sel' [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sources_1/imports/otter/otter.srcs/sources_1/new/otter_mcu.sv:207]
WARNING: [VRFC 10-5021] port 'RESET' is not connected on this instance [/home/jared/Dev/otter/OtterV5/OtterV5.srcs/sim_1/imports/sim_sources/testbench_mcu.sv:7]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ArithLogicUnit_sv
Compiling module xil_defaultlib.ProgCount
Compiling module xil_defaultlib.Mult4to1
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_CU_Decoder
Compiling module xil_defaultlib.OTTER_registerFile
Compiling module xil_defaultlib.OTTER_ALU
Compiling module xil_defaultlib.Mult2to1
Compiling module xil_defaultlib.target_gen
Compiling module xil_defaultlib.immed_gen
Compiling module xil_defaultlib.branch_cond_gen
Compiling module xil_defaultlib.hazard_detector
Compiling module xil_defaultlib.otter_mcu
Compiling module xil_defaultlib.testbench_mcu
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_mcu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jared/Dev/otter/OtterV5/OtterV5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_mcu_behav -key {Behavioral:sim_1:Functional:testbench_mcu} -tclbatch {testbench_mcu.tcl} -view {/home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config /home/jared/Dev/otter/OtterV5/testbench_mcu_behav.wcfg
source testbench_mcu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_mcu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7143.199 ; gain = 16.008 ; free physical = 1127 ; free virtual = 5908
