Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\cygwin64\home\shaynal\Hermes-Lite\rtl --output-directory=C:\cygwin64\home\shaynal\Hermes-Lite\rtl\clkmux_sdk\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\cygwin64\home\shaynal\Hermes-Lite\rtl\clkmux_sdk\clkmux_sdk.html --report-file=sopcinfo:C:\cygwin64\home\shaynal\Hermes-Lite\rtl\clkmux_sdk.sopcinfo --report-file=cmp:C:\cygwin64\home\shaynal\Hermes-Lite\rtl\clkmux_sdk\clkmux_sdk.cmp --report-file=qip:C:\cygwin64\home\shaynal\Hermes-Lite\rtl\clkmux_sdk\synthesis\clkmux_sdk.qip --report-file=svd:C:\cygwin64\home\shaynal\Hermes-Lite\rtl\clkmux_sdk\synthesis\clkmux_sdk.svd --report-file=regmap:C:\cygwin64\home\shaynal\Hermes-Lite\rtl\clkmux_sdk\synthesis\clkmux_sdk.regmap --report-file=xml:C:\cygwin64\home\shaynal\Hermes-Lite\rtl\clkmux_sdk\clkmux_sdk.xml --report-file=debuginfo:C:\cygwin64\home\shaynal\Hermes-Lite\rtl\clkmux_sdk\synthesis\clkmux_sdk.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:\cygwin64\home\shaynal\Hermes-Lite\rtl\clkmux_sdk.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading rtl/clkmux_sdk.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 14.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clkmux_sdk.altclkctrl_0: Targeting device family: Cyclone IV E.
: clkmux_sdk.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: clkmux_sdk: Generating clkmux_sdk "clkmux_sdk" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clkmux_sdk_altclkctrl_0.
Info: altclkctrl_0: "clkmux_sdk" instantiated altclkctrl "altclkctrl_0"
Info: clkmux_sdk: Done "clkmux_sdk" with 2 modules, 2 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
