
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 8.32

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.26 source latency counter_reg[2]$_DFFE_PN0P_/CLK ^
  -0.26 target latency counter_reg[3]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net7 (net)
                  0.10    0.00    1.10 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.21    0.23    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.21    0.00    1.32 ^ counter_reg[3]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.07    0.13    0.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.26 ^ counter_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.26   clock reconvergence pessimism
                          0.25    0.51   library removal time
                                  0.51   data required time
-----------------------------------------------------------------------------
                                  0.51   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     8    0.09    0.23    0.22    0.42 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net2 (net)
                  0.23    0.00    0.42 ^ _17_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.49 v _17_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06_ (net)
                  0.08    0.00    0.49 v _18_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    0.70 v _18_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _00_ (net)
                  0.08    0.00    0.70 v counter_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.70   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.01    0.06    0.13    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.26 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.26   clock reconvergence pessimism
                          0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net7 (net)
                  0.10    0.00    1.10 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.21    0.23    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.21    0.00    1.32 ^ counter_reg[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.01    0.06    0.13   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00   10.26 ^ counter_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.26   clock reconvergence pessimism
                          0.11   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)


Startpoint: counter_reg[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.07    0.13    0.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.26 ^ counter_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.08    0.19    0.48    0.74 v counter_reg[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net6 (net)
                  0.19    0.00    0.74 v output5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.75    1.48 v output5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         count[3] (net)
                  0.16    0.00    1.48 v count[3] (out)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.32   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.90    1.10 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net7 (net)
                  0.10    0.00    1.10 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.21    0.23    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.21    0.00    1.32 ^ counter_reg[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00   10.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.01    0.06    0.13   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00   10.26 ^ counter_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.26   clock reconvergence pessimism
                          0.11   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  9.04   slack (MET)


Startpoint: counter_reg[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.03    0.09    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.09    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.07    0.13    0.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00    0.26 ^ counter_reg[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.08    0.19    0.48    0.74 v counter_reg[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net6 (net)
                  0.19    0.00    0.74 v output5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.75    1.48 v output5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         count[3] (net)
                  0.16    0.00    1.48 v count[3] (out)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.32   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.494969367980957

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8911

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.2815113663673401

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9641

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.13    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.26 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.56    0.82 ^ counter_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.22    1.03 ^ _23_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.19    1.22 ^ _24_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.17    1.39 ^ _26_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.39 ^ counter_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.39   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.13   10.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.26 ^ counter_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.26   clock reconvergence pessimism
  -0.13   10.13   library setup time
          10.13   data required time
---------------------------------------------------------
          10.13   data required time
          -1.39   data arrival time
---------------------------------------------------------
           8.74   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.13    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.26 ^ counter_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.45    0.71 v counter_reg[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.21    0.92 v _26_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.92 v counter_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.92   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.13    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.26 ^ counter_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.26   clock reconvergence pessimism
   0.04    0.30   library hold time
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.92   data arrival time
---------------------------------------------------------
           0.62   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2591

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2601

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.4847

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
8.3153

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
560.066007

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.33e-04   3.21e-04   2.36e-09   1.05e-03  38.9%
Combinational          9.65e-04   1.92e-04   4.85e-09   1.16e-03  42.7%
Clock                  3.27e-04   1.69e-04   4.13e-09   4.96e-04  18.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.03e-03   6.81e-04   1.13e-08   2.71e-03 100.0%
                          74.8%      25.2%       0.0%
