<profile>

<section name = "Vitis HLS Report for 'rgb2yuv_1'" level="0">
<item name = "Date">Mon Nov  1 17:43:37 2021
</item>
<item name = "Version">2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)</item>
<item name = "Project">yuv_filter.prj</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.960 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">40011, 2457611, 0.400 ms, 24.576 ms, 40011, 2457611, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y">40006, 2457606, 8, 1, 1, 40000 ~ 2457600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 394, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 82, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 82, -</column>
<column name="Register">-, -, 388, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_8s_16_1_1_U1">mul_8ns_8s_16_1_1, 0, 0, 0, 41, 0</column>
<column name="mul_8ns_8s_16_1_1_U2">mul_8ns_8s_16_1_1, 0, 0, 0, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_5ns_9ns_13_4_1_U4">mac_muladd_8ns_5ns_9ns_13_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8ns_7ns_16ns_16_4_1_U6">mac_muladd_8ns_7ns_16ns_16_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_8ns_7s_16s_16_4_1_U5">mac_muladd_8ns_7s_16s_16_4_1, i0 * i1 + i2</column>
<column name="mul_mul_16ns_16ns_32_4_1_U3">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln49_fu_239_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln54_1_fu_326_p2">+, 0, 0, 14, 22, 22</column>
<column name="add_ln54_fu_317_p2">+, 0, 0, 14, 22, 22</column>
<column name="add_ln57_1_fu_482_p2">+, 0, 0, 14, 16, 16</column>
<column name="add_ln57_2_fu_491_p2">+, 0, 0, 14, 16, 16</column>
<column name="add_ln57_3_fu_356_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln57_fu_476_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln58_1_fu_507_p2">+, 0, 0, 14, 16, 8</column>
<column name="add_ln58_2_fu_512_p2">+, 0, 0, 14, 16, 16</column>
<column name="add_ln59_1_fu_437_p2">+, 0, 0, 14, 14, 8</column>
<column name="add_ln59_2_fu_530_p2">+, 0, 0, 23, 16, 16</column>
<column name="out_channels_ch1_d0">+, 0, 0, 15, 8, 5</column>
<column name="x_5_fu_280_p2">+, 0, 0, 23, 16, 1</column>
<column name="y_fu_261_p2">+, 0, 0, 23, 16, 1</column>
<column name="sub_ln58_fu_398_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln59_1_fu_431_p2">-, 0, 0, 14, 14, 14</column>
<column name="sub_ln59_fu_410_p2">-, 0, 0, 14, 1, 13</column>
<column name="icmp_ln49_fu_234_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln52_fu_248_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="select_ln34_1_fu_286_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln34_fu_253_p3">select, 0, 0, 16, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="out_channels_ch2_d0">xor, 0, 0, 9, 8, 9</column>
<column name="out_channels_ch3_d0">xor, 0, 0, 9, 8, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter7">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_114">9, 2, 32, 64</column>
<column name="x_fu_110">9, 2, 16, 32</column>
<column name="y_02_fu_106">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_reg_700">8, 0, 8, 0</column>
<column name="B_reg_700_pp0_iter4_reg">8, 0, 8, 0</column>
<column name="G_reg_718">8, 0, 8, 0</column>
<column name="G_reg_718_pp0_iter5_reg">8, 0, 8, 0</column>
<column name="R_reg_694">8, 0, 8, 0</column>
<column name="add_ln54_1_reg_666">22, 0, 22, 0</column>
<column name="add_ln59_1_reg_745">13, 0, 14, 1</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="bound_reg_648">32, 0, 32, 0</column>
<column name="icmp_ln52_reg_656">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_114">32, 0, 32, 0</column>
<column name="select_ln34_reg_661">16, 0, 16, 0</column>
<column name="sub_ln58_reg_735">12, 0, 16, 4</column>
<column name="trunc_ln5_reg_755">8, 0, 8, 0</column>
<column name="trunc_ln6_reg_760">8, 0, 8, 0</column>
<column name="trunc_ln_reg_750">8, 0, 8, 0</column>
<column name="x_fu_110">16, 0, 16, 0</column>
<column name="y_02_fu_106">16, 0, 16, 0</column>
<column name="zext_ln54_1_reg_671">22, 0, 64, 42</column>
<column name="R_reg_694">64, 32, 8, 0</column>
<column name="zext_ln54_1_reg_671">64, 32, 64, 42</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, rgb2yuv.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, rgb2yuv.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, rgb2yuv.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, rgb2yuv.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, rgb2yuv.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, rgb2yuv.1, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, rgb2yuv.1, return value</column>
<column name="ap_return_1">out, 16, ap_ctrl_hs, rgb2yuv.1, return value</column>
<column name="in_channels_ch1_address0">out, 22, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_ce0">out, 1, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_q0">in, 8, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch2_address0">out, 22, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_ce0">out, 1, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_q0">in, 8, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch3_address0">out, 22, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_ce0">out, 1, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_q0">in, 8, ap_memory, in_channels_ch3, array</column>
<column name="p_read">in, 16, ap_none, p_read, scalar</column>
<column name="p_read1">in, 16, ap_none, p_read1, scalar</column>
<column name="out_channels_ch1_address0">out, 22, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_ce0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_we0">out, 1, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch1_d0">out, 8, ap_memory, out_channels_ch1, array</column>
<column name="out_channels_ch2_address0">out, 22, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_ce0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_we0">out, 1, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch2_d0">out, 8, ap_memory, out_channels_ch2, array</column>
<column name="out_channels_ch3_address0">out, 22, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_ce0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_we0">out, 1, ap_memory, out_channels_ch3, array</column>
<column name="out_channels_ch3_d0">out, 8, ap_memory, out_channels_ch3, array</column>
</table>
</item>
</section>
</profile>
