-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Web Edition"

-- DATE "05/29/2018 22:34:38"

-- 
-- Device: Altera EP2C20F484C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MIPS IS
    PORT (
	reset : IN std_logic;
	clock : IN std_logic;
	PC : OUT std_logic_vector(9 DOWNTO 0);
	ALU_result_out : OUT std_logic_vector(31 DOWNTO 0);
	read_data_1_out : OUT std_logic_vector(31 DOWNTO 0);
	read_data_2_out : OUT std_logic_vector(31 DOWNTO 0);
	write_data_out : OUT std_logic_vector(31 DOWNTO 0);
	Instruction_out : OUT std_logic_vector(31 DOWNTO 0);
	Branch_out : OUT std_logic;
	Zero_out : OUT std_logic;
	Memwrite_out : OUT std_logic;
	Regwrite_out : OUT std_logic
	);
END MIPS;

-- Design Ports Information
-- PC[0]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[1]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[2]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[3]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[4]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[5]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[6]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[7]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[8]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[9]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[1]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[3]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[4]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[5]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[6]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[7]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[8]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[9]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[10]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[11]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[12]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[13]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[14]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[15]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[16]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[17]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[18]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[19]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[20]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[21]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[22]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[23]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[24]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[25]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[26]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[27]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[28]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[29]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[30]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_result_out[31]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[0]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[2]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[3]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[4]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[5]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[6]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[7]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[8]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[9]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[10]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[11]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[12]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[13]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[14]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[15]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[16]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[17]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[18]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[19]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[20]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[21]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[22]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[23]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[24]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[25]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[26]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[27]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[28]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[29]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[30]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_1_out[31]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[0]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[1]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[2]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[3]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[4]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[5]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[6]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[7]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[8]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[9]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[10]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[11]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[12]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[13]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[14]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[15]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[16]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[17]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[18]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[19]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[20]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[21]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[22]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[23]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[24]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[25]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[26]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[27]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[28]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[29]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[30]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- read_data_2_out[31]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[1]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[2]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[3]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[4]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[5]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[6]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[7]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[8]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[9]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[10]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[11]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[12]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[13]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[14]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[15]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[16]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[17]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[18]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[19]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[20]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[21]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[22]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[23]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[24]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[25]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[26]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[27]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[28]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[29]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[30]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- write_data_out[31]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[0]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[1]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[2]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[4]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[5]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[6]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[7]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[8]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[9]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[10]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[11]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[12]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[13]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[14]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[15]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[16]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[17]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[18]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[19]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[20]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[21]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[22]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[23]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[24]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[25]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[26]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[27]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[28]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[29]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[30]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_out[31]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_out	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Zero_out	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Memwrite_out	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Regwrite_out	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- reset	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clock	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MIPS IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_PC : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ALU_result_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data_1_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_read_data_2_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_write_data_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Branch_out : std_logic;
SIGNAL ww_Zero_out : std_logic;
SIGNAL ww_Memwrite_out : std_logic;
SIGNAL ww_Regwrite_out : std_logic;
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAA_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAB_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \EXE|Mux1~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \EXE_brn|ALU_output_mux[0]~0_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[1]~2_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[2]~4_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[3]~6_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[4]~8_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[5]~10_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[6]~12_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[7]~14_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[8]~16_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[9]~18_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[10]~20_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[11]~22_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[12]~24_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[13]~26_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[14]~28_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[15]~30_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[16]~32_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[21]~42_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[23]~46_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[25]~50_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[30]~60_combout\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[1]~2_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[5]~7\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[3]~6_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[6]~8_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[6]~9\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[4]~9\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[7]~10_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[7]~11\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[5]~10_combout\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[5]~11\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[8]~12_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[8]~13\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[6]~12_combout\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[6]~13\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[9]~14_combout\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[7]~14_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~9\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~10\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~4\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~5\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~6\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~7\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~8\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~9\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~10\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~0\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~2\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\ : std_logic;
SIGNAL \EXE|Add1~0_combout\ : std_logic;
SIGNAL \EXE|Add1~14_combout\ : std_logic;
SIGNAL \EXE|Add1~20_combout\ : std_logic;
SIGNAL \EXE|Add1~36_combout\ : std_logic;
SIGNAL \EXE|Add1~38_combout\ : std_logic;
SIGNAL \EXE|Add1~40_combout\ : std_logic;
SIGNAL \EXE|Add1~42_combout\ : std_logic;
SIGNAL \EXE|Add1~46_combout\ : std_logic;
SIGNAL \EXE|Add1~50_combout\ : std_logic;
SIGNAL \EXE|Add1~52_combout\ : std_logic;
SIGNAL \EXE|Add1~60_combout\ : std_logic;
SIGNAL \EXE|Add0~6_combout\ : std_logic;
SIGNAL \EXE|Add0~8_combout\ : std_logic;
SIGNAL \EXE|Add0~10_combout\ : std_logic;
SIGNAL \EXE|Add0~12_combout\ : std_logic;
SIGNAL \EXE|Add0~14_combout\ : std_logic;
SIGNAL \EXE|Add0~16_combout\ : std_logic;
SIGNAL \EXE|Add0~18_combout\ : std_logic;
SIGNAL \EXE|Add0~22_combout\ : std_logic;
SIGNAL \EXE|Add0~24_combout\ : std_logic;
SIGNAL \EXE|Add0~26_combout\ : std_logic;
SIGNAL \EXE|Add0~28_combout\ : std_logic;
SIGNAL \EXE|Add0~30_combout\ : std_logic;
SIGNAL \EXE|Add0~32_combout\ : std_logic;
SIGNAL \EXE|Add0~34_combout\ : std_logic;
SIGNAL \EXE|Add0~36_combout\ : std_logic;
SIGNAL \EXE|Add0~38_combout\ : std_logic;
SIGNAL \EXE|Add0~44_combout\ : std_logic;
SIGNAL \EXE|Add0~46_combout\ : std_logic;
SIGNAL \EXE|Add0~50_combout\ : std_logic;
SIGNAL \EXE|Add0~52_combout\ : std_logic;
SIGNAL \EXE|Add0~54_combout\ : std_logic;
SIGNAL \EXE|Add0~56_combout\ : std_logic;
SIGNAL \MemWrite_control_B|q~regout\ : std_logic;
SIGNAL \ID|register_array[25][0]~regout\ : std_logic;
SIGNAL \ID|register_array[21][0]~regout\ : std_logic;
SIGNAL \ID|register_array[17][0]~regout\ : std_logic;
SIGNAL \ID|read_data_1[0]~0_combout\ : std_logic;
SIGNAL \ID|register_array[29][0]~regout\ : std_logic;
SIGNAL \ID|read_data_1[0]~1_combout\ : std_logic;
SIGNAL \ID|read_data_1[0]~10_combout\ : std_logic;
SIGNAL \ID|register_array[5][0]~regout\ : std_logic;
SIGNAL \ID|register_array[4][0]~regout\ : std_logic;
SIGNAL \ID|read_data_1[0]~12_combout\ : std_logic;
SIGNAL \ID|read_data_1[0]~13_combout\ : std_logic;
SIGNAL \ID|register_array[14][0]~regout\ : std_logic;
SIGNAL \ID|register_array[13][0]~regout\ : std_logic;
SIGNAL \ID|register_array[12][0]~regout\ : std_logic;
SIGNAL \ID|read_data_1[0]~17_combout\ : std_logic;
SIGNAL \ID|register_array[15][0]~regout\ : std_logic;
SIGNAL \ID|read_data_1[0]~18_combout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:17:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:16:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:18:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:20:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array[25][1]~regout\ : std_logic;
SIGNAL \ID|register_array[17][1]~regout\ : std_logic;
SIGNAL \ID|read_data_1[1]~25_combout\ : std_logic;
SIGNAL \ID|register_array[26][1]~regout\ : std_logic;
SIGNAL \ID|register_array[22][1]~regout\ : std_logic;
SIGNAL \ID|register_array[18][1]~regout\ : std_logic;
SIGNAL \ID|read_data_1[1]~27_combout\ : std_logic;
SIGNAL \ID|register_array[30][1]~regout\ : std_logic;
SIGNAL \ID|read_data_1[1]~28_combout\ : std_logic;
SIGNAL \ID|register_array[24][1]~regout\ : std_logic;
SIGNAL \ID|register_array[20][1]~regout\ : std_logic;
SIGNAL \ID|register_array[16][1]~regout\ : std_logic;
SIGNAL \ID|read_data_1[1]~29_combout\ : std_logic;
SIGNAL \ID|register_array[28][1]~regout\ : std_logic;
SIGNAL \ID|read_data_1[1]~30_combout\ : std_logic;
SIGNAL \ID|read_data_1[1]~31_combout\ : std_logic;
SIGNAL \ID|register_array[27][1]~regout\ : std_logic;
SIGNAL \ID|register_array[19][1]~regout\ : std_logic;
SIGNAL \ID|read_data_1[1]~32_combout\ : std_logic;
SIGNAL \ID|register_array[5][1]~regout\ : std_logic;
SIGNAL \ID|register_array[4][1]~regout\ : std_logic;
SIGNAL \ID|read_data_1[1]~35_combout\ : std_logic;
SIGNAL \ID|read_data_1[1]~36_combout\ : std_logic;
SIGNAL \ID|read_data_1[1]~37_combout\ : std_logic;
SIGNAL \ID|read_data_1[1]~38_combout\ : std_logic;
SIGNAL \ID|register_array[3][1]~regout\ : std_logic;
SIGNAL \ID|read_data_1[1]~39_combout\ : std_logic;
SIGNAL \ID|read_data_1[1]~40_combout\ : std_logic;
SIGNAL \ID|read_data_1[1]~41_combout\ : std_logic;
SIGNAL \ID|register_array[14][1]~regout\ : std_logic;
SIGNAL \ID|register_array[13][1]~regout\ : std_logic;
SIGNAL \ID|register_array[12][1]~regout\ : std_logic;
SIGNAL \ID|read_data_1[1]~42_combout\ : std_logic;
SIGNAL \ID|register_array[15][1]~regout\ : std_logic;
SIGNAL \ID|read_data_1[1]~43_combout\ : std_logic;
SIGNAL \ID|read_data_1[1]~44_combout\ : std_logic;
SIGNAL \ID|read_data_1[2]~47_combout\ : std_logic;
SIGNAL \ID|register_array[5][2]~regout\ : std_logic;
SIGNAL \ID|register_array[4][2]~regout\ : std_logic;
SIGNAL \ID|read_data_1[2]~59_combout\ : std_logic;
SIGNAL \ID|register_array[14][2]~regout\ : std_logic;
SIGNAL \ID|register_array[13][2]~regout\ : std_logic;
SIGNAL \ID|read_data_1[2]~64_combout\ : std_logic;
SIGNAL \ID|read_data_1[2]~65_combout\ : std_logic;
SIGNAL \ID|register_array[21][3]~regout\ : std_logic;
SIGNAL \ID|read_data_1[3]~69_combout\ : std_logic;
SIGNAL \ID|read_data_1[3]~70_combout\ : std_logic;
SIGNAL \ID|register_array[26][3]~regout\ : std_logic;
SIGNAL \ID|register_array[22][3]~regout\ : std_logic;
SIGNAL \ID|register_array[18][3]~regout\ : std_logic;
SIGNAL \ID|read_data_1[3]~71_combout\ : std_logic;
SIGNAL \ID|register_array[30][3]~regout\ : std_logic;
SIGNAL \ID|read_data_1[3]~72_combout\ : std_logic;
SIGNAL \ID|register_array[24][3]~regout\ : std_logic;
SIGNAL \ID|register_array[20][3]~regout\ : std_logic;
SIGNAL \ID|register_array[16][3]~regout\ : std_logic;
SIGNAL \ID|read_data_1[3]~73_combout\ : std_logic;
SIGNAL \ID|register_array[28][3]~regout\ : std_logic;
SIGNAL \ID|read_data_1[3]~74_combout\ : std_logic;
SIGNAL \ID|read_data_1[3]~75_combout\ : std_logic;
SIGNAL \ID|register_array[27][3]~regout\ : std_logic;
SIGNAL \ID|register_array[19][3]~regout\ : std_logic;
SIGNAL \ID|read_data_1[3]~76_combout\ : std_logic;
SIGNAL \ID|read_data_1[3]~77_combout\ : std_logic;
SIGNAL \ID|read_data_1[3]~78_combout\ : std_logic;
SIGNAL \ID|register_array[10][3]~regout\ : std_logic;
SIGNAL \ID|read_data_1[3]~81_combout\ : std_logic;
SIGNAL \ID|read_data_1[3]~82_combout\ : std_logic;
SIGNAL \ID|register_array[21][4]~regout\ : std_logic;
SIGNAL \ID|register_array[17][4]~regout\ : std_logic;
SIGNAL \ID|read_data_1[4]~91_combout\ : std_logic;
SIGNAL \ID|register_array[20][4]~regout\ : std_logic;
SIGNAL \ID|register_array[24][4]~regout\ : std_logic;
SIGNAL \ID|register_array[16][4]~regout\ : std_logic;
SIGNAL \ID|read_data_1[4]~95_combout\ : std_logic;
SIGNAL \ID|register_array[28][4]~regout\ : std_logic;
SIGNAL \ID|read_data_1[4]~96_combout\ : std_logic;
SIGNAL \ID|register_array[23][4]~regout\ : std_logic;
SIGNAL \ID|register_array[19][4]~regout\ : std_logic;
SIGNAL \ID|read_data_1[4]~98_combout\ : std_logic;
SIGNAL \ID|read_data_1[4]~105_combout\ : std_logic;
SIGNAL \ID|read_data_1[4]~106_combout\ : std_logic;
SIGNAL \ID|register_array[14][4]~regout\ : std_logic;
SIGNAL \ID|register_array[13][4]~regout\ : std_logic;
SIGNAL \ID|register_array[12][4]~regout\ : std_logic;
SIGNAL \ID|read_data_1[4]~108_combout\ : std_logic;
SIGNAL \ID|register_array[15][4]~regout\ : std_logic;
SIGNAL \ID|read_data_1[4]~109_combout\ : std_logic;
SIGNAL \ID|register_array[21][5]~regout\ : std_logic;
SIGNAL \ID|register_array[22][5]~regout\ : std_logic;
SIGNAL \ID|register_array[18][5]~regout\ : std_logic;
SIGNAL \ID|read_data_1[5]~115_combout\ : std_logic;
SIGNAL \ID|register_array[24][5]~regout\ : std_logic;
SIGNAL \ID|register_array[20][5]~regout\ : std_logic;
SIGNAL \ID|register_array[16][5]~regout\ : std_logic;
SIGNAL \ID|read_data_1[5]~117_combout\ : std_logic;
SIGNAL \ID|register_array[28][5]~regout\ : std_logic;
SIGNAL \ID|read_data_1[5]~118_combout\ : std_logic;
SIGNAL \ID|register_array[6][5]~regout\ : std_logic;
SIGNAL \ID|register_array[5][5]~regout\ : std_logic;
SIGNAL \ID|register_array[4][5]~regout\ : std_logic;
SIGNAL \ID|read_data_1[5]~123_combout\ : std_logic;
SIGNAL \ID|register_array[7][5]~regout\ : std_logic;
SIGNAL \ID|read_data_1[5]~124_combout\ : std_logic;
SIGNAL \ID|register_array[9][5]~regout\ : std_logic;
SIGNAL \ID|register_array[10][5]~regout\ : std_logic;
SIGNAL \ID|read_data_1[5]~125_combout\ : std_logic;
SIGNAL \ID|read_data_1[5]~126_combout\ : std_logic;
SIGNAL \ID|register_array[3][5]~regout\ : std_logic;
SIGNAL \ID|register_array[1][5]~regout\ : std_logic;
SIGNAL \ID|read_data_1[5]~127_combout\ : std_logic;
SIGNAL \ID|register_array[29][6]~regout\ : std_logic;
SIGNAL \ID|register_array[26][6]~regout\ : std_logic;
SIGNAL \ID|register_array[18][6]~regout\ : std_logic;
SIGNAL \ID|read_data_1[6]~137_combout\ : std_logic;
SIGNAL \ID|read_data_1[6]~138_combout\ : std_logic;
SIGNAL \ID|register_array[24][6]~regout\ : std_logic;
SIGNAL \ID|register_array[16][6]~regout\ : std_logic;
SIGNAL \ID|read_data_1[6]~139_combout\ : std_logic;
SIGNAL \ID|read_data_1[6]~140_combout\ : std_logic;
SIGNAL \ID|read_data_1[6]~141_combout\ : std_logic;
SIGNAL \ID|register_array[5][6]~regout\ : std_logic;
SIGNAL \ID|register_array[4][6]~regout\ : std_logic;
SIGNAL \ID|read_data_1[6]~147_combout\ : std_logic;
SIGNAL \ID|register_array[20][7]~regout\ : std_logic;
SIGNAL \ID|register_array[16][7]~regout\ : std_logic;
SIGNAL \ID|read_data_1[7]~161_combout\ : std_logic;
SIGNAL \ID|read_data_1[7]~162_combout\ : std_logic;
SIGNAL \ID|register_array[23][7]~regout\ : std_logic;
SIGNAL \ID|register_array[27][7]~regout\ : std_logic;
SIGNAL \ID|register_array[19][7]~regout\ : std_logic;
SIGNAL \ID|read_data_1[7]~164_combout\ : std_logic;
SIGNAL \ID|register_array[31][7]~regout\ : std_logic;
SIGNAL \ID|read_data_1[7]~165_combout\ : std_logic;
SIGNAL \ID|read_data_1[7]~167_combout\ : std_logic;
SIGNAL \ID|read_data_1[7]~168_combout\ : std_logic;
SIGNAL \ID|read_data_1[7]~171_combout\ : std_logic;
SIGNAL \ID|read_data_1[7]~172_combout\ : std_logic;
SIGNAL \ID|register_array[13][7]~regout\ : std_logic;
SIGNAL \ID|read_data_1[7]~174_combout\ : std_logic;
SIGNAL \ID|register_array[16][8]~regout\ : std_logic;
SIGNAL \ID|read_data_1[8]~186_combout\ : std_logic;
SIGNAL \ID|register_array[10][8]~regout\ : std_logic;
SIGNAL \ID|read_data_1[8]~189_combout\ : std_logic;
SIGNAL \ID|register_array[6][8]~regout\ : std_logic;
SIGNAL \ID|register_array[5][8]~regout\ : std_logic;
SIGNAL \ID|register_array[4][8]~regout\ : std_logic;
SIGNAL \ID|read_data_1[8]~191_combout\ : std_logic;
SIGNAL \ID|register_array[7][8]~regout\ : std_logic;
SIGNAL \ID|read_data_1[8]~192_combout\ : std_logic;
SIGNAL \ID|register_array[3][8]~regout\ : std_logic;
SIGNAL \ID|register_array[1][8]~regout\ : std_logic;
SIGNAL \ID|read_data_1[8]~193_combout\ : std_logic;
SIGNAL \ID|register_array[2][8]~regout\ : std_logic;
SIGNAL \ID|read_data_1[8]~194_combout\ : std_logic;
SIGNAL \ID|read_data_1[8]~195_combout\ : std_logic;
SIGNAL \ID|read_data_1[9]~201_combout\ : std_logic;
SIGNAL \ID|read_data_1[9]~202_combout\ : std_logic;
SIGNAL \ID|register_array[22][9]~regout\ : std_logic;
SIGNAL \ID|register_array[18][9]~regout\ : std_logic;
SIGNAL \ID|read_data_1[9]~203_combout\ : std_logic;
SIGNAL \ID|read_data_1[9]~204_combout\ : std_logic;
SIGNAL \ID|register_array[6][9]~regout\ : std_logic;
SIGNAL \ID|read_data_1[9]~211_combout\ : std_logic;
SIGNAL \ID|read_data_1[9]~212_combout\ : std_logic;
SIGNAL \ID|register_array[13][9]~regout\ : std_logic;
SIGNAL \ID|register_array[12][9]~regout\ : std_logic;
SIGNAL \ID|read_data_1[9]~218_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~223_combout\ : std_logic;
SIGNAL \ID|register_array[29][10]~regout\ : std_logic;
SIGNAL \ID|read_data_1[10]~224_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~225_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~226_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~227_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~228_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~229_combout\ : std_logic;
SIGNAL \ID|register_array[27][10]~regout\ : std_logic;
SIGNAL \ID|register_array[23][10]~regout\ : std_logic;
SIGNAL \ID|read_data_1[10]~230_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~231_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~232_combout\ : std_logic;
SIGNAL \ID|register_array[1][10]~regout\ : std_logic;
SIGNAL \ID|register_array[15][10]~regout\ : std_logic;
SIGNAL \ID|register_array[29][11]~regout\ : std_logic;
SIGNAL \ID|register_array[18][11]~regout\ : std_logic;
SIGNAL \ID|register_array[30][11]~regout\ : std_logic;
SIGNAL \ID|register_array[28][11]~regout\ : std_logic;
SIGNAL \ID|register_array[5][11]~regout\ : std_logic;
SIGNAL \ID|register_array[4][11]~regout\ : std_logic;
SIGNAL \ID|read_data_1[11]~255_combout\ : std_logic;
SIGNAL \ID|register_array[21][12]~regout\ : std_logic;
SIGNAL \ID|register_array[17][12]~regout\ : std_logic;
SIGNAL \ID|read_data_1[12]~267_combout\ : std_logic;
SIGNAL \ID|register_array[22][12]~regout\ : std_logic;
SIGNAL \ID|register_array[26][12]~regout\ : std_logic;
SIGNAL \ID|register_array[18][12]~regout\ : std_logic;
SIGNAL \ID|read_data_1[12]~269_combout\ : std_logic;
SIGNAL \ID|register_array[30][12]~regout\ : std_logic;
SIGNAL \ID|read_data_1[12]~270_combout\ : std_logic;
SIGNAL \ID|register_array[20][12]~regout\ : std_logic;
SIGNAL \ID|register_array[24][12]~regout\ : std_logic;
SIGNAL \ID|register_array[16][12]~regout\ : std_logic;
SIGNAL \ID|read_data_1[12]~271_combout\ : std_logic;
SIGNAL \ID|register_array[28][12]~regout\ : std_logic;
SIGNAL \ID|read_data_1[12]~272_combout\ : std_logic;
SIGNAL \ID|read_data_1[12]~273_combout\ : std_logic;
SIGNAL \ID|register_array[6][12]~regout\ : std_logic;
SIGNAL \ID|register_array[5][12]~regout\ : std_logic;
SIGNAL \ID|register_array[4][12]~regout\ : std_logic;
SIGNAL \ID|read_data_1[12]~279_combout\ : std_logic;
SIGNAL \ID|register_array[7][12]~regout\ : std_logic;
SIGNAL \ID|read_data_1[12]~280_combout\ : std_logic;
SIGNAL \ID|register_array[14][12]~regout\ : std_logic;
SIGNAL \ID|register_array[13][12]~regout\ : std_logic;
SIGNAL \ID|register_array[12][12]~regout\ : std_logic;
SIGNAL \ID|read_data_1[12]~284_combout\ : std_logic;
SIGNAL \ID|register_array[15][12]~regout\ : std_logic;
SIGNAL \ID|read_data_1[12]~285_combout\ : std_logic;
SIGNAL \ID|register_array[21][13]~regout\ : std_logic;
SIGNAL \ID|register_array[22][13]~regout\ : std_logic;
SIGNAL \ID|register_array[18][13]~regout\ : std_logic;
SIGNAL \ID|read_data_1[13]~291_combout\ : std_logic;
SIGNAL \ID|read_data_1[13]~292_combout\ : std_logic;
SIGNAL \ID|read_data_1[13]~293_combout\ : std_logic;
SIGNAL \ID|read_data_1[13]~294_combout\ : std_logic;
SIGNAL \ID|read_data_1[13]~295_combout\ : std_logic;
SIGNAL \ID|register_array[6][13]~regout\ : std_logic;
SIGNAL \ID|read_data_1[13]~299_combout\ : std_logic;
SIGNAL \ID|read_data_1[13]~300_combout\ : std_logic;
SIGNAL \ID|register_array[10][13]~regout\ : std_logic;
SIGNAL \ID|register_array[8][13]~regout\ : std_logic;
SIGNAL \ID|read_data_1[13]~301_combout\ : std_logic;
SIGNAL \ID|read_data_1[13]~302_combout\ : std_logic;
SIGNAL \ID|register_array[3][13]~regout\ : std_logic;
SIGNAL \ID|register_array[1][13]~regout\ : std_logic;
SIGNAL \ID|read_data_1[13]~303_combout\ : std_logic;
SIGNAL \ID|register_array[2][13]~regout\ : std_logic;
SIGNAL \ID|read_data_1[13]~304_combout\ : std_logic;
SIGNAL \ID|read_data_1[13]~305_combout\ : std_logic;
SIGNAL \ID|read_data_1[13]~306_combout\ : std_logic;
SIGNAL \ID|read_data_1[13]~307_combout\ : std_logic;
SIGNAL \ID|read_data_1[13]~308_combout\ : std_logic;
SIGNAL \ID|register_array[25][14]~regout\ : std_logic;
SIGNAL \ID|register_array[21][14]~regout\ : std_logic;
SIGNAL \ID|register_array[17][14]~regout\ : std_logic;
SIGNAL \ID|read_data_1[14]~311_combout\ : std_logic;
SIGNAL \ID|register_array[29][14]~regout\ : std_logic;
SIGNAL \ID|read_data_1[14]~312_combout\ : std_logic;
SIGNAL \ID|register_array[22][14]~regout\ : std_logic;
SIGNAL \ID|register_array[26][14]~regout\ : std_logic;
SIGNAL \ID|register_array[18][14]~regout\ : std_logic;
SIGNAL \ID|read_data_1[14]~313_combout\ : std_logic;
SIGNAL \ID|register_array[30][14]~regout\ : std_logic;
SIGNAL \ID|read_data_1[14]~314_combout\ : std_logic;
SIGNAL \ID|register_array[7][14]~regout\ : std_logic;
SIGNAL \ID|register_array[14][14]~regout\ : std_logic;
SIGNAL \ID|register_array[13][14]~regout\ : std_logic;
SIGNAL \ID|register_array[12][14]~regout\ : std_logic;
SIGNAL \ID|read_data_1[14]~328_combout\ : std_logic;
SIGNAL \ID|register_array[15][14]~regout\ : std_logic;
SIGNAL \ID|read_data_1[14]~329_combout\ : std_logic;
SIGNAL \ID|register_array[21][15]~regout\ : std_logic;
SIGNAL \ID|register_array[25][15]~regout\ : std_logic;
SIGNAL \ID|read_data_1[15]~333_combout\ : std_logic;
SIGNAL \ID|read_data_1[15]~334_combout\ : std_logic;
SIGNAL \ID|register_array[22][15]~regout\ : std_logic;
SIGNAL \ID|register_array[18][15]~regout\ : std_logic;
SIGNAL \ID|read_data_1[15]~335_combout\ : std_logic;
SIGNAL \ID|read_data_1[15]~336_combout\ : std_logic;
SIGNAL \ID|register_array[20][15]~regout\ : std_logic;
SIGNAL \ID|register_array[16][15]~regout\ : std_logic;
SIGNAL \ID|read_data_1[15]~337_combout\ : std_logic;
SIGNAL \ID|read_data_1[15]~338_combout\ : std_logic;
SIGNAL \ID|read_data_1[15]~339_combout\ : std_logic;
SIGNAL \ID|register_array[27][15]~regout\ : std_logic;
SIGNAL \ID|register_array[19][15]~regout\ : std_logic;
SIGNAL \ID|read_data_1[15]~340_combout\ : std_logic;
SIGNAL \ID|read_data_1[15]~341_combout\ : std_logic;
SIGNAL \ID|read_data_1[15]~342_combout\ : std_logic;
SIGNAL \ID|register_array[6][15]~regout\ : std_logic;
SIGNAL \ID|read_data_1[15]~343_combout\ : std_logic;
SIGNAL \ID|read_data_1[15]~344_combout\ : std_logic;
SIGNAL \ID|register_array[9][15]~regout\ : std_logic;
SIGNAL \ID|register_array[10][15]~regout\ : std_logic;
SIGNAL \ID|register_array[8][15]~regout\ : std_logic;
SIGNAL \ID|read_data_1[15]~345_combout\ : std_logic;
SIGNAL \ID|register_array[11][15]~regout\ : std_logic;
SIGNAL \ID|read_data_1[15]~346_combout\ : std_logic;
SIGNAL \ID|register_array[3][15]~regout\ : std_logic;
SIGNAL \ID|register_array[1][15]~regout\ : std_logic;
SIGNAL \ID|read_data_1[15]~347_combout\ : std_logic;
SIGNAL \ID|register_array[2][15]~regout\ : std_logic;
SIGNAL \ID|read_data_1[15]~348_combout\ : std_logic;
SIGNAL \ID|read_data_1[15]~349_combout\ : std_logic;
SIGNAL \ID|read_data_1[15]~350_combout\ : std_logic;
SIGNAL \ID|read_data_1[15]~351_combout\ : std_logic;
SIGNAL \ID|read_data_1[15]~352_combout\ : std_logic;
SIGNAL \ID|read_data_1[15]~353_combout\ : std_logic;
SIGNAL \ID|register_array[21][16]~regout\ : std_logic;
SIGNAL \ID|read_data_1[16]~355_combout\ : std_logic;
SIGNAL \ID|register_array[29][16]~regout\ : std_logic;
SIGNAL \ID|read_data_1[16]~356_combout\ : std_logic;
SIGNAL \ID|register_array[22][16]~regout\ : std_logic;
SIGNAL \ID|register_array[26][16]~regout\ : std_logic;
SIGNAL \ID|read_data_1[16]~357_combout\ : std_logic;
SIGNAL \ID|read_data_1[16]~358_combout\ : std_logic;
SIGNAL \ID|read_data_1[16]~359_combout\ : std_logic;
SIGNAL \ID|read_data_1[16]~360_combout\ : std_logic;
SIGNAL \ID|read_data_1[16]~361_combout\ : std_logic;
SIGNAL \ID|read_data_1[16]~362_combout\ : std_logic;
SIGNAL \ID|read_data_1[16]~363_combout\ : std_logic;
SIGNAL \ID|read_data_1[16]~364_combout\ : std_logic;
SIGNAL \ID|register_array[6][16]~regout\ : std_logic;
SIGNAL \ID|register_array[5][16]~regout\ : std_logic;
SIGNAL \ID|register_array[4][16]~regout\ : std_logic;
SIGNAL \ID|read_data_1[16]~367_combout\ : std_logic;
SIGNAL \ID|register_array[7][16]~regout\ : std_logic;
SIGNAL \ID|read_data_1[16]~368_combout\ : std_logic;
SIGNAL \ID|register_array[1][16]~regout\ : std_logic;
SIGNAL \ID|register_array[13][16]~regout\ : std_logic;
SIGNAL \ID|register_array[12][16]~regout\ : std_logic;
SIGNAL \ID|read_data_1[16]~372_combout\ : std_logic;
SIGNAL \ID|register_array[21][17]~regout\ : std_logic;
SIGNAL \ID|register_array[25][17]~regout\ : std_logic;
SIGNAL \ID|register_array[17][17]~regout\ : std_logic;
SIGNAL \ID|read_data_1[17]~377_combout\ : std_logic;
SIGNAL \ID|register_array[29][17]~regout\ : std_logic;
SIGNAL \ID|read_data_1[17]~378_combout\ : std_logic;
SIGNAL \ID|register_array[30][17]~regout\ : std_logic;
SIGNAL \ID|register_array[28][17]~regout\ : std_logic;
SIGNAL \ID|register_array[7][17]~regout\ : std_logic;
SIGNAL \ID|register_array[9][17]~regout\ : std_logic;
SIGNAL \ID|read_data_1[17]~389_combout\ : std_logic;
SIGNAL \ID|read_data_1[17]~390_combout\ : std_logic;
SIGNAL \ID|read_data_1[17]~391_combout\ : std_logic;
SIGNAL \ID|register_array[2][17]~regout\ : std_logic;
SIGNAL \ID|read_data_1[17]~392_combout\ : std_logic;
SIGNAL \ID|read_data_1[17]~393_combout\ : std_logic;
SIGNAL \ID|register_array[30][18]~regout\ : std_logic;
SIGNAL \ID|register_array[23][18]~regout\ : std_logic;
SIGNAL \ID|register_array[19][18]~regout\ : std_logic;
SIGNAL \ID|read_data_1[18]~406_combout\ : std_logic;
SIGNAL \ID|register_array[10][18]~regout\ : std_logic;
SIGNAL \ID|register_array[8][18]~regout\ : std_logic;
SIGNAL \ID|read_data_1[18]~409_combout\ : std_logic;
SIGNAL \ID|read_data_1[18]~410_combout\ : std_logic;
SIGNAL \ID|register_array[5][18]~regout\ : std_logic;
SIGNAL \ID|register_array[4][18]~regout\ : std_logic;
SIGNAL \ID|read_data_1[18]~411_combout\ : std_logic;
SIGNAL \ID|register_array[1][18]~regout\ : std_logic;
SIGNAL \ID|register_array[13][18]~regout\ : std_logic;
SIGNAL \ID|register_array[12][18]~regout\ : std_logic;
SIGNAL \ID|read_data_1[18]~416_combout\ : std_logic;
SIGNAL \ID|register_array[21][19]~regout\ : std_logic;
SIGNAL \ID|register_array[24][19]~regout\ : std_logic;
SIGNAL \ID|register_array[20][19]~regout\ : std_logic;
SIGNAL \ID|register_array[16][19]~regout\ : std_logic;
SIGNAL \ID|read_data_1[19]~425_combout\ : std_logic;
SIGNAL \ID|register_array[28][19]~regout\ : std_logic;
SIGNAL \ID|read_data_1[19]~426_combout\ : std_logic;
SIGNAL \ID|register_array[19][19]~regout\ : std_logic;
SIGNAL \ID|register_array[5][19]~regout\ : std_logic;
SIGNAL \ID|read_data_1[19]~431_combout\ : std_logic;
SIGNAL \ID|read_data_1[19]~432_combout\ : std_logic;
SIGNAL \ID|register_array[3][19]~regout\ : std_logic;
SIGNAL \ID|register_array[1][19]~regout\ : std_logic;
SIGNAL \ID|read_data_1[19]~435_combout\ : std_logic;
SIGNAL \ID|register_array[2][19]~regout\ : std_logic;
SIGNAL \ID|read_data_1[19]~436_combout\ : std_logic;
SIGNAL \ID|read_data_1[19]~438_combout\ : std_logic;
SIGNAL \ID|register_array[30][20]~regout\ : std_logic;
SIGNAL \ID|register_array[23][20]~regout\ : std_logic;
SIGNAL \ID|register_array[19][20]~regout\ : std_logic;
SIGNAL \ID|read_data_1[20]~450_combout\ : std_logic;
SIGNAL \ID|read_data_1[20]~451_combout\ : std_logic;
SIGNAL \ID|register_array[9][20]~regout\ : std_logic;
SIGNAL \ID|register_array[10][20]~regout\ : std_logic;
SIGNAL \ID|read_data_1[20]~453_combout\ : std_logic;
SIGNAL \ID|read_data_1[20]~454_combout\ : std_logic;
SIGNAL \ID|register_array[6][20]~regout\ : std_logic;
SIGNAL \ID|register_array[5][20]~regout\ : std_logic;
SIGNAL \ID|register_array[4][20]~regout\ : std_logic;
SIGNAL \ID|read_data_1[20]~455_combout\ : std_logic;
SIGNAL \ID|register_array[7][20]~regout\ : std_logic;
SIGNAL \ID|read_data_1[20]~456_combout\ : std_logic;
SIGNAL \ID|register_array[1][20]~regout\ : std_logic;
SIGNAL \ID|register_array[21][21]~regout\ : std_logic;
SIGNAL \ID|register_array[16][21]~regout\ : std_logic;
SIGNAL \ID|register_array[6][21]~regout\ : std_logic;
SIGNAL \ID|register_array[5][21]~regout\ : std_logic;
SIGNAL \ID|register_array[4][21]~regout\ : std_logic;
SIGNAL \ID|read_data_1[21]~475_combout\ : std_logic;
SIGNAL \ID|register_array[7][21]~regout\ : std_logic;
SIGNAL \ID|read_data_1[21]~476_combout\ : std_logic;
SIGNAL \ID|register_array[9][21]~regout\ : std_logic;
SIGNAL \ID|register_array[10][21]~regout\ : std_logic;
SIGNAL \ID|register_array[8][21]~regout\ : std_logic;
SIGNAL \ID|read_data_1[21]~477_combout\ : std_logic;
SIGNAL \ID|register_array[11][21]~regout\ : std_logic;
SIGNAL \ID|read_data_1[21]~478_combout\ : std_logic;
SIGNAL \ID|register_array[3][21]~regout\ : std_logic;
SIGNAL \ID|register_array[1][21]~regout\ : std_logic;
SIGNAL \ID|read_data_1[21]~479_combout\ : std_logic;
SIGNAL \ID|register_array[2][21]~regout\ : std_logic;
SIGNAL \ID|read_data_1[21]~480_combout\ : std_logic;
SIGNAL \ID|read_data_1[21]~481_combout\ : std_logic;
SIGNAL \ID|register_array[14][21]~regout\ : std_logic;
SIGNAL \ID|register_array[13][21]~regout\ : std_logic;
SIGNAL \ID|register_array[12][21]~regout\ : std_logic;
SIGNAL \ID|read_data_1[21]~482_combout\ : std_logic;
SIGNAL \ID|register_array[15][21]~regout\ : std_logic;
SIGNAL \ID|read_data_1[21]~483_combout\ : std_logic;
SIGNAL \ID|read_data_1[21]~484_combout\ : std_logic;
SIGNAL \ID|register_array[25][22]~regout\ : std_logic;
SIGNAL \ID|register_array[22][22]~regout\ : std_logic;
SIGNAL \ID|register_array[26][22]~regout\ : std_logic;
SIGNAL \ID|register_array[18][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~489_combout\ : std_logic;
SIGNAL \ID|register_array[30][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~490_combout\ : std_logic;
SIGNAL \ID|register_array[28][22]~regout\ : std_logic;
SIGNAL \ID|register_array[5][22]~regout\ : std_logic;
SIGNAL \ID|register_array[4][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~499_combout\ : std_logic;
SIGNAL \ID|register_array[3][22]~regout\ : std_logic;
SIGNAL \ID|register_array[1][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~501_combout\ : std_logic;
SIGNAL \ID|register_array[13][22]~regout\ : std_logic;
SIGNAL \ID|register_array[12][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~504_combout\ : std_logic;
SIGNAL \ID|register_array[25][23]~regout\ : std_logic;
SIGNAL \ID|register_array[17][23]~regout\ : std_logic;
SIGNAL \ID|read_data_1[23]~509_combout\ : std_logic;
SIGNAL \ID|read_data_1[23]~510_combout\ : std_logic;
SIGNAL \ID|register_array[26][23]~regout\ : std_logic;
SIGNAL \ID|register_array[22][23]~regout\ : std_logic;
SIGNAL \ID|register_array[18][23]~regout\ : std_logic;
SIGNAL \ID|read_data_1[23]~511_combout\ : std_logic;
SIGNAL \ID|register_array[30][23]~regout\ : std_logic;
SIGNAL \ID|read_data_1[23]~512_combout\ : std_logic;
SIGNAL \ID|register_array[24][23]~regout\ : std_logic;
SIGNAL \ID|register_array[20][23]~regout\ : std_logic;
SIGNAL \ID|register_array[16][23]~regout\ : std_logic;
SIGNAL \ID|read_data_1[23]~513_combout\ : std_logic;
SIGNAL \ID|register_array[28][23]~regout\ : std_logic;
SIGNAL \ID|read_data_1[23]~514_combout\ : std_logic;
SIGNAL \ID|read_data_1[23]~515_combout\ : std_logic;
SIGNAL \ID|read_data_1[23]~516_combout\ : std_logic;
SIGNAL \ID|read_data_1[23]~517_combout\ : std_logic;
SIGNAL \ID|read_data_1[23]~518_combout\ : std_logic;
SIGNAL \ID|register_array[5][23]~regout\ : std_logic;
SIGNAL \ID|register_array[4][23]~regout\ : std_logic;
SIGNAL \ID|read_data_1[23]~519_combout\ : std_logic;
SIGNAL \ID|register_array[8][23]~regout\ : std_logic;
SIGNAL \ID|register_array[14][23]~regout\ : std_logic;
SIGNAL \ID|register_array[13][23]~regout\ : std_logic;
SIGNAL \ID|register_array[12][23]~regout\ : std_logic;
SIGNAL \ID|read_data_1[23]~526_combout\ : std_logic;
SIGNAL \ID|register_array[15][23]~regout\ : std_logic;
SIGNAL \ID|read_data_1[23]~527_combout\ : std_logic;
SIGNAL \ID|register_array[21][24]~regout\ : std_logic;
SIGNAL \ID|register_array[17][24]~regout\ : std_logic;
SIGNAL \ID|read_data_1[24]~531_combout\ : std_logic;
SIGNAL \ID|read_data_1[24]~532_combout\ : std_logic;
SIGNAL \ID|register_array[22][24]~regout\ : std_logic;
SIGNAL \ID|register_array[26][24]~regout\ : std_logic;
SIGNAL \ID|register_array[18][24]~regout\ : std_logic;
SIGNAL \ID|read_data_1[24]~533_combout\ : std_logic;
SIGNAL \ID|register_array[30][24]~regout\ : std_logic;
SIGNAL \ID|read_data_1[24]~534_combout\ : std_logic;
SIGNAL \ID|register_array[20][24]~regout\ : std_logic;
SIGNAL \ID|register_array[24][24]~regout\ : std_logic;
SIGNAL \ID|register_array[16][24]~regout\ : std_logic;
SIGNAL \ID|read_data_1[24]~535_combout\ : std_logic;
SIGNAL \ID|register_array[28][24]~regout\ : std_logic;
SIGNAL \ID|read_data_1[24]~536_combout\ : std_logic;
SIGNAL \ID|read_data_1[24]~537_combout\ : std_logic;
SIGNAL \ID|read_data_1[24]~538_combout\ : std_logic;
SIGNAL \ID|read_data_1[24]~539_combout\ : std_logic;
SIGNAL \ID|read_data_1[24]~540_combout\ : std_logic;
SIGNAL \ID|register_array[9][24]~regout\ : std_logic;
SIGNAL \ID|register_array[10][24]~regout\ : std_logic;
SIGNAL \ID|register_array[8][24]~regout\ : std_logic;
SIGNAL \ID|read_data_1[24]~541_combout\ : std_logic;
SIGNAL \ID|register_array[11][24]~regout\ : std_logic;
SIGNAL \ID|read_data_1[24]~542_combout\ : std_logic;
SIGNAL \ID|register_array[6][24]~regout\ : std_logic;
SIGNAL \ID|register_array[5][24]~regout\ : std_logic;
SIGNAL \ID|register_array[4][24]~regout\ : std_logic;
SIGNAL \ID|read_data_1[24]~543_combout\ : std_logic;
SIGNAL \ID|register_array[7][24]~regout\ : std_logic;
SIGNAL \ID|read_data_1[24]~544_combout\ : std_logic;
SIGNAL \ID|register_array[3][24]~regout\ : std_logic;
SIGNAL \ID|register_array[1][24]~regout\ : std_logic;
SIGNAL \ID|read_data_1[24]~545_combout\ : std_logic;
SIGNAL \ID|register_array[2][24]~regout\ : std_logic;
SIGNAL \ID|read_data_1[24]~546_combout\ : std_logic;
SIGNAL \ID|read_data_1[24]~547_combout\ : std_logic;
SIGNAL \ID|register_array[14][24]~regout\ : std_logic;
SIGNAL \ID|register_array[13][24]~regout\ : std_logic;
SIGNAL \ID|register_array[12][24]~regout\ : std_logic;
SIGNAL \ID|read_data_1[24]~548_combout\ : std_logic;
SIGNAL \ID|register_array[15][24]~regout\ : std_logic;
SIGNAL \ID|read_data_1[24]~549_combout\ : std_logic;
SIGNAL \ID|read_data_1[24]~550_combout\ : std_logic;
SIGNAL \ID|read_data_1[24]~551_combout\ : std_logic;
SIGNAL \ID|register_array[21][25]~regout\ : std_logic;
SIGNAL \ID|register_array[18][25]~regout\ : std_logic;
SIGNAL \ID|read_data_1[25]~563_combout\ : std_logic;
SIGNAL \ID|register_array[3][25]~regout\ : std_logic;
SIGNAL \ID|register_array[1][25]~regout\ : std_logic;
SIGNAL \ID|read_data_1[25]~567_combout\ : std_logic;
SIGNAL \ID|read_data_1[25]~570_combout\ : std_logic;
SIGNAL \ID|read_data_1[25]~571_combout\ : std_logic;
SIGNAL \ID|register_array[25][26]~regout\ : std_logic;
SIGNAL \ID|register_array[21][26]~regout\ : std_logic;
SIGNAL \ID|register_array[17][26]~regout\ : std_logic;
SIGNAL \ID|read_data_1[26]~575_combout\ : std_logic;
SIGNAL \ID|register_array[29][26]~regout\ : std_logic;
SIGNAL \ID|read_data_1[26]~576_combout\ : std_logic;
SIGNAL \ID|register_array[26][26]~regout\ : std_logic;
SIGNAL \ID|register_array[18][26]~regout\ : std_logic;
SIGNAL \ID|read_data_1[26]~577_combout\ : std_logic;
SIGNAL \ID|read_data_1[26]~578_combout\ : std_logic;
SIGNAL \ID|register_array[20][26]~regout\ : std_logic;
SIGNAL \ID|register_array[24][26]~regout\ : std_logic;
SIGNAL \ID|register_array[16][26]~regout\ : std_logic;
SIGNAL \ID|read_data_1[26]~579_combout\ : std_logic;
SIGNAL \ID|register_array[28][26]~regout\ : std_logic;
SIGNAL \ID|read_data_1[26]~580_combout\ : std_logic;
SIGNAL \ID|read_data_1[26]~581_combout\ : std_logic;
SIGNAL \ID|read_data_1[26]~582_combout\ : std_logic;
SIGNAL \ID|read_data_1[26]~583_combout\ : std_logic;
SIGNAL \ID|read_data_1[26]~584_combout\ : std_logic;
SIGNAL \ID|register_array[9][26]~regout\ : std_logic;
SIGNAL \ID|register_array[10][26]~regout\ : std_logic;
SIGNAL \ID|register_array[8][26]~regout\ : std_logic;
SIGNAL \ID|read_data_1[26]~585_combout\ : std_logic;
SIGNAL \ID|register_array[11][26]~regout\ : std_logic;
SIGNAL \ID|read_data_1[26]~586_combout\ : std_logic;
SIGNAL \ID|register_array[7][26]~regout\ : std_logic;
SIGNAL \ID|register_array[3][26]~regout\ : std_logic;
SIGNAL \ID|register_array[1][26]~regout\ : std_logic;
SIGNAL \ID|read_data_1[26]~589_combout\ : std_logic;
SIGNAL \ID|register_array[15][26]~regout\ : std_logic;
SIGNAL \ID|register_array[21][27]~regout\ : std_logic;
SIGNAL \ID|register_array[25][27]~regout\ : std_logic;
SIGNAL \ID|register_array[17][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~597_combout\ : std_logic;
SIGNAL \ID|register_array[29][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~598_combout\ : std_logic;
SIGNAL \ID|register_array[26][27]~regout\ : std_logic;
SIGNAL \ID|register_array[22][27]~regout\ : std_logic;
SIGNAL \ID|register_array[18][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~599_combout\ : std_logic;
SIGNAL \ID|register_array[30][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~600_combout\ : std_logic;
SIGNAL \ID|register_array[28][27]~regout\ : std_logic;
SIGNAL \ID|register_array[27][27]~regout\ : std_logic;
SIGNAL \ID|register_array[19][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~604_combout\ : std_logic;
SIGNAL \ID|register_array[6][27]~regout\ : std_logic;
SIGNAL \ID|register_array[5][27]~regout\ : std_logic;
SIGNAL \ID|register_array[4][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~607_combout\ : std_logic;
SIGNAL \ID|register_array[7][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~608_combout\ : std_logic;
SIGNAL \ID|register_array[9][27]~regout\ : std_logic;
SIGNAL \ID|register_array[10][27]~regout\ : std_logic;
SIGNAL \ID|register_array[8][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~609_combout\ : std_logic;
SIGNAL \ID|register_array[11][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~610_combout\ : std_logic;
SIGNAL \ID|register_array[3][27]~regout\ : std_logic;
SIGNAL \ID|register_array[1][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~611_combout\ : std_logic;
SIGNAL \ID|register_array[2][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~612_combout\ : std_logic;
SIGNAL \ID|read_data_1[27]~613_combout\ : std_logic;
SIGNAL \ID|register_array[14][27]~regout\ : std_logic;
SIGNAL \ID|register_array[13][27]~regout\ : std_logic;
SIGNAL \ID|register_array[12][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~614_combout\ : std_logic;
SIGNAL \ID|register_array[15][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~615_combout\ : std_logic;
SIGNAL \ID|read_data_1[27]~616_combout\ : std_logic;
SIGNAL \ID|register_array[30][28]~regout\ : std_logic;
SIGNAL \ID|register_array[16][28]~regout\ : std_logic;
SIGNAL \ID|register_array[28][28]~regout\ : std_logic;
SIGNAL \ID|register_array[23][28]~regout\ : std_logic;
SIGNAL \ID|register_array[19][28]~regout\ : std_logic;
SIGNAL \ID|read_data_1[28]~626_combout\ : std_logic;
SIGNAL \ID|read_data_1[28]~627_combout\ : std_logic;
SIGNAL \ID|register_array[9][28]~regout\ : std_logic;
SIGNAL \ID|read_data_1[28]~629_combout\ : std_logic;
SIGNAL \ID|read_data_1[28]~630_combout\ : std_logic;
SIGNAL \ID|register_array[6][28]~regout\ : std_logic;
SIGNAL \ID|register_array[5][28]~regout\ : std_logic;
SIGNAL \ID|register_array[4][28]~regout\ : std_logic;
SIGNAL \ID|read_data_1[28]~631_combout\ : std_logic;
SIGNAL \ID|register_array[7][28]~regout\ : std_logic;
SIGNAL \ID|read_data_1[28]~632_combout\ : std_logic;
SIGNAL \ID|register_array[3][28]~regout\ : std_logic;
SIGNAL \ID|register_array[1][28]~regout\ : std_logic;
SIGNAL \ID|read_data_1[28]~633_combout\ : std_logic;
SIGNAL \ID|register_array[2][28]~regout\ : std_logic;
SIGNAL \ID|read_data_1[28]~634_combout\ : std_logic;
SIGNAL \ID|read_data_1[28]~635_combout\ : std_logic;
SIGNAL \ID|register_array[13][28]~regout\ : std_logic;
SIGNAL \ID|read_data_1[28]~636_combout\ : std_logic;
SIGNAL \ID|read_data_1[28]~637_combout\ : std_logic;
SIGNAL \ID|read_data_1[28]~638_combout\ : std_logic;
SIGNAL \ID|register_array[21][29]~regout\ : std_logic;
SIGNAL \ID|register_array[25][29]~regout\ : std_logic;
SIGNAL \ID|register_array[17][29]~regout\ : std_logic;
SIGNAL \ID|read_data_1[29]~641_combout\ : std_logic;
SIGNAL \ID|register_array[29][29]~regout\ : std_logic;
SIGNAL \ID|read_data_1[29]~642_combout\ : std_logic;
SIGNAL \ID|register_array[26][29]~regout\ : std_logic;
SIGNAL \ID|register_array[22][29]~regout\ : std_logic;
SIGNAL \ID|register_array[18][29]~regout\ : std_logic;
SIGNAL \ID|read_data_1[29]~643_combout\ : std_logic;
SIGNAL \ID|register_array[30][29]~regout\ : std_logic;
SIGNAL \ID|read_data_1[29]~644_combout\ : std_logic;
SIGNAL \ID|register_array[24][29]~regout\ : std_logic;
SIGNAL \ID|register_array[20][29]~regout\ : std_logic;
SIGNAL \ID|register_array[16][29]~regout\ : std_logic;
SIGNAL \ID|read_data_1[29]~645_combout\ : std_logic;
SIGNAL \ID|register_array[28][29]~regout\ : std_logic;
SIGNAL \ID|read_data_1[29]~646_combout\ : std_logic;
SIGNAL \ID|read_data_1[29]~647_combout\ : std_logic;
SIGNAL \ID|register_array[23][29]~regout\ : std_logic;
SIGNAL \ID|register_array[27][29]~regout\ : std_logic;
SIGNAL \ID|register_array[19][29]~regout\ : std_logic;
SIGNAL \ID|read_data_1[29]~648_combout\ : std_logic;
SIGNAL \ID|register_array[31][29]~regout\ : std_logic;
SIGNAL \ID|read_data_1[29]~649_combout\ : std_logic;
SIGNAL \ID|read_data_1[29]~650_combout\ : std_logic;
SIGNAL \ID|register_array[5][29]~regout\ : std_logic;
SIGNAL \ID|register_array[4][29]~regout\ : std_logic;
SIGNAL \ID|read_data_1[29]~651_combout\ : std_logic;
SIGNAL \ID|register_array[3][29]~regout\ : std_logic;
SIGNAL \ID|register_array[1][29]~regout\ : std_logic;
SIGNAL \ID|read_data_1[29]~655_combout\ : std_logic;
SIGNAL \ID|register_array[2][29]~regout\ : std_logic;
SIGNAL \ID|read_data_1[29]~656_combout\ : std_logic;
SIGNAL \ID|register_array[13][29]~regout\ : std_logic;
SIGNAL \ID|read_data_1[29]~658_combout\ : std_logic;
SIGNAL \ID|read_data_1[29]~659_combout\ : std_logic;
SIGNAL \ID|register_array[21][30]~regout\ : std_logic;
SIGNAL \ID|read_data_1[30]~663_combout\ : std_logic;
SIGNAL \ID|register_array[29][30]~regout\ : std_logic;
SIGNAL \ID|read_data_1[30]~664_combout\ : std_logic;
SIGNAL \ID|register_array[22][30]~regout\ : std_logic;
SIGNAL \ID|read_data_1[30]~665_combout\ : std_logic;
SIGNAL \ID|read_data_1[30]~666_combout\ : std_logic;
SIGNAL \ID|read_data_1[30]~667_combout\ : std_logic;
SIGNAL \ID|read_data_1[30]~668_combout\ : std_logic;
SIGNAL \ID|read_data_1[30]~669_combout\ : std_logic;
SIGNAL \ID|register_array[27][30]~regout\ : std_logic;
SIGNAL \ID|read_data_1[30]~670_combout\ : std_logic;
SIGNAL \ID|read_data_1[30]~671_combout\ : std_logic;
SIGNAL \ID|read_data_1[30]~672_combout\ : std_logic;
SIGNAL \ID|register_array[7][30]~regout\ : std_logic;
SIGNAL \ID|register_array[22][31]~regout\ : std_logic;
SIGNAL \ID|register_array[18][31]~regout\ : std_logic;
SIGNAL \ID|read_data_1[31]~687_combout\ : std_logic;
SIGNAL \ID|read_data_1[31]~688_combout\ : std_logic;
SIGNAL \ID|register_array[20][31]~regout\ : std_logic;
SIGNAL \ID|register_array[16][31]~regout\ : std_logic;
SIGNAL \ID|read_data_1[31]~689_combout\ : std_logic;
SIGNAL \ID|register_array[27][31]~regout\ : std_logic;
SIGNAL \ID|register_array[19][31]~regout\ : std_logic;
SIGNAL \ID|read_data_1[31]~692_combout\ : std_logic;
SIGNAL \ID|read_data_1[31]~693_combout\ : std_logic;
SIGNAL \ID|register_array[14][31]~regout\ : std_logic;
SIGNAL \ID|register_array[13][31]~regout\ : std_logic;
SIGNAL \ID|register_array[12][31]~regout\ : std_logic;
SIGNAL \ID|read_data_1[31]~702_combout\ : std_logic;
SIGNAL \ID|register_array[15][31]~regout\ : std_logic;
SIGNAL \ID|read_data_1[31]~703_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~4_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~5_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~8_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~11_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~16_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~21_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~22_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~28_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~29_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~30_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~31_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~32_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~33_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~34_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~35_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~36_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~37_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~38_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~45_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~46_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~58_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~59_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~63_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~64_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~65_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~66_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~67_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~76_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~77_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~78_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~79_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~80_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~81_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~88_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~89_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~91_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~92_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~97_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~98_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~99_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~100_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~101_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~102_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~103_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~104_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~105_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~106_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~107_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~114_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~115_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~122_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~123_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~124_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~125_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~126_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~130_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~131_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~134_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~135_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~143_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~144_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~145_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~147_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~155_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~156_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~157_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~158_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~159_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~160_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~168_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~169_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~170_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~173_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~174_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~193_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~194_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~201_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~202_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~203_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~204_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~205_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~214_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~216_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~219_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~226_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~227_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~229_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~230_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~249_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~250_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~252_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~253_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~258_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~259_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~260_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~261_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~262_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~263_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~264_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~265_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~266_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~267_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~268_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~269_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~280_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~281_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~282_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~283_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~284_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~285_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~286_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~287_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~288_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~289_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~292_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~293_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~297_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~298_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~304_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~314_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~316_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~317_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~324_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~325_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~326_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~327_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~334_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~335_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~336_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~337_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~338_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~339_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~340_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~341_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~342_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~343_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~348_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~350_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~353_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~358_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~359_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~360_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~361_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~362_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~378_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~379_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~380_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~381_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~382_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~383_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~384_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~385_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~386_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~387_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~390_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~391_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~392_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~393_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~394_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~395_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~396_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~397_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~398_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~399_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~400_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~401_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~412_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~413_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~414_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~415_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~416_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~417_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~418_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~419_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~420_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~421_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~422_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~424_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~425_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~426_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~429_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~430_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~434_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~435_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~436_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~437_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~438_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~439_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~440_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~441_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~442_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~443_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~446_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~447_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~448_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~449_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~450_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~458_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~459_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~463_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~468_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~469_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~470_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~471_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~472_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~480_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~481_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~482_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~483_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~484_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~488_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~489_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~490_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~491_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~492_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~493_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~494_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~495_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~496_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~497_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~500_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~501_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~502_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~503_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~504_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~505_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~506_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~507_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~508_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~509_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~510_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~511_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~512_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~513_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~514_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~515_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~516_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~517_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~518_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~519_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~520_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~522_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~524_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~525_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~526_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~527_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~528_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~532_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~533_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~534_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~535_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~536_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~537_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~538_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~539_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~540_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~541_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~544_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~546_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~547_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~548_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~549_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~550_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~554_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~555_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~556_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~557_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~558_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~559_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~560_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~561_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~562_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~563_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~566_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~567_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~568_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~569_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~570_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~571_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~572_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~573_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~574_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~575_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~578_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~579_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~580_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~581_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~582_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~588_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~589_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~590_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~592_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~593_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~598_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~599_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~600_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~601_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~602_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~603_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~604_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~605_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~606_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~607_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~610_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~611_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~612_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~613_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~614_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~615_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~616_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~617_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~618_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~619_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~620_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~621_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~622_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~623_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~624_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~625_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~626_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~627_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~628_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~629_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~630_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~634_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~635_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~636_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~637_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~638_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~639_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~644_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~645_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~646_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~647_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~648_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~654_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~655_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~656_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~657_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~658_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~659_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~660_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~661_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~662_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~663_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~664_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~666_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~667_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~668_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~669_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~670_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~686_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~687_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~688_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~689_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~690_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~691_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~692_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~693_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~694_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~695_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~700_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~702_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~703_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~705_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~708_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~709_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~710_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~711_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~712_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~713_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~714_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~715_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~716_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~717_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[2]~2_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[3]~3_combout\ : std_logic;
SIGNAL \EXE_brn|Zero_branch~0_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[4]~4_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[6]~6_combout\ : std_logic;
SIGNAL \EXE_brn|Zero_branch~1_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[9]~9_combout\ : std_logic;
SIGNAL \EXE_brn|Zero_branch~2_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[12]~12_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[15]~15_combout\ : std_logic;
SIGNAL \EXE_brn|Zero_branch~3_combout\ : std_logic;
SIGNAL \EXE_brn|Zero_branch~4_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[16]~16_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[18]~18_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[20]~20_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[21]~21_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[24]~24_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[30]~30_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[31]~31_combout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \EXE_brn|Add0~10_combout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:8:stage_i|q~regout\ : std_logic;
SIGNAL \EXE_brn|Add0~12_combout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:9:stage_i|q~regout\ : std_logic;
SIGNAL \EXE_brn|Add0~14_combout\ : std_logic;
SIGNAL \ID|Decoder0~0_combout\ : std_logic;
SIGNAL \ID|Decoder0~2_combout\ : std_logic;
SIGNAL \ID|Decoder0~14_combout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:17:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:17:stage_i|q~0_combout\ : std_logic;
SIGNAL \RegDst_control_C|q~regout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:16:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:16:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:18:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:18:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:20:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:20:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~8_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~8_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~9_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~10_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~11_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~9_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~20_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~23_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~26_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~10_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~8_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~29_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~15_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~16_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~36_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[9]~17_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~23_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~19_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~24_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~25_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~20_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~23_combout\ : std_logic;
SIGNAL \Sign_Extend_2_B|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~41_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~24_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~28_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[21]~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[21]~4_combout\ : std_logic;
SIGNAL \Sign_Extend_2_B|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~48_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~51_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~53_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~54_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~55_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~36_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[0]~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~45_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[9]~9_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[10]~10_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[14]~14_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~53_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~54_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~56_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~57_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[16]~59_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~8_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[1]~16_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[1]~17_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[1]~18_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[1]~19_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~9_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~10_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~11_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~12_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~13_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~14_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[2]~26_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~6_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~7_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~8_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~15_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[2]~27_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~9_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~10_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|process_0~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~4_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[0]~11_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[0]~12_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[0]~13_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[0]~14_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[0]~15_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[0]~16_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~6_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~7_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~8_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~13_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~16_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~19_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~21_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~23_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~24_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|SUM[31]~4_combout\ : std_logic;
SIGNAL \EXE|Binput_signed[30]~31_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:1:stage_i|q~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~25_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux30~6_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:1:stage_i|q~7_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux29~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~37_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~38_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~39_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~44_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~14_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~15_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~47_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux28~5_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~50_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~52_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:4:stage_i|q~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~56_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux27~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux27~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~57_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux27~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~17_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:5:stage_i|q~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~60_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux26~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:6:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:6:stage_i|q~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~67_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~68_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~70_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux25~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux25~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~72_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~73_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux25~3_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~75_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~76_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~77_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~8_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~9_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~10_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:8:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:8:stage_i|q~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~78_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:9:stage_i|q~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux22~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux22~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux22~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux21~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux21~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux21~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:11:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:11:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:11:stage_i|q~3_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux20~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:12:stage_i|q~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~92_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[13]~16_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux18~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:14:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:14:stage_i|q~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~97_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~40_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[15]~13_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[15]~18_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux16~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux16~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~41_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:16:stage_i|q~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux15~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux15~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux15~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux15~3_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux15~4_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:17:stage_i|q~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[18]~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~45_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~23_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~24_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux14~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux14~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux13~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux13~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~46_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~25_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:19:stage_i|q~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux12~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~110_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~34_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~36_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~37_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~38_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~40_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~41_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~42_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~43_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux9~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~117_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_1|Y[0]~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux7~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:25:stage_i|q~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_1|Y[2]~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux6~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux5~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux5~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:27:stage_i|q~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux4~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux3~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux2~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ : std_logic;
SIGNAL \HAZ|find_hazard~1_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~2_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~3_combout\ : std_logic;
SIGNAL \MemRead_control_C|q~regout\ : std_logic;
SIGNAL \HAZ|find_hazard~8_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~9_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~10_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~11_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~12_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~13_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~14_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~15_combout\ : std_logic;
SIGNAL \HAZ|data_hazard_en~1_combout\ : std_logic;
SIGNAL \MemRead_control_B|q~regout\ : std_logic;
SIGNAL \HAZ|find_hazard~21_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~22_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~23_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~29_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~30_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~31_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~33_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~36_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~40_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~41_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~42_combout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:5:stage_i|q~0_combout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:6:stage_i|q~0_combout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:7:stage_i|q~0_combout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:8:stage_i|q~0_combout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:9:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:17:stage_i|q~0_combout\ : std_logic;
SIGNAL \RegDst_control_B|q~regout\ : std_logic;
SIGNAL \RegDst_control_C|q~0_combout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:16:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:18:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:20:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:13:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \Sign_Extend_2_B|N_dffs:7:stage_i|q~0_combout\ : std_logic;
SIGNAL \Sign_Extend_2_B|N_dffs:5:stage_i|q~0_combout\ : std_logic;
SIGNAL \MemRead_control_C|q~0_combout\ : std_logic;
SIGNAL \MemRead_control_B|q~0_combout\ : std_logic;
SIGNAL \CTL|MemRead~0_combout\ : std_logic;
SIGNAL \CTL|MemWrite~0_combout\ : std_logic;
SIGNAL \RegDst_control_B|q~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~61_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|SUM~5_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~45_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~5_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~46_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~47_combout\ : std_logic;
SIGNAL \clock~combout\ : std_logic;
SIGNAL \clock~clkctrl_outclk\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[2]~1\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[3]~2_combout\ : std_logic;
SIGNAL \EXE_brn|Add0~2_combout\ : std_logic;
SIGNAL \EXE_brn|Add0~3_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[3]~3\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[4]~4_combout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:4:stage_i|q~0_combout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[0]~1\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[1]~3\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[2]~4_combout\ : std_logic;
SIGNAL \EXE_brn|Add0~4_combout\ : std_logic;
SIGNAL \EXE_brn|Add0~5_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[4]~5\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[5]~6_combout\ : std_logic;
SIGNAL \EXE_brn|Add0~6_combout\ : std_logic;
SIGNAL \EXE_brn|Add0~7_combout\ : std_logic;
SIGNAL \EXE_brn|Add0~11_combout\ : std_logic;
SIGNAL \EXE_brn|Add0~13_combout\ : std_logic;
SIGNAL \EXE_brn|Add0~15_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:4:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[2]~5\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[3]~7\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[4]~8_combout\ : std_logic;
SIGNAL \EXE_brn|Add0~8_combout\ : std_logic;
SIGNAL \EXE_brn|Add0~9_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:28:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:28:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:29:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:29:stage_i|q~regout\ : std_logic;
SIGNAL \CTL|Equal3~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:31:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:31:stage_i|q~regout\ : std_logic;
SIGNAL \CTL|RegWrite~0_combout\ : std_logic;
SIGNAL \CTL|Equal0~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:13:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \HAZ|find_hazard~43_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~44_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~45_combout\ : std_logic;
SIGNAL \HAZ|Equal1~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:13:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:13:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \HAZ|find_hazard~34_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~35_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~38_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \HAZ|find_hazard~37_combout\ : std_logic;
SIGNAL \HAZ|Equal0~0_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~39_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \HAZ|find_hazard~32_combout\ : std_logic;
SIGNAL \HAZ|data_hazard_en~4_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:20:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:20:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:20:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:20:stage_i|q~regout\ : std_logic;
SIGNAL \HAZ|find_hazard~16_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~20_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:16:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:16:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:16:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:16:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:17:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:17:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:17:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:17:stage_i|q~regout\ : std_logic;
SIGNAL \HAZ|find_hazard~17_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:19:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:19:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:19:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:19:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:18:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:18:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:18:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:18:stage_i|q~regout\ : std_logic;
SIGNAL \HAZ|find_hazard~18_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~19_combout\ : std_logic;
SIGNAL \HAZ|data_hazard_en~2_combout\ : std_logic;
SIGNAL \CTL|MemRead~combout\ : std_logic;
SIGNAL \HAZ|find_hazard~24_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~28_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~25_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~26_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~27_combout\ : std_logic;
SIGNAL \HAZ|data_hazard_en~3_combout\ : std_logic;
SIGNAL \HAZ|data_hazard_en~5_combout\ : std_logic;
SIGNAL \Regwrite_control_B|q~0_combout\ : std_logic;
SIGNAL \Regwrite_control_B|q~regout\ : std_logic;
SIGNAL \HAZ|find_hazard~4_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~6_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~5_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~7_combout\ : std_logic;
SIGNAL \HAZ|find_hazard~0_combout\ : std_logic;
SIGNAL \HAZ|data_hazard_en~0_combout\ : std_logic;
SIGNAL \HAZ|data_hazard_en~6_combout\ : std_logic;
SIGNAL \HAZ|data_hazard_en~combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:26:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:26:stage_i|q~regout\ : std_logic;
SIGNAL \CTL|Equal4~0_combout\ : std_logic;
SIGNAL \Regwrite_control_C|q~0_combout\ : std_logic;
SIGNAL \Regwrite_control_C|q~regout\ : std_logic;
SIGNAL \Regwrite_control_D|q~0_combout\ : std_logic;
SIGNAL \Regwrite_control_D|q~regout\ : std_logic;
SIGNAL \ID|read_data_2~2_combout\ : std_logic;
SIGNAL \RegDst_control_D|q~0_combout\ : std_logic;
SIGNAL \RegDst_control_D|q~regout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:13:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_register_address[2]~3_combout\ : std_logic;
SIGNAL \ID|read_data_2~1_combout\ : std_logic;
SIGNAL \ID|read_data_2~24_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:24:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:24:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:19:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_C|N_dffs:19:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:19:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:19:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_register_address[3]~2_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:23:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:23:stage_i|q~regout\ : std_logic;
SIGNAL \ID|read_data_1~22_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:25:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:25:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \ID|Equal0~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:22:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:22:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_register_address[1]~0_combout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_D|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_register_address[0]~1_combout\ : std_logic;
SIGNAL \ID|read_data_1~21_combout\ : std_logic;
SIGNAL \ID|read_data_1~23_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:27:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:27:stage_i|q~regout\ : std_logic;
SIGNAL \CTL|Equal1~0_combout\ : std_logic;
SIGNAL \MemtoReg_control_B|q~0_combout\ : std_logic;
SIGNAL \MemtoReg_control_B|q~regout\ : std_logic;
SIGNAL \MemtoReg_control_C|q~0_combout\ : std_logic;
SIGNAL \MemtoReg_control_C|q~regout\ : std_logic;
SIGNAL \MemtoReg_control_D|q~0_combout\ : std_logic;
SIGNAL \MemtoReg_control_D|q~regout\ : std_logic;
SIGNAL \ID|write_data[2]~2_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:1:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:1:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \ALUop_control_B|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALUop_control_B|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \ALUop_control_B|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|ALU_ctl[2]~1_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|ALU_ctl[0]~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux3~0_combout\ : std_logic;
SIGNAL \ID|read_data_2~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Mux1~0_combout\ : std_logic;
SIGNAL \EXE|Mux1~0clkctrl_outclk\ : std_logic;
SIGNAL \Instruction_A|N_dffs:21:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:21:stage_i|q~regout\ : std_logic;
SIGNAL \ALUSrc_control_B|q~2_combout\ : std_logic;
SIGNAL \ALUSrc_control_B|q~regout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:4:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[4]~27_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[3]~3_combout\ : std_logic;
SIGNAL \ID|register_array~34_combout\ : std_logic;
SIGNAL \ID|Equal2~0_combout\ : std_logic;
SIGNAL \ID|process_0~0_combout\ : std_logic;
SIGNAL \ID|write_register_address[4]~4_combout\ : std_logic;
SIGNAL \ID|register_array[15][23]~31_combout\ : std_logic;
SIGNAL \ID|register_array[15][3]~regout\ : std_logic;
SIGNAL \ID|Decoder0~7_combout\ : std_logic;
SIGNAL \ID|register_array[14][3]~28_combout\ : std_logic;
SIGNAL \ID|register_array[14][3]~regout\ : std_logic;
SIGNAL \ID|Decoder0~3_combout\ : std_logic;
SIGNAL \ID|register_array[13][12]~29_combout\ : std_logic;
SIGNAL \ID|register_array[13][3]~regout\ : std_logic;
SIGNAL \ID|Decoder0~10_combout\ : std_logic;
SIGNAL \ID|register_array[12][13]~30_combout\ : std_logic;
SIGNAL \ID|register_array[12][3]~regout\ : std_logic;
SIGNAL \ID|read_data_1[3]~86_combout\ : std_logic;
SIGNAL \ID|read_data_1[3]~87_combout\ : std_logic;
SIGNAL \ID|Decoder0~12_combout\ : std_logic;
SIGNAL \ID|register_array[7][19]~24_combout\ : std_logic;
SIGNAL \ID|register_array[7][3]~regout\ : std_logic;
SIGNAL \ID|Decoder0~4_combout\ : std_logic;
SIGNAL \ID|register_array[6][17]~21_combout\ : std_logic;
SIGNAL \ID|register_array[6][3]~regout\ : std_logic;
SIGNAL \ID|Decoder0~1_combout\ : std_logic;
SIGNAL \ID|register_array[5][21]~22_combout\ : std_logic;
SIGNAL \ID|register_array[5][3]~regout\ : std_logic;
SIGNAL \ID|read_data_1[3]~79_combout\ : std_logic;
SIGNAL \ID|read_data_1[3]~80_combout\ : std_logic;
SIGNAL \ID|Decoder0~13_combout\ : std_logic;
SIGNAL \ID|register_array[3][0]~25_combout\ : std_logic;
SIGNAL \ID|register_array[3][3]~regout\ : std_logic;
SIGNAL \ID|register_array[1][6]~26_combout\ : std_logic;
SIGNAL \ID|register_array[1][3]~regout\ : std_logic;
SIGNAL \ID|read_data_1[3]~83_combout\ : std_logic;
SIGNAL \ID|Decoder0~6_combout\ : std_logic;
SIGNAL \ID|register_array[2][11]~27_combout\ : std_logic;
SIGNAL \ID|register_array[2][3]~regout\ : std_logic;
SIGNAL \ID|read_data_1[3]~84_combout\ : std_logic;
SIGNAL \ID|read_data_1[3]~85_combout\ : std_logic;
SIGNAL \ID|read_data_1[3]~88_combout\ : std_logic;
SIGNAL \ID|read_data_1[3]~89_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:1:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[0]~0_combout\ : std_logic;
SIGNAL \EXE|Add1~1\ : std_logic;
SIGNAL \EXE|Add1~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:1:stage_i|q~2_combout\ : std_logic;
SIGNAL \EXE|Add0~1\ : std_logic;
SIGNAL \EXE|Add0~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:1:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:1:stage_i|q~4_combout\ : std_logic;
SIGNAL \ID|register_array[29][19]~4_combout\ : std_logic;
SIGNAL \ID|register_array[29][1]~regout\ : std_logic;
SIGNAL \ID|register_array[21][31]~2_combout\ : std_logic;
SIGNAL \ID|register_array[21][1]~regout\ : std_logic;
SIGNAL \ID|read_data_1[1]~26_combout\ : std_logic;
SIGNAL \ID|register_array[23][18]~14_combout\ : std_logic;
SIGNAL \ID|register_array[23][1]~regout\ : std_logic;
SIGNAL \ID|register_array[31][4]~16_combout\ : std_logic;
SIGNAL \ID|register_array[31][1]~regout\ : std_logic;
SIGNAL \ID|read_data_1[1]~33_combout\ : std_logic;
SIGNAL \ID|read_data_1[1]~34_combout\ : std_logic;
SIGNAL \ID|read_data_1[1]~45_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:1:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:1:stage_i|q~5_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:1:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:1:stage_i|q~6_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux30~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~100_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:4:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:4:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~35_combout\ : std_logic;
SIGNAL \ID|register_array[29][4]~regout\ : std_logic;
SIGNAL \ID|register_array[25][4]~1_combout\ : std_logic;
SIGNAL \ID|register_array[25][4]~regout\ : std_logic;
SIGNAL \ID|read_data_1[4]~92_combout\ : std_logic;
SIGNAL \ID|register_array[30][0]~8_combout\ : std_logic;
SIGNAL \ID|register_array[30][4]~regout\ : std_logic;
SIGNAL \ID|register_array[22][31]~5_combout\ : std_logic;
SIGNAL \ID|register_array[22][4]~regout\ : std_logic;
SIGNAL \ID|Decoder0~5_combout\ : std_logic;
SIGNAL \ID|register_array[26][30]~6_combout\ : std_logic;
SIGNAL \ID|register_array[26][4]~regout\ : std_logic;
SIGNAL \ID|register_array[18][2]~7_combout\ : std_logic;
SIGNAL \ID|register_array[18][4]~regout\ : std_logic;
SIGNAL \ID|read_data_1[4]~93_combout\ : std_logic;
SIGNAL \ID|read_data_1[4]~94_combout\ : std_logic;
SIGNAL \ID|read_data_1[4]~97_combout\ : std_logic;
SIGNAL \ID|register_array[31][4]~regout\ : std_logic;
SIGNAL \ID|Decoder0~11_combout\ : std_logic;
SIGNAL \ID|register_array[27][22]~13_combout\ : std_logic;
SIGNAL \ID|register_array[27][4]~regout\ : std_logic;
SIGNAL \ID|read_data_1[4]~99_combout\ : std_logic;
SIGNAL \ID|read_data_1[4]~100_combout\ : std_logic;
SIGNAL \ID|register_array[11][29]~20_combout\ : std_logic;
SIGNAL \ID|register_array[11][4]~regout\ : std_logic;
SIGNAL \ID|register_array[9][12]~17_combout\ : std_logic;
SIGNAL \ID|register_array[9][4]~regout\ : std_logic;
SIGNAL \ID|register_array[10][5]~18_combout\ : std_logic;
SIGNAL \ID|register_array[10][4]~regout\ : std_logic;
SIGNAL \ID|Decoder0~9_combout\ : std_logic;
SIGNAL \ID|register_array[8][22]~19_combout\ : std_logic;
SIGNAL \ID|register_array[8][4]~regout\ : std_logic;
SIGNAL \ID|read_data_1[4]~101_combout\ : std_logic;
SIGNAL \ID|read_data_1[4]~102_combout\ : std_logic;
SIGNAL \ID|register_array[7][4]~regout\ : std_logic;
SIGNAL \ID|register_array[6][4]~regout\ : std_logic;
SIGNAL \ID|register_array[5][4]~regout\ : std_logic;
SIGNAL \ID|Decoder0~8_combout\ : std_logic;
SIGNAL \ID|register_array[4][5]~23_combout\ : std_logic;
SIGNAL \ID|register_array[4][4]~regout\ : std_logic;
SIGNAL \ID|read_data_1[4]~103_combout\ : std_logic;
SIGNAL \ID|read_data_1[4]~104_combout\ : std_logic;
SIGNAL \ID|read_data_1[4]~107_combout\ : std_logic;
SIGNAL \ID|read_data_1[4]~110_combout\ : std_logic;
SIGNAL \ID|read_data_1[4]~111_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:4:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:5:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[5]~5_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~119_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:5:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[5]~26_combout\ : std_logic;
SIGNAL \EXE|Add1~9\ : std_logic;
SIGNAL \EXE|Add1~10_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:5:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:5:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:5:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|Binput_signed[12]~19_combout\ : std_logic;
SIGNAL \EXE|Binput_signed[13]~11_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:13:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:8:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:8:stage_i|q~regout\ : std_logic;
SIGNAL \Sign_Extend_2_B|N_dffs:8:stage_i|q~0_combout\ : std_logic;
SIGNAL \Sign_Extend_2_B|N_dffs:8:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:8:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:8:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~39_combout\ : std_logic;
SIGNAL \ID|register_array[12][8]~regout\ : std_logic;
SIGNAL \ID|register_array[13][8]~regout\ : std_logic;
SIGNAL \ID|read_data_2[8]~206_combout\ : std_logic;
SIGNAL \ID|register_array[15][8]~regout\ : std_logic;
SIGNAL \ID|register_array[14][8]~regout\ : std_logic;
SIGNAL \ID|read_data_2[8]~207_combout\ : std_logic;
SIGNAL \ID|register_array[8][8]~regout\ : std_logic;
SIGNAL \ID|read_data_2[8]~199_combout\ : std_logic;
SIGNAL \ID|register_array[11][8]~regout\ : std_logic;
SIGNAL \ID|register_array[9][8]~regout\ : std_logic;
SIGNAL \ID|read_data_2[8]~200_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~208_combout\ : std_logic;
SIGNAL \ID|register_array[18][8]~regout\ : std_logic;
SIGNAL \ID|register_array[26][8]~regout\ : std_logic;
SIGNAL \ID|read_data_2[8]~191_combout\ : std_logic;
SIGNAL \ID|register_array[30][8]~regout\ : std_logic;
SIGNAL \ID|register_array[22][8]~regout\ : std_logic;
SIGNAL \ID|read_data_2[8]~192_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~195_combout\ : std_logic;
SIGNAL \ID|register_array[31][8]~regout\ : std_logic;
SIGNAL \ID|register_array[19][6]~15_combout\ : std_logic;
SIGNAL \ID|register_array[19][8]~regout\ : std_logic;
SIGNAL \ID|register_array[23][8]~regout\ : std_logic;
SIGNAL \ID|read_data_2[8]~196_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~197_combout\ : std_logic;
SIGNAL \ID|register_array[25][8]~regout\ : std_logic;
SIGNAL \ID|register_array[17][4]~3_combout\ : std_logic;
SIGNAL \ID|register_array[17][8]~regout\ : std_logic;
SIGNAL \ID|register_array[21][8]~regout\ : std_logic;
SIGNAL \ID|read_data_2[8]~189_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~190_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~198_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~209_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:1:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \ID|read_data_2[2]~50_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array[3][4]~regout\ : std_logic;
SIGNAL \ID|register_array[1][4]~regout\ : std_logic;
SIGNAL \ID|read_data_2[4]~111_combout\ : std_logic;
SIGNAL \ID|register_array[2][4]~regout\ : std_logic;
SIGNAL \ID|read_data_2[4]~112_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~109_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~110_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~113_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~108_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~116_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~117_combout\ : std_logic;
SIGNAL \ID|write_data[4]~4_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~96_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:4:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:4:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:5:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array[15][6]~regout\ : std_logic;
SIGNAL \ID|register_array[14][6]~regout\ : std_logic;
SIGNAL \ID|read_data_2[6]~161_combout\ : std_logic;
SIGNAL \ID|register_array[8][6]~regout\ : std_logic;
SIGNAL \ID|read_data_2[6]~153_combout\ : std_logic;
SIGNAL \ID|register_array[11][6]~regout\ : std_logic;
SIGNAL \ID|read_data_2[6]~154_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~162_combout\ : std_logic;
SIGNAL \ID|register_array[28][9]~12_combout\ : std_logic;
SIGNAL \ID|register_array[28][6]~regout\ : std_logic;
SIGNAL \ID|register_array[20][31]~9_combout\ : std_logic;
SIGNAL \ID|register_array[20][6]~regout\ : std_logic;
SIGNAL \ID|read_data_2[6]~148_combout\ : std_logic;
SIGNAL \ID|register_array[30][6]~regout\ : std_logic;
SIGNAL \ID|register_array[22][6]~regout\ : std_logic;
SIGNAL \ID|read_data_2[6]~146_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~149_combout\ : std_logic;
SIGNAL \ID|register_array[31][6]~regout\ : std_logic;
SIGNAL \ID|register_array[19][6]~regout\ : std_logic;
SIGNAL \ID|register_array[23][6]~regout\ : std_logic;
SIGNAL \ID|read_data_2[6]~150_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~151_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~152_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~163_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~142_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:6:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:6:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:7:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:8:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:8:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:9:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:9:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[9]~9_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~211_combout\ : std_logic;
SIGNAL \ID|register_array[8][9]~regout\ : std_logic;
SIGNAL \ID|read_data_2[9]~224_combout\ : std_logic;
SIGNAL \ID|register_array[11][9]~regout\ : std_logic;
SIGNAL \ID|read_data_2[9]~225_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~228_combout\ : std_logic;
SIGNAL \ID|register_array[4][9]~regout\ : std_logic;
SIGNAL \ID|register_array[5][9]~regout\ : std_logic;
SIGNAL \ID|read_data_2[9]~222_combout\ : std_logic;
SIGNAL \ID|register_array[7][9]~regout\ : std_logic;
SIGNAL \ID|read_data_2[9]~223_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~231_combout\ : std_logic;
SIGNAL \ID|register_array[26][9]~regout\ : std_logic;
SIGNAL \ID|register_array[30][9]~regout\ : std_logic;
SIGNAL \ID|read_data_2[9]~215_combout\ : std_logic;
SIGNAL \ID|register_array[28][9]~regout\ : std_logic;
SIGNAL \ID|register_array[24][27]~10_combout\ : std_logic;
SIGNAL \ID|register_array[24][9]~regout\ : std_logic;
SIGNAL \ID|read_data_2[9]~217_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~218_combout\ : std_logic;
SIGNAL \ID|register_array[31][9]~regout\ : std_logic;
SIGNAL \ID|register_array[23][9]~regout\ : std_logic;
SIGNAL \ID|read_data_2[9]~220_combout\ : std_logic;
SIGNAL \ID|register_array[29][9]~regout\ : std_logic;
SIGNAL \ID|register_array[17][9]~regout\ : std_logic;
SIGNAL \ID|register_array[25][9]~regout\ : std_logic;
SIGNAL \ID|read_data_2[9]~212_combout\ : std_logic;
SIGNAL \ID|register_array[21][9]~regout\ : std_logic;
SIGNAL \ID|read_data_2[9]~213_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~221_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~232_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:9:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:9:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:9:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:9:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:10:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:10:stage_i|q~regout\ : std_logic;
SIGNAL \Sign_Extend_2_B|N_dffs:10:stage_i|q~0_combout\ : std_logic;
SIGNAL \Sign_Extend_2_B|N_dffs:10:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[10]~21_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:9:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:9:stage_i|q~regout\ : std_logic;
SIGNAL \Sign_Extend_2_B|N_dffs:9:stage_i|q~0_combout\ : std_logic;
SIGNAL \Sign_Extend_2_B|N_dffs:9:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[9]~22_combout\ : std_logic;
SIGNAL \ID|read_data_1[8]~190_combout\ : std_logic;
SIGNAL \ID|read_data_1[8]~196_combout\ : std_logic;
SIGNAL \ID|read_data_1[8]~197_combout\ : std_logic;
SIGNAL \ID|read_data_1[8]~198_combout\ : std_logic;
SIGNAL \ID|read_data_1[8]~179_combout\ : std_logic;
SIGNAL \ID|register_array[29][8]~regout\ : std_logic;
SIGNAL \ID|read_data_1[8]~180_combout\ : std_logic;
SIGNAL \ID|register_array[27][8]~regout\ : std_logic;
SIGNAL \ID|read_data_1[8]~187_combout\ : std_logic;
SIGNAL \ID|read_data_1[8]~181_combout\ : std_logic;
SIGNAL \ID|read_data_1[8]~182_combout\ : std_logic;
SIGNAL \ID|register_array[24][8]~regout\ : std_logic;
SIGNAL \ID|read_data_1[8]~183_combout\ : std_logic;
SIGNAL \ID|register_array[20][8]~regout\ : std_logic;
SIGNAL \ID|register_array[28][8]~regout\ : std_logic;
SIGNAL \ID|read_data_1[8]~184_combout\ : std_logic;
SIGNAL \ID|read_data_1[8]~185_combout\ : std_logic;
SIGNAL \ID|read_data_1[8]~188_combout\ : std_logic;
SIGNAL \ID|read_data_1[8]~199_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:8:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:8:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[7]~24_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:6:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \Sign_Extend_2_B|N_dffs:6:stage_i|q~0_combout\ : std_logic;
SIGNAL \Sign_Extend_2_B|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[6]~25_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_B|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[2]~29_combout\ : std_logic;
SIGNAL \EXE|Add0~3\ : std_logic;
SIGNAL \EXE|Add0~5\ : std_logic;
SIGNAL \EXE|Add0~7\ : std_logic;
SIGNAL \EXE|Add0~9\ : std_logic;
SIGNAL \EXE|Add0~11\ : std_logic;
SIGNAL \EXE|Add0~13\ : std_logic;
SIGNAL \EXE|Add0~15\ : std_logic;
SIGNAL \EXE|Add0~17\ : std_logic;
SIGNAL \EXE|Add0~19\ : std_logic;
SIGNAL \EXE|Add0~20_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:10:stage_i|q~1_combout\ : std_logic;
SIGNAL \ID|register_array~41_combout\ : std_logic;
SIGNAL \ID|register_array[5][10]~regout\ : std_logic;
SIGNAL \ID|register_array[4][10]~regout\ : std_logic;
SIGNAL \ID|read_data_1[10]~235_combout\ : std_logic;
SIGNAL \ID|register_array[6][10]~regout\ : std_logic;
SIGNAL \ID|read_data_1[10]~236_combout\ : std_logic;
SIGNAL \ID|register_array[2][10]~regout\ : std_logic;
SIGNAL \ID|register_array[3][10]~regout\ : std_logic;
SIGNAL \ID|read_data_1[10]~237_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~238_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~239_combout\ : std_logic;
SIGNAL \ID|register_array[11][10]~regout\ : std_logic;
SIGNAL \ID|register_array[9][10]~regout\ : std_logic;
SIGNAL \ID|register_array[10][10]~regout\ : std_logic;
SIGNAL \ID|register_array[8][10]~regout\ : std_logic;
SIGNAL \ID|read_data_1[10]~233_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~234_combout\ : std_logic;
SIGNAL \ID|register_array[14][10]~regout\ : std_logic;
SIGNAL \ID|register_array[13][10]~regout\ : std_logic;
SIGNAL \ID|register_array[12][10]~regout\ : std_logic;
SIGNAL \ID|read_data_1[10]~240_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~241_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~242_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~243_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:10:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:10:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:10:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:10:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|Binput_signed[15]~15_combout\ : std_logic;
SIGNAL \ID|register_array~47_combout\ : std_logic;
SIGNAL \ID|register_array[2][16]~regout\ : std_logic;
SIGNAL \ID|register_array[3][16]~regout\ : std_logic;
SIGNAL \ID|read_data_1[16]~369_combout\ : std_logic;
SIGNAL \ID|read_data_1[16]~370_combout\ : std_logic;
SIGNAL \ID|read_data_1[16]~371_combout\ : std_logic;
SIGNAL \ID|register_array[11][16]~regout\ : std_logic;
SIGNAL \ID|register_array[9][16]~regout\ : std_logic;
SIGNAL \ID|register_array[10][16]~regout\ : std_logic;
SIGNAL \ID|register_array[8][16]~regout\ : std_logic;
SIGNAL \ID|read_data_1[16]~365_combout\ : std_logic;
SIGNAL \ID|read_data_1[16]~366_combout\ : std_logic;
SIGNAL \ID|register_array[14][16]~regout\ : std_logic;
SIGNAL \ID|register_array[15][16]~regout\ : std_logic;
SIGNAL \ID|read_data_1[16]~373_combout\ : std_logic;
SIGNAL \ID|read_data_1[16]~374_combout\ : std_logic;
SIGNAL \ID|read_data_1[16]~375_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:16:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:16:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:16:stage_i|q~2_combout\ : std_logic;
SIGNAL \EXE|Add1~29\ : std_logic;
SIGNAL \EXE|Add1~31\ : std_logic;
SIGNAL \EXE|Add1~32_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:16:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[8]~8_combout\ : std_logic;
SIGNAL \ID|register_array[14][7]~regout\ : std_logic;
SIGNAL \ID|register_array[15][7]~regout\ : std_logic;
SIGNAL \ID|read_data_1[7]~175_combout\ : std_logic;
SIGNAL \ID|register_array[8][7]~regout\ : std_logic;
SIGNAL \ID|register_array[10][7]~regout\ : std_logic;
SIGNAL \ID|read_data_1[7]~169_combout\ : std_logic;
SIGNAL \ID|register_array[9][7]~regout\ : std_logic;
SIGNAL \ID|read_data_1[7]~170_combout\ : std_logic;
SIGNAL \ID|read_data_1[7]~173_combout\ : std_logic;
SIGNAL \ID|read_data_1[7]~176_combout\ : std_logic;
SIGNAL \ID|register_array[22][7]~regout\ : std_logic;
SIGNAL \ID|register_array[18][7]~regout\ : std_logic;
SIGNAL \ID|read_data_1[7]~159_combout\ : std_logic;
SIGNAL \ID|register_array[26][7]~regout\ : std_logic;
SIGNAL \ID|register_array[30][7]~regout\ : std_logic;
SIGNAL \ID|read_data_1[7]~160_combout\ : std_logic;
SIGNAL \ID|read_data_1[7]~163_combout\ : std_logic;
SIGNAL \ID|register_array[25][7]~regout\ : std_logic;
SIGNAL \ID|register_array[17][7]~regout\ : std_logic;
SIGNAL \ID|read_data_1[7]~157_combout\ : std_logic;
SIGNAL \ID|register_array[29][7]~regout\ : std_logic;
SIGNAL \ID|register_array[21][7]~regout\ : std_logic;
SIGNAL \ID|read_data_1[7]~158_combout\ : std_logic;
SIGNAL \ID|read_data_1[7]~166_combout\ : std_logic;
SIGNAL \ID|read_data_1[7]~177_combout\ : std_logic;
SIGNAL \ID|write_data[7]~7_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:7:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~51_combout\ : std_logic;
SIGNAL \ID|register_array[17][20]~regout\ : std_logic;
SIGNAL \ID|read_data_2[20]~456_combout\ : std_logic;
SIGNAL \ID|register_array[25][20]~regout\ : std_logic;
SIGNAL \ID|read_data_2[20]~457_combout\ : std_logic;
SIGNAL \ID|register_array[28][20]~regout\ : std_logic;
SIGNAL \ID|register_array[16][8]~11_combout\ : std_logic;
SIGNAL \ID|register_array[16][20]~regout\ : std_logic;
SIGNAL \ID|register_array[24][20]~regout\ : std_logic;
SIGNAL \ID|read_data_2[20]~460_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~461_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~462_combout\ : std_logic;
SIGNAL \ID|register_array[31][20]~regout\ : std_logic;
SIGNAL \ID|register_array[27][20]~regout\ : std_logic;
SIGNAL \ID|read_data_2[20]~464_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~465_combout\ : std_logic;
SIGNAL \ID|register_array[12][20]~regout\ : std_logic;
SIGNAL \ID|read_data_2[20]~473_combout\ : std_logic;
SIGNAL \ID|register_array[15][20]~regout\ : std_logic;
SIGNAL \ID|read_data_2[20]~474_combout\ : std_logic;
SIGNAL \ID|register_array[8][20]~regout\ : std_logic;
SIGNAL \ID|read_data_2[20]~466_combout\ : std_logic;
SIGNAL \ID|register_array[11][20]~regout\ : std_logic;
SIGNAL \ID|read_data_2[20]~467_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~475_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~476_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:20:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:20:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:20:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:20:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array[30][21]~regout\ : std_logic;
SIGNAL \ID|register_array[26][21]~regout\ : std_logic;
SIGNAL \ID|register_array[18][21]~regout\ : std_logic;
SIGNAL \ID|register_array[22][21]~regout\ : std_logic;
SIGNAL \ID|read_data_1[21]~467_combout\ : std_logic;
SIGNAL \ID|read_data_1[21]~468_combout\ : std_logic;
SIGNAL \ID|register_array[20][21]~regout\ : std_logic;
SIGNAL \ID|read_data_1[21]~469_combout\ : std_logic;
SIGNAL \ID|register_array[24][21]~regout\ : std_logic;
SIGNAL \ID|register_array[28][21]~regout\ : std_logic;
SIGNAL \ID|read_data_1[21]~470_combout\ : std_logic;
SIGNAL \ID|read_data_1[21]~471_combout\ : std_logic;
SIGNAL \ID|register_array[29][21]~regout\ : std_logic;
SIGNAL \ID|register_array[25][21]~regout\ : std_logic;
SIGNAL \ID|read_data_1[21]~465_combout\ : std_logic;
SIGNAL \ID|read_data_1[21]~466_combout\ : std_logic;
SIGNAL \ID|register_array[31][21]~regout\ : std_logic;
SIGNAL \ID|register_array[23][21]~regout\ : std_logic;
SIGNAL \ID|register_array[27][21]~regout\ : std_logic;
SIGNAL \ID|register_array[19][21]~regout\ : std_logic;
SIGNAL \ID|read_data_1[21]~472_combout\ : std_logic;
SIGNAL \ID|read_data_1[21]~473_combout\ : std_logic;
SIGNAL \ID|read_data_1[21]~474_combout\ : std_logic;
SIGNAL \ID|read_data_1[21]~485_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:21:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:21:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[20]~18_combout\ : std_logic;
SIGNAL \EXE|Binput_signed[19]~17_combout\ : std_logic;
SIGNAL \EXE|Binput_signed[18]~14_combout\ : std_logic;
SIGNAL \EXE|Binput_signed[17]~13_combout\ : std_logic;
SIGNAL \EXE|Add1~30_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:22:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:22:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[22]~22_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:22:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:22:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:22:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:22:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array[3][23]~regout\ : std_logic;
SIGNAL \ID|register_array[1][23]~regout\ : std_logic;
SIGNAL \ID|read_data_1[23]~523_combout\ : std_logic;
SIGNAL \ID|register_array[2][23]~regout\ : std_logic;
SIGNAL \ID|read_data_1[23]~524_combout\ : std_logic;
SIGNAL \ID|register_array[11][23]~regout\ : std_logic;
SIGNAL \ID|register_array[9][23]~regout\ : std_logic;
SIGNAL \ID|register_array[10][23]~regout\ : std_logic;
SIGNAL \ID|read_data_1[23]~521_combout\ : std_logic;
SIGNAL \ID|read_data_1[23]~522_combout\ : std_logic;
SIGNAL \ID|read_data_1[23]~525_combout\ : std_logic;
SIGNAL \ID|register_array[7][23]~regout\ : std_logic;
SIGNAL \ID|register_array[6][23]~regout\ : std_logic;
SIGNAL \ID|read_data_1[23]~520_combout\ : std_logic;
SIGNAL \ID|read_data_1[23]~528_combout\ : std_logic;
SIGNAL \ID|read_data_1[23]~529_combout\ : std_logic;
SIGNAL \ID|register_array[6][25]~regout\ : std_logic;
SIGNAL \ID|register_array[7][25]~regout\ : std_logic;
SIGNAL \ID|register_array[4][25]~regout\ : std_logic;
SIGNAL \ID|register_array[5][25]~regout\ : std_logic;
SIGNAL \ID|read_data_2[25]~576_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~577_combout\ : std_logic;
SIGNAL \ID|register_array[12][25]~regout\ : std_logic;
SIGNAL \ID|register_array[13][25]~regout\ : std_logic;
SIGNAL \ID|read_data_2[25]~583_combout\ : std_logic;
SIGNAL \ID|register_array[15][25]~regout\ : std_logic;
SIGNAL \ID|register_array[14][25]~regout\ : std_logic;
SIGNAL \ID|read_data_2[25]~584_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~585_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~586_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:25:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:25:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:25:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:25:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[26]~10_combout\ : std_logic;
SIGNAL \ID|register_array[2][26]~regout\ : std_logic;
SIGNAL \ID|read_data_1[26]~590_combout\ : std_logic;
SIGNAL \ID|register_array[4][26]~regout\ : std_logic;
SIGNAL \ID|register_array[5][26]~regout\ : std_logic;
SIGNAL \ID|read_data_1[26]~587_combout\ : std_logic;
SIGNAL \ID|register_array[6][26]~regout\ : std_logic;
SIGNAL \ID|read_data_1[26]~588_combout\ : std_logic;
SIGNAL \ID|read_data_1[26]~591_combout\ : std_logic;
SIGNAL \ID|register_array[12][26]~regout\ : std_logic;
SIGNAL \ID|register_array[13][26]~regout\ : std_logic;
SIGNAL \ID|read_data_1[26]~592_combout\ : std_logic;
SIGNAL \ID|register_array[14][26]~regout\ : std_logic;
SIGNAL \ID|read_data_1[26]~593_combout\ : std_logic;
SIGNAL \ID|read_data_1[26]~594_combout\ : std_logic;
SIGNAL \ID|read_data_1[26]~595_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:26:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:26:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[25]~5_combout\ : std_logic;
SIGNAL \EXE|Binput_signed[23]~3_combout\ : std_logic;
SIGNAL \EXE|Binput_signed[24]~4_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux5~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:26:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:26:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:26:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux31~4_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:1:stage_i|q~8_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:1:stage_i|q~9_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:26:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:26:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:26:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~57_combout\ : std_logic;
SIGNAL \ID|register_array[30][26]~regout\ : std_logic;
SIGNAL \ID|register_array[22][26]~regout\ : std_logic;
SIGNAL \ID|read_data_2[26]~591_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~594_combout\ : std_logic;
SIGNAL \ID|register_array[27][26]~regout\ : std_logic;
SIGNAL \ID|register_array[31][26]~regout\ : std_logic;
SIGNAL \ID|register_array[19][26]~regout\ : std_logic;
SIGNAL \ID|register_array[23][26]~regout\ : std_logic;
SIGNAL \ID|read_data_2[26]~595_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~596_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~597_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~608_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:26:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:26:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:26:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:26:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:27:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:27:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ID|register_array~58_combout\ : std_logic;
SIGNAL \ID|register_array[16][27]~regout\ : std_logic;
SIGNAL \ID|register_array[20][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~601_combout\ : std_logic;
SIGNAL \ID|register_array[24][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~602_combout\ : std_logic;
SIGNAL \ID|read_data_1[27]~603_combout\ : std_logic;
SIGNAL \ID|register_array[31][27]~regout\ : std_logic;
SIGNAL \ID|register_array[23][27]~regout\ : std_logic;
SIGNAL \ID|read_data_1[27]~605_combout\ : std_logic;
SIGNAL \ID|read_data_1[27]~606_combout\ : std_logic;
SIGNAL \ID|read_data_1[27]~617_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:27:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:27:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[27]~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|Binput_signed[28]~6_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux3~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:28:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:28:stage_i|q~2_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:24:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:24:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:22:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:22:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[21]~9_combout\ : std_logic;
SIGNAL \EXE|Add1~33\ : std_logic;
SIGNAL \EXE|Add1~35\ : std_logic;
SIGNAL \EXE|Add1~37\ : std_logic;
SIGNAL \EXE|Add1~39\ : std_logic;
SIGNAL \EXE|Add1~41\ : std_logic;
SIGNAL \EXE|Add1~43\ : std_logic;
SIGNAL \EXE|Add1~45\ : std_logic;
SIGNAL \EXE|Add1~47\ : std_logic;
SIGNAL \EXE|Add1~49\ : std_logic;
SIGNAL \EXE|Add1~51\ : std_logic;
SIGNAL \EXE|Add1~53\ : std_logic;
SIGNAL \EXE|Add1~55\ : std_logic;
SIGNAL \EXE|Add1~56_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:28:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:28:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:28:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:28:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[28]~28_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:28:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:28:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:28:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:28:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:29:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:29:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:30:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:30:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[22]~7_combout\ : std_logic;
SIGNAL \EXE|Add0~43\ : std_logic;
SIGNAL \EXE|Add0~45\ : std_logic;
SIGNAL \EXE|Add0~47\ : std_logic;
SIGNAL \EXE|Add0~49\ : std_logic;
SIGNAL \EXE|Add0~51\ : std_logic;
SIGNAL \EXE|Add0~53\ : std_logic;
SIGNAL \EXE|Add0~55\ : std_logic;
SIGNAL \EXE|Add0~57\ : std_logic;
SIGNAL \EXE|Add0~59\ : std_logic;
SIGNAL \EXE|Add0~60_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:30:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:30:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:30:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux28~0_combout\ : std_logic;
SIGNAL \EXE|Add1~57\ : std_logic;
SIGNAL \EXE|Add1~58_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~39_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~35_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~17_combout\ : std_logic;
SIGNAL \EXE|Add1~34_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:17:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:17:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:17:stage_i|q~0_combout\ : std_logic;
SIGNAL \ID|register_array~45_combout\ : std_logic;
SIGNAL \ID|register_array[6][14]~regout\ : std_logic;
SIGNAL \ID|register_array[5][14]~regout\ : std_logic;
SIGNAL \ID|register_array[4][14]~regout\ : std_logic;
SIGNAL \ID|read_data_1[14]~323_combout\ : std_logic;
SIGNAL \ID|read_data_1[14]~324_combout\ : std_logic;
SIGNAL \ID|register_array[1][14]~regout\ : std_logic;
SIGNAL \ID|register_array[3][14]~regout\ : std_logic;
SIGNAL \ID|read_data_1[14]~325_combout\ : std_logic;
SIGNAL \ID|register_array[2][14]~regout\ : std_logic;
SIGNAL \ID|read_data_1[14]~326_combout\ : std_logic;
SIGNAL \ID|read_data_1[14]~327_combout\ : std_logic;
SIGNAL \ID|register_array[8][14]~regout\ : std_logic;
SIGNAL \ID|register_array[10][14]~regout\ : std_logic;
SIGNAL \ID|read_data_1[14]~321_combout\ : std_logic;
SIGNAL \ID|register_array[9][14]~regout\ : std_logic;
SIGNAL \ID|register_array[11][14]~regout\ : std_logic;
SIGNAL \ID|read_data_1[14]~322_combout\ : std_logic;
SIGNAL \ID|read_data_1[14]~330_combout\ : std_logic;
SIGNAL \ID|register_array[31][14]~regout\ : std_logic;
SIGNAL \ID|register_array[27][14]~regout\ : std_logic;
SIGNAL \ID|register_array[23][14]~regout\ : std_logic;
SIGNAL \ID|register_array[19][14]~regout\ : std_logic;
SIGNAL \ID|read_data_1[14]~318_combout\ : std_logic;
SIGNAL \ID|read_data_1[14]~319_combout\ : std_logic;
SIGNAL \ID|register_array[28][14]~regout\ : std_logic;
SIGNAL \ID|register_array[20][14]~regout\ : std_logic;
SIGNAL \ID|register_array[24][14]~regout\ : std_logic;
SIGNAL \ID|read_data_1[14]~315_combout\ : std_logic;
SIGNAL \ID|read_data_1[14]~316_combout\ : std_logic;
SIGNAL \ID|read_data_1[14]~317_combout\ : std_logic;
SIGNAL \ID|read_data_1[14]~320_combout\ : std_logic;
SIGNAL \ID|read_data_1[14]~331_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~4_combout\ : std_logic;
SIGNAL \EXE|Add1~11\ : std_logic;
SIGNAL \EXE|Add1~13\ : std_logic;
SIGNAL \EXE|Add1~15\ : std_logic;
SIGNAL \EXE|Add1~17\ : std_logic;
SIGNAL \EXE|Add1~19\ : std_logic;
SIGNAL \EXE|Add1~21\ : std_logic;
SIGNAL \EXE|Add1~23\ : std_logic;
SIGNAL \EXE|Add1~24_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:12:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \ID|read_data_2[3]~73_combout\ : std_logic;
SIGNAL \ID|register_array[29][3]~regout\ : std_logic;
SIGNAL \ID|register_array[17][3]~regout\ : std_logic;
SIGNAL \ID|register_array[25][3]~regout\ : std_logic;
SIGNAL \ID|read_data_2[3]~74_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~75_combout\ : std_logic;
SIGNAL \ID|register_array[31][3]~regout\ : std_logic;
SIGNAL \ID|register_array[23][3]~regout\ : std_logic;
SIGNAL \ID|read_data_2[3]~82_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~83_combout\ : std_logic;
SIGNAL \ID|register_array[8][3]~regout\ : std_logic;
SIGNAL \ID|read_data_2[3]~86_combout\ : std_logic;
SIGNAL \ID|register_array[11][3]~regout\ : std_logic;
SIGNAL \ID|register_array[9][3]~regout\ : std_logic;
SIGNAL \ID|read_data_2[3]~87_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~90_combout\ : std_logic;
SIGNAL \ID|register_array[4][3]~regout\ : std_logic;
SIGNAL \ID|read_data_2[3]~84_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~85_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~93_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~94_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[3]~28_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \ID|register_array[30][19]~regout\ : std_logic;
SIGNAL \ID|register_array[26][19]~regout\ : std_logic;
SIGNAL \ID|register_array[22][19]~regout\ : std_logic;
SIGNAL \ID|register_array[18][19]~regout\ : std_logic;
SIGNAL \ID|read_data_1[19]~423_combout\ : std_logic;
SIGNAL \ID|read_data_1[19]~424_combout\ : std_logic;
SIGNAL \ID|read_data_1[19]~427_combout\ : std_logic;
SIGNAL \ID|register_array[29][19]~regout\ : std_logic;
SIGNAL \ID|register_array[25][19]~regout\ : std_logic;
SIGNAL \ID|register_array[17][19]~regout\ : std_logic;
SIGNAL \ID|read_data_1[19]~421_combout\ : std_logic;
SIGNAL \ID|read_data_1[19]~422_combout\ : std_logic;
SIGNAL \ID|register_array[31][19]~regout\ : std_logic;
SIGNAL \ID|register_array[23][19]~regout\ : std_logic;
SIGNAL \ID|register_array[27][19]~regout\ : std_logic;
SIGNAL \ID|read_data_1[19]~428_combout\ : std_logic;
SIGNAL \ID|read_data_1[19]~429_combout\ : std_logic;
SIGNAL \ID|read_data_1[19]~430_combout\ : std_logic;
SIGNAL \ID|register_array[14][19]~regout\ : std_logic;
SIGNAL \ID|register_array[15][19]~regout\ : std_logic;
SIGNAL \ID|read_data_1[19]~439_combout\ : std_logic;
SIGNAL \ID|register_array[11][19]~regout\ : std_logic;
SIGNAL \ID|register_array[9][19]~regout\ : std_logic;
SIGNAL \ID|register_array[10][19]~regout\ : std_logic;
SIGNAL \ID|register_array[8][19]~regout\ : std_logic;
SIGNAL \ID|read_data_1[19]~433_combout\ : std_logic;
SIGNAL \ID|read_data_1[19]~434_combout\ : std_logic;
SIGNAL \ID|read_data_1[19]~437_combout\ : std_logic;
SIGNAL \ID|read_data_1[19]~440_combout\ : std_logic;
SIGNAL \ID|read_data_1[19]~441_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:19:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:19:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array[2][20]~regout\ : std_logic;
SIGNAL \ID|register_array[3][20]~regout\ : std_logic;
SIGNAL \ID|read_data_1[20]~457_combout\ : std_logic;
SIGNAL \ID|read_data_1[20]~458_combout\ : std_logic;
SIGNAL \ID|read_data_1[20]~459_combout\ : std_logic;
SIGNAL \ID|register_array[13][20]~regout\ : std_logic;
SIGNAL \ID|read_data_1[20]~460_combout\ : std_logic;
SIGNAL \ID|register_array[14][20]~regout\ : std_logic;
SIGNAL \ID|read_data_1[20]~461_combout\ : std_logic;
SIGNAL \ID|read_data_1[20]~462_combout\ : std_logic;
SIGNAL \ID|register_array[21][20]~regout\ : std_logic;
SIGNAL \ID|read_data_1[20]~443_combout\ : std_logic;
SIGNAL \ID|register_array[29][20]~regout\ : std_logic;
SIGNAL \ID|read_data_1[20]~444_combout\ : std_logic;
SIGNAL \ID|read_data_1[20]~447_combout\ : std_logic;
SIGNAL \ID|register_array[20][20]~regout\ : std_logic;
SIGNAL \ID|read_data_1[20]~448_combout\ : std_logic;
SIGNAL \ID|register_array[22][20]~regout\ : std_logic;
SIGNAL \ID|register_array[18][20]~regout\ : std_logic;
SIGNAL \ID|register_array[26][20]~regout\ : std_logic;
SIGNAL \ID|read_data_1[20]~445_combout\ : std_logic;
SIGNAL \ID|read_data_1[20]~446_combout\ : std_logic;
SIGNAL \ID|read_data_1[20]~449_combout\ : std_logic;
SIGNAL \ID|read_data_1[20]~452_combout\ : std_logic;
SIGNAL \ID|read_data_1[20]~463_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:20:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:20:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~4\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~5\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~6\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~7\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~8\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~9\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~10\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~9\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~10\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~27\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~29\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~88_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~31\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~33\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~81_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~89_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT2\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT4\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT5\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT6\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT7\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT8\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT9\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT10\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT11\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT12\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT13\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~0\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~2\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~35\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~37\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~39\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~41\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~43\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~45\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~47\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~49\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~51\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~53\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~55\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~57\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~59\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT13\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~61\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~93_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~12_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~13_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~10_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~11_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~12_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~12_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[11]~11_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[9]~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~14_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~15_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~13_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~11_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[12]~12_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~4_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~32_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~33_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~34_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[10]~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[22]~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~25_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~39_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~38_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~40_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~45_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~44_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~46_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~24_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~25_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~21_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~22_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~5_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~29_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~26_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~62_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[6]~6_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~14_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~15_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~16_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~4_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~6_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~31_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[8]~4_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~50_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~52_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[4]~8_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~29_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~32_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[4]~4_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[5]~5_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[2]~12_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~44_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~33_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~4_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~5_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_0:1:stage_i|c~0_combout\ : std_logic;
SIGNAL \ID|register_array[17][31]~regout\ : std_logic;
SIGNAL \ID|read_data_2[31]~698_combout\ : std_logic;
SIGNAL \ID|register_array[21][31]~regout\ : std_logic;
SIGNAL \ID|read_data_2[31]~699_combout\ : std_logic;
SIGNAL \ID|register_array[31][31]~regout\ : std_logic;
SIGNAL \ID|register_array[23][31]~regout\ : std_logic;
SIGNAL \ID|read_data_2[31]~706_combout\ : std_logic;
SIGNAL \ID|register_array[30][31]~regout\ : std_logic;
SIGNAL \ID|register_array[26][31]~regout\ : std_logic;
SIGNAL \ID|read_data_2[31]~701_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~704_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~707_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~718_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:31:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:31:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[31]~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[1]~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[21]~21_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~27_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~28_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[20]~5_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~55_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[20]~20_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[22]~22_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~17_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~16_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~18_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[2]~28_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[2]~7_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[13]~13_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~51_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~52_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[2]~6_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~5_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~6_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~7_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~26_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~27_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~60_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[15]~15_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[16]~16_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[2]~8_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[2]~9_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[2]~13_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~5_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~6_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[2]~14_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[2]~15_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~22_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~23_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~24_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~31_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~27_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~32_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~14_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[2]~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~10_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~19_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~21_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~29_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~25_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~30_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~8_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~13_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~16_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~20_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~26_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[8]~6_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~11_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~13_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~22_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~43_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~47_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~56_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~57_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~58_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~46_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~48_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~49_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~50_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~12_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~34_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~15_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~12_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~10_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~54_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~55_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux28~3_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux19~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux28~4_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux19~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|process_0~5_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux20~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux20~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux19~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux19~combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~43_combout\ : std_logic;
SIGNAL \ID|register_array[29][12]~regout\ : std_logic;
SIGNAL \ID|register_array[25][12]~regout\ : std_logic;
SIGNAL \ID|read_data_1[12]~268_combout\ : std_logic;
SIGNAL \ID|register_array[31][12]~regout\ : std_logic;
SIGNAL \ID|register_array[27][12]~regout\ : std_logic;
SIGNAL \ID|register_array[23][12]~regout\ : std_logic;
SIGNAL \ID|register_array[19][12]~regout\ : std_logic;
SIGNAL \ID|read_data_1[12]~274_combout\ : std_logic;
SIGNAL \ID|read_data_1[12]~275_combout\ : std_logic;
SIGNAL \ID|read_data_1[12]~276_combout\ : std_logic;
SIGNAL \ID|register_array[2][12]~regout\ : std_logic;
SIGNAL \ID|register_array[3][12]~regout\ : std_logic;
SIGNAL \ID|register_array[1][12]~regout\ : std_logic;
SIGNAL \ID|read_data_1[12]~281_combout\ : std_logic;
SIGNAL \ID|read_data_1[12]~282_combout\ : std_logic;
SIGNAL \ID|read_data_1[12]~283_combout\ : std_logic;
SIGNAL \ID|register_array[11][12]~regout\ : std_logic;
SIGNAL \ID|register_array[9][12]~regout\ : std_logic;
SIGNAL \ID|register_array[10][12]~regout\ : std_logic;
SIGNAL \ID|register_array[8][12]~regout\ : std_logic;
SIGNAL \ID|read_data_1[12]~277_combout\ : std_logic;
SIGNAL \ID|read_data_1[12]~278_combout\ : std_logic;
SIGNAL \ID|read_data_1[12]~286_combout\ : std_logic;
SIGNAL \ID|read_data_1[12]~287_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~30_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~31_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[11]~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~42_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~43_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~35_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~37_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[7]~5_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~37_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~34_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~38_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[3]~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[3]~11_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~43_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~39_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~44_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~35_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~36_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~21_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~28_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~18_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~7_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~22_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux14~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~102_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~103_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~71_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~79_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~83_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|process_0~6_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux10~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux14~3_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux10~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux14~4_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux14~5_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:17:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:17:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:17:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:13:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:16:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:16:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[17]~17_combout\ : std_logic;
SIGNAL \ID|register_array[12][17]~regout\ : std_logic;
SIGNAL \ID|read_data_2[17]~407_combout\ : std_logic;
SIGNAL \ID|register_array[15][17]~regout\ : std_logic;
SIGNAL \ID|read_data_2[17]~408_combout\ : std_logic;
SIGNAL \ID|register_array[8][17]~regout\ : std_logic;
SIGNAL \ID|register_array[10][17]~regout\ : std_logic;
SIGNAL \ID|read_data_2[17]~402_combout\ : std_logic;
SIGNAL \ID|register_array[11][17]~regout\ : std_logic;
SIGNAL \ID|read_data_2[17]~403_combout\ : std_logic;
SIGNAL \ID|register_array[3][17]~regout\ : std_logic;
SIGNAL \ID|register_array[1][17]~regout\ : std_logic;
SIGNAL \ID|read_data_2[17]~404_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~405_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~406_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~409_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~410_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:17:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:17:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:17:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:17:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~46_combout\ : std_logic;
SIGNAL \ID|register_array[28][15]~regout\ : std_logic;
SIGNAL \ID|register_array[24][15]~regout\ : std_logic;
SIGNAL \ID|read_data_2[15]~351_combout\ : std_logic;
SIGNAL \ID|register_array[30][15]~regout\ : std_logic;
SIGNAL \ID|register_array[26][15]~regout\ : std_logic;
SIGNAL \ID|read_data_2[15]~349_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~352_combout\ : std_logic;
SIGNAL \ID|register_array[17][15]~regout\ : std_logic;
SIGNAL \ID|read_data_2[15]~346_combout\ : std_logic;
SIGNAL \ID|register_array[29][15]~regout\ : std_logic;
SIGNAL \ID|read_data_2[15]~347_combout\ : std_logic;
SIGNAL \ID|register_array[31][15]~regout\ : std_logic;
SIGNAL \ID|register_array[23][15]~regout\ : std_logic;
SIGNAL \ID|read_data_2[15]~354_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~355_combout\ : std_logic;
SIGNAL \ID|register_array[5][15]~regout\ : std_logic;
SIGNAL \ID|register_array[4][15]~regout\ : std_logic;
SIGNAL \ID|read_data_2[15]~356_combout\ : std_logic;
SIGNAL \ID|register_array[7][15]~regout\ : std_logic;
SIGNAL \ID|read_data_2[15]~357_combout\ : std_logic;
SIGNAL \ID|register_array[14][15]~regout\ : std_logic;
SIGNAL \ID|register_array[15][15]~regout\ : std_logic;
SIGNAL \ID|register_array[13][15]~regout\ : std_logic;
SIGNAL \ID|register_array[12][15]~regout\ : std_logic;
SIGNAL \ID|read_data_2[15]~363_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~364_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~365_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~366_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:17:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:17:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~48_combout\ : std_logic;
SIGNAL \ID|register_array[22][17]~regout\ : std_logic;
SIGNAL \ID|register_array[18][17]~regout\ : std_logic;
SIGNAL \ID|read_data_1[17]~379_combout\ : std_logic;
SIGNAL \ID|register_array[26][17]~regout\ : std_logic;
SIGNAL \ID|read_data_1[17]~380_combout\ : std_logic;
SIGNAL \ID|register_array[16][17]~regout\ : std_logic;
SIGNAL \ID|register_array[20][17]~regout\ : std_logic;
SIGNAL \ID|read_data_1[17]~381_combout\ : std_logic;
SIGNAL \ID|register_array[24][17]~regout\ : std_logic;
SIGNAL \ID|read_data_1[17]~382_combout\ : std_logic;
SIGNAL \ID|read_data_1[17]~383_combout\ : std_logic;
SIGNAL \ID|register_array[19][17]~regout\ : std_logic;
SIGNAL \ID|register_array[27][17]~regout\ : std_logic;
SIGNAL \ID|read_data_1[17]~384_combout\ : std_logic;
SIGNAL \ID|register_array[23][17]~regout\ : std_logic;
SIGNAL \ID|register_array[31][17]~regout\ : std_logic;
SIGNAL \ID|read_data_1[17]~385_combout\ : std_logic;
SIGNAL \ID|read_data_1[17]~386_combout\ : std_logic;
SIGNAL \ID|register_array[14][17]~regout\ : std_logic;
SIGNAL \ID|register_array[13][17]~regout\ : std_logic;
SIGNAL \ID|read_data_1[17]~394_combout\ : std_logic;
SIGNAL \ID|read_data_1[17]~395_combout\ : std_logic;
SIGNAL \ID|register_array[5][17]~regout\ : std_logic;
SIGNAL \ID|register_array[4][17]~regout\ : std_logic;
SIGNAL \ID|read_data_1[17]~387_combout\ : std_logic;
SIGNAL \ID|register_array[6][17]~regout\ : std_logic;
SIGNAL \ID|read_data_1[17]~388_combout\ : std_logic;
SIGNAL \ID|read_data_1[17]~396_combout\ : std_logic;
SIGNAL \ID|read_data_1[17]~397_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:17:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:17:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~18_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~19_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~13_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~14_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~40_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~41_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~42_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[1]~20_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[1]~21_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[1]~22_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_1|Y[4]~4_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_1|Y[3]~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \ID|register_array~59_combout\ : std_logic;
SIGNAL \ID|register_array[21][28]~regout\ : std_logic;
SIGNAL \ID|register_array[17][28]~regout\ : std_logic;
SIGNAL \ID|read_data_1[28]~619_combout\ : std_logic;
SIGNAL \ID|register_array[29][28]~regout\ : std_logic;
SIGNAL \ID|register_array[25][28]~regout\ : std_logic;
SIGNAL \ID|read_data_1[28]~620_combout\ : std_logic;
SIGNAL \ID|register_array[24][28]~regout\ : std_logic;
SIGNAL \ID|read_data_1[28]~623_combout\ : std_logic;
SIGNAL \ID|register_array[20][28]~regout\ : std_logic;
SIGNAL \ID|read_data_1[28]~624_combout\ : std_logic;
SIGNAL \ID|register_array[26][28]~regout\ : std_logic;
SIGNAL \ID|register_array[18][28]~regout\ : std_logic;
SIGNAL \ID|read_data_1[28]~621_combout\ : std_logic;
SIGNAL \ID|register_array[22][28]~regout\ : std_logic;
SIGNAL \ID|read_data_1[28]~622_combout\ : std_logic;
SIGNAL \ID|read_data_1[28]~625_combout\ : std_logic;
SIGNAL \ID|read_data_1[28]~628_combout\ : std_logic;
SIGNAL \ID|read_data_1[28]~639_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:28:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:28:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_1|Y[5]~5_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux2~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux2~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_1|Y[6]~6_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux2~3_combout\ : std_logic;
SIGNAL \EXE|Add0~58_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:29:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:29:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:29:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:29:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:29:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:29:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:29:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[29]~29_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:29:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:29:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_10|Y[7]~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_10|Y[7]~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux1~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:30:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:30:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:30:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[30]~30_combout\ : std_logic;
SIGNAL \ID|register_array~61_combout\ : std_logic;
SIGNAL \ID|register_array[17][30]~regout\ : std_logic;
SIGNAL \ID|read_data_2[30]~676_combout\ : std_logic;
SIGNAL \ID|register_array[25][30]~regout\ : std_logic;
SIGNAL \ID|read_data_2[30]~677_combout\ : std_logic;
SIGNAL \ID|register_array[31][30]~regout\ : std_logic;
SIGNAL \ID|register_array[19][30]~regout\ : std_logic;
SIGNAL \ID|register_array[23][30]~regout\ : std_logic;
SIGNAL \ID|read_data_2[30]~683_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~684_combout\ : std_logic;
SIGNAL \ID|register_array[30][30]~regout\ : std_logic;
SIGNAL \ID|register_array[18][30]~regout\ : std_logic;
SIGNAL \ID|register_array[26][30]~regout\ : std_logic;
SIGNAL \ID|read_data_2[30]~678_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~679_combout\ : std_logic;
SIGNAL \ID|register_array[16][30]~regout\ : std_logic;
SIGNAL \ID|register_array[24][30]~regout\ : std_logic;
SIGNAL \ID|read_data_2[30]~680_combout\ : std_logic;
SIGNAL \ID|register_array[28][30]~regout\ : std_logic;
SIGNAL \ID|register_array[20][30]~regout\ : std_logic;
SIGNAL \ID|read_data_2[30]~681_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~682_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~685_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~696_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:30:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:30:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:30:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:30:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:31:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:31:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:27:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:27:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[27]~27_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:27:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:27:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:27:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:27:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:23:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:23:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[23]~23_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:23:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:23:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~47_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~49_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[5]~7_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~27_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~28_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~63_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[0]~23_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[0]~24_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~4_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~5_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[0]~25_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux7~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_1|Y[1]~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux7~2_combout\ : std_logic;
SIGNAL \EXE|Add0~48_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:24:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:24:stage_i|q~2_combout\ : std_logic;
SIGNAL \EXE|Add1~48_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:24:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:24:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:24:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:24:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:24:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:24:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[24]~24_combout\ : std_logic;
SIGNAL \ID|register_array~55_combout\ : std_logic;
SIGNAL \ID|register_array[25][24]~regout\ : std_logic;
SIGNAL \ID|register_array[29][24]~regout\ : std_logic;
SIGNAL \ID|read_data_2[24]~545_combout\ : std_logic;
SIGNAL \ID|register_array[19][24]~regout\ : std_logic;
SIGNAL \ID|register_array[23][24]~regout\ : std_logic;
SIGNAL \ID|read_data_2[24]~551_combout\ : std_logic;
SIGNAL \ID|register_array[31][24]~regout\ : std_logic;
SIGNAL \ID|register_array[27][24]~regout\ : std_logic;
SIGNAL \ID|read_data_2[24]~552_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~553_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~564_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:24:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:24:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:24:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:24:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:31:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:31:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~62_combout\ : std_logic;
SIGNAL \ID|register_array[25][31]~regout\ : std_logic;
SIGNAL \ID|read_data_1[31]~685_combout\ : std_logic;
SIGNAL \ID|register_array[29][31]~regout\ : std_logic;
SIGNAL \ID|read_data_1[31]~686_combout\ : std_logic;
SIGNAL \ID|register_array[24][31]~regout\ : std_logic;
SIGNAL \ID|register_array[28][31]~regout\ : std_logic;
SIGNAL \ID|read_data_1[31]~690_combout\ : std_logic;
SIGNAL \ID|read_data_1[31]~691_combout\ : std_logic;
SIGNAL \ID|read_data_1[31]~694_combout\ : std_logic;
SIGNAL \ID|register_array[4][31]~regout\ : std_logic;
SIGNAL \ID|register_array[5][31]~regout\ : std_logic;
SIGNAL \ID|read_data_1[31]~695_combout\ : std_logic;
SIGNAL \ID|register_array[6][31]~regout\ : std_logic;
SIGNAL \ID|register_array[7][31]~regout\ : std_logic;
SIGNAL \ID|read_data_1[31]~696_combout\ : std_logic;
SIGNAL \ID|register_array[2][31]~regout\ : std_logic;
SIGNAL \ID|register_array[3][31]~regout\ : std_logic;
SIGNAL \ID|register_array[1][31]~regout\ : std_logic;
SIGNAL \ID|read_data_1[31]~699_combout\ : std_logic;
SIGNAL \ID|read_data_1[31]~700_combout\ : std_logic;
SIGNAL \ID|register_array[11][31]~regout\ : std_logic;
SIGNAL \ID|register_array[9][31]~regout\ : std_logic;
SIGNAL \ID|register_array[10][31]~regout\ : std_logic;
SIGNAL \ID|register_array[8][31]~regout\ : std_logic;
SIGNAL \ID|read_data_1[31]~697_combout\ : std_logic;
SIGNAL \ID|read_data_1[31]~698_combout\ : std_logic;
SIGNAL \ID|read_data_1[31]~701_combout\ : std_logic;
SIGNAL \ID|read_data_1[31]~704_combout\ : std_logic;
SIGNAL \ID|read_data_1[31]~705_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:31:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:31:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|add_component|SUBorADD~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux8~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux8~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux8~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:23:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:23:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:23:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:23:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:23:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:23:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:23:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~54_combout\ : std_logic;
SIGNAL \ID|register_array[21][23]~regout\ : std_logic;
SIGNAL \ID|register_array[29][23]~regout\ : std_logic;
SIGNAL \ID|read_data_2[23]~523_combout\ : std_logic;
SIGNAL \ID|register_array[23][23]~regout\ : std_logic;
SIGNAL \ID|register_array[31][23]~regout\ : std_logic;
SIGNAL \ID|register_array[19][23]~regout\ : std_logic;
SIGNAL \ID|register_array[27][23]~regout\ : std_logic;
SIGNAL \ID|read_data_2[23]~529_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~530_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~531_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~542_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:23:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:23:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:23:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:23:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:25:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:25:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:25:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:25:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~56_combout\ : std_logic;
SIGNAL \ID|register_array[2][25]~regout\ : std_logic;
SIGNAL \ID|read_data_1[25]~568_combout\ : std_logic;
SIGNAL \ID|register_array[10][25]~regout\ : std_logic;
SIGNAL \ID|register_array[8][25]~regout\ : std_logic;
SIGNAL \ID|read_data_1[25]~565_combout\ : std_logic;
SIGNAL \ID|register_array[9][25]~regout\ : std_logic;
SIGNAL \ID|register_array[11][25]~regout\ : std_logic;
SIGNAL \ID|read_data_1[25]~566_combout\ : std_logic;
SIGNAL \ID|read_data_1[25]~569_combout\ : std_logic;
SIGNAL \ID|read_data_1[25]~564_combout\ : std_logic;
SIGNAL \ID|read_data_1[25]~572_combout\ : std_logic;
SIGNAL \ID|register_array[28][25]~regout\ : std_logic;
SIGNAL \ID|register_array[24][25]~regout\ : std_logic;
SIGNAL \ID|register_array[20][25]~regout\ : std_logic;
SIGNAL \ID|register_array[16][25]~regout\ : std_logic;
SIGNAL \ID|read_data_1[25]~557_combout\ : std_logic;
SIGNAL \ID|read_data_1[25]~558_combout\ : std_logic;
SIGNAL \ID|register_array[30][25]~regout\ : std_logic;
SIGNAL \ID|register_array[26][25]~regout\ : std_logic;
SIGNAL \ID|register_array[22][25]~regout\ : std_logic;
SIGNAL \ID|read_data_1[25]~555_combout\ : std_logic;
SIGNAL \ID|read_data_1[25]~556_combout\ : std_logic;
SIGNAL \ID|read_data_1[25]~559_combout\ : std_logic;
SIGNAL \ID|register_array[31][25]~regout\ : std_logic;
SIGNAL \ID|register_array[23][25]~regout\ : std_logic;
SIGNAL \ID|register_array[27][25]~regout\ : std_logic;
SIGNAL \ID|register_array[19][25]~regout\ : std_logic;
SIGNAL \ID|read_data_1[25]~560_combout\ : std_logic;
SIGNAL \ID|read_data_1[25]~561_combout\ : std_logic;
SIGNAL \ID|register_array[17][25]~regout\ : std_logic;
SIGNAL \ID|register_array[25][25]~regout\ : std_logic;
SIGNAL \ID|read_data_1[25]~553_combout\ : std_logic;
SIGNAL \ID|register_array[29][25]~regout\ : std_logic;
SIGNAL \ID|read_data_1[25]~554_combout\ : std_logic;
SIGNAL \ID|read_data_1[25]~562_combout\ : std_logic;
SIGNAL \ID|read_data_1[25]~573_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:25:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:25:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~19_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~18_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~21_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~58_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[17]~17_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[18]~18_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[19]~19_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~7_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[3]~10_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|Y[3]~29_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~37_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~33_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~38_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[14]~12_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[14]~17_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~11_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~101_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux16~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~91_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~98_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux16~3_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux16~4_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:15:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:15:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:15:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[15]~15_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:15:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:15:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Add0~21\ : std_logic;
SIGNAL \EXE|Add0~23\ : std_logic;
SIGNAL \EXE|Add0~25\ : std_logic;
SIGNAL \EXE|Add0~27\ : std_logic;
SIGNAL \EXE|Add0~29\ : std_logic;
SIGNAL \EXE|Add0~31\ : std_logic;
SIGNAL \EXE|Add0~33\ : std_logic;
SIGNAL \EXE|Add0~35\ : std_logic;
SIGNAL \EXE|Add0~37\ : std_logic;
SIGNAL \EXE|Add0~39\ : std_logic;
SIGNAL \EXE|Add0~41\ : std_logic;
SIGNAL \EXE|Add0~42_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:21:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:21:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:21:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:21:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~39_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux10~6_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~94_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~95_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~96_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~112_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~108_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~113_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux10~4_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux10~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux10~3_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~106_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~111_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux10~5_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux10~7_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:21:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:21:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:21:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:21:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:21:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~52_combout\ : std_logic;
SIGNAL \ID|register_array[17][21]~regout\ : std_logic;
SIGNAL \ID|read_data_2[21]~478_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~479_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~485_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~486_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~487_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~498_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:21:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:21:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:21:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:21:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:19:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:19:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~50_combout\ : std_logic;
SIGNAL \ID|register_array[6][19]~regout\ : std_logic;
SIGNAL \ID|register_array[7][19]~regout\ : std_logic;
SIGNAL \ID|register_array[4][19]~regout\ : std_logic;
SIGNAL \ID|read_data_2[19]~444_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~445_combout\ : std_logic;
SIGNAL \ID|register_array[13][19]~regout\ : std_logic;
SIGNAL \ID|register_array[12][19]~regout\ : std_logic;
SIGNAL \ID|read_data_2[19]~451_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~452_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~453_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~454_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:19:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:19:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:19:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:19:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:29:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:29:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~60_combout\ : std_logic;
SIGNAL \ID|register_array[6][29]~regout\ : std_logic;
SIGNAL \ID|register_array[7][29]~regout\ : std_logic;
SIGNAL \ID|read_data_2[29]~665_combout\ : std_logic;
SIGNAL \ID|register_array[12][29]~regout\ : std_logic;
SIGNAL \ID|read_data_2[29]~671_combout\ : std_logic;
SIGNAL \ID|register_array[15][29]~regout\ : std_logic;
SIGNAL \ID|register_array[14][29]~regout\ : std_logic;
SIGNAL \ID|read_data_2[29]~672_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~673_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~674_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:29:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:29:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[29]~8_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_2|Out1[7]~7_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~47_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~9_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~15_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~42_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~19_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~20_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~4_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux15~5_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:16:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:16:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:16:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:16:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:16:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[16]~16_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:16:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:16:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[16]~16_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~26_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~27_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~40_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~41_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~42_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~87_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~82_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~86_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux21~combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:10:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:10:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:10:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[10]~10_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~234_combout\ : std_logic;
SIGNAL \ID|register_array[7][10]~regout\ : std_logic;
SIGNAL \ID|read_data_2[10]~247_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~248_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~251_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~245_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~246_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~254_combout\ : std_logic;
SIGNAL \ID|register_array[21][10]~regout\ : std_logic;
SIGNAL \ID|register_array[17][10]~regout\ : std_logic;
SIGNAL \ID|read_data_2[10]~235_combout\ : std_logic;
SIGNAL \ID|register_array[25][10]~regout\ : std_logic;
SIGNAL \ID|read_data_2[10]~236_combout\ : std_logic;
SIGNAL \ID|register_array[31][10]~regout\ : std_logic;
SIGNAL \ID|register_array[19][10]~regout\ : std_logic;
SIGNAL \ID|read_data_2[10]~242_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~243_combout\ : std_logic;
SIGNAL \ID|register_array[22][10]~regout\ : std_logic;
SIGNAL \ID|register_array[30][10]~regout\ : std_logic;
SIGNAL \ID|register_array[26][10]~regout\ : std_logic;
SIGNAL \ID|register_array[18][10]~regout\ : std_logic;
SIGNAL \ID|read_data_2[10]~237_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~238_combout\ : std_logic;
SIGNAL \ID|register_array[16][10]~regout\ : std_logic;
SIGNAL \ID|register_array[24][10]~regout\ : std_logic;
SIGNAL \ID|read_data_2[10]~239_combout\ : std_logic;
SIGNAL \ID|register_array[28][10]~regout\ : std_logic;
SIGNAL \ID|register_array[20][10]~regout\ : std_logic;
SIGNAL \ID|read_data_2[10]~240_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~241_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~244_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~255_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:10:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:10:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:10:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:10:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~33_combout\ : std_logic;
SIGNAL \ID|register_array[30][2]~regout\ : std_logic;
SIGNAL \ID|register_array[18][2]~regout\ : std_logic;
SIGNAL \ID|read_data_2[2]~53_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~54_combout\ : std_logic;
SIGNAL \ID|register_array[28][2]~regout\ : std_logic;
SIGNAL \ID|register_array[16][2]~regout\ : std_logic;
SIGNAL \ID|register_array[24][2]~regout\ : std_logic;
SIGNAL \ID|read_data_2[2]~55_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~56_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~57_combout\ : std_logic;
SIGNAL \ID|register_array[29][2]~regout\ : std_logic;
SIGNAL \ID|register_array[17][2]~regout\ : std_logic;
SIGNAL \ID|register_array[21][2]~regout\ : std_logic;
SIGNAL \ID|read_data_2[2]~51_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~52_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~60_combout\ : std_logic;
SIGNAL \ID|register_array[8][2]~regout\ : std_logic;
SIGNAL \ID|read_data_2[2]~61_combout\ : std_logic;
SIGNAL \ID|register_array[11][2]~regout\ : std_logic;
SIGNAL \ID|register_array[9][2]~regout\ : std_logic;
SIGNAL \ID|read_data_2[2]~62_combout\ : std_logic;
SIGNAL \ID|register_array[12][2]~regout\ : std_logic;
SIGNAL \ID|read_data_2[2]~68_combout\ : std_logic;
SIGNAL \ID|register_array[15][2]~regout\ : std_logic;
SIGNAL \ID|read_data_2[2]~69_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~70_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~71_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:9:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:9:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~40_combout\ : std_logic;
SIGNAL \ID|register_array[1][9]~regout\ : std_logic;
SIGNAL \ID|register_array[3][9]~regout\ : std_logic;
SIGNAL \ID|read_data_1[9]~215_combout\ : std_logic;
SIGNAL \ID|register_array[2][9]~regout\ : std_logic;
SIGNAL \ID|read_data_1[9]~216_combout\ : std_logic;
SIGNAL \ID|register_array[9][9]~regout\ : std_logic;
SIGNAL \ID|register_array[10][9]~regout\ : std_logic;
SIGNAL \ID|read_data_1[9]~213_combout\ : std_logic;
SIGNAL \ID|read_data_1[9]~214_combout\ : std_logic;
SIGNAL \ID|read_data_1[9]~217_combout\ : std_logic;
SIGNAL \ID|register_array[15][9]~regout\ : std_logic;
SIGNAL \ID|register_array[14][9]~regout\ : std_logic;
SIGNAL \ID|read_data_1[9]~219_combout\ : std_logic;
SIGNAL \ID|read_data_1[9]~220_combout\ : std_logic;
SIGNAL \ID|register_array[27][9]~regout\ : std_logic;
SIGNAL \ID|register_array[19][9]~regout\ : std_logic;
SIGNAL \ID|read_data_1[9]~208_combout\ : std_logic;
SIGNAL \ID|read_data_1[9]~209_combout\ : std_logic;
SIGNAL \ID|register_array[16][9]~regout\ : std_logic;
SIGNAL \ID|register_array[20][9]~regout\ : std_logic;
SIGNAL \ID|read_data_1[9]~205_combout\ : std_logic;
SIGNAL \ID|read_data_1[9]~206_combout\ : std_logic;
SIGNAL \ID|read_data_1[9]~207_combout\ : std_logic;
SIGNAL \ID|read_data_1[9]~210_combout\ : std_logic;
SIGNAL \ID|read_data_1[9]~221_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:9:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:9:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~3_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~5_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~28_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux22~combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:9:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:9:stage_i|q~3_combout\ : std_logic;
SIGNAL \EXE|Add1~18_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:9:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:9:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:8:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:8:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[8]~8_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~188_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:8:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:8:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[8]~23_combout\ : std_logic;
SIGNAL \EXE|Add1~16_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:8:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~80_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~12_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~14_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~15_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux23~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux23~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux23~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux23~combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:8:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:7:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:7:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~38_combout\ : std_logic;
SIGNAL \ID|register_array[28][7]~regout\ : std_logic;
SIGNAL \ID|register_array[24][7]~regout\ : std_logic;
SIGNAL \ID|read_data_2[7]~171_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~172_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~166_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~167_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~175_combout\ : std_logic;
SIGNAL \ID|register_array[12][7]~regout\ : std_logic;
SIGNAL \ID|read_data_2[7]~183_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~184_combout\ : std_logic;
SIGNAL \ID|register_array[2][7]~regout\ : std_logic;
SIGNAL \ID|register_array[3][7]~regout\ : std_logic;
SIGNAL \ID|register_array[1][7]~regout\ : std_logic;
SIGNAL \ID|read_data_2[7]~180_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~181_combout\ : std_logic;
SIGNAL \ID|register_array[11][7]~regout\ : std_logic;
SIGNAL \ID|read_data_2[7]~178_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~179_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~182_combout\ : std_logic;
SIGNAL \ID|register_array[6][7]~regout\ : std_logic;
SIGNAL \ID|register_array[7][7]~regout\ : std_logic;
SIGNAL \ID|register_array[4][7]~regout\ : std_logic;
SIGNAL \ID|register_array[5][7]~regout\ : std_logic;
SIGNAL \ID|read_data_2[7]~176_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~177_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~185_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~186_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:7:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:7:stage_i|q~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~74_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~18_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~9_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~11_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux24~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux24~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|process_0~7_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux24~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux24~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~11_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:6:stage_i|Cout~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux24~4_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:7:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:7:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:7:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:6:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:6:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~37_combout\ : std_logic;
SIGNAL \ID|register_array[21][6]~regout\ : std_logic;
SIGNAL \ID|register_array[17][6]~regout\ : std_logic;
SIGNAL \ID|read_data_1[6]~135_combout\ : std_logic;
SIGNAL \ID|register_array[25][6]~regout\ : std_logic;
SIGNAL \ID|read_data_1[6]~136_combout\ : std_logic;
SIGNAL \ID|read_data_1[6]~142_combout\ : std_logic;
SIGNAL \ID|register_array[27][6]~regout\ : std_logic;
SIGNAL \ID|read_data_1[6]~143_combout\ : std_logic;
SIGNAL \ID|read_data_1[6]~144_combout\ : std_logic;
SIGNAL \ID|register_array[13][6]~regout\ : std_logic;
SIGNAL \ID|register_array[12][6]~regout\ : std_logic;
SIGNAL \ID|read_data_1[6]~152_combout\ : std_logic;
SIGNAL \ID|read_data_1[6]~153_combout\ : std_logic;
SIGNAL \ID|register_array[1][6]~regout\ : std_logic;
SIGNAL \ID|register_array[3][6]~regout\ : std_logic;
SIGNAL \ID|read_data_1[6]~149_combout\ : std_logic;
SIGNAL \ID|register_array[2][6]~regout\ : std_logic;
SIGNAL \ID|read_data_1[6]~150_combout\ : std_logic;
SIGNAL \ID|register_array[7][6]~regout\ : std_logic;
SIGNAL \ID|register_array[6][6]~regout\ : std_logic;
SIGNAL \ID|read_data_1[6]~148_combout\ : std_logic;
SIGNAL \ID|read_data_1[6]~151_combout\ : std_logic;
SIGNAL \ID|register_array[10][6]~regout\ : std_logic;
SIGNAL \ID|read_data_1[6]~145_combout\ : std_logic;
SIGNAL \ID|register_array[9][6]~regout\ : std_logic;
SIGNAL \ID|read_data_1[6]~146_combout\ : std_logic;
SIGNAL \ID|read_data_1[6]~154_combout\ : std_logic;
SIGNAL \ID|read_data_1[6]~155_combout\ : std_logic;
SIGNAL \ID|write_data[6]~6_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:6:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Add1~12_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:6:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux25~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~66_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~69_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~32_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~30_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~62_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux25~4_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux25~5_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:6:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:13:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~44_combout\ : std_logic;
SIGNAL \ID|register_array[25][13]~regout\ : std_logic;
SIGNAL \ID|read_data_1[13]~289_combout\ : std_logic;
SIGNAL \ID|register_array[29][13]~regout\ : std_logic;
SIGNAL \ID|read_data_1[13]~290_combout\ : std_logic;
SIGNAL \ID|register_array[27][13]~regout\ : std_logic;
SIGNAL \ID|register_array[19][13]~regout\ : std_logic;
SIGNAL \ID|read_data_1[13]~296_combout\ : std_logic;
SIGNAL \ID|register_array[23][13]~regout\ : std_logic;
SIGNAL \ID|register_array[31][13]~regout\ : std_logic;
SIGNAL \ID|read_data_1[13]~297_combout\ : std_logic;
SIGNAL \ID|read_data_1[13]~298_combout\ : std_logic;
SIGNAL \ID|read_data_1[13]~309_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:13:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Add1~25\ : std_logic;
SIGNAL \EXE|Add1~27\ : std_logic;
SIGNAL \EXE|Add1~28_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~99_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~43_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux17~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux17~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux17~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux17~combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[14]~14_combout\ : std_logic;
SIGNAL \ID|register_array[16][14]~regout\ : std_logic;
SIGNAL \ID|read_data_2[14]~328_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~329_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~330_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~331_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~332_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~333_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~344_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[14]~12_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~29_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux26~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux26~3_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~34_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~35_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~61_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux26~4_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux26~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux26~5_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:5:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~36_combout\ : std_logic;
SIGNAL \ID|register_array[2][5]~regout\ : std_logic;
SIGNAL \ID|read_data_1[5]~128_combout\ : std_logic;
SIGNAL \ID|read_data_1[5]~129_combout\ : std_logic;
SIGNAL \ID|register_array[15][5]~regout\ : std_logic;
SIGNAL \ID|register_array[14][5]~regout\ : std_logic;
SIGNAL \ID|register_array[13][5]~regout\ : std_logic;
SIGNAL \ID|register_array[12][5]~regout\ : std_logic;
SIGNAL \ID|read_data_1[5]~130_combout\ : std_logic;
SIGNAL \ID|read_data_1[5]~131_combout\ : std_logic;
SIGNAL \ID|read_data_1[5]~132_combout\ : std_logic;
SIGNAL \ID|register_array[26][5]~regout\ : std_logic;
SIGNAL \ID|register_array[30][5]~regout\ : std_logic;
SIGNAL \ID|read_data_1[5]~116_combout\ : std_logic;
SIGNAL \ID|read_data_1[5]~119_combout\ : std_logic;
SIGNAL \ID|register_array[31][5]~regout\ : std_logic;
SIGNAL \ID|register_array[23][5]~regout\ : std_logic;
SIGNAL \ID|register_array[19][5]~regout\ : std_logic;
SIGNAL \ID|register_array[27][5]~regout\ : std_logic;
SIGNAL \ID|read_data_1[5]~120_combout\ : std_logic;
SIGNAL \ID|read_data_1[5]~121_combout\ : std_logic;
SIGNAL \ID|register_array[25][5]~regout\ : std_logic;
SIGNAL \ID|register_array[17][5]~regout\ : std_logic;
SIGNAL \ID|read_data_1[5]~113_combout\ : std_logic;
SIGNAL \ID|register_array[29][5]~regout\ : std_logic;
SIGNAL \ID|read_data_1[5]~114_combout\ : std_logic;
SIGNAL \ID|read_data_1[5]~122_combout\ : std_logic;
SIGNAL \ID|read_data_1[5]~133_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:5:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[1]~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[1]~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[1]~3_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[1]~4_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[1]~5_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[1]~6_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~104_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~105_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux13~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux13~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[3]~14_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~26_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux13~4_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:18:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:18:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:18:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:18:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:18:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:18:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[18]~18_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:18:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:18:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~dataout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[2]~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[2]~8_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[2]~9_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux30~10_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~31_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux30~5_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~20_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~22_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux30~7_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~33_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~36_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux30~8_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~13_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux30~3_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux30~9_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:1:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~32_combout\ : std_logic;
SIGNAL \ID|register_array[7][1]~regout\ : std_logic;
SIGNAL \ID|register_array[6][1]~regout\ : std_logic;
SIGNAL \ID|read_data_2[1]~39_combout\ : std_logic;
SIGNAL \ID|register_array[2][1]~regout\ : std_logic;
SIGNAL \ID|register_array[1][1]~regout\ : std_logic;
SIGNAL \ID|read_data_2[1]~42_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~43_combout\ : std_logic;
SIGNAL \ID|register_array[9][1]~regout\ : std_logic;
SIGNAL \ID|register_array[11][1]~regout\ : std_logic;
SIGNAL \ID|register_array[8][1]~regout\ : std_logic;
SIGNAL \ID|register_array[10][1]~regout\ : std_logic;
SIGNAL \ID|read_data_2[1]~40_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~41_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~44_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~47_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~48_combout\ : std_logic;
SIGNAL \ID|write_data[1]~1_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~27_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:1:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:1:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[1]~30_combout\ : std_logic;
SIGNAL \EXE|Add1~3\ : std_logic;
SIGNAL \EXE|Add1~5\ : std_logic;
SIGNAL \EXE|Add1~7\ : std_logic;
SIGNAL \EXE|Add1~8_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:4:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:4:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~49_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux27~3_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux27~4_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:4:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Add0~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux0~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~12_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux31~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux31~3_combout\ : std_logic;
SIGNAL \EXE|Mux34~0_combout\ : std_logic;
SIGNAL \EXE|Mux34~1_combout\ : std_logic;
SIGNAL \EXE|Mux34~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|SUM[31]~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux0~1_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[0]~2_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[0]~3_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[0]~7_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[0]~4_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[0]~5_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~0_combout\ : std_logic;
SIGNAL \ID|register_array[2][0]~regout\ : std_logic;
SIGNAL \ID|register_array[3][0]~regout\ : std_logic;
SIGNAL \ID|register_array[1][0]~regout\ : std_logic;
SIGNAL \ID|read_data_1[0]~14_combout\ : std_logic;
SIGNAL \ID|read_data_1[0]~15_combout\ : std_logic;
SIGNAL \ID|read_data_1[0]~16_combout\ : std_logic;
SIGNAL \ID|register_array[9][0]~regout\ : std_logic;
SIGNAL \ID|register_array[11][0]~regout\ : std_logic;
SIGNAL \ID|read_data_1[0]~11_combout\ : std_logic;
SIGNAL \ID|read_data_1[0]~19_combout\ : std_logic;
SIGNAL \ID|register_array[22][0]~regout\ : std_logic;
SIGNAL \ID|register_array[26][0]~regout\ : std_logic;
SIGNAL \ID|register_array[18][0]~regout\ : std_logic;
SIGNAL \ID|read_data_1[0]~2_combout\ : std_logic;
SIGNAL \ID|read_data_1[0]~3_combout\ : std_logic;
SIGNAL \ID|register_array[20][0]~regout\ : std_logic;
SIGNAL \ID|register_array[24][0]~regout\ : std_logic;
SIGNAL \ID|register_array[16][0]~regout\ : std_logic;
SIGNAL \ID|read_data_1[0]~4_combout\ : std_logic;
SIGNAL \ID|read_data_1[0]~5_combout\ : std_logic;
SIGNAL \ID|read_data_1[0]~6_combout\ : std_logic;
SIGNAL \ID|register_array[27][0]~regout\ : std_logic;
SIGNAL \ID|register_array[19][0]~regout\ : std_logic;
SIGNAL \ID|register_array[23][0]~regout\ : std_logic;
SIGNAL \ID|read_data_1[0]~7_combout\ : std_logic;
SIGNAL \ID|read_data_1[0]~8_combout\ : std_logic;
SIGNAL \ID|read_data_1[0]~9_combout\ : std_logic;
SIGNAL \ID|read_data_1[0]~20_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:0:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_1_B|N_dffs:0:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|process_0~3_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|process_0~4_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux28~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~17_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux28~6_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~53_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux28~7_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~48_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux28~8_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux28~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux28~9_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:3:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:3:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:3:stage_i|q~3_combout\ : std_logic;
SIGNAL \EXE|Add1~6_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[11]~11_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~257_combout\ : std_logic;
SIGNAL \ID|register_array~42_combout\ : std_logic;
SIGNAL \ID|register_array[12][11]~regout\ : std_logic;
SIGNAL \ID|register_array[13][11]~regout\ : std_logic;
SIGNAL \ID|read_data_2[11]~275_combout\ : std_logic;
SIGNAL \ID|register_array[15][11]~regout\ : std_logic;
SIGNAL \ID|read_data_2[11]~276_combout\ : std_logic;
SIGNAL \ID|register_array[8][11]~regout\ : std_logic;
SIGNAL \ID|register_array[10][11]~regout\ : std_logic;
SIGNAL \ID|read_data_2[11]~270_combout\ : std_logic;
SIGNAL \ID|register_array[11][11]~regout\ : std_logic;
SIGNAL \ID|register_array[9][11]~regout\ : std_logic;
SIGNAL \ID|read_data_2[11]~271_combout\ : std_logic;
SIGNAL \ID|register_array[3][11]~regout\ : std_logic;
SIGNAL \ID|register_array[1][11]~regout\ : std_logic;
SIGNAL \ID|read_data_2[11]~272_combout\ : std_logic;
SIGNAL \ID|register_array[2][11]~regout\ : std_logic;
SIGNAL \ID|read_data_2[11]~273_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~274_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~277_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~278_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Binput_signed[11]~20_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_1|Y[3]~18_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux30~4_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux29~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux29~2_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~45_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~46_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux29~3_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux29~4_combout\ : std_logic;
SIGNAL \EXE|Add0~4_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:2:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:2:stage_i|q~2_combout\ : std_logic;
SIGNAL \EXE|Add1~4_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:18:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:18:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~49_combout\ : std_logic;
SIGNAL \ID|register_array[9][18]~regout\ : std_logic;
SIGNAL \ID|register_array[11][18]~regout\ : std_logic;
SIGNAL \ID|read_data_2[18]~423_combout\ : std_logic;
SIGNAL \ID|register_array[2][18]~regout\ : std_logic;
SIGNAL \ID|read_data_2[18]~427_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~428_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~431_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~432_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:18:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_B|N_dffs:18:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:18:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_2_C|N_dffs:18:stage_i|q~regout\ : std_logic;
SIGNAL \read_data_D|N_dffs:20:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:20:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[20]~20_combout\ : std_logic;
SIGNAL \ID|read_data_1[20]~464_combout\ : std_logic;
SIGNAL \CTL|ALUSrc~combout\ : std_logic;
SIGNAL \EXE_brn|Binput[19]~19_combout\ : std_logic;
SIGNAL \ID|register_array[14][18]~regout\ : std_logic;
SIGNAL \ID|register_array[15][18]~regout\ : std_logic;
SIGNAL \ID|read_data_1[18]~417_combout\ : std_logic;
SIGNAL \ID|register_array[3][18]~regout\ : std_logic;
SIGNAL \ID|read_data_1[18]~413_combout\ : std_logic;
SIGNAL \ID|read_data_1[18]~414_combout\ : std_logic;
SIGNAL \ID|register_array[7][18]~regout\ : std_logic;
SIGNAL \ID|register_array[6][18]~regout\ : std_logic;
SIGNAL \ID|read_data_1[18]~412_combout\ : std_logic;
SIGNAL \ID|read_data_1[18]~415_combout\ : std_logic;
SIGNAL \ID|read_data_1[18]~418_combout\ : std_logic;
SIGNAL \ID|register_array[24][18]~regout\ : std_logic;
SIGNAL \ID|register_array[16][18]~regout\ : std_logic;
SIGNAL \ID|read_data_1[18]~403_combout\ : std_logic;
SIGNAL \ID|register_array[20][18]~regout\ : std_logic;
SIGNAL \ID|register_array[28][18]~regout\ : std_logic;
SIGNAL \ID|read_data_1[18]~404_combout\ : std_logic;
SIGNAL \ID|register_array[22][18]~regout\ : std_logic;
SIGNAL \ID|register_array[26][18]~regout\ : std_logic;
SIGNAL \ID|register_array[18][18]~regout\ : std_logic;
SIGNAL \ID|read_data_1[18]~401_combout\ : std_logic;
SIGNAL \ID|read_data_1[18]~402_combout\ : std_logic;
SIGNAL \ID|read_data_1[18]~405_combout\ : std_logic;
SIGNAL \ID|register_array[21][18]~regout\ : std_logic;
SIGNAL \ID|register_array[17][18]~regout\ : std_logic;
SIGNAL \ID|read_data_1[18]~399_combout\ : std_logic;
SIGNAL \ID|register_array[25][18]~regout\ : std_logic;
SIGNAL \ID|register_array[29][18]~regout\ : std_logic;
SIGNAL \ID|read_data_1[18]~400_combout\ : std_logic;
SIGNAL \ID|register_array[27][18]~regout\ : std_logic;
SIGNAL \ID|register_array[31][18]~regout\ : std_logic;
SIGNAL \ID|read_data_1[18]~407_combout\ : std_logic;
SIGNAL \ID|read_data_1[18]~408_combout\ : std_logic;
SIGNAL \ID|read_data_1[18]~419_combout\ : std_logic;
SIGNAL \ID|read_data_1[18]~420_combout\ : std_logic;
SIGNAL \ID|read_data_2[17]~411_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[17]~17_combout\ : std_logic;
SIGNAL \ID|read_data_1[16]~376_combout\ : std_logic;
SIGNAL \ID|read_data_1[15]~354_combout\ : std_logic;
SIGNAL \ID|read_data_2[14]~345_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[14]~14_combout\ : std_logic;
SIGNAL \ID|register_array[24][13]~regout\ : std_logic;
SIGNAL \ID|register_array[28][13]~regout\ : std_logic;
SIGNAL \ID|register_array[20][13]~regout\ : std_logic;
SIGNAL \ID|register_array[16][13]~regout\ : std_logic;
SIGNAL \ID|read_data_2[13]~306_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~307_combout\ : std_logic;
SIGNAL \ID|register_array[30][13]~regout\ : std_logic;
SIGNAL \ID|register_array[26][13]~regout\ : std_logic;
SIGNAL \ID|read_data_2[13]~305_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~308_combout\ : std_logic;
SIGNAL \ID|register_array[17][13]~regout\ : std_logic;
SIGNAL \ID|read_data_2[13]~302_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~303_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~309_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~310_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~311_combout\ : std_logic;
SIGNAL \ID|register_array[4][13]~regout\ : std_logic;
SIGNAL \ID|register_array[5][13]~regout\ : std_logic;
SIGNAL \ID|read_data_2[13]~312_combout\ : std_logic;
SIGNAL \ID|register_array[7][13]~regout\ : std_logic;
SIGNAL \ID|read_data_2[13]~313_combout\ : std_logic;
SIGNAL \ID|register_array[13][13]~regout\ : std_logic;
SIGNAL \ID|register_array[12][13]~regout\ : std_logic;
SIGNAL \ID|read_data_2[13]~319_combout\ : std_logic;
SIGNAL \ID|register_array[15][13]~regout\ : std_logic;
SIGNAL \ID|register_array[14][13]~regout\ : std_logic;
SIGNAL \ID|read_data_2[13]~320_combout\ : std_logic;
SIGNAL \ID|register_array[9][13]~regout\ : std_logic;
SIGNAL \ID|register_array[11][13]~regout\ : std_logic;
SIGNAL \ID|read_data_2[13]~315_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~318_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~321_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~322_combout\ : std_logic;
SIGNAL \ID|read_data_2[13]~323_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[13]~13_combout\ : std_logic;
SIGNAL \ID|write_data[12]~12_combout\ : std_logic;
SIGNAL \ID|read_data_1[12]~288_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[11]~11_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[10]~10_combout\ : std_logic;
SIGNAL \ID|read_data_1[9]~222_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[8]~8_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:7:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:7:stage_i|q~regout\ : std_logic;
SIGNAL \EXE_brn|Binput[7]~7_combout\ : std_logic;
SIGNAL \ID|read_data_1[6]~156_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:5:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:5:stage_i|q~regout\ : std_logic;
SIGNAL \EXE_brn|Binput[5]~5_combout\ : std_logic;
SIGNAL \ID|read_data_1[4]~112_combout\ : std_logic;
SIGNAL \ID|read_data_1[3]~90_combout\ : std_logic;
SIGNAL \ID|register_array[19][2]~regout\ : std_logic;
SIGNAL \ID|register_array[23][2]~regout\ : std_logic;
SIGNAL \ID|read_data_1[2]~54_combout\ : std_logic;
SIGNAL \ID|register_array[27][2]~regout\ : std_logic;
SIGNAL \ID|register_array[31][2]~regout\ : std_logic;
SIGNAL \ID|read_data_1[2]~55_combout\ : std_logic;
SIGNAL \ID|read_data_1[2]~51_combout\ : std_logic;
SIGNAL \ID|register_array[20][2]~regout\ : std_logic;
SIGNAL \ID|read_data_1[2]~52_combout\ : std_logic;
SIGNAL \ID|register_array[22][2]~regout\ : std_logic;
SIGNAL \ID|register_array[26][2]~regout\ : std_logic;
SIGNAL \ID|read_data_1[2]~49_combout\ : std_logic;
SIGNAL \ID|read_data_1[2]~50_combout\ : std_logic;
SIGNAL \ID|read_data_1[2]~53_combout\ : std_logic;
SIGNAL \ID|register_array[25][2]~regout\ : std_logic;
SIGNAL \ID|read_data_1[2]~48_combout\ : std_logic;
SIGNAL \ID|read_data_1[2]~56_combout\ : std_logic;
SIGNAL \ID|register_array[6][2]~regout\ : std_logic;
SIGNAL \ID|register_array[7][2]~regout\ : std_logic;
SIGNAL \ID|read_data_1[2]~60_combout\ : std_logic;
SIGNAL \ID|register_array[2][2]~regout\ : std_logic;
SIGNAL \ID|register_array[3][2]~regout\ : std_logic;
SIGNAL \ID|register_array[1][2]~regout\ : std_logic;
SIGNAL \ID|read_data_1[2]~61_combout\ : std_logic;
SIGNAL \ID|read_data_1[2]~62_combout\ : std_logic;
SIGNAL \ID|read_data_1[2]~63_combout\ : std_logic;
SIGNAL \ID|register_array[10][2]~regout\ : std_logic;
SIGNAL \ID|read_data_1[2]~57_combout\ : std_logic;
SIGNAL \ID|read_data_1[2]~58_combout\ : std_logic;
SIGNAL \ID|read_data_1[2]~66_combout\ : std_logic;
SIGNAL \ID|read_data_1[2]~67_combout\ : std_logic;
SIGNAL \ID|read_data_1[2]~68_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[1]~1_combout\ : std_logic;
SIGNAL \ID|register_array[31][0]~regout\ : std_logic;
SIGNAL \ID|read_data_2[0]~12_combout\ : std_logic;
SIGNAL \ID|register_array[30][0]~regout\ : std_logic;
SIGNAL \ID|read_data_2[0]~6_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~7_combout\ : std_logic;
SIGNAL \ID|register_array[28][0]~regout\ : std_logic;
SIGNAL \ID|read_data_2[0]~9_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~10_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~13_combout\ : std_logic;
SIGNAL \ID|register_array[7][0]~regout\ : std_logic;
SIGNAL \ID|register_array[6][0]~regout\ : std_logic;
SIGNAL \ID|read_data_2[0]~17_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~18_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~19_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~20_combout\ : std_logic;
SIGNAL \ID|register_array[8][0]~regout\ : std_logic;
SIGNAL \ID|register_array[10][0]~regout\ : std_logic;
SIGNAL \ID|read_data_2[0]~14_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~15_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~23_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~25_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[0]~0_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[0]~1\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[1]~3\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[2]~5\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[3]~7\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[4]~9\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[5]~11\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[6]~13\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[7]~15\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[8]~17\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[9]~19\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[10]~21\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[11]~23\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[12]~25\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[13]~27\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[14]~29\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[15]~31\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[16]~33\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[17]~35\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[18]~37\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[19]~39\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[20]~40_combout\ : std_logic;
SIGNAL \EXE_brn|Zero_branch~6_combout\ : std_logic;
SIGNAL \ID|read_data_2[22]~521_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[22]~22_combout\ : std_logic;
SIGNAL \ID|write_data[21]~21_combout\ : std_logic;
SIGNAL \ID|read_data_1[21]~486_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[20]~41\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[21]~43\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[22]~44_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[18]~36_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[19]~38_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[17]~34_combout\ : std_logic;
SIGNAL \EXE_brn|Zero_branch~5_combout\ : std_logic;
SIGNAL \EXE_brn|Zero_branch~7_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[28]~28_combout\ : std_logic;
SIGNAL \ID|read_data_2[27]~631_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[27]~27_combout\ : std_logic;
SIGNAL \ID|read_data_2[26]~609_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[26]~26_combout\ : std_logic;
SIGNAL \ID|read_data_2[25]~587_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[25]~25_combout\ : std_logic;
SIGNAL \ID|read_data_1[24]~552_combout\ : std_logic;
SIGNAL \ID|read_data_2[23]~543_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[23]~23_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[22]~45\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[23]~47\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[24]~49\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[25]~51\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[26]~53\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[27]~55\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[28]~56_combout\ : std_logic;
SIGNAL \ID|read_data_2[29]~675_combout\ : std_logic;
SIGNAL \EXE_brn|Binput[29]~29_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[28]~57\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[29]~58_combout\ : std_logic;
SIGNAL \EXE_brn|Zero_branch~9_combout\ : std_logic;
SIGNAL \ID|read_data_1[31]~706_combout\ : std_logic;
SIGNAL \ID|register_array[2][30]~regout\ : std_logic;
SIGNAL \ID|register_array[1][30]~regout\ : std_logic;
SIGNAL \ID|register_array[3][30]~regout\ : std_logic;
SIGNAL \ID|read_data_1[30]~677_combout\ : std_logic;
SIGNAL \ID|read_data_1[30]~678_combout\ : std_logic;
SIGNAL \ID|register_array[6][30]~regout\ : std_logic;
SIGNAL \ID|register_array[5][30]~regout\ : std_logic;
SIGNAL \ID|register_array[4][30]~regout\ : std_logic;
SIGNAL \ID|read_data_1[30]~675_combout\ : std_logic;
SIGNAL \ID|read_data_1[30]~676_combout\ : std_logic;
SIGNAL \ID|read_data_1[30]~679_combout\ : std_logic;
SIGNAL \ID|register_array[11][30]~regout\ : std_logic;
SIGNAL \ID|register_array[9][30]~regout\ : std_logic;
SIGNAL \ID|register_array[10][30]~regout\ : std_logic;
SIGNAL \ID|register_array[8][30]~regout\ : std_logic;
SIGNAL \ID|read_data_1[30]~673_combout\ : std_logic;
SIGNAL \ID|read_data_1[30]~674_combout\ : std_logic;
SIGNAL \ID|register_array[13][30]~regout\ : std_logic;
SIGNAL \ID|register_array[12][30]~regout\ : std_logic;
SIGNAL \ID|read_data_1[30]~680_combout\ : std_logic;
SIGNAL \ID|register_array[14][30]~regout\ : std_logic;
SIGNAL \ID|register_array[15][30]~regout\ : std_logic;
SIGNAL \ID|read_data_1[30]~681_combout\ : std_logic;
SIGNAL \ID|read_data_1[30]~682_combout\ : std_logic;
SIGNAL \ID|read_data_1[30]~683_combout\ : std_logic;
SIGNAL \ID|read_data_1[30]~684_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[29]~59\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[30]~61\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[31]~62_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[26]~52_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[24]~48_combout\ : std_logic;
SIGNAL \EXE_brn|ALU_output_mux[27]~54_combout\ : std_logic;
SIGNAL \EXE_brn|Zero_branch~8_combout\ : std_logic;
SIGNAL \EXE_brn|Zero_branch~10_combout\ : std_logic;
SIGNAL \EXE_brn|Zero_branch~11_combout\ : std_logic;
SIGNAL \comb~0_combout\ : std_logic;
SIGNAL \IFE|PC_plus_4_out[2]~0_combout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:2:stage_i|q~0_combout\ : std_logic;
SIGNAL \PC_plus_4_A|N_dffs:2:stage_i|q~regout\ : std_logic;
SIGNAL \EXE_brn|Add_Result_branch[0]~0_combout\ : std_logic;
SIGNAL \EXE_brn|Add0~0_combout\ : std_logic;
SIGNAL \EXE_brn|Add0~1_combout\ : std_logic;
SIGNAL \EXE|Add1~22_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux20~4_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux20~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux20~5_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux20~combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:11:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:11:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:19:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:19:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:19:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~27_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[20]~2_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~28_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~29_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~30_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux12~8_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~84_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~85_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~90_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~109_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux12~4_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux12~3_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~107_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux12~5_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux12~6_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux12~7_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:19:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:19:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:19:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Add0~40_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:20:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:20:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:20:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~58_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~59_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux11~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux11~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux11~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux11~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_5|process_0~16_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[21]~3_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~31_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[19]~1_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~32_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~33_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux11~4_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:20:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:20:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:20:stage_i|q~regout\ : std_logic;
SIGNAL \EXE|Add0~61\ : std_logic;
SIGNAL \EXE|Add0~62_combout\ : std_logic;
SIGNAL \EXE|Mux3~2_combout\ : std_logic;
SIGNAL \EXE|Mux3~3_combout\ : std_logic;
SIGNAL \EXE|Add1~59\ : std_logic;
SIGNAL \EXE|Add1~61\ : std_logic;
SIGNAL \EXE|Add1~62_combout\ : std_logic;
SIGNAL \EXE|Mux3~0_combout\ : std_logic;
SIGNAL \EXE|Mux3~1_combout\ : std_logic;
SIGNAL \EXE|Mux3~4_combout\ : std_logic;
SIGNAL \EXE|ALU_Result[31]~6_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:31:stage_i|q~regout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:31:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_D|N_dffs:31:stage_i|q~regout\ : std_logic;
SIGNAL \ID|write_data[0]~0_combout\ : std_logic;
SIGNAL \ID|read_data_1[0]~24_combout\ : std_logic;
SIGNAL \ID|read_data_1[1]~46_combout\ : std_logic;
SIGNAL \ID|read_data_1[5]~134_combout\ : std_logic;
SIGNAL \ID|read_data_1[7]~178_combout\ : std_logic;
SIGNAL \ID|read_data_1[8]~200_combout\ : std_logic;
SIGNAL \ID|read_data_1[10]~244_combout\ : std_logic;
SIGNAL \ID|register_array[31][11]~regout\ : std_logic;
SIGNAL \ID|register_array[23][11]~regout\ : std_logic;
SIGNAL \ID|register_array[19][11]~regout\ : std_logic;
SIGNAL \ID|register_array[27][11]~regout\ : std_logic;
SIGNAL \ID|read_data_1[11]~252_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~253_combout\ : std_logic;
SIGNAL \ID|register_array[26][11]~regout\ : std_logic;
SIGNAL \ID|register_array[22][11]~regout\ : std_logic;
SIGNAL \ID|read_data_1[11]~247_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~248_combout\ : std_logic;
SIGNAL \ID|register_array[24][11]~regout\ : std_logic;
SIGNAL \ID|register_array[20][11]~regout\ : std_logic;
SIGNAL \ID|register_array[16][11]~regout\ : std_logic;
SIGNAL \ID|read_data_1[11]~249_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~250_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~251_combout\ : std_logic;
SIGNAL \ID|register_array[21][11]~regout\ : std_logic;
SIGNAL \ID|register_array[17][11]~regout\ : std_logic;
SIGNAL \ID|register_array[25][11]~regout\ : std_logic;
SIGNAL \ID|read_data_1[11]~245_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~246_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~254_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~257_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~258_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~259_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~260_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~261_combout\ : std_logic;
SIGNAL \ID|register_array[7][11]~regout\ : std_logic;
SIGNAL \ID|register_array[6][11]~regout\ : std_logic;
SIGNAL \ID|read_data_1[11]~256_combout\ : std_logic;
SIGNAL \ID|register_array[14][11]~regout\ : std_logic;
SIGNAL \ID|read_data_1[11]~262_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~263_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~264_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~265_combout\ : std_logic;
SIGNAL \ID|read_data_1[11]~266_combout\ : std_logic;
SIGNAL \ID|write_data[13]~13_combout\ : std_logic;
SIGNAL \ID|read_data_1[13]~310_combout\ : std_logic;
SIGNAL \ID|read_data_1[14]~332_combout\ : std_logic;
SIGNAL \ID|read_data_1[17]~398_combout\ : std_logic;
SIGNAL \ID|write_data[19]~19_combout\ : std_logic;
SIGNAL \ID|read_data_1[19]~442_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:22:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:22:stage_i|q~regout\ : std_logic;
SIGNAL \ID|register_array~53_combout\ : std_logic;
SIGNAL \ID|register_array[21][22]~regout\ : std_logic;
SIGNAL \ID|register_array[17][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~487_combout\ : std_logic;
SIGNAL \ID|register_array[29][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~488_combout\ : std_logic;
SIGNAL \ID|register_array[31][22]~regout\ : std_logic;
SIGNAL \ID|register_array[27][22]~regout\ : std_logic;
SIGNAL \ID|register_array[23][22]~regout\ : std_logic;
SIGNAL \ID|register_array[19][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~494_combout\ : std_logic;
SIGNAL \ID|read_data_1[22]~495_combout\ : std_logic;
SIGNAL \ID|register_array[24][22]~regout\ : std_logic;
SIGNAL \ID|register_array[16][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~491_combout\ : std_logic;
SIGNAL \ID|register_array[20][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~492_combout\ : std_logic;
SIGNAL \ID|read_data_1[22]~493_combout\ : std_logic;
SIGNAL \ID|read_data_1[22]~496_combout\ : std_logic;
SIGNAL \ID|register_array[15][22]~regout\ : std_logic;
SIGNAL \ID|register_array[14][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~505_combout\ : std_logic;
SIGNAL \ID|register_array[7][22]~regout\ : std_logic;
SIGNAL \ID|register_array[6][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~500_combout\ : std_logic;
SIGNAL \ID|register_array[2][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~502_combout\ : std_logic;
SIGNAL \ID|read_data_1[22]~503_combout\ : std_logic;
SIGNAL \ID|register_array[8][22]~regout\ : std_logic;
SIGNAL \ID|register_array[10][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~497_combout\ : std_logic;
SIGNAL \ID|register_array[9][22]~regout\ : std_logic;
SIGNAL \ID|register_array[11][22]~regout\ : std_logic;
SIGNAL \ID|read_data_1[22]~498_combout\ : std_logic;
SIGNAL \ID|read_data_1[22]~506_combout\ : std_logic;
SIGNAL \ID|read_data_1[22]~507_combout\ : std_logic;
SIGNAL \ID|read_data_1[22]~508_combout\ : std_logic;
SIGNAL \ID|read_data_1[23]~530_combout\ : std_logic;
SIGNAL \ID|write_data[25]~25_combout\ : std_logic;
SIGNAL \ID|read_data_1[25]~574_combout\ : std_logic;
SIGNAL \ID|write_data[26]~26_combout\ : std_logic;
SIGNAL \ID|read_data_1[26]~596_combout\ : std_logic;
SIGNAL \ID|read_data_1[27]~618_combout\ : std_logic;
SIGNAL \ID|read_data_1[28]~640_combout\ : std_logic;
SIGNAL \ID|read_data_1[29]~652_combout\ : std_logic;
SIGNAL \ID|register_array[11][29]~regout\ : std_logic;
SIGNAL \ID|register_array[9][29]~regout\ : std_logic;
SIGNAL \ID|register_array[10][29]~regout\ : std_logic;
SIGNAL \ID|register_array[8][29]~regout\ : std_logic;
SIGNAL \ID|read_data_1[29]~653_combout\ : std_logic;
SIGNAL \ID|read_data_1[29]~654_combout\ : std_logic;
SIGNAL \ID|read_data_1[29]~657_combout\ : std_logic;
SIGNAL \ID|read_data_1[29]~660_combout\ : std_logic;
SIGNAL \ID|read_data_1[29]~661_combout\ : std_logic;
SIGNAL \ID|read_data_1[29]~662_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~3_combout\ : std_logic;
SIGNAL \ID|read_data_2[0]~26_combout\ : std_logic;
SIGNAL \ID|read_data_2[1]~49_combout\ : std_logic;
SIGNAL \ID|read_data_2[2]~72_combout\ : std_logic;
SIGNAL \ID|read_data_2[3]~95_combout\ : std_logic;
SIGNAL \ID|read_data_2[4]~118_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~137_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~138_combout\ : std_logic;
SIGNAL \ID|register_array[8][5]~regout\ : std_logic;
SIGNAL \ID|read_data_2[5]~132_combout\ : std_logic;
SIGNAL \ID|register_array[11][5]~regout\ : std_logic;
SIGNAL \ID|read_data_2[5]~133_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~136_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~139_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~120_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~121_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~127_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~128_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~129_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~140_combout\ : std_logic;
SIGNAL \ID|read_data_2[5]~141_combout\ : std_logic;
SIGNAL \ID|read_data_2[6]~164_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~165_combout\ : std_logic;
SIGNAL \ID|read_data_2[7]~187_combout\ : std_logic;
SIGNAL \ID|read_data_2[8]~210_combout\ : std_logic;
SIGNAL \ID|read_data_2[9]~233_combout\ : std_logic;
SIGNAL \ID|read_data_2[10]~256_combout\ : std_logic;
SIGNAL \ID|read_data_2[11]~279_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~294_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~295_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~296_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~290_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~291_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~299_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~300_combout\ : std_logic;
SIGNAL \ID|read_data_2[12]~301_combout\ : std_logic;
SIGNAL \ID|read_data_2[15]~367_combout\ : std_logic;
SIGNAL \ID|register_array[30][16]~regout\ : std_logic;
SIGNAL \ID|register_array[18][16]~regout\ : std_logic;
SIGNAL \ID|read_data_2[16]~370_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~371_combout\ : std_logic;
SIGNAL \ID|register_array[20][16]~regout\ : std_logic;
SIGNAL \ID|register_array[28][16]~regout\ : std_logic;
SIGNAL \ID|register_array[16][16]~regout\ : std_logic;
SIGNAL \ID|register_array[24][16]~regout\ : std_logic;
SIGNAL \ID|read_data_2[16]~372_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~373_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~374_combout\ : std_logic;
SIGNAL \ID|register_array[25][16]~regout\ : std_logic;
SIGNAL \ID|register_array[17][16]~regout\ : std_logic;
SIGNAL \ID|read_data_2[16]~368_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~369_combout\ : std_logic;
SIGNAL \ID|register_array[27][16]~regout\ : std_logic;
SIGNAL \ID|register_array[31][16]~regout\ : std_logic;
SIGNAL \ID|register_array[23][16]~regout\ : std_logic;
SIGNAL \ID|register_array[19][16]~regout\ : std_logic;
SIGNAL \ID|read_data_2[16]~375_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~376_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~377_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~388_combout\ : std_logic;
SIGNAL \ID|read_data_2[16]~389_combout\ : std_logic;
SIGNAL \ID|read_data_2[18]~433_combout\ : std_logic;
SIGNAL \ID|read_data_2[19]~455_combout\ : std_logic;
SIGNAL \ID|read_data_2[20]~477_combout\ : std_logic;
SIGNAL \ID|read_data_2[21]~499_combout\ : std_logic;
SIGNAL \ID|read_data_2[24]~565_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~632_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~633_combout\ : std_logic;
SIGNAL \ID|register_array[31][28]~regout\ : std_logic;
SIGNAL \ID|register_array[27][28]~regout\ : std_logic;
SIGNAL \ID|read_data_2[28]~640_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~641_combout\ : std_logic;
SIGNAL \ID|register_array[8][28]~regout\ : std_logic;
SIGNAL \ID|register_array[10][28]~regout\ : std_logic;
SIGNAL \ID|read_data_2[28]~642_combout\ : std_logic;
SIGNAL \ID|register_array[11][28]~regout\ : std_logic;
SIGNAL \ID|read_data_2[28]~643_combout\ : std_logic;
SIGNAL \ID|register_array[14][28]~regout\ : std_logic;
SIGNAL \ID|register_array[15][28]~regout\ : std_logic;
SIGNAL \ID|register_array[12][28]~regout\ : std_logic;
SIGNAL \ID|read_data_2[28]~649_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~650_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~651_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~652_combout\ : std_logic;
SIGNAL \ID|read_data_2[28]~653_combout\ : std_logic;
SIGNAL \ID|read_data_2[30]~697_combout\ : std_logic;
SIGNAL \ID|write_data[31]~31_combout\ : std_logic;
SIGNAL \ID|read_data_2[31]~719_combout\ : std_logic;
SIGNAL \write_data_out~0_combout\ : std_logic;
SIGNAL \write_data_out~1_combout\ : std_logic;
SIGNAL \write_data_out~2_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:3:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:3:stage_i|q~regout\ : std_logic;
SIGNAL \write_data_out~3_combout\ : std_logic;
SIGNAL \write_data_out~4_combout\ : std_logic;
SIGNAL \write_data_out~5_combout\ : std_logic;
SIGNAL \write_data_out~6_combout\ : std_logic;
SIGNAL \write_data_out~7_combout\ : std_logic;
SIGNAL \write_data_out~8_combout\ : std_logic;
SIGNAL \write_data_out~9_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:10:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:10:stage_i|q~regout\ : std_logic;
SIGNAL \write_data_out~10_combout\ : std_logic;
SIGNAL \write_data_out~11_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:12:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:12:stage_i|q~regout\ : std_logic;
SIGNAL \write_data_out~12_combout\ : std_logic;
SIGNAL \EXE|Add1~26_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:13:stage_i|q~1_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~51_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~63_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~64_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~65_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux18~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux18~2_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux18~combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:13:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:13:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:13:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:13:stage_i|q~regout\ : std_logic;
SIGNAL \write_data_out~13_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:14:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:14:stage_i|q~regout\ : std_logic;
SIGNAL \write_data_out~14_combout\ : std_logic;
SIGNAL \write_data_out~15_combout\ : std_logic;
SIGNAL \write_data_out~16_combout\ : std_logic;
SIGNAL \write_data_out~17_combout\ : std_logic;
SIGNAL \write_data_out~18_combout\ : std_logic;
SIGNAL \write_data_out~19_combout\ : std_logic;
SIGNAL \write_data_out~20_combout\ : std_logic;
SIGNAL \write_data_out~21_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux0~0_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~114_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~115_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux22~116_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|Mux0~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux9~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:22:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:22:stage_i|q~2_combout\ : std_logic;
SIGNAL \EXE|Add1~44_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:22:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:22:stage_i|q~regout\ : std_logic;
SIGNAL \write_data_out~22_combout\ : std_logic;
SIGNAL \write_data_out~23_combout\ : std_logic;
SIGNAL \write_data_out~24_combout\ : std_logic;
SIGNAL \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux6~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux6~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:25:stage_i|q~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:25:stage_i|q~3_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:25:stage_i|q~0_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:25:stage_i|q~regout\ : std_logic;
SIGNAL \write_data_out~25_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:26:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:26:stage_i|q~regout\ : std_logic;
SIGNAL \write_data_out~26_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:27:stage_i|q~1_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:27:stage_i|q~3_combout\ : std_logic;
SIGNAL \EXE|Add1~54_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:27:stage_i|q~0_combout\ : std_logic;
SIGNAL \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux4~1_combout\ : std_logic;
SIGNAL \EXE|FPU|selector|Mux4~2_combout\ : std_logic;
SIGNAL \ALU_result_C|N_dffs:27:stage_i|q~regout\ : std_logic;
SIGNAL \write_data_out~27_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:28:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:28:stage_i|q~regout\ : std_logic;
SIGNAL \write_data_out~28_combout\ : std_logic;
SIGNAL \write_data_out~29_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:30:stage_i|q~0_combout\ : std_logic;
SIGNAL \read_data_D|N_dffs:30:stage_i|q~regout\ : std_logic;
SIGNAL \write_data_out~30_combout\ : std_logic;
SIGNAL \write_data_out~31_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:30:stage_i|q~0_combout\ : std_logic;
SIGNAL \Instruction_A|N_dffs:30:stage_i|q~regout\ : std_logic;
SIGNAL \CTL|Equal5~0_combout\ : std_logic;
SIGNAL \Branch_out~2_combout\ : std_logic;
SIGNAL \MemWrite_C|q~0_combout\ : std_logic;
SIGNAL \MemWrite_C|q~regout\ : std_logic;
SIGNAL \IFE|PC\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \IFE|inst_memory|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \CTL|ALUop\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \EXE|temp\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EXE|ALU_ctl\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \MEM|data_memory|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\ : std_logic_vector(50 DOWNTO 0);
SIGNAL \ALT_INV_clock~clkctrl_outclk\ : std_logic;

BEGIN

ww_reset <= reset;
ww_clock <= clock;
PC <= ww_PC;
ALU_result_out <= ww_ALU_result_out;
read_data_1_out <= ww_read_data_1_out;
read_data_2_out <= ww_read_data_2_out;
write_data_out <= ww_write_data_out;
Instruction_out <= ww_Instruction_out;
Branch_out <= ww_Branch_out;
Zero_out <= ww_Zero_out;
Memwrite_out <= ww_Memwrite_out;
Regwrite_out <= ww_Regwrite_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\IFE|inst_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EXE_brn|Add0~15_combout\ & \EXE_brn|Add0~13_combout\ & \EXE_brn|Add0~11_combout\ & \EXE_brn|Add0~9_combout\ & \EXE_brn|Add0~7_combout\ & \EXE_brn|Add0~5_combout\ & \EXE_brn|Add0~3_combout\
& \EXE_brn|Add0~1_combout\);

\IFE|inst_memory|auto_generated|q_a\(0) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\IFE|inst_memory|auto_generated|q_a\(1) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\IFE|inst_memory|auto_generated|q_a\(2) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\IFE|inst_memory|auto_generated|q_a\(3) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\IFE|inst_memory|auto_generated|q_a\(4) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\IFE|inst_memory|auto_generated|q_a\(5) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\IFE|inst_memory|auto_generated|q_a\(6) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\IFE|inst_memory|auto_generated|q_a\(7) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\IFE|inst_memory|auto_generated|q_a\(8) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\IFE|inst_memory|auto_generated|q_a\(9) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\IFE|inst_memory|auto_generated|q_a\(10) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\IFE|inst_memory|auto_generated|q_a\(11) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\IFE|inst_memory|auto_generated|q_a\(12) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\IFE|inst_memory|auto_generated|q_a\(13) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\IFE|inst_memory|auto_generated|q_a\(14) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\IFE|inst_memory|auto_generated|q_a\(15) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\IFE|inst_memory|auto_generated|q_a\(16) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\IFE|inst_memory|auto_generated|q_a\(17) <= \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\IFE|inst_memory|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\EXE_brn|Add0~15_combout\ & \EXE_brn|Add0~13_combout\ & \EXE_brn|Add0~11_combout\ & \EXE_brn|Add0~9_combout\ & \EXE_brn|Add0~7_combout\ & \EXE_brn|Add0~5_combout\ & \EXE_brn|Add0~3_combout\
& \EXE_brn|Add0~1_combout\);

\IFE|inst_memory|auto_generated|q_a\(18) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\IFE|inst_memory|auto_generated|q_a\(19) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\IFE|inst_memory|auto_generated|q_a\(20) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\IFE|inst_memory|auto_generated|q_a\(21) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\IFE|inst_memory|auto_generated|q_a\(22) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\IFE|inst_memory|auto_generated|q_a\(23) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\IFE|inst_memory|auto_generated|q_a\(24) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\IFE|inst_memory|auto_generated|q_a\(25) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\IFE|inst_memory|auto_generated|q_a\(26) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\IFE|inst_memory|auto_generated|q_a\(27) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\IFE|inst_memory|auto_generated|q_a\(28) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\IFE|inst_memory|auto_generated|q_a\(29) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\IFE|inst_memory|auto_generated|q_a\(30) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\IFE|inst_memory|auto_generated|q_a\(31) <= \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);

\MEM|data_memory|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\read_data_2_C|N_dffs:17:stage_i|q~regout\ & \read_data_2_C|N_dffs:16:stage_i|q~regout\ & \read_data_2_C|N_dffs:15:stage_i|q~regout\ & \read_data_2_C|N_dffs:14:stage_i|q~regout\ & 
\read_data_2_C|N_dffs:13:stage_i|q~regout\ & \read_data_2_C|N_dffs:12:stage_i|q~regout\ & \read_data_2_C|N_dffs:11:stage_i|q~regout\ & \read_data_2_C|N_dffs:10:stage_i|q~regout\ & \read_data_2_C|N_dffs:9:stage_i|q~regout\ & 
\read_data_2_C|N_dffs:8:stage_i|q~regout\ & \read_data_2_C|N_dffs:7:stage_i|q~regout\ & \read_data_2_C|N_dffs:6:stage_i|q~regout\ & \read_data_2_C|N_dffs:5:stage_i|q~regout\ & \read_data_2_C|N_dffs:4:stage_i|q~regout\ & 
\read_data_2_C|N_dffs:3:stage_i|q~regout\ & \read_data_2_C|N_dffs:2:stage_i|q~regout\ & \read_data_2_C|N_dffs:1:stage_i|q~regout\ & \read_data_2_C|N_dffs:0:stage_i|q~regout\);

\MEM|data_memory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ALU_result_C|N_dffs:9:stage_i|q~regout\ & \ALU_result_C|N_dffs:8:stage_i|q~regout\ & \ALU_result_C|N_dffs:7:stage_i|q~regout\ & \ALU_result_C|N_dffs:6:stage_i|q~regout\ & 
\ALU_result_C|N_dffs:5:stage_i|q~regout\ & \ALU_result_C|N_dffs:4:stage_i|q~regout\ & \ALU_result_C|N_dffs:3:stage_i|q~regout\ & \ALU_result_C|N_dffs:2:stage_i|q~regout\);

\MEM|data_memory|auto_generated|q_a\(0) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\MEM|data_memory|auto_generated|q_a\(1) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\MEM|data_memory|auto_generated|q_a\(2) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\MEM|data_memory|auto_generated|q_a\(3) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\MEM|data_memory|auto_generated|q_a\(4) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\MEM|data_memory|auto_generated|q_a\(5) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\MEM|data_memory|auto_generated|q_a\(6) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\MEM|data_memory|auto_generated|q_a\(7) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\MEM|data_memory|auto_generated|q_a\(8) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\MEM|data_memory|auto_generated|q_a\(9) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\MEM|data_memory|auto_generated|q_a\(10) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\MEM|data_memory|auto_generated|q_a\(11) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\MEM|data_memory|auto_generated|q_a\(12) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\MEM|data_memory|auto_generated|q_a\(13) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\MEM|data_memory|auto_generated|q_a\(14) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\MEM|data_memory|auto_generated|q_a\(15) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\MEM|data_memory|auto_generated|q_a\(16) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\MEM|data_memory|auto_generated|q_a\(17) <= \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\MEM|data_memory|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\read_data_2_C|N_dffs:31:stage_i|q~regout\ & \read_data_2_C|N_dffs:30:stage_i|q~regout\ & \read_data_2_C|N_dffs:29:stage_i|q~regout\ & \read_data_2_C|N_dffs:28:stage_i|q~regout\ & 
\read_data_2_C|N_dffs:27:stage_i|q~regout\ & \read_data_2_C|N_dffs:26:stage_i|q~regout\ & \read_data_2_C|N_dffs:25:stage_i|q~regout\ & \read_data_2_C|N_dffs:24:stage_i|q~regout\ & \read_data_2_C|N_dffs:23:stage_i|q~regout\ & 
\read_data_2_C|N_dffs:22:stage_i|q~regout\ & \read_data_2_C|N_dffs:21:stage_i|q~regout\ & \read_data_2_C|N_dffs:20:stage_i|q~regout\ & \read_data_2_C|N_dffs:19:stage_i|q~regout\ & \read_data_2_C|N_dffs:18:stage_i|q~regout\);

\MEM|data_memory|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\ALU_result_C|N_dffs:9:stage_i|q~regout\ & \ALU_result_C|N_dffs:8:stage_i|q~regout\ & \ALU_result_C|N_dffs:7:stage_i|q~regout\ & \ALU_result_C|N_dffs:6:stage_i|q~regout\ & 
\ALU_result_C|N_dffs:5:stage_i|q~regout\ & \ALU_result_C|N_dffs:4:stage_i|q~regout\ & \ALU_result_C|N_dffs:3:stage_i|q~regout\ & \ALU_result_C|N_dffs:2:stage_i|q~regout\);

\MEM|data_memory|auto_generated|q_a\(18) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\MEM|data_memory|auto_generated|q_a\(19) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);
\MEM|data_memory|auto_generated|q_a\(20) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(2);
\MEM|data_memory|auto_generated|q_a\(21) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(3);
\MEM|data_memory|auto_generated|q_a\(22) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(4);
\MEM|data_memory|auto_generated|q_a\(23) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(5);
\MEM|data_memory|auto_generated|q_a\(24) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(6);
\MEM|data_memory|auto_generated|q_a\(25) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(7);
\MEM|data_memory|auto_generated|q_a\(26) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(8);
\MEM|data_memory|auto_generated|q_a\(27) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(9);
\MEM|data_memory|auto_generated|q_a\(28) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(10);
\MEM|data_memory|auto_generated|q_a\(29) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(11);
\MEM|data_memory|auto_generated|q_a\(30) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(12);
\MEM|data_memory|auto_generated|q_a\(31) <= \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\(13);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT24\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT23\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT20\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT17\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT16\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT14\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT13\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT12\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT11\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT8\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT5\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT4\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT2\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~dataout\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~10\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~9\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~8\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~7\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~6\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~5\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~4\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~3\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~2\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~1\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~0\);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~0\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~1\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~2\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~3\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~4\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~5\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~6\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~7\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~8\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~9\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~10\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT24\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT23\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT21\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT20\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT18\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT17\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT16\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT14\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT13\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT12\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT11\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT9\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT8\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT5\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT4\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT3\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT2\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT1\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~dataout\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~10\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~9\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~8\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~7\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~6\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~5\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~4\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~3\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~2\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~1\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~0\);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~0\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~1\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~2\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~3\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~4\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~5\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~6\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~7\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~8\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~9\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~10\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT34\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT33\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT29\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT21\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT17\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT9\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT5\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~dataout\);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(0) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(1) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(2) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(3) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(4) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(5) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(6) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(7) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(8) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(9) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(10) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(11) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(12) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(13) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(14) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(15) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(16) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(17) <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAA_bus\ <= (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT13\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT12\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT11\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT10\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT9\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT8\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT7\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT6\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT5\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT4\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT3\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT2\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT1\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~dataout\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~3\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~2\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~1\ & 
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~0\);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~0\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(0);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~1\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(1);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~2\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(2);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~3\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(3);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(4);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(5);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(6);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(7);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(8);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(9);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(10);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(11);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(12);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(13);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(14);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(15);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(16);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT13\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\(17);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\read_data_1_B|N_dffs:17:stage_i|q~regout\ & \read_data_1_B|N_dffs:16:stage_i|q~regout\ & \read_data_1_B|N_dffs:15:stage_i|q~regout\ & \read_data_1_B|N_dffs:14:stage_i|q~regout\
& \read_data_1_B|N_dffs:13:stage_i|q~regout\ & \read_data_1_B|N_dffs:12:stage_i|q~regout\ & \read_data_1_B|N_dffs:11:stage_i|q~regout\ & \read_data_1_B|N_dffs:10:stage_i|q~regout\ & \read_data_1_B|N_dffs:9:stage_i|q~regout\ & 
\read_data_1_B|N_dffs:8:stage_i|q~regout\ & \read_data_1_B|N_dffs:7:stage_i|q~regout\ & \read_data_1_B|N_dffs:6:stage_i|q~regout\ & \read_data_1_B|N_dffs:5:stage_i|q~regout\ & \read_data_1_B|N_dffs:4:stage_i|q~regout\ & 
\read_data_1_B|N_dffs:3:stage_i|q~regout\ & \read_data_1_B|N_dffs:2:stage_i|q~regout\ & \read_data_1_B|N_dffs:1:stage_i|q~regout\ & \read_data_1_B|N_dffs:0:stage_i|q~regout\);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (gnd & vcc & \EXE|Binput_signed[22]~7_combout\ & \EXE|Binput_signed[21]~9_combout\ & \EXE|Binput_signed[20]~18_combout\ & \EXE|Binput_signed[19]~17_combout\ & 
\EXE|Binput_signed[18]~14_combout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~0\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~1\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~2\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~3\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~4\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~5\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~6\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~7\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~8\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~9\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~10\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~dataout\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (\EXE|Binput_signed[17]~13_combout\ & \EXE|Binput_signed[16]~16_combout\ & \EXE|Binput_signed[15]~15_combout\ & \EXE|Binput_signed[14]~12_combout\ & 
\EXE|Binput_signed[13]~11_combout\ & \EXE|Binput_signed[12]~19_combout\ & \EXE|Binput_signed[11]~20_combout\ & \EXE|Binput_signed[10]~21_combout\ & \EXE|Binput_signed[9]~22_combout\ & \EXE|Binput_signed[8]~23_combout\ & \EXE|Binput_signed[7]~24_combout\
& \EXE|Binput_signed[6]~25_combout\ & \EXE|Binput_signed[5]~26_combout\ & \EXE|Binput_signed[4]~27_combout\ & \EXE|Binput_signed[3]~28_combout\ & \EXE|Binput_signed[2]~29_combout\ & \EXE|Binput_signed[1]~30_combout\ & \EXE|Binput_signed[0]~0_combout\);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (gnd & vcc & \read_data_1_B|N_dffs:22:stage_i|q~regout\ & \read_data_1_B|N_dffs:21:stage_i|q~regout\ & \read_data_1_B|N_dffs:20:stage_i|q~regout\ & 
\read_data_1_B|N_dffs:19:stage_i|q~regout\ & \read_data_1_B|N_dffs:18:stage_i|q~regout\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~0\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~1\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~2\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~3\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~4\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~5\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~6\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~7\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~8\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~9\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~10\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~dataout\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5~DATAOUT24\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\read_data_1_B|N_dffs:17:stage_i|q~regout\ & \read_data_1_B|N_dffs:16:stage_i|q~regout\ & \read_data_1_B|N_dffs:15:stage_i|q~regout\ & \read_data_1_B|N_dffs:14:stage_i|q~regout\
& \read_data_1_B|N_dffs:13:stage_i|q~regout\ & \read_data_1_B|N_dffs:12:stage_i|q~regout\ & \read_data_1_B|N_dffs:11:stage_i|q~regout\ & \read_data_1_B|N_dffs:10:stage_i|q~regout\ & \read_data_1_B|N_dffs:9:stage_i|q~regout\ & 
\read_data_1_B|N_dffs:8:stage_i|q~regout\ & \read_data_1_B|N_dffs:7:stage_i|q~regout\ & \read_data_1_B|N_dffs:6:stage_i|q~regout\ & \read_data_1_B|N_dffs:5:stage_i|q~regout\ & \read_data_1_B|N_dffs:4:stage_i|q~regout\ & 
\read_data_1_B|N_dffs:3:stage_i|q~regout\ & \read_data_1_B|N_dffs:2:stage_i|q~regout\ & \read_data_1_B|N_dffs:1:stage_i|q~regout\ & \read_data_1_B|N_dffs:0:stage_i|q~regout\);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\EXE|Binput_signed[17]~13_combout\ & \EXE|Binput_signed[16]~16_combout\ & \EXE|Binput_signed[15]~15_combout\ & \EXE|Binput_signed[14]~12_combout\ & 
\EXE|Binput_signed[13]~11_combout\ & \EXE|Binput_signed[12]~19_combout\ & \EXE|Binput_signed[11]~20_combout\ & \EXE|Binput_signed[10]~21_combout\ & \EXE|Binput_signed[9]~22_combout\ & \EXE|Binput_signed[8]~23_combout\ & \EXE|Binput_signed[7]~24_combout\
& \EXE|Binput_signed[6]~25_combout\ & \EXE|Binput_signed[5]~26_combout\ & \EXE|Binput_signed[4]~27_combout\ & \EXE|Binput_signed[3]~28_combout\ & \EXE|Binput_signed[2]~29_combout\ & \EXE|Binput_signed[1]~30_combout\ & \EXE|Binput_signed[0]~0_combout\);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~dataout\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAA_bus\ <= (gnd & vcc & \read_data_1_B|N_dffs:22:stage_i|q~regout\ & \read_data_1_B|N_dffs:21:stage_i|q~regout\ & \read_data_1_B|N_dffs:20:stage_i|q~regout\ & 
\read_data_1_B|N_dffs:19:stage_i|q~regout\ & \read_data_1_B|N_dffs:18:stage_i|q~regout\ & gnd & gnd);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAB_bus\ <= (gnd & vcc & \EXE|Binput_signed[22]~7_combout\ & \EXE|Binput_signed[21]~9_combout\ & \EXE|Binput_signed[20]~18_combout\ & \EXE|Binput_signed[19]~17_combout\ & 
\EXE|Binput_signed[18]~14_combout\ & gnd & gnd);

\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~0\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(0);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~1\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(1);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~2\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(2);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~3\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(3);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~dataout\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(4);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT1\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(5);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT2\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(6);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT3\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(7);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT4\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(8);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT5\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(9);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT6\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(10);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT7\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(11);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT8\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(12);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT9\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(13);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT10\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(14);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT11\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(15);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT12\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(16);
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7~DATAOUT13\ <= \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\(17);

\clock~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock~combout\);

\EXE|Mux1~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \EXE|Mux1~0_combout\);
\ALT_INV_clock~clkctrl_outclk\ <= NOT \clock~clkctrl_outclk\;

-- Location: LCCOMB_X22_Y24_N0
\EXE_brn|ALU_output_mux[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[0]~0_combout\ = (\ID|read_data_1[0]~24_combout\ & ((GND) # (!\EXE_brn|Binput[0]~0_combout\))) # (!\ID|read_data_1[0]~24_combout\ & (\EXE_brn|Binput[0]~0_combout\ $ (GND)))
-- \EXE_brn|ALU_output_mux[0]~1\ = CARRY((\ID|read_data_1[0]~24_combout\) # (!\EXE_brn|Binput[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[0]~24_combout\,
	datab => \EXE_brn|Binput[0]~0_combout\,
	datad => VCC,
	combout => \EXE_brn|ALU_output_mux[0]~0_combout\,
	cout => \EXE_brn|ALU_output_mux[0]~1\);

-- Location: LCCOMB_X22_Y24_N2
\EXE_brn|ALU_output_mux[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[1]~2_combout\ = (\ID|read_data_1[1]~46_combout\ & ((\EXE_brn|Binput[1]~1_combout\ & (!\EXE_brn|ALU_output_mux[0]~1\)) # (!\EXE_brn|Binput[1]~1_combout\ & (\EXE_brn|ALU_output_mux[0]~1\ & VCC)))) # (!\ID|read_data_1[1]~46_combout\ & 
-- ((\EXE_brn|Binput[1]~1_combout\ & ((\EXE_brn|ALU_output_mux[0]~1\) # (GND))) # (!\EXE_brn|Binput[1]~1_combout\ & (!\EXE_brn|ALU_output_mux[0]~1\))))
-- \EXE_brn|ALU_output_mux[1]~3\ = CARRY((\ID|read_data_1[1]~46_combout\ & (\EXE_brn|Binput[1]~1_combout\ & !\EXE_brn|ALU_output_mux[0]~1\)) # (!\ID|read_data_1[1]~46_combout\ & ((\EXE_brn|Binput[1]~1_combout\) # (!\EXE_brn|ALU_output_mux[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[1]~46_combout\,
	datab => \EXE_brn|Binput[1]~1_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[0]~1\,
	combout => \EXE_brn|ALU_output_mux[1]~2_combout\,
	cout => \EXE_brn|ALU_output_mux[1]~3\);

-- Location: LCCOMB_X22_Y24_N4
\EXE_brn|ALU_output_mux[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[2]~4_combout\ = ((\EXE_brn|Binput[2]~2_combout\ $ (\ID|read_data_1[2]~68_combout\ $ (\EXE_brn|ALU_output_mux[1]~3\)))) # (GND)
-- \EXE_brn|ALU_output_mux[2]~5\ = CARRY((\EXE_brn|Binput[2]~2_combout\ & (\ID|read_data_1[2]~68_combout\ & !\EXE_brn|ALU_output_mux[1]~3\)) # (!\EXE_brn|Binput[2]~2_combout\ & ((\ID|read_data_1[2]~68_combout\) # (!\EXE_brn|ALU_output_mux[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[2]~2_combout\,
	datab => \ID|read_data_1[2]~68_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[1]~3\,
	combout => \EXE_brn|ALU_output_mux[2]~4_combout\,
	cout => \EXE_brn|ALU_output_mux[2]~5\);

-- Location: LCCOMB_X22_Y24_N6
\EXE_brn|ALU_output_mux[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[3]~6_combout\ = (\EXE_brn|Binput[3]~3_combout\ & ((\ID|read_data_1[3]~90_combout\ & (!\EXE_brn|ALU_output_mux[2]~5\)) # (!\ID|read_data_1[3]~90_combout\ & ((\EXE_brn|ALU_output_mux[2]~5\) # (GND))))) # 
-- (!\EXE_brn|Binput[3]~3_combout\ & ((\ID|read_data_1[3]~90_combout\ & (\EXE_brn|ALU_output_mux[2]~5\ & VCC)) # (!\ID|read_data_1[3]~90_combout\ & (!\EXE_brn|ALU_output_mux[2]~5\))))
-- \EXE_brn|ALU_output_mux[3]~7\ = CARRY((\EXE_brn|Binput[3]~3_combout\ & ((!\EXE_brn|ALU_output_mux[2]~5\) # (!\ID|read_data_1[3]~90_combout\))) # (!\EXE_brn|Binput[3]~3_combout\ & (!\ID|read_data_1[3]~90_combout\ & !\EXE_brn|ALU_output_mux[2]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[3]~3_combout\,
	datab => \ID|read_data_1[3]~90_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[2]~5\,
	combout => \EXE_brn|ALU_output_mux[3]~6_combout\,
	cout => \EXE_brn|ALU_output_mux[3]~7\);

-- Location: LCCOMB_X22_Y24_N8
\EXE_brn|ALU_output_mux[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[4]~8_combout\ = ((\EXE_brn|Binput[4]~4_combout\ $ (\ID|read_data_1[4]~112_combout\ $ (\EXE_brn|ALU_output_mux[3]~7\)))) # (GND)
-- \EXE_brn|ALU_output_mux[4]~9\ = CARRY((\EXE_brn|Binput[4]~4_combout\ & (\ID|read_data_1[4]~112_combout\ & !\EXE_brn|ALU_output_mux[3]~7\)) # (!\EXE_brn|Binput[4]~4_combout\ & ((\ID|read_data_1[4]~112_combout\) # (!\EXE_brn|ALU_output_mux[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[4]~4_combout\,
	datab => \ID|read_data_1[4]~112_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[3]~7\,
	combout => \EXE_brn|ALU_output_mux[4]~8_combout\,
	cout => \EXE_brn|ALU_output_mux[4]~9\);

-- Location: LCCOMB_X22_Y24_N10
\EXE_brn|ALU_output_mux[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[5]~10_combout\ = (\ID|read_data_1[5]~134_combout\ & ((\EXE_brn|Binput[5]~5_combout\ & (!\EXE_brn|ALU_output_mux[4]~9\)) # (!\EXE_brn|Binput[5]~5_combout\ & (\EXE_brn|ALU_output_mux[4]~9\ & VCC)))) # 
-- (!\ID|read_data_1[5]~134_combout\ & ((\EXE_brn|Binput[5]~5_combout\ & ((\EXE_brn|ALU_output_mux[4]~9\) # (GND))) # (!\EXE_brn|Binput[5]~5_combout\ & (!\EXE_brn|ALU_output_mux[4]~9\))))
-- \EXE_brn|ALU_output_mux[5]~11\ = CARRY((\ID|read_data_1[5]~134_combout\ & (\EXE_brn|Binput[5]~5_combout\ & !\EXE_brn|ALU_output_mux[4]~9\)) # (!\ID|read_data_1[5]~134_combout\ & ((\EXE_brn|Binput[5]~5_combout\) # (!\EXE_brn|ALU_output_mux[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[5]~134_combout\,
	datab => \EXE_brn|Binput[5]~5_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[4]~9\,
	combout => \EXE_brn|ALU_output_mux[5]~10_combout\,
	cout => \EXE_brn|ALU_output_mux[5]~11\);

-- Location: LCCOMB_X22_Y24_N12
\EXE_brn|ALU_output_mux[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[6]~12_combout\ = ((\EXE_brn|Binput[6]~6_combout\ $ (\ID|read_data_1[6]~156_combout\ $ (\EXE_brn|ALU_output_mux[5]~11\)))) # (GND)
-- \EXE_brn|ALU_output_mux[6]~13\ = CARRY((\EXE_brn|Binput[6]~6_combout\ & (\ID|read_data_1[6]~156_combout\ & !\EXE_brn|ALU_output_mux[5]~11\)) # (!\EXE_brn|Binput[6]~6_combout\ & ((\ID|read_data_1[6]~156_combout\) # (!\EXE_brn|ALU_output_mux[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[6]~6_combout\,
	datab => \ID|read_data_1[6]~156_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[5]~11\,
	combout => \EXE_brn|ALU_output_mux[6]~12_combout\,
	cout => \EXE_brn|ALU_output_mux[6]~13\);

-- Location: LCCOMB_X22_Y24_N14
\EXE_brn|ALU_output_mux[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[7]~14_combout\ = (\ID|read_data_1[7]~178_combout\ & ((\EXE_brn|Binput[7]~7_combout\ & (!\EXE_brn|ALU_output_mux[6]~13\)) # (!\EXE_brn|Binput[7]~7_combout\ & (\EXE_brn|ALU_output_mux[6]~13\ & VCC)))) # 
-- (!\ID|read_data_1[7]~178_combout\ & ((\EXE_brn|Binput[7]~7_combout\ & ((\EXE_brn|ALU_output_mux[6]~13\) # (GND))) # (!\EXE_brn|Binput[7]~7_combout\ & (!\EXE_brn|ALU_output_mux[6]~13\))))
-- \EXE_brn|ALU_output_mux[7]~15\ = CARRY((\ID|read_data_1[7]~178_combout\ & (\EXE_brn|Binput[7]~7_combout\ & !\EXE_brn|ALU_output_mux[6]~13\)) # (!\ID|read_data_1[7]~178_combout\ & ((\EXE_brn|Binput[7]~7_combout\) # (!\EXE_brn|ALU_output_mux[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[7]~178_combout\,
	datab => \EXE_brn|Binput[7]~7_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[6]~13\,
	combout => \EXE_brn|ALU_output_mux[7]~14_combout\,
	cout => \EXE_brn|ALU_output_mux[7]~15\);

-- Location: LCCOMB_X22_Y24_N16
\EXE_brn|ALU_output_mux[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[8]~16_combout\ = ((\ID|read_data_1[8]~200_combout\ $ (\EXE_brn|Binput[8]~8_combout\ $ (\EXE_brn|ALU_output_mux[7]~15\)))) # (GND)
-- \EXE_brn|ALU_output_mux[8]~17\ = CARRY((\ID|read_data_1[8]~200_combout\ & ((!\EXE_brn|ALU_output_mux[7]~15\) # (!\EXE_brn|Binput[8]~8_combout\))) # (!\ID|read_data_1[8]~200_combout\ & (!\EXE_brn|Binput[8]~8_combout\ & !\EXE_brn|ALU_output_mux[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[8]~200_combout\,
	datab => \EXE_brn|Binput[8]~8_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[7]~15\,
	combout => \EXE_brn|ALU_output_mux[8]~16_combout\,
	cout => \EXE_brn|ALU_output_mux[8]~17\);

-- Location: LCCOMB_X22_Y24_N18
\EXE_brn|ALU_output_mux[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[9]~18_combout\ = (\EXE_brn|Binput[9]~9_combout\ & ((\ID|read_data_1[9]~222_combout\ & (!\EXE_brn|ALU_output_mux[8]~17\)) # (!\ID|read_data_1[9]~222_combout\ & ((\EXE_brn|ALU_output_mux[8]~17\) # (GND))))) # 
-- (!\EXE_brn|Binput[9]~9_combout\ & ((\ID|read_data_1[9]~222_combout\ & (\EXE_brn|ALU_output_mux[8]~17\ & VCC)) # (!\ID|read_data_1[9]~222_combout\ & (!\EXE_brn|ALU_output_mux[8]~17\))))
-- \EXE_brn|ALU_output_mux[9]~19\ = CARRY((\EXE_brn|Binput[9]~9_combout\ & ((!\EXE_brn|ALU_output_mux[8]~17\) # (!\ID|read_data_1[9]~222_combout\))) # (!\EXE_brn|Binput[9]~9_combout\ & (!\ID|read_data_1[9]~222_combout\ & !\EXE_brn|ALU_output_mux[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[9]~9_combout\,
	datab => \ID|read_data_1[9]~222_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[8]~17\,
	combout => \EXE_brn|ALU_output_mux[9]~18_combout\,
	cout => \EXE_brn|ALU_output_mux[9]~19\);

-- Location: LCCOMB_X22_Y24_N20
\EXE_brn|ALU_output_mux[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[10]~20_combout\ = ((\ID|read_data_1[10]~244_combout\ $ (\EXE_brn|Binput[10]~10_combout\ $ (\EXE_brn|ALU_output_mux[9]~19\)))) # (GND)
-- \EXE_brn|ALU_output_mux[10]~21\ = CARRY((\ID|read_data_1[10]~244_combout\ & ((!\EXE_brn|ALU_output_mux[9]~19\) # (!\EXE_brn|Binput[10]~10_combout\))) # (!\ID|read_data_1[10]~244_combout\ & (!\EXE_brn|Binput[10]~10_combout\ & 
-- !\EXE_brn|ALU_output_mux[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[10]~244_combout\,
	datab => \EXE_brn|Binput[10]~10_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[9]~19\,
	combout => \EXE_brn|ALU_output_mux[10]~20_combout\,
	cout => \EXE_brn|ALU_output_mux[10]~21\);

-- Location: LCCOMB_X22_Y24_N22
\EXE_brn|ALU_output_mux[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[11]~22_combout\ = (\ID|read_data_1[11]~266_combout\ & ((\EXE_brn|Binput[11]~11_combout\ & (!\EXE_brn|ALU_output_mux[10]~21\)) # (!\EXE_brn|Binput[11]~11_combout\ & (\EXE_brn|ALU_output_mux[10]~21\ & VCC)))) # 
-- (!\ID|read_data_1[11]~266_combout\ & ((\EXE_brn|Binput[11]~11_combout\ & ((\EXE_brn|ALU_output_mux[10]~21\) # (GND))) # (!\EXE_brn|Binput[11]~11_combout\ & (!\EXE_brn|ALU_output_mux[10]~21\))))
-- \EXE_brn|ALU_output_mux[11]~23\ = CARRY((\ID|read_data_1[11]~266_combout\ & (\EXE_brn|Binput[11]~11_combout\ & !\EXE_brn|ALU_output_mux[10]~21\)) # (!\ID|read_data_1[11]~266_combout\ & ((\EXE_brn|Binput[11]~11_combout\) # 
-- (!\EXE_brn|ALU_output_mux[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[11]~266_combout\,
	datab => \EXE_brn|Binput[11]~11_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[10]~21\,
	combout => \EXE_brn|ALU_output_mux[11]~22_combout\,
	cout => \EXE_brn|ALU_output_mux[11]~23\);

-- Location: LCCOMB_X22_Y24_N24
\EXE_brn|ALU_output_mux[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[12]~24_combout\ = ((\EXE_brn|Binput[12]~12_combout\ $ (\ID|read_data_1[12]~288_combout\ $ (\EXE_brn|ALU_output_mux[11]~23\)))) # (GND)
-- \EXE_brn|ALU_output_mux[12]~25\ = CARRY((\EXE_brn|Binput[12]~12_combout\ & (\ID|read_data_1[12]~288_combout\ & !\EXE_brn|ALU_output_mux[11]~23\)) # (!\EXE_brn|Binput[12]~12_combout\ & ((\ID|read_data_1[12]~288_combout\) # 
-- (!\EXE_brn|ALU_output_mux[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[12]~12_combout\,
	datab => \ID|read_data_1[12]~288_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[11]~23\,
	combout => \EXE_brn|ALU_output_mux[12]~24_combout\,
	cout => \EXE_brn|ALU_output_mux[12]~25\);

-- Location: LCCOMB_X22_Y24_N26
\EXE_brn|ALU_output_mux[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[13]~26_combout\ = (\ID|read_data_1[13]~310_combout\ & ((\EXE_brn|Binput[13]~13_combout\ & (!\EXE_brn|ALU_output_mux[12]~25\)) # (!\EXE_brn|Binput[13]~13_combout\ & (\EXE_brn|ALU_output_mux[12]~25\ & VCC)))) # 
-- (!\ID|read_data_1[13]~310_combout\ & ((\EXE_brn|Binput[13]~13_combout\ & ((\EXE_brn|ALU_output_mux[12]~25\) # (GND))) # (!\EXE_brn|Binput[13]~13_combout\ & (!\EXE_brn|ALU_output_mux[12]~25\))))
-- \EXE_brn|ALU_output_mux[13]~27\ = CARRY((\ID|read_data_1[13]~310_combout\ & (\EXE_brn|Binput[13]~13_combout\ & !\EXE_brn|ALU_output_mux[12]~25\)) # (!\ID|read_data_1[13]~310_combout\ & ((\EXE_brn|Binput[13]~13_combout\) # 
-- (!\EXE_brn|ALU_output_mux[12]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[13]~310_combout\,
	datab => \EXE_brn|Binput[13]~13_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[12]~25\,
	combout => \EXE_brn|ALU_output_mux[13]~26_combout\,
	cout => \EXE_brn|ALU_output_mux[13]~27\);

-- Location: LCCOMB_X22_Y24_N28
\EXE_brn|ALU_output_mux[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[14]~28_combout\ = ((\ID|read_data_1[14]~332_combout\ $ (\EXE_brn|Binput[14]~14_combout\ $ (\EXE_brn|ALU_output_mux[13]~27\)))) # (GND)
-- \EXE_brn|ALU_output_mux[14]~29\ = CARRY((\ID|read_data_1[14]~332_combout\ & ((!\EXE_brn|ALU_output_mux[13]~27\) # (!\EXE_brn|Binput[14]~14_combout\))) # (!\ID|read_data_1[14]~332_combout\ & (!\EXE_brn|Binput[14]~14_combout\ & 
-- !\EXE_brn|ALU_output_mux[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[14]~332_combout\,
	datab => \EXE_brn|Binput[14]~14_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[13]~27\,
	combout => \EXE_brn|ALU_output_mux[14]~28_combout\,
	cout => \EXE_brn|ALU_output_mux[14]~29\);

-- Location: LCCOMB_X22_Y24_N30
\EXE_brn|ALU_output_mux[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[15]~30_combout\ = (\EXE_brn|Binput[15]~15_combout\ & ((\ID|read_data_1[15]~354_combout\ & (!\EXE_brn|ALU_output_mux[14]~29\)) # (!\ID|read_data_1[15]~354_combout\ & ((\EXE_brn|ALU_output_mux[14]~29\) # (GND))))) # 
-- (!\EXE_brn|Binput[15]~15_combout\ & ((\ID|read_data_1[15]~354_combout\ & (\EXE_brn|ALU_output_mux[14]~29\ & VCC)) # (!\ID|read_data_1[15]~354_combout\ & (!\EXE_brn|ALU_output_mux[14]~29\))))
-- \EXE_brn|ALU_output_mux[15]~31\ = CARRY((\EXE_brn|Binput[15]~15_combout\ & ((!\EXE_brn|ALU_output_mux[14]~29\) # (!\ID|read_data_1[15]~354_combout\))) # (!\EXE_brn|Binput[15]~15_combout\ & (!\ID|read_data_1[15]~354_combout\ & 
-- !\EXE_brn|ALU_output_mux[14]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[15]~15_combout\,
	datab => \ID|read_data_1[15]~354_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[14]~29\,
	combout => \EXE_brn|ALU_output_mux[15]~30_combout\,
	cout => \EXE_brn|ALU_output_mux[15]~31\);

-- Location: LCCOMB_X22_Y23_N0
\EXE_brn|ALU_output_mux[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[16]~32_combout\ = ((\EXE_brn|Binput[16]~16_combout\ $ (\ID|read_data_1[16]~376_combout\ $ (\EXE_brn|ALU_output_mux[15]~31\)))) # (GND)
-- \EXE_brn|ALU_output_mux[16]~33\ = CARRY((\EXE_brn|Binput[16]~16_combout\ & (\ID|read_data_1[16]~376_combout\ & !\EXE_brn|ALU_output_mux[15]~31\)) # (!\EXE_brn|Binput[16]~16_combout\ & ((\ID|read_data_1[16]~376_combout\) # 
-- (!\EXE_brn|ALU_output_mux[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[16]~16_combout\,
	datab => \ID|read_data_1[16]~376_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[15]~31\,
	combout => \EXE_brn|ALU_output_mux[16]~32_combout\,
	cout => \EXE_brn|ALU_output_mux[16]~33\);

-- Location: LCCOMB_X22_Y23_N10
\EXE_brn|ALU_output_mux[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[21]~42_combout\ = (\EXE_brn|Binput[21]~21_combout\ & ((\ID|read_data_1[21]~486_combout\ & (!\EXE_brn|ALU_output_mux[20]~41\)) # (!\ID|read_data_1[21]~486_combout\ & ((\EXE_brn|ALU_output_mux[20]~41\) # (GND))))) # 
-- (!\EXE_brn|Binput[21]~21_combout\ & ((\ID|read_data_1[21]~486_combout\ & (\EXE_brn|ALU_output_mux[20]~41\ & VCC)) # (!\ID|read_data_1[21]~486_combout\ & (!\EXE_brn|ALU_output_mux[20]~41\))))
-- \EXE_brn|ALU_output_mux[21]~43\ = CARRY((\EXE_brn|Binput[21]~21_combout\ & ((!\EXE_brn|ALU_output_mux[20]~41\) # (!\ID|read_data_1[21]~486_combout\))) # (!\EXE_brn|Binput[21]~21_combout\ & (!\ID|read_data_1[21]~486_combout\ & 
-- !\EXE_brn|ALU_output_mux[20]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[21]~21_combout\,
	datab => \ID|read_data_1[21]~486_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[20]~41\,
	combout => \EXE_brn|ALU_output_mux[21]~42_combout\,
	cout => \EXE_brn|ALU_output_mux[21]~43\);

-- Location: LCCOMB_X22_Y23_N14
\EXE_brn|ALU_output_mux[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[23]~46_combout\ = (\ID|read_data_1[23]~530_combout\ & ((\EXE_brn|Binput[23]~23_combout\ & (!\EXE_brn|ALU_output_mux[22]~45\)) # (!\EXE_brn|Binput[23]~23_combout\ & (\EXE_brn|ALU_output_mux[22]~45\ & VCC)))) # 
-- (!\ID|read_data_1[23]~530_combout\ & ((\EXE_brn|Binput[23]~23_combout\ & ((\EXE_brn|ALU_output_mux[22]~45\) # (GND))) # (!\EXE_brn|Binput[23]~23_combout\ & (!\EXE_brn|ALU_output_mux[22]~45\))))
-- \EXE_brn|ALU_output_mux[23]~47\ = CARRY((\ID|read_data_1[23]~530_combout\ & (\EXE_brn|Binput[23]~23_combout\ & !\EXE_brn|ALU_output_mux[22]~45\)) # (!\ID|read_data_1[23]~530_combout\ & ((\EXE_brn|Binput[23]~23_combout\) # 
-- (!\EXE_brn|ALU_output_mux[22]~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[23]~530_combout\,
	datab => \EXE_brn|Binput[23]~23_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[22]~45\,
	combout => \EXE_brn|ALU_output_mux[23]~46_combout\,
	cout => \EXE_brn|ALU_output_mux[23]~47\);

-- Location: LCCOMB_X22_Y23_N18
\EXE_brn|ALU_output_mux[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[25]~50_combout\ = (\ID|read_data_1[25]~574_combout\ & ((\EXE_brn|Binput[25]~25_combout\ & (!\EXE_brn|ALU_output_mux[24]~49\)) # (!\EXE_brn|Binput[25]~25_combout\ & (\EXE_brn|ALU_output_mux[24]~49\ & VCC)))) # 
-- (!\ID|read_data_1[25]~574_combout\ & ((\EXE_brn|Binput[25]~25_combout\ & ((\EXE_brn|ALU_output_mux[24]~49\) # (GND))) # (!\EXE_brn|Binput[25]~25_combout\ & (!\EXE_brn|ALU_output_mux[24]~49\))))
-- \EXE_brn|ALU_output_mux[25]~51\ = CARRY((\ID|read_data_1[25]~574_combout\ & (\EXE_brn|Binput[25]~25_combout\ & !\EXE_brn|ALU_output_mux[24]~49\)) # (!\ID|read_data_1[25]~574_combout\ & ((\EXE_brn|Binput[25]~25_combout\) # 
-- (!\EXE_brn|ALU_output_mux[24]~49\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[25]~574_combout\,
	datab => \EXE_brn|Binput[25]~25_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[24]~49\,
	combout => \EXE_brn|ALU_output_mux[25]~50_combout\,
	cout => \EXE_brn|ALU_output_mux[25]~51\);

-- Location: LCCOMB_X22_Y23_N28
\EXE_brn|ALU_output_mux[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[30]~60_combout\ = ((\EXE_brn|Binput[30]~30_combout\ $ (\ID|read_data_1[30]~684_combout\ $ (\EXE_brn|ALU_output_mux[29]~59\)))) # (GND)
-- \EXE_brn|ALU_output_mux[30]~61\ = CARRY((\EXE_brn|Binput[30]~30_combout\ & (\ID|read_data_1[30]~684_combout\ & !\EXE_brn|ALU_output_mux[29]~59\)) # (!\EXE_brn|Binput[30]~30_combout\ & ((\ID|read_data_1[30]~684_combout\) # 
-- (!\EXE_brn|ALU_output_mux[29]~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[30]~30_combout\,
	datab => \ID|read_data_1[30]~684_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[29]~59\,
	combout => \EXE_brn|ALU_output_mux[30]~60_combout\,
	cout => \EXE_brn|ALU_output_mux[30]~61\);

-- Location: LCCOMB_X18_Y23_N10
\EXE_brn|Add_Result_branch[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add_Result_branch[1]~2_combout\ = (\Instruction_A|N_dffs:1:stage_i|q~regout\ & ((\PC_plus_4_A|N_dffs:3:stage_i|q~regout\ & (\EXE_brn|Add_Result_branch[0]~1\ & VCC)) # (!\PC_plus_4_A|N_dffs:3:stage_i|q~regout\ & 
-- (!\EXE_brn|Add_Result_branch[0]~1\)))) # (!\Instruction_A|N_dffs:1:stage_i|q~regout\ & ((\PC_plus_4_A|N_dffs:3:stage_i|q~regout\ & (!\EXE_brn|Add_Result_branch[0]~1\)) # (!\PC_plus_4_A|N_dffs:3:stage_i|q~regout\ & ((\EXE_brn|Add_Result_branch[0]~1\) # 
-- (GND)))))
-- \EXE_brn|Add_Result_branch[1]~3\ = CARRY((\Instruction_A|N_dffs:1:stage_i|q~regout\ & (!\PC_plus_4_A|N_dffs:3:stage_i|q~regout\ & !\EXE_brn|Add_Result_branch[0]~1\)) # (!\Instruction_A|N_dffs:1:stage_i|q~regout\ & ((!\EXE_brn|Add_Result_branch[0]~1\) # 
-- (!\PC_plus_4_A|N_dffs:3:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:1:stage_i|q~regout\,
	datab => \PC_plus_4_A|N_dffs:3:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE_brn|Add_Result_branch[0]~1\,
	combout => \EXE_brn|Add_Result_branch[1]~2_combout\,
	cout => \EXE_brn|Add_Result_branch[1]~3\);

-- Location: LCCOMB_X16_Y23_N18
\IFE|PC_plus_4_out[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[5]~6_combout\ = (\IFE|PC\(5) & (!\IFE|PC_plus_4_out[4]~5\)) # (!\IFE|PC\(5) & ((\IFE|PC_plus_4_out[4]~5\) # (GND)))
-- \IFE|PC_plus_4_out[5]~7\ = CARRY((!\IFE|PC_plus_4_out[4]~5\) # (!\IFE|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC\(5),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[4]~5\,
	combout => \IFE|PC_plus_4_out[5]~6_combout\,
	cout => \IFE|PC_plus_4_out[5]~7\);

-- Location: LCCOMB_X18_Y23_N14
\EXE_brn|Add_Result_branch[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add_Result_branch[3]~6_combout\ = (\PC_plus_4_A|N_dffs:5:stage_i|q~regout\ & ((\Instruction_A|N_dffs:3:stage_i|q~regout\ & (\EXE_brn|Add_Result_branch[2]~5\ & VCC)) # (!\Instruction_A|N_dffs:3:stage_i|q~regout\ & 
-- (!\EXE_brn|Add_Result_branch[2]~5\)))) # (!\PC_plus_4_A|N_dffs:5:stage_i|q~regout\ & ((\Instruction_A|N_dffs:3:stage_i|q~regout\ & (!\EXE_brn|Add_Result_branch[2]~5\)) # (!\Instruction_A|N_dffs:3:stage_i|q~regout\ & ((\EXE_brn|Add_Result_branch[2]~5\) # 
-- (GND)))))
-- \EXE_brn|Add_Result_branch[3]~7\ = CARRY((\PC_plus_4_A|N_dffs:5:stage_i|q~regout\ & (!\Instruction_A|N_dffs:3:stage_i|q~regout\ & !\EXE_brn|Add_Result_branch[2]~5\)) # (!\PC_plus_4_A|N_dffs:5:stage_i|q~regout\ & ((!\EXE_brn|Add_Result_branch[2]~5\) # 
-- (!\Instruction_A|N_dffs:3:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_plus_4_A|N_dffs:5:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:3:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE_brn|Add_Result_branch[2]~5\,
	combout => \EXE_brn|Add_Result_branch[3]~6_combout\,
	cout => \EXE_brn|Add_Result_branch[3]~7\);

-- Location: LCCOMB_X16_Y23_N20
\IFE|PC_plus_4_out[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[6]~8_combout\ = (\IFE|PC\(6) & (\IFE|PC_plus_4_out[5]~7\ $ (GND))) # (!\IFE|PC\(6) & (!\IFE|PC_plus_4_out[5]~7\ & VCC))
-- \IFE|PC_plus_4_out[6]~9\ = CARRY((\IFE|PC\(6) & !\IFE|PC_plus_4_out[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC\(6),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[5]~7\,
	combout => \IFE|PC_plus_4_out[6]~8_combout\,
	cout => \IFE|PC_plus_4_out[6]~9\);

-- Location: LCCOMB_X18_Y23_N16
\EXE_brn|Add_Result_branch[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add_Result_branch[4]~8_combout\ = ((\PC_plus_4_A|N_dffs:6:stage_i|q~regout\ $ (\Instruction_A|N_dffs:4:stage_i|q~regout\ $ (!\EXE_brn|Add_Result_branch[3]~7\)))) # (GND)
-- \EXE_brn|Add_Result_branch[4]~9\ = CARRY((\PC_plus_4_A|N_dffs:6:stage_i|q~regout\ & ((\Instruction_A|N_dffs:4:stage_i|q~regout\) # (!\EXE_brn|Add_Result_branch[3]~7\))) # (!\PC_plus_4_A|N_dffs:6:stage_i|q~regout\ & 
-- (\Instruction_A|N_dffs:4:stage_i|q~regout\ & !\EXE_brn|Add_Result_branch[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC_plus_4_A|N_dffs:6:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:4:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE_brn|Add_Result_branch[3]~7\,
	combout => \EXE_brn|Add_Result_branch[4]~8_combout\,
	cout => \EXE_brn|Add_Result_branch[4]~9\);

-- Location: LCCOMB_X16_Y23_N22
\IFE|PC_plus_4_out[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[7]~10_combout\ = (\IFE|PC\(7) & (!\IFE|PC_plus_4_out[6]~9\)) # (!\IFE|PC\(7) & ((\IFE|PC_plus_4_out[6]~9\) # (GND)))
-- \IFE|PC_plus_4_out[7]~11\ = CARRY((!\IFE|PC_plus_4_out[6]~9\) # (!\IFE|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC\(7),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[6]~9\,
	combout => \IFE|PC_plus_4_out[7]~10_combout\,
	cout => \IFE|PC_plus_4_out[7]~11\);

-- Location: LCCOMB_X18_Y23_N18
\EXE_brn|Add_Result_branch[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add_Result_branch[5]~10_combout\ = (\Instruction_A|N_dffs:5:stage_i|q~regout\ & ((\PC_plus_4_A|N_dffs:7:stage_i|q~regout\ & (\EXE_brn|Add_Result_branch[4]~9\ & VCC)) # (!\PC_plus_4_A|N_dffs:7:stage_i|q~regout\ & 
-- (!\EXE_brn|Add_Result_branch[4]~9\)))) # (!\Instruction_A|N_dffs:5:stage_i|q~regout\ & ((\PC_plus_4_A|N_dffs:7:stage_i|q~regout\ & (!\EXE_brn|Add_Result_branch[4]~9\)) # (!\PC_plus_4_A|N_dffs:7:stage_i|q~regout\ & ((\EXE_brn|Add_Result_branch[4]~9\) # 
-- (GND)))))
-- \EXE_brn|Add_Result_branch[5]~11\ = CARRY((\Instruction_A|N_dffs:5:stage_i|q~regout\ & (!\PC_plus_4_A|N_dffs:7:stage_i|q~regout\ & !\EXE_brn|Add_Result_branch[4]~9\)) # (!\Instruction_A|N_dffs:5:stage_i|q~regout\ & ((!\EXE_brn|Add_Result_branch[4]~9\) # 
-- (!\PC_plus_4_A|N_dffs:7:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:5:stage_i|q~regout\,
	datab => \PC_plus_4_A|N_dffs:7:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE_brn|Add_Result_branch[4]~9\,
	combout => \EXE_brn|Add_Result_branch[5]~10_combout\,
	cout => \EXE_brn|Add_Result_branch[5]~11\);

-- Location: LCCOMB_X16_Y23_N24
\IFE|PC_plus_4_out[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[8]~12_combout\ = (\IFE|PC\(8) & (\IFE|PC_plus_4_out[7]~11\ $ (GND))) # (!\IFE|PC\(8) & (!\IFE|PC_plus_4_out[7]~11\ & VCC))
-- \IFE|PC_plus_4_out[8]~13\ = CARRY((\IFE|PC\(8) & !\IFE|PC_plus_4_out[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC\(8),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[7]~11\,
	combout => \IFE|PC_plus_4_out[8]~12_combout\,
	cout => \IFE|PC_plus_4_out[8]~13\);

-- Location: LCCOMB_X18_Y23_N20
\EXE_brn|Add_Result_branch[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add_Result_branch[6]~12_combout\ = ((\Instruction_A|N_dffs:6:stage_i|q~regout\ $ (\PC_plus_4_A|N_dffs:8:stage_i|q~regout\ $ (!\EXE_brn|Add_Result_branch[5]~11\)))) # (GND)
-- \EXE_brn|Add_Result_branch[6]~13\ = CARRY((\Instruction_A|N_dffs:6:stage_i|q~regout\ & ((\PC_plus_4_A|N_dffs:8:stage_i|q~regout\) # (!\EXE_brn|Add_Result_branch[5]~11\))) # (!\Instruction_A|N_dffs:6:stage_i|q~regout\ & 
-- (\PC_plus_4_A|N_dffs:8:stage_i|q~regout\ & !\EXE_brn|Add_Result_branch[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:6:stage_i|q~regout\,
	datab => \PC_plus_4_A|N_dffs:8:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE_brn|Add_Result_branch[5]~11\,
	combout => \EXE_brn|Add_Result_branch[6]~12_combout\,
	cout => \EXE_brn|Add_Result_branch[6]~13\);

-- Location: LCCOMB_X16_Y23_N26
\IFE|PC_plus_4_out[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[9]~14_combout\ = \IFE|PC_plus_4_out[8]~13\ $ (\IFE|PC\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \IFE|PC\(9),
	cin => \IFE|PC_plus_4_out[8]~13\,
	combout => \IFE|PC_plus_4_out[9]~14_combout\);

-- Location: LCCOMB_X18_Y23_N22
\EXE_brn|Add_Result_branch[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add_Result_branch[7]~14_combout\ = \Instruction_A|N_dffs:7:stage_i|q~regout\ $ (\EXE_brn|Add_Result_branch[6]~13\ $ (\PC_plus_4_A|N_dffs:9:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:7:stage_i|q~regout\,
	datad => \PC_plus_4_A|N_dffs:9:stage_i|q~regout\,
	cin => \EXE_brn|Add_Result_branch[6]~13\,
	combout => \EXE_brn|Add_Result_branch[7]~14_combout\);

-- Location: M4K_X17_Y17
\MEM|data_memory|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007800000000000000006400000000000000008C000000000000000082",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MemWrite_C|q~regout\,
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portadatain => \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \MEM|data_memory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|data_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: DSPOUT_X28_Y19_N2
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X28_Y20_N2
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y19_N0
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ $ (VCC))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\ & VCC))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~dataout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\);

-- Location: LCCOMB_X29_Y19_N2
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~1\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\);

-- Location: LCCOMB_X29_Y19_N8
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\);

-- Location: LCCOMB_X29_Y19_N10
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~9\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\);

-- Location: DSPOUT_X28_Y17_N2
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCCOMB_X30_Y19_N0
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\ $ (VCC))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\ & VCC))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~1\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[0]~0_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datad => VCC,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X30_Y19_N2
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~1\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~1\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~1\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~3\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~1\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~1\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~2_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~1\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X30_Y19_N4
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~5\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~3\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~3\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X30_Y19_N10
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~9\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~9\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~9\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~11\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~9\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~9\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~10_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~9\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X29_Y19_N12
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[5]~11\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\);

-- Location: LCCOMB_X29_Y19_N14
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~13\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\);

-- Location: LCCOMB_X30_Y19_N12
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~13\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~11\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[6]~12_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~11\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X30_Y19_N14
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~13\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~13\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~13\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~15\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~13\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~13\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~14_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~13\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~15\);

-- Location: DSPOUT_X28_Y18_N2
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 18,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y19_N16
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[7]~15\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\);

-- Location: LCCOMB_X29_Y19_N20
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\);

-- Location: LCCOMB_X29_Y19_N30
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT15\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT15\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\);

-- Location: LCCOMB_X29_Y18_N0
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT16\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT16\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~31\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\);

-- Location: LCCOMB_X29_Y18_N2
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT17\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT17\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~33\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\);

-- Location: LCCOMB_X29_Y18_N8
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT2\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT20\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\);

-- Location: LCCOMB_X29_Y18_N10
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT3\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT21\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~41\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\);

-- Location: LCCOMB_X29_Y18_N12
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT4\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT22\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~43\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\);

-- Location: LCCOMB_X29_Y18_N14
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT5\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT23\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~45\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\);

-- Location: LCCOMB_X29_Y18_N20
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\ $ (GND))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\ & VCC))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT8\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\);

-- Location: LCCOMB_X29_Y18_N22
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\) # (GND)))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\ = CARRY((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT9\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~53\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\);

-- Location: LCCOMB_X29_Y18_N28
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\ $ (GND))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\ & VCC))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT12\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\);

-- Location: LCCOMB_X29_Y18_N30
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\ = \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~61\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\);

-- Location: LCCOMB_X20_Y20_N0
\EXE|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~0_combout\ = (\read_data_1_B|N_dffs:0:stage_i|q~regout\ & ((GND) # (!\EXE|Binput_signed[0]~0_combout\))) # (!\read_data_1_B|N_dffs:0:stage_i|q~regout\ & (\EXE|Binput_signed[0]~0_combout\ $ (GND)))
-- \EXE|Add1~1\ = CARRY((\read_data_1_B|N_dffs:0:stage_i|q~regout\) # (!\EXE|Binput_signed[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:0:stage_i|q~regout\,
	datab => \EXE|Binput_signed[0]~0_combout\,
	datad => VCC,
	combout => \EXE|Add1~0_combout\,
	cout => \EXE|Add1~1\);

-- Location: LCCOMB_X20_Y20_N14
\EXE|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~14_combout\ = (\EXE|Binput_signed[7]~24_combout\ & ((\read_data_1_B|N_dffs:7:stage_i|q~regout\ & (!\EXE|Add1~13\)) # (!\read_data_1_B|N_dffs:7:stage_i|q~regout\ & ((\EXE|Add1~13\) # (GND))))) # (!\EXE|Binput_signed[7]~24_combout\ & 
-- ((\read_data_1_B|N_dffs:7:stage_i|q~regout\ & (\EXE|Add1~13\ & VCC)) # (!\read_data_1_B|N_dffs:7:stage_i|q~regout\ & (!\EXE|Add1~13\))))
-- \EXE|Add1~15\ = CARRY((\EXE|Binput_signed[7]~24_combout\ & ((!\EXE|Add1~13\) # (!\read_data_1_B|N_dffs:7:stage_i|q~regout\))) # (!\EXE|Binput_signed[7]~24_combout\ & (!\read_data_1_B|N_dffs:7:stage_i|q~regout\ & !\EXE|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[7]~24_combout\,
	datab => \read_data_1_B|N_dffs:7:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add1~13\,
	combout => \EXE|Add1~14_combout\,
	cout => \EXE|Add1~15\);

-- Location: LCCOMB_X20_Y20_N20
\EXE|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~20_combout\ = ((\EXE|Binput_signed[10]~21_combout\ $ (\read_data_1_B|N_dffs:10:stage_i|q~regout\ $ (\EXE|Add1~19\)))) # (GND)
-- \EXE|Add1~21\ = CARRY((\EXE|Binput_signed[10]~21_combout\ & (\read_data_1_B|N_dffs:10:stage_i|q~regout\ & !\EXE|Add1~19\)) # (!\EXE|Binput_signed[10]~21_combout\ & ((\read_data_1_B|N_dffs:10:stage_i|q~regout\) # (!\EXE|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[10]~21_combout\,
	datab => \read_data_1_B|N_dffs:10:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add1~19\,
	combout => \EXE|Add1~20_combout\,
	cout => \EXE|Add1~21\);

-- Location: LCCOMB_X20_Y19_N4
\EXE|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~36_combout\ = ((\read_data_1_B|N_dffs:18:stage_i|q~regout\ $ (\EXE|Binput_signed[18]~14_combout\ $ (\EXE|Add1~35\)))) # (GND)
-- \EXE|Add1~37\ = CARRY((\read_data_1_B|N_dffs:18:stage_i|q~regout\ & ((!\EXE|Add1~35\) # (!\EXE|Binput_signed[18]~14_combout\))) # (!\read_data_1_B|N_dffs:18:stage_i|q~regout\ & (!\EXE|Binput_signed[18]~14_combout\ & !\EXE|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:18:stage_i|q~regout\,
	datab => \EXE|Binput_signed[18]~14_combout\,
	datad => VCC,
	cin => \EXE|Add1~35\,
	combout => \EXE|Add1~36_combout\,
	cout => \EXE|Add1~37\);

-- Location: LCCOMB_X20_Y19_N6
\EXE|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~38_combout\ = (\read_data_1_B|N_dffs:19:stage_i|q~regout\ & ((\EXE|Binput_signed[19]~17_combout\ & (!\EXE|Add1~37\)) # (!\EXE|Binput_signed[19]~17_combout\ & (\EXE|Add1~37\ & VCC)))) # (!\read_data_1_B|N_dffs:19:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[19]~17_combout\ & ((\EXE|Add1~37\) # (GND))) # (!\EXE|Binput_signed[19]~17_combout\ & (!\EXE|Add1~37\))))
-- \EXE|Add1~39\ = CARRY((\read_data_1_B|N_dffs:19:stage_i|q~regout\ & (\EXE|Binput_signed[19]~17_combout\ & !\EXE|Add1~37\)) # (!\read_data_1_B|N_dffs:19:stage_i|q~regout\ & ((\EXE|Binput_signed[19]~17_combout\) # (!\EXE|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:19:stage_i|q~regout\,
	datab => \EXE|Binput_signed[19]~17_combout\,
	datad => VCC,
	cin => \EXE|Add1~37\,
	combout => \EXE|Add1~38_combout\,
	cout => \EXE|Add1~39\);

-- Location: LCCOMB_X20_Y19_N8
\EXE|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~40_combout\ = ((\read_data_1_B|N_dffs:20:stage_i|q~regout\ $ (\EXE|Binput_signed[20]~18_combout\ $ (\EXE|Add1~39\)))) # (GND)
-- \EXE|Add1~41\ = CARRY((\read_data_1_B|N_dffs:20:stage_i|q~regout\ & ((!\EXE|Add1~39\) # (!\EXE|Binput_signed[20]~18_combout\))) # (!\read_data_1_B|N_dffs:20:stage_i|q~regout\ & (!\EXE|Binput_signed[20]~18_combout\ & !\EXE|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:20:stage_i|q~regout\,
	datab => \EXE|Binput_signed[20]~18_combout\,
	datad => VCC,
	cin => \EXE|Add1~39\,
	combout => \EXE|Add1~40_combout\,
	cout => \EXE|Add1~41\);

-- Location: LCCOMB_X20_Y19_N10
\EXE|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~42_combout\ = (\read_data_1_B|N_dffs:21:stage_i|q~regout\ & ((\EXE|Binput_signed[21]~9_combout\ & (!\EXE|Add1~41\)) # (!\EXE|Binput_signed[21]~9_combout\ & (\EXE|Add1~41\ & VCC)))) # (!\read_data_1_B|N_dffs:21:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[21]~9_combout\ & ((\EXE|Add1~41\) # (GND))) # (!\EXE|Binput_signed[21]~9_combout\ & (!\EXE|Add1~41\))))
-- \EXE|Add1~43\ = CARRY((\read_data_1_B|N_dffs:21:stage_i|q~regout\ & (\EXE|Binput_signed[21]~9_combout\ & !\EXE|Add1~41\)) # (!\read_data_1_B|N_dffs:21:stage_i|q~regout\ & ((\EXE|Binput_signed[21]~9_combout\) # (!\EXE|Add1~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:21:stage_i|q~regout\,
	datab => \EXE|Binput_signed[21]~9_combout\,
	datad => VCC,
	cin => \EXE|Add1~41\,
	combout => \EXE|Add1~42_combout\,
	cout => \EXE|Add1~43\);

-- Location: LCCOMB_X20_Y19_N14
\EXE|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~46_combout\ = (\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & (!\EXE|Add1~45\)) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Add1~45\) # (GND))))) # (!\EXE|Binput_signed[23]~3_combout\ & 
-- ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & (\EXE|Add1~45\ & VCC)) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & (!\EXE|Add1~45\))))
-- \EXE|Add1~47\ = CARRY((\EXE|Binput_signed[23]~3_combout\ & ((!\EXE|Add1~45\) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\))) # (!\EXE|Binput_signed[23]~3_combout\ & (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & !\EXE|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[23]~3_combout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add1~45\,
	combout => \EXE|Add1~46_combout\,
	cout => \EXE|Add1~47\);

-- Location: LCCOMB_X20_Y19_N18
\EXE|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~50_combout\ = (\EXE|Binput_signed[25]~5_combout\ & ((\read_data_1_B|N_dffs:25:stage_i|q~regout\ & (!\EXE|Add1~49\)) # (!\read_data_1_B|N_dffs:25:stage_i|q~regout\ & ((\EXE|Add1~49\) # (GND))))) # (!\EXE|Binput_signed[25]~5_combout\ & 
-- ((\read_data_1_B|N_dffs:25:stage_i|q~regout\ & (\EXE|Add1~49\ & VCC)) # (!\read_data_1_B|N_dffs:25:stage_i|q~regout\ & (!\EXE|Add1~49\))))
-- \EXE|Add1~51\ = CARRY((\EXE|Binput_signed[25]~5_combout\ & ((!\EXE|Add1~49\) # (!\read_data_1_B|N_dffs:25:stage_i|q~regout\))) # (!\EXE|Binput_signed[25]~5_combout\ & (!\read_data_1_B|N_dffs:25:stage_i|q~regout\ & !\EXE|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[25]~5_combout\,
	datab => \read_data_1_B|N_dffs:25:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add1~49\,
	combout => \EXE|Add1~50_combout\,
	cout => \EXE|Add1~51\);

-- Location: LCCOMB_X20_Y19_N20
\EXE|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~52_combout\ = ((\EXE|Binput_signed[26]~10_combout\ $ (\read_data_1_B|N_dffs:26:stage_i|q~regout\ $ (\EXE|Add1~51\)))) # (GND)
-- \EXE|Add1~53\ = CARRY((\EXE|Binput_signed[26]~10_combout\ & (\read_data_1_B|N_dffs:26:stage_i|q~regout\ & !\EXE|Add1~51\)) # (!\EXE|Binput_signed[26]~10_combout\ & ((\read_data_1_B|N_dffs:26:stage_i|q~regout\) # (!\EXE|Add1~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[26]~10_combout\,
	datab => \read_data_1_B|N_dffs:26:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add1~51\,
	combout => \EXE|Add1~52_combout\,
	cout => \EXE|Add1~53\);

-- Location: LCCOMB_X20_Y19_N28
\EXE|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~60_combout\ = ((\EXE|Binput_signed[30]~31_combout\ $ (\read_data_1_B|N_dffs:30:stage_i|q~regout\ $ (\EXE|Add1~59\)))) # (GND)
-- \EXE|Add1~61\ = CARRY((\EXE|Binput_signed[30]~31_combout\ & (\read_data_1_B|N_dffs:30:stage_i|q~regout\ & !\EXE|Add1~59\)) # (!\EXE|Binput_signed[30]~31_combout\ & ((\read_data_1_B|N_dffs:30:stage_i|q~regout\) # (!\EXE|Add1~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[30]~31_combout\,
	datab => \read_data_1_B|N_dffs:30:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add1~59\,
	combout => \EXE|Add1~60_combout\,
	cout => \EXE|Add1~61\);

-- Location: LCCOMB_X19_Y20_N6
\EXE|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~6_combout\ = (\EXE|Binput_signed[3]~28_combout\ & ((\read_data_1_B|N_dffs:3:stage_i|q~regout\ & (\EXE|Add0~5\ & VCC)) # (!\read_data_1_B|N_dffs:3:stage_i|q~regout\ & (!\EXE|Add0~5\)))) # (!\EXE|Binput_signed[3]~28_combout\ & 
-- ((\read_data_1_B|N_dffs:3:stage_i|q~regout\ & (!\EXE|Add0~5\)) # (!\read_data_1_B|N_dffs:3:stage_i|q~regout\ & ((\EXE|Add0~5\) # (GND)))))
-- \EXE|Add0~7\ = CARRY((\EXE|Binput_signed[3]~28_combout\ & (!\read_data_1_B|N_dffs:3:stage_i|q~regout\ & !\EXE|Add0~5\)) # (!\EXE|Binput_signed[3]~28_combout\ & ((!\EXE|Add0~5\) # (!\read_data_1_B|N_dffs:3:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[3]~28_combout\,
	datab => \read_data_1_B|N_dffs:3:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add0~5\,
	combout => \EXE|Add0~6_combout\,
	cout => \EXE|Add0~7\);

-- Location: LCCOMB_X19_Y20_N8
\EXE|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~8_combout\ = ((\EXE|Binput_signed[4]~27_combout\ $ (\read_data_1_B|N_dffs:4:stage_i|q~regout\ $ (!\EXE|Add0~7\)))) # (GND)
-- \EXE|Add0~9\ = CARRY((\EXE|Binput_signed[4]~27_combout\ & ((\read_data_1_B|N_dffs:4:stage_i|q~regout\) # (!\EXE|Add0~7\))) # (!\EXE|Binput_signed[4]~27_combout\ & (\read_data_1_B|N_dffs:4:stage_i|q~regout\ & !\EXE|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[4]~27_combout\,
	datab => \read_data_1_B|N_dffs:4:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add0~7\,
	combout => \EXE|Add0~8_combout\,
	cout => \EXE|Add0~9\);

-- Location: LCCOMB_X19_Y20_N10
\EXE|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~10_combout\ = (\read_data_1_B|N_dffs:5:stage_i|q~regout\ & ((\EXE|Binput_signed[5]~26_combout\ & (\EXE|Add0~9\ & VCC)) # (!\EXE|Binput_signed[5]~26_combout\ & (!\EXE|Add0~9\)))) # (!\read_data_1_B|N_dffs:5:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[5]~26_combout\ & (!\EXE|Add0~9\)) # (!\EXE|Binput_signed[5]~26_combout\ & ((\EXE|Add0~9\) # (GND)))))
-- \EXE|Add0~11\ = CARRY((\read_data_1_B|N_dffs:5:stage_i|q~regout\ & (!\EXE|Binput_signed[5]~26_combout\ & !\EXE|Add0~9\)) # (!\read_data_1_B|N_dffs:5:stage_i|q~regout\ & ((!\EXE|Add0~9\) # (!\EXE|Binput_signed[5]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:5:stage_i|q~regout\,
	datab => \EXE|Binput_signed[5]~26_combout\,
	datad => VCC,
	cin => \EXE|Add0~9\,
	combout => \EXE|Add0~10_combout\,
	cout => \EXE|Add0~11\);

-- Location: LCCOMB_X19_Y20_N12
\EXE|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~12_combout\ = ((\read_data_1_B|N_dffs:6:stage_i|q~regout\ $ (\EXE|Binput_signed[6]~25_combout\ $ (!\EXE|Add0~11\)))) # (GND)
-- \EXE|Add0~13\ = CARRY((\read_data_1_B|N_dffs:6:stage_i|q~regout\ & ((\EXE|Binput_signed[6]~25_combout\) # (!\EXE|Add0~11\))) # (!\read_data_1_B|N_dffs:6:stage_i|q~regout\ & (\EXE|Binput_signed[6]~25_combout\ & !\EXE|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:6:stage_i|q~regout\,
	datab => \EXE|Binput_signed[6]~25_combout\,
	datad => VCC,
	cin => \EXE|Add0~11\,
	combout => \EXE|Add0~12_combout\,
	cout => \EXE|Add0~13\);

-- Location: LCCOMB_X19_Y20_N14
\EXE|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~14_combout\ = (\read_data_1_B|N_dffs:7:stage_i|q~regout\ & ((\EXE|Binput_signed[7]~24_combout\ & (\EXE|Add0~13\ & VCC)) # (!\EXE|Binput_signed[7]~24_combout\ & (!\EXE|Add0~13\)))) # (!\read_data_1_B|N_dffs:7:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[7]~24_combout\ & (!\EXE|Add0~13\)) # (!\EXE|Binput_signed[7]~24_combout\ & ((\EXE|Add0~13\) # (GND)))))
-- \EXE|Add0~15\ = CARRY((\read_data_1_B|N_dffs:7:stage_i|q~regout\ & (!\EXE|Binput_signed[7]~24_combout\ & !\EXE|Add0~13\)) # (!\read_data_1_B|N_dffs:7:stage_i|q~regout\ & ((!\EXE|Add0~13\) # (!\EXE|Binput_signed[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:7:stage_i|q~regout\,
	datab => \EXE|Binput_signed[7]~24_combout\,
	datad => VCC,
	cin => \EXE|Add0~13\,
	combout => \EXE|Add0~14_combout\,
	cout => \EXE|Add0~15\);

-- Location: LCCOMB_X19_Y20_N16
\EXE|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~16_combout\ = ((\EXE|Binput_signed[8]~23_combout\ $ (\read_data_1_B|N_dffs:8:stage_i|q~regout\ $ (!\EXE|Add0~15\)))) # (GND)
-- \EXE|Add0~17\ = CARRY((\EXE|Binput_signed[8]~23_combout\ & ((\read_data_1_B|N_dffs:8:stage_i|q~regout\) # (!\EXE|Add0~15\))) # (!\EXE|Binput_signed[8]~23_combout\ & (\read_data_1_B|N_dffs:8:stage_i|q~regout\ & !\EXE|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[8]~23_combout\,
	datab => \read_data_1_B|N_dffs:8:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add0~15\,
	combout => \EXE|Add0~16_combout\,
	cout => \EXE|Add0~17\);

-- Location: LCCOMB_X19_Y20_N18
\EXE|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~18_combout\ = (\read_data_1_B|N_dffs:9:stage_i|q~regout\ & ((\EXE|Binput_signed[9]~22_combout\ & (\EXE|Add0~17\ & VCC)) # (!\EXE|Binput_signed[9]~22_combout\ & (!\EXE|Add0~17\)))) # (!\read_data_1_B|N_dffs:9:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[9]~22_combout\ & (!\EXE|Add0~17\)) # (!\EXE|Binput_signed[9]~22_combout\ & ((\EXE|Add0~17\) # (GND)))))
-- \EXE|Add0~19\ = CARRY((\read_data_1_B|N_dffs:9:stage_i|q~regout\ & (!\EXE|Binput_signed[9]~22_combout\ & !\EXE|Add0~17\)) # (!\read_data_1_B|N_dffs:9:stage_i|q~regout\ & ((!\EXE|Add0~17\) # (!\EXE|Binput_signed[9]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:9:stage_i|q~regout\,
	datab => \EXE|Binput_signed[9]~22_combout\,
	datad => VCC,
	cin => \EXE|Add0~17\,
	combout => \EXE|Add0~18_combout\,
	cout => \EXE|Add0~19\);

-- Location: LCCOMB_X19_Y20_N22
\EXE|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~22_combout\ = (\EXE|Binput_signed[11]~20_combout\ & ((\read_data_1_B|N_dffs:11:stage_i|q~regout\ & (\EXE|Add0~21\ & VCC)) # (!\read_data_1_B|N_dffs:11:stage_i|q~regout\ & (!\EXE|Add0~21\)))) # (!\EXE|Binput_signed[11]~20_combout\ & 
-- ((\read_data_1_B|N_dffs:11:stage_i|q~regout\ & (!\EXE|Add0~21\)) # (!\read_data_1_B|N_dffs:11:stage_i|q~regout\ & ((\EXE|Add0~21\) # (GND)))))
-- \EXE|Add0~23\ = CARRY((\EXE|Binput_signed[11]~20_combout\ & (!\read_data_1_B|N_dffs:11:stage_i|q~regout\ & !\EXE|Add0~21\)) # (!\EXE|Binput_signed[11]~20_combout\ & ((!\EXE|Add0~21\) # (!\read_data_1_B|N_dffs:11:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[11]~20_combout\,
	datab => \read_data_1_B|N_dffs:11:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add0~21\,
	combout => \EXE|Add0~22_combout\,
	cout => \EXE|Add0~23\);

-- Location: LCCOMB_X19_Y20_N24
\EXE|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~24_combout\ = ((\read_data_1_B|N_dffs:12:stage_i|q~regout\ $ (\EXE|Binput_signed[12]~19_combout\ $ (!\EXE|Add0~23\)))) # (GND)
-- \EXE|Add0~25\ = CARRY((\read_data_1_B|N_dffs:12:stage_i|q~regout\ & ((\EXE|Binput_signed[12]~19_combout\) # (!\EXE|Add0~23\))) # (!\read_data_1_B|N_dffs:12:stage_i|q~regout\ & (\EXE|Binput_signed[12]~19_combout\ & !\EXE|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:12:stage_i|q~regout\,
	datab => \EXE|Binput_signed[12]~19_combout\,
	datad => VCC,
	cin => \EXE|Add0~23\,
	combout => \EXE|Add0~24_combout\,
	cout => \EXE|Add0~25\);

-- Location: LCCOMB_X19_Y20_N26
\EXE|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~26_combout\ = (\EXE|Binput_signed[13]~11_combout\ & ((\read_data_1_B|N_dffs:13:stage_i|q~regout\ & (\EXE|Add0~25\ & VCC)) # (!\read_data_1_B|N_dffs:13:stage_i|q~regout\ & (!\EXE|Add0~25\)))) # (!\EXE|Binput_signed[13]~11_combout\ & 
-- ((\read_data_1_B|N_dffs:13:stage_i|q~regout\ & (!\EXE|Add0~25\)) # (!\read_data_1_B|N_dffs:13:stage_i|q~regout\ & ((\EXE|Add0~25\) # (GND)))))
-- \EXE|Add0~27\ = CARRY((\EXE|Binput_signed[13]~11_combout\ & (!\read_data_1_B|N_dffs:13:stage_i|q~regout\ & !\EXE|Add0~25\)) # (!\EXE|Binput_signed[13]~11_combout\ & ((!\EXE|Add0~25\) # (!\read_data_1_B|N_dffs:13:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[13]~11_combout\,
	datab => \read_data_1_B|N_dffs:13:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add0~25\,
	combout => \EXE|Add0~26_combout\,
	cout => \EXE|Add0~27\);

-- Location: LCCOMB_X19_Y20_N28
\EXE|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~28_combout\ = ((\EXE|Binput_signed[14]~12_combout\ $ (\read_data_1_B|N_dffs:14:stage_i|q~regout\ $ (!\EXE|Add0~27\)))) # (GND)
-- \EXE|Add0~29\ = CARRY((\EXE|Binput_signed[14]~12_combout\ & ((\read_data_1_B|N_dffs:14:stage_i|q~regout\) # (!\EXE|Add0~27\))) # (!\EXE|Binput_signed[14]~12_combout\ & (\read_data_1_B|N_dffs:14:stage_i|q~regout\ & !\EXE|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[14]~12_combout\,
	datab => \read_data_1_B|N_dffs:14:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add0~27\,
	combout => \EXE|Add0~28_combout\,
	cout => \EXE|Add0~29\);

-- Location: LCCOMB_X19_Y20_N30
\EXE|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~30_combout\ = (\EXE|Binput_signed[15]~15_combout\ & ((\read_data_1_B|N_dffs:15:stage_i|q~regout\ & (\EXE|Add0~29\ & VCC)) # (!\read_data_1_B|N_dffs:15:stage_i|q~regout\ & (!\EXE|Add0~29\)))) # (!\EXE|Binput_signed[15]~15_combout\ & 
-- ((\read_data_1_B|N_dffs:15:stage_i|q~regout\ & (!\EXE|Add0~29\)) # (!\read_data_1_B|N_dffs:15:stage_i|q~regout\ & ((\EXE|Add0~29\) # (GND)))))
-- \EXE|Add0~31\ = CARRY((\EXE|Binput_signed[15]~15_combout\ & (!\read_data_1_B|N_dffs:15:stage_i|q~regout\ & !\EXE|Add0~29\)) # (!\EXE|Binput_signed[15]~15_combout\ & ((!\EXE|Add0~29\) # (!\read_data_1_B|N_dffs:15:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[15]~15_combout\,
	datab => \read_data_1_B|N_dffs:15:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add0~29\,
	combout => \EXE|Add0~30_combout\,
	cout => \EXE|Add0~31\);

-- Location: LCCOMB_X19_Y19_N0
\EXE|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~32_combout\ = ((\EXE|Binput_signed[16]~16_combout\ $ (\read_data_1_B|N_dffs:16:stage_i|q~regout\ $ (!\EXE|Add0~31\)))) # (GND)
-- \EXE|Add0~33\ = CARRY((\EXE|Binput_signed[16]~16_combout\ & ((\read_data_1_B|N_dffs:16:stage_i|q~regout\) # (!\EXE|Add0~31\))) # (!\EXE|Binput_signed[16]~16_combout\ & (\read_data_1_B|N_dffs:16:stage_i|q~regout\ & !\EXE|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[16]~16_combout\,
	datab => \read_data_1_B|N_dffs:16:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add0~31\,
	combout => \EXE|Add0~32_combout\,
	cout => \EXE|Add0~33\);

-- Location: LCCOMB_X19_Y19_N2
\EXE|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~34_combout\ = (\read_data_1_B|N_dffs:17:stage_i|q~regout\ & ((\EXE|Binput_signed[17]~13_combout\ & (\EXE|Add0~33\ & VCC)) # (!\EXE|Binput_signed[17]~13_combout\ & (!\EXE|Add0~33\)))) # (!\read_data_1_B|N_dffs:17:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[17]~13_combout\ & (!\EXE|Add0~33\)) # (!\EXE|Binput_signed[17]~13_combout\ & ((\EXE|Add0~33\) # (GND)))))
-- \EXE|Add0~35\ = CARRY((\read_data_1_B|N_dffs:17:stage_i|q~regout\ & (!\EXE|Binput_signed[17]~13_combout\ & !\EXE|Add0~33\)) # (!\read_data_1_B|N_dffs:17:stage_i|q~regout\ & ((!\EXE|Add0~33\) # (!\EXE|Binput_signed[17]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:17:stage_i|q~regout\,
	datab => \EXE|Binput_signed[17]~13_combout\,
	datad => VCC,
	cin => \EXE|Add0~33\,
	combout => \EXE|Add0~34_combout\,
	cout => \EXE|Add0~35\);

-- Location: LCCOMB_X19_Y19_N4
\EXE|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~36_combout\ = ((\read_data_1_B|N_dffs:18:stage_i|q~regout\ $ (\EXE|Binput_signed[18]~14_combout\ $ (!\EXE|Add0~35\)))) # (GND)
-- \EXE|Add0~37\ = CARRY((\read_data_1_B|N_dffs:18:stage_i|q~regout\ & ((\EXE|Binput_signed[18]~14_combout\) # (!\EXE|Add0~35\))) # (!\read_data_1_B|N_dffs:18:stage_i|q~regout\ & (\EXE|Binput_signed[18]~14_combout\ & !\EXE|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:18:stage_i|q~regout\,
	datab => \EXE|Binput_signed[18]~14_combout\,
	datad => VCC,
	cin => \EXE|Add0~35\,
	combout => \EXE|Add0~36_combout\,
	cout => \EXE|Add0~37\);

-- Location: LCCOMB_X19_Y19_N6
\EXE|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~38_combout\ = (\read_data_1_B|N_dffs:19:stage_i|q~regout\ & ((\EXE|Binput_signed[19]~17_combout\ & (\EXE|Add0~37\ & VCC)) # (!\EXE|Binput_signed[19]~17_combout\ & (!\EXE|Add0~37\)))) # (!\read_data_1_B|N_dffs:19:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[19]~17_combout\ & (!\EXE|Add0~37\)) # (!\EXE|Binput_signed[19]~17_combout\ & ((\EXE|Add0~37\) # (GND)))))
-- \EXE|Add0~39\ = CARRY((\read_data_1_B|N_dffs:19:stage_i|q~regout\ & (!\EXE|Binput_signed[19]~17_combout\ & !\EXE|Add0~37\)) # (!\read_data_1_B|N_dffs:19:stage_i|q~regout\ & ((!\EXE|Add0~37\) # (!\EXE|Binput_signed[19]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:19:stage_i|q~regout\,
	datab => \EXE|Binput_signed[19]~17_combout\,
	datad => VCC,
	cin => \EXE|Add0~37\,
	combout => \EXE|Add0~38_combout\,
	cout => \EXE|Add0~39\);

-- Location: LCCOMB_X19_Y19_N12
\EXE|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~44_combout\ = ((\read_data_1_B|N_dffs:22:stage_i|q~regout\ $ (\EXE|Binput_signed[22]~7_combout\ $ (!\EXE|Add0~43\)))) # (GND)
-- \EXE|Add0~45\ = CARRY((\read_data_1_B|N_dffs:22:stage_i|q~regout\ & ((\EXE|Binput_signed[22]~7_combout\) # (!\EXE|Add0~43\))) # (!\read_data_1_B|N_dffs:22:stage_i|q~regout\ & (\EXE|Binput_signed[22]~7_combout\ & !\EXE|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:22:stage_i|q~regout\,
	datab => \EXE|Binput_signed[22]~7_combout\,
	datad => VCC,
	cin => \EXE|Add0~43\,
	combout => \EXE|Add0~44_combout\,
	cout => \EXE|Add0~45\);

-- Location: LCCOMB_X19_Y19_N14
\EXE|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~46_combout\ = (\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & (\EXE|Add0~45\ & VCC)) # (!\EXE|Binput_signed[23]~3_combout\ & (!\EXE|Add0~45\)))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[23]~3_combout\ & (!\EXE|Add0~45\)) # (!\EXE|Binput_signed[23]~3_combout\ & ((\EXE|Add0~45\) # (GND)))))
-- \EXE|Add0~47\ = CARRY((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & (!\EXE|Binput_signed[23]~3_combout\ & !\EXE|Add0~45\)) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((!\EXE|Add0~45\) # (!\EXE|Binput_signed[23]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datad => VCC,
	cin => \EXE|Add0~45\,
	combout => \EXE|Add0~46_combout\,
	cout => \EXE|Add0~47\);

-- Location: LCCOMB_X19_Y19_N18
\EXE|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~50_combout\ = (\read_data_1_B|N_dffs:25:stage_i|q~regout\ & ((\EXE|Binput_signed[25]~5_combout\ & (\EXE|Add0~49\ & VCC)) # (!\EXE|Binput_signed[25]~5_combout\ & (!\EXE|Add0~49\)))) # (!\read_data_1_B|N_dffs:25:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[25]~5_combout\ & (!\EXE|Add0~49\)) # (!\EXE|Binput_signed[25]~5_combout\ & ((\EXE|Add0~49\) # (GND)))))
-- \EXE|Add0~51\ = CARRY((\read_data_1_B|N_dffs:25:stage_i|q~regout\ & (!\EXE|Binput_signed[25]~5_combout\ & !\EXE|Add0~49\)) # (!\read_data_1_B|N_dffs:25:stage_i|q~regout\ & ((!\EXE|Add0~49\) # (!\EXE|Binput_signed[25]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:25:stage_i|q~regout\,
	datab => \EXE|Binput_signed[25]~5_combout\,
	datad => VCC,
	cin => \EXE|Add0~49\,
	combout => \EXE|Add0~50_combout\,
	cout => \EXE|Add0~51\);

-- Location: LCCOMB_X19_Y19_N20
\EXE|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~52_combout\ = ((\EXE|Binput_signed[26]~10_combout\ $ (\read_data_1_B|N_dffs:26:stage_i|q~regout\ $ (!\EXE|Add0~51\)))) # (GND)
-- \EXE|Add0~53\ = CARRY((\EXE|Binput_signed[26]~10_combout\ & ((\read_data_1_B|N_dffs:26:stage_i|q~regout\) # (!\EXE|Add0~51\))) # (!\EXE|Binput_signed[26]~10_combout\ & (\read_data_1_B|N_dffs:26:stage_i|q~regout\ & !\EXE|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[26]~10_combout\,
	datab => \read_data_1_B|N_dffs:26:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add0~51\,
	combout => \EXE|Add0~52_combout\,
	cout => \EXE|Add0~53\);

-- Location: LCCOMB_X19_Y19_N22
\EXE|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~54_combout\ = (\read_data_1_B|N_dffs:27:stage_i|q~regout\ & ((\EXE|Binput_signed[27]~2_combout\ & (\EXE|Add0~53\ & VCC)) # (!\EXE|Binput_signed[27]~2_combout\ & (!\EXE|Add0~53\)))) # (!\read_data_1_B|N_dffs:27:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[27]~2_combout\ & (!\EXE|Add0~53\)) # (!\EXE|Binput_signed[27]~2_combout\ & ((\EXE|Add0~53\) # (GND)))))
-- \EXE|Add0~55\ = CARRY((\read_data_1_B|N_dffs:27:stage_i|q~regout\ & (!\EXE|Binput_signed[27]~2_combout\ & !\EXE|Add0~53\)) # (!\read_data_1_B|N_dffs:27:stage_i|q~regout\ & ((!\EXE|Add0~53\) # (!\EXE|Binput_signed[27]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:27:stage_i|q~regout\,
	datab => \EXE|Binput_signed[27]~2_combout\,
	datad => VCC,
	cin => \EXE|Add0~53\,
	combout => \EXE|Add0~54_combout\,
	cout => \EXE|Add0~55\);

-- Location: LCCOMB_X19_Y19_N24
\EXE|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~56_combout\ = ((\read_data_1_B|N_dffs:28:stage_i|q~regout\ $ (\EXE|Binput_signed[28]~6_combout\ $ (!\EXE|Add0~55\)))) # (GND)
-- \EXE|Add0~57\ = CARRY((\read_data_1_B|N_dffs:28:stage_i|q~regout\ & ((\EXE|Binput_signed[28]~6_combout\) # (!\EXE|Add0~55\))) # (!\read_data_1_B|N_dffs:28:stage_i|q~regout\ & (\EXE|Binput_signed[28]~6_combout\ & !\EXE|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datab => \EXE|Binput_signed[28]~6_combout\,
	datad => VCC,
	cin => \EXE|Add0~55\,
	combout => \EXE|Add0~56_combout\,
	cout => \EXE|Add0~57\);

-- Location: LCFF_X24_Y23_N9
\MemWrite_control_B|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CTL|MemWrite~0_combout\,
	sclr => \reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MemWrite_control_B|q~regout\);

-- Location: LCFF_X23_Y22_N25
\ID|register_array[25][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][0]~regout\);

-- Location: LCFF_X23_Y22_N19
\ID|register_array[21][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][0]~regout\);

-- Location: LCFF_X20_Y23_N17
\ID|register_array[17][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][0]~regout\);

-- Location: LCCOMB_X23_Y22_N18
\ID|read_data_1[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~0_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[21][0]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[17][0]~regout\ & 
-- ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[17][0]~regout\,
	datac => \ID|register_array[21][0]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[0]~0_combout\);

-- Location: LCFF_X23_Y11_N9
\ID|register_array[29][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][0]~regout\);

-- Location: LCCOMB_X23_Y22_N24
\ID|read_data_1[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~1_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[0]~0_combout\ & (\ID|register_array[29][0]~regout\)) # (!\ID|read_data_1[0]~0_combout\ & ((\ID|register_array[25][0]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[29][0]~regout\,
	datac => \ID|register_array[25][0]~regout\,
	datad => \ID|read_data_1[0]~0_combout\,
	combout => \ID|read_data_1[0]~1_combout\);

-- Location: LCCOMB_X30_Y10_N0
\ID|read_data_1[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~10_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|register_array[10][0]~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[8][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][0]~regout\,
	datad => \ID|register_array[8][0]~regout\,
	combout => \ID|read_data_1[0]~10_combout\);

-- Location: LCFF_X30_Y8_N25
\ID|register_array[5][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][0]~regout\);

-- Location: LCFF_X29_Y8_N9
\ID|register_array[4][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][0]~regout\);

-- Location: LCCOMB_X30_Y8_N24
\ID|read_data_1[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~12_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[5][0]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[4][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][0]~regout\,
	datad => \ID|register_array[4][0]~regout\,
	combout => \ID|read_data_1[0]~12_combout\);

-- Location: LCCOMB_X30_Y12_N0
\ID|read_data_1[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~13_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[0]~12_combout\ & ((\ID|register_array[7][0]~regout\))) # (!\ID|read_data_1[0]~12_combout\ & (\ID|register_array[6][0]~regout\)))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[0]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[0]~12_combout\,
	datac => \ID|register_array[6][0]~regout\,
	datad => \ID|register_array[7][0]~regout\,
	combout => \ID|read_data_1[0]~13_combout\);

-- Location: LCFF_X31_Y9_N11
\ID|register_array[14][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][0]~regout\);

-- Location: LCFF_X30_Y9_N17
\ID|register_array[13][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][0]~regout\);

-- Location: LCFF_X30_Y9_N19
\ID|register_array[12][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][0]~regout\);

-- Location: LCCOMB_X30_Y9_N16
\ID|read_data_1[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~17_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[13][0]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[12][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[13][0]~regout\,
	datad => \ID|register_array[12][0]~regout\,
	combout => \ID|read_data_1[0]~17_combout\);

-- Location: LCFF_X31_Y9_N5
\ID|register_array[15][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][0]~regout\);

-- Location: LCCOMB_X31_Y9_N10
\ID|read_data_1[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~18_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[0]~17_combout\ & ((\ID|register_array[15][0]~regout\))) # (!\ID|read_data_1[0]~17_combout\ & (\ID|register_array[14][0]~regout\)))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[0]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[0]~17_combout\,
	datac => \ID|register_array[14][0]~regout\,
	datad => \ID|register_array[15][0]~regout\,
	combout => \ID|read_data_1[0]~18_combout\);

-- Location: LCFF_X19_Y23_N9
\Instruction_D|N_dffs:17:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_D|N_dffs:17:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_D|N_dffs:17:stage_i|q~regout\);

-- Location: LCFF_X22_Y12_N25
\Instruction_D|N_dffs:16:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_D|N_dffs:16:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_D|N_dffs:16:stage_i|q~regout\);

-- Location: LCFF_X27_Y23_N7
\Instruction_D|N_dffs:18:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_D|N_dffs:18:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_D|N_dffs:18:stage_i|q~regout\);

-- Location: LCFF_X24_Y23_N21
\Instruction_D|N_dffs:20:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_D|N_dffs:20:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_D|N_dffs:20:stage_i|q~regout\);

-- Location: LCFF_X22_Y11_N1
\ID|register_array[25][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][1]~regout\);

-- Location: LCFF_X22_Y11_N27
\ID|register_array[17][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][1]~regout\);

-- Location: LCCOMB_X22_Y11_N0
\ID|read_data_1[1]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~25_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[25][1]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[25][1]~regout\,
	datad => \ID|register_array[17][1]~regout\,
	combout => \ID|read_data_1[1]~25_combout\);

-- Location: LCFF_X29_Y12_N25
\ID|register_array[26][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][1]~regout\);

-- Location: LCFF_X31_Y13_N29
\ID|register_array[22][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][1]~regout\);

-- Location: LCFF_X31_Y13_N7
\ID|register_array[18][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][1]~regout\);

-- Location: LCCOMB_X31_Y13_N28
\ID|read_data_1[1]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~27_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[22][1]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[18][1]~regout\ & 
-- ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][1]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][1]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[1]~27_combout\);

-- Location: LCFF_X19_Y12_N7
\ID|register_array[30][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~32_combout\,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][1]~regout\);

-- Location: LCCOMB_X29_Y12_N24
\ID|read_data_1[1]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~28_combout\ = (\ID|read_data_1[1]~27_combout\ & (((\ID|register_array[30][1]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\))) # (!\ID|read_data_1[1]~27_combout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[1]~27_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][1]~regout\,
	datad => \ID|register_array[30][1]~regout\,
	combout => \ID|read_data_1[1]~28_combout\);

-- Location: LCFF_X33_Y12_N13
\ID|register_array[24][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][1]~regout\);

-- Location: LCFF_X32_Y12_N13
\ID|register_array[20][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][1]~regout\);

-- Location: LCFF_X32_Y12_N31
\ID|register_array[16][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][1]~regout\);

-- Location: LCCOMB_X32_Y12_N12
\ID|read_data_1[1]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~29_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[20][1]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[16][1]~regout\ & 
-- ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][1]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[20][1]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[1]~29_combout\);

-- Location: LCFF_X33_Y12_N23
\ID|register_array[28][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][1]~regout\);

-- Location: LCCOMB_X33_Y12_N22
\ID|read_data_1[1]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~30_combout\ = (\ID|read_data_1[1]~29_combout\ & (((\ID|register_array[28][1]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\))) # (!\ID|read_data_1[1]~29_combout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[24][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[1]~29_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[28][1]~regout\,
	datad => \ID|register_array[24][1]~regout\,
	combout => \ID|read_data_1[1]~30_combout\);

-- Location: LCCOMB_X19_Y12_N16
\ID|read_data_1[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~31_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|read_data_1[1]~28_combout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[1]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[1]~28_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datad => \ID|read_data_1[1]~30_combout\,
	combout => \ID|read_data_1[1]~31_combout\);

-- Location: LCFF_X29_Y14_N1
\ID|register_array[27][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][1]~regout\);

-- Location: LCFF_X29_Y14_N11
\ID|register_array[19][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][1]~regout\);

-- Location: LCCOMB_X29_Y14_N0
\ID|read_data_1[1]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~32_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[27][1]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[19][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[27][1]~regout\,
	datad => \ID|register_array[19][1]~regout\,
	combout => \ID|read_data_1[1]~32_combout\);

-- Location: LCFF_X30_Y8_N19
\ID|register_array[5][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][1]~regout\);

-- Location: LCFF_X29_Y8_N19
\ID|register_array[4][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][1]~regout\);

-- Location: LCCOMB_X30_Y8_N18
\ID|read_data_1[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~35_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[5][1]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[4][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][1]~regout\,
	datad => \ID|register_array[4][1]~regout\,
	combout => \ID|read_data_1[1]~35_combout\);

-- Location: LCCOMB_X30_Y12_N12
\ID|read_data_1[1]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~36_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[1]~35_combout\ & ((\ID|register_array[7][1]~regout\))) # (!\ID|read_data_1[1]~35_combout\ & (\ID|register_array[6][1]~regout\)))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[1]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[1]~35_combout\,
	datac => \ID|register_array[6][1]~regout\,
	datad => \ID|register_array[7][1]~regout\,
	combout => \ID|read_data_1[1]~36_combout\);

-- Location: LCCOMB_X30_Y10_N20
\ID|read_data_1[1]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~37_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|register_array[10][1]~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[8][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][1]~regout\,
	datad => \ID|register_array[8][1]~regout\,
	combout => \ID|read_data_1[1]~37_combout\);

-- Location: LCCOMB_X31_Y11_N28
\ID|read_data_1[1]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~38_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[1]~37_combout\ & ((\ID|register_array[11][1]~regout\))) # (!\ID|read_data_1[1]~37_combout\ & (\ID|register_array[9][1]~regout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[1]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[1]~37_combout\,
	datac => \ID|register_array[9][1]~regout\,
	datad => \ID|register_array[11][1]~regout\,
	combout => \ID|read_data_1[1]~38_combout\);

-- Location: LCFF_X31_Y10_N25
\ID|register_array[3][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][1]~regout\);

-- Location: LCCOMB_X31_Y10_N24
\ID|read_data_1[1]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~39_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[3][1]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[1][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[3][1]~regout\,
	datad => \ID|register_array[1][1]~regout\,
	combout => \ID|read_data_1[1]~39_combout\);

-- Location: LCCOMB_X30_Y10_N22
\ID|read_data_1[1]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~40_combout\ = (\ID|read_data_1[1]~39_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][1]~regout\,
	datad => \ID|read_data_1[1]~39_combout\,
	combout => \ID|read_data_1[1]~40_combout\);

-- Location: LCCOMB_X31_Y9_N8
\ID|read_data_1[1]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~41_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[1]~38_combout\) # ((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[1]~40_combout\ & 
-- !\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[1]~38_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|read_data_1[1]~40_combout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[1]~41_combout\);

-- Location: LCFF_X29_Y9_N25
\ID|register_array[14][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][1]~regout\);

-- Location: LCFF_X30_Y9_N13
\ID|register_array[13][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][1]~regout\);

-- Location: LCFF_X30_Y9_N23
\ID|register_array[12][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][1]~regout\);

-- Location: LCCOMB_X30_Y9_N12
\ID|read_data_1[1]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~42_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[13][1]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[12][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[13][1]~regout\,
	datad => \ID|register_array[12][1]~regout\,
	combout => \ID|read_data_1[1]~42_combout\);

-- Location: LCFF_X29_Y9_N11
\ID|register_array[15][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][1]~regout\);

-- Location: LCCOMB_X29_Y9_N24
\ID|read_data_1[1]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~43_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[1]~42_combout\ & ((\ID|register_array[15][1]~regout\))) # (!\ID|read_data_1[1]~42_combout\ & (\ID|register_array[14][1]~regout\)))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[1]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[1]~42_combout\,
	datac => \ID|register_array[14][1]~regout\,
	datad => \ID|register_array[15][1]~regout\,
	combout => \ID|read_data_1[1]~43_combout\);

-- Location: LCCOMB_X19_Y12_N20
\ID|read_data_1[1]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~44_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[1]~41_combout\ & (\ID|read_data_1[1]~43_combout\)) # (!\ID|read_data_1[1]~41_combout\ & ((\ID|read_data_1[1]~36_combout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[1]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[1]~43_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|read_data_1[1]~36_combout\,
	datad => \ID|read_data_1[1]~41_combout\,
	combout => \ID|read_data_1[1]~44_combout\);

-- Location: LCCOMB_X20_Y9_N0
\ID|read_data_1[2]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~47_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[21][2]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[17][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[21][2]~regout\,
	datad => \ID|register_array[17][2]~regout\,
	combout => \ID|read_data_1[2]~47_combout\);

-- Location: LCFF_X30_Y8_N5
\ID|register_array[5][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][2]~regout\);

-- Location: LCFF_X29_Y8_N21
\ID|register_array[4][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][2]~regout\);

-- Location: LCCOMB_X30_Y8_N4
\ID|read_data_1[2]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~59_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[5][2]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[4][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][2]~regout\,
	datad => \ID|register_array[4][2]~regout\,
	combout => \ID|read_data_1[2]~59_combout\);

-- Location: LCFF_X29_Y9_N21
\ID|register_array[14][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][2]~regout\);

-- Location: LCFF_X30_Y9_N25
\ID|register_array[13][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][2]~regout\);

-- Location: LCCOMB_X30_Y9_N24
\ID|read_data_1[2]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~64_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[13][2]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[12][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[13][2]~regout\,
	datad => \ID|register_array[12][2]~regout\,
	combout => \ID|read_data_1[2]~64_combout\);

-- Location: LCCOMB_X29_Y9_N20
\ID|read_data_1[2]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~65_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[2]~64_combout\ & (\ID|register_array[15][2]~regout\)) # (!\ID|read_data_1[2]~64_combout\ & ((\ID|register_array[14][2]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[2]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[15][2]~regout\,
	datac => \ID|register_array[14][2]~regout\,
	datad => \ID|read_data_1[2]~64_combout\,
	combout => \ID|read_data_1[2]~65_combout\);

-- Location: LCFF_X20_Y12_N23
\ID|register_array[21][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][3]~regout\);

-- Location: LCCOMB_X22_Y11_N12
\ID|read_data_1[3]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~69_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[25][3]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[25][3]~regout\,
	datad => \ID|register_array[17][3]~regout\,
	combout => \ID|read_data_1[3]~69_combout\);

-- Location: LCCOMB_X20_Y12_N22
\ID|read_data_1[3]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~70_combout\ = (\ID|read_data_1[3]~69_combout\ & ((\ID|register_array[29][3]~regout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[3]~69_combout\ & (((\ID|register_array[21][3]~regout\ & 
-- \Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[3]~69_combout\,
	datab => \ID|register_array[29][3]~regout\,
	datac => \ID|register_array[21][3]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[3]~70_combout\);

-- Location: LCFF_X29_Y12_N27
\ID|register_array[26][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][3]~regout\);

-- Location: LCFF_X31_Y13_N11
\ID|register_array[22][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][3]~regout\);

-- Location: LCFF_X31_Y13_N21
\ID|register_array[18][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][3]~regout\);

-- Location: LCCOMB_X31_Y13_N10
\ID|read_data_1[3]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~71_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[22][3]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[18][3]~regout\ & 
-- ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][3]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][3]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[3]~71_combout\);

-- Location: LCFF_X20_Y13_N17
\ID|register_array[30][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][3]~regout\);

-- Location: LCCOMB_X29_Y12_N26
\ID|read_data_1[3]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~72_combout\ = (\ID|read_data_1[3]~71_combout\ & (((\ID|register_array[30][3]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\))) # (!\ID|read_data_1[3]~71_combout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[3]~71_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][3]~regout\,
	datad => \ID|register_array[30][3]~regout\,
	combout => \ID|read_data_1[3]~72_combout\);

-- Location: LCFF_X33_Y12_N5
\ID|register_array[24][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][3]~regout\);

-- Location: LCFF_X32_Y12_N17
\ID|register_array[20][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][3]~regout\);

-- Location: LCFF_X32_Y12_N27
\ID|register_array[16][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][3]~regout\);

-- Location: LCCOMB_X32_Y12_N16
\ID|read_data_1[3]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~73_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[20][3]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[16][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[20][3]~regout\,
	datad => \ID|register_array[16][3]~regout\,
	combout => \ID|read_data_1[3]~73_combout\);

-- Location: LCFF_X33_Y12_N7
\ID|register_array[28][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][3]~regout\);

-- Location: LCCOMB_X33_Y12_N4
\ID|read_data_1[3]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~74_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[3]~73_combout\ & (\ID|register_array[28][3]~regout\)) # (!\ID|read_data_1[3]~73_combout\ & ((\ID|register_array[24][3]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[3]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][3]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[24][3]~regout\,
	datad => \ID|read_data_1[3]~73_combout\,
	combout => \ID|read_data_1[3]~74_combout\);

-- Location: LCCOMB_X33_Y12_N24
\ID|read_data_1[3]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~75_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[3]~72_combout\) # ((\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[3]~74_combout\ & 
-- !\Instruction_A|N_dffs:21:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[3]~72_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|read_data_1[3]~74_combout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[3]~75_combout\);

-- Location: LCFF_X27_Y18_N25
\ID|register_array[27][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~34_combout\,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][3]~regout\);

-- Location: LCFF_X30_Y16_N13
\ID|register_array[19][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][3]~regout\);

-- Location: LCCOMB_X30_Y16_N12
\ID|read_data_1[3]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~76_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[27][3]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[19][3]~regout\,
	datad => \ID|register_array[27][3]~regout\,
	combout => \ID|read_data_1[3]~76_combout\);

-- Location: LCCOMB_X30_Y16_N18
\ID|read_data_1[3]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~77_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[3]~76_combout\ & (\ID|register_array[31][3]~regout\)) # (!\ID|read_data_1[3]~76_combout\ & ((\ID|register_array[23][3]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[3]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[31][3]~regout\,
	datac => \ID|register_array[23][3]~regout\,
	datad => \ID|read_data_1[3]~76_combout\,
	combout => \ID|read_data_1[3]~77_combout\);

-- Location: LCCOMB_X20_Y12_N8
\ID|read_data_1[3]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~78_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[3]~75_combout\ & ((\ID|read_data_1[3]~77_combout\))) # (!\ID|read_data_1[3]~75_combout\ & (\ID|read_data_1[3]~70_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[3]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[3]~70_combout\,
	datac => \ID|read_data_1[3]~77_combout\,
	datad => \ID|read_data_1[3]~75_combout\,
	combout => \ID|read_data_1[3]~78_combout\);

-- Location: LCFF_X30_Y10_N29
\ID|register_array[10][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][3]~regout\);

-- Location: LCCOMB_X30_Y10_N28
\ID|read_data_1[3]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~81_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|register_array[10][3]~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[8][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][3]~regout\,
	datad => \ID|register_array[8][3]~regout\,
	combout => \ID|read_data_1[3]~81_combout\);

-- Location: LCCOMB_X31_Y11_N12
\ID|read_data_1[3]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~82_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[3]~81_combout\ & (\ID|register_array[11][3]~regout\)) # (!\ID|read_data_1[3]~81_combout\ & ((\ID|register_array[9][3]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[3]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][3]~regout\,
	datac => \ID|register_array[9][3]~regout\,
	datad => \ID|read_data_1[3]~81_combout\,
	combout => \ID|read_data_1[3]~82_combout\);

-- Location: LCFF_X20_Y9_N13
\ID|register_array[21][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][4]~regout\);

-- Location: LCFF_X20_Y9_N15
\ID|register_array[17][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][4]~regout\);

-- Location: LCCOMB_X20_Y9_N12
\ID|read_data_1[4]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~91_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[21][4]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[17][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[21][4]~regout\,
	datad => \ID|register_array[17][4]~regout\,
	combout => \ID|read_data_1[4]~91_combout\);

-- Location: LCFF_X32_Y12_N21
\ID|register_array[20][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][4]~regout\);

-- Location: LCFF_X29_Y12_N23
\ID|register_array[24][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][4]~regout\);

-- Location: LCFF_X32_Y12_N15
\ID|register_array[16][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][4]~regout\);

-- Location: LCCOMB_X29_Y12_N22
\ID|read_data_1[4]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~95_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[24][4]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[16][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[24][4]~regout\,
	datad => \ID|register_array[16][4]~regout\,
	combout => \ID|read_data_1[4]~95_combout\);

-- Location: LCFF_X32_Y14_N25
\ID|register_array[28][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][4]~regout\);

-- Location: LCCOMB_X32_Y12_N20
\ID|read_data_1[4]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~96_combout\ = (\ID|read_data_1[4]~95_combout\ & (((\ID|register_array[28][4]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\))) # (!\ID|read_data_1[4]~95_combout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[20][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[4]~95_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[20][4]~regout\,
	datad => \ID|register_array[28][4]~regout\,
	combout => \ID|read_data_1[4]~96_combout\);

-- Location: LCFF_X30_Y16_N23
\ID|register_array[23][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][4]~regout\);

-- Location: LCFF_X30_Y16_N25
\ID|register_array[19][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][4]~regout\);

-- Location: LCCOMB_X30_Y16_N22
\ID|read_data_1[4]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~98_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[23][4]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[19][4]~regout\ & 
-- ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][4]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[23][4]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[4]~98_combout\);

-- Location: LCCOMB_X31_Y10_N4
\ID|read_data_1[4]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~105_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[3][4]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[1][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[3][4]~regout\,
	datad => \ID|register_array[1][4]~regout\,
	combout => \ID|read_data_1[4]~105_combout\);

-- Location: LCCOMB_X30_Y10_N16
\ID|read_data_1[4]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~106_combout\ = (\ID|read_data_1[4]~105_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][4]~regout\,
	datad => \ID|read_data_1[4]~105_combout\,
	combout => \ID|read_data_1[4]~106_combout\);

-- Location: LCFF_X29_Y9_N29
\ID|register_array[14][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][4]~regout\);

-- Location: LCFF_X30_Y9_N1
\ID|register_array[13][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][4]~regout\);

-- Location: LCFF_X30_Y9_N11
\ID|register_array[12][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][4]~regout\);

-- Location: LCCOMB_X30_Y9_N0
\ID|read_data_1[4]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~108_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[13][4]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[12][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[13][4]~regout\,
	datad => \ID|register_array[12][4]~regout\,
	combout => \ID|read_data_1[4]~108_combout\);

-- Location: LCFF_X29_Y9_N31
\ID|register_array[15][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][4]~regout\);

-- Location: LCCOMB_X29_Y9_N28
\ID|read_data_1[4]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~109_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[4]~108_combout\ & (\ID|register_array[15][4]~regout\)) # (!\ID|read_data_1[4]~108_combout\ & ((\ID|register_array[14][4]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[4]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[15][4]~regout\,
	datac => \ID|register_array[14][4]~regout\,
	datad => \ID|read_data_1[4]~108_combout\,
	combout => \ID|read_data_1[4]~109_combout\);

-- Location: LCFF_X26_Y17_N25
\ID|register_array[21][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~36_combout\,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][5]~regout\);

-- Location: LCFF_X31_Y13_N9
\ID|register_array[22][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][5]~regout\);

-- Location: LCFF_X31_Y13_N27
\ID|register_array[18][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][5]~regout\);

-- Location: LCCOMB_X31_Y13_N8
\ID|read_data_1[5]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~115_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[22][5]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[18][5]~regout\,
	datac => \ID|register_array[22][5]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[5]~115_combout\);

-- Location: LCFF_X29_Y12_N19
\ID|register_array[24][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][5]~regout\);

-- Location: LCFF_X32_Y12_N1
\ID|register_array[20][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][5]~regout\);

-- Location: LCFF_X32_Y12_N3
\ID|register_array[16][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][5]~regout\);

-- Location: LCCOMB_X32_Y12_N0
\ID|read_data_1[5]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~117_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[20][5]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[16][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[20][5]~regout\,
	datad => \ID|register_array[16][5]~regout\,
	combout => \ID|read_data_1[5]~117_combout\);

-- Location: LCFF_X25_Y16_N17
\ID|register_array[28][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][5]~regout\);

-- Location: LCCOMB_X29_Y12_N18
\ID|read_data_1[5]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~118_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[5]~117_combout\ & (\ID|register_array[28][5]~regout\)) # (!\ID|read_data_1[5]~117_combout\ & ((\ID|register_array[24][5]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[5]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][5]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[24][5]~regout\,
	datad => \ID|read_data_1[5]~117_combout\,
	combout => \ID|read_data_1[5]~118_combout\);

-- Location: LCFF_X30_Y12_N9
\ID|register_array[6][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][5]~regout\);

-- Location: LCFF_X30_Y8_N11
\ID|register_array[5][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][5]~regout\);

-- Location: LCFF_X29_Y8_N11
\ID|register_array[4][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][5]~regout\);

-- Location: LCCOMB_X30_Y8_N10
\ID|read_data_1[5]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~123_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[5][5]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[4][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][5]~regout\,
	datad => \ID|register_array[4][5]~regout\,
	combout => \ID|read_data_1[5]~123_combout\);

-- Location: LCFF_X30_Y12_N27
\ID|register_array[7][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][5]~regout\);

-- Location: LCCOMB_X30_Y12_N8
\ID|read_data_1[5]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~124_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[5]~123_combout\ & ((\ID|register_array[7][5]~regout\))) # (!\ID|read_data_1[5]~123_combout\ & (\ID|register_array[6][5]~regout\)))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[5]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[5]~123_combout\,
	datac => \ID|register_array[6][5]~regout\,
	datad => \ID|register_array[7][5]~regout\,
	combout => \ID|read_data_1[5]~124_combout\);

-- Location: LCFF_X31_Y11_N21
\ID|register_array[9][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][5]~regout\);

-- Location: LCFF_X32_Y11_N13
\ID|register_array[10][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][5]~regout\);

-- Location: LCCOMB_X32_Y11_N12
\ID|read_data_1[5]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~125_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|register_array[10][5]~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[8][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][5]~regout\,
	datad => \ID|register_array[8][5]~regout\,
	combout => \ID|read_data_1[5]~125_combout\);

-- Location: LCCOMB_X31_Y11_N20
\ID|read_data_1[5]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~126_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[5]~125_combout\ & ((\ID|register_array[11][5]~regout\))) # (!\ID|read_data_1[5]~125_combout\ & (\ID|register_array[9][5]~regout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[5]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[5]~125_combout\,
	datac => \ID|register_array[9][5]~regout\,
	datad => \ID|register_array[11][5]~regout\,
	combout => \ID|read_data_1[5]~126_combout\);

-- Location: LCFF_X31_Y10_N17
\ID|register_array[3][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][5]~regout\);

-- Location: LCFF_X31_Y10_N3
\ID|register_array[1][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][5]~regout\);

-- Location: LCCOMB_X31_Y10_N16
\ID|read_data_1[5]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~127_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[3][5]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[1][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[3][5]~regout\,
	datad => \ID|register_array[1][5]~regout\,
	combout => \ID|read_data_1[5]~127_combout\);

-- Location: LCFF_X21_Y9_N25
\ID|register_array[29][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][6]~regout\);

-- Location: LCFF_X31_Y12_N13
\ID|register_array[26][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][6]~regout\);

-- Location: LCFF_X31_Y12_N23
\ID|register_array[18][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][6]~regout\);

-- Location: LCCOMB_X31_Y12_N12
\ID|read_data_1[6]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~137_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][6]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[18][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][6]~regout\,
	datad => \ID|register_array[18][6]~regout\,
	combout => \ID|read_data_1[6]~137_combout\);

-- Location: LCCOMB_X30_Y13_N0
\ID|read_data_1[6]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~138_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[6]~137_combout\ & ((\ID|register_array[30][6]~regout\))) # (!\ID|read_data_1[6]~137_combout\ & (\ID|register_array[22][6]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[6]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[6]~137_combout\,
	datac => \ID|register_array[22][6]~regout\,
	datad => \ID|register_array[30][6]~regout\,
	combout => \ID|read_data_1[6]~138_combout\);

-- Location: LCFF_X31_Y14_N25
\ID|register_array[24][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][6]~regout\);

-- Location: LCFF_X31_Y14_N11
\ID|register_array[16][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][6]~regout\);

-- Location: LCCOMB_X31_Y14_N24
\ID|read_data_1[6]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~139_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[24][6]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[16][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[24][6]~regout\,
	datad => \ID|register_array[16][6]~regout\,
	combout => \ID|read_data_1[6]~139_combout\);

-- Location: LCCOMB_X32_Y14_N18
\ID|read_data_1[6]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~140_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[6]~139_combout\ & (\ID|register_array[28][6]~regout\)) # (!\ID|read_data_1[6]~139_combout\ & ((\ID|register_array[20][6]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[6]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][6]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[20][6]~regout\,
	datad => \ID|read_data_1[6]~139_combout\,
	combout => \ID|read_data_1[6]~140_combout\);

-- Location: LCCOMB_X29_Y14_N24
\ID|read_data_1[6]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~141_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|read_data_1[6]~138_combout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[6]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|read_data_1[6]~140_combout\,
	datad => \ID|read_data_1[6]~138_combout\,
	combout => \ID|read_data_1[6]~141_combout\);

-- Location: LCFF_X29_Y11_N9
\ID|register_array[5][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][6]~regout\);

-- Location: LCFF_X29_Y11_N19
\ID|register_array[4][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][6]~regout\);

-- Location: LCCOMB_X29_Y11_N8
\ID|read_data_1[6]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~147_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[5][6]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[4][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][6]~regout\,
	datad => \ID|register_array[4][6]~regout\,
	combout => \ID|read_data_1[6]~147_combout\);

-- Location: LCFF_X26_Y16_N17
\ID|register_array[20][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][7]~regout\);

-- Location: LCFF_X31_Y14_N15
\ID|register_array[16][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][7]~regout\);

-- Location: LCCOMB_X26_Y16_N16
\ID|read_data_1[7]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~161_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[20][7]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[16][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][7]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[20][7]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[7]~161_combout\);

-- Location: LCCOMB_X31_Y14_N12
\ID|read_data_1[7]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~162_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[7]~161_combout\ & ((\ID|register_array[28][7]~regout\))) # (!\ID|read_data_1[7]~161_combout\ & (\ID|register_array[24][7]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[7]~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[7]~161_combout\,
	datac => \ID|register_array[24][7]~regout\,
	datad => \ID|register_array[28][7]~regout\,
	combout => \ID|read_data_1[7]~162_combout\);

-- Location: LCFF_X33_Y14_N25
\ID|register_array[23][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][7]~regout\);

-- Location: LCFF_X24_Y14_N25
\ID|register_array[27][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][7]~regout\);

-- Location: LCFF_X24_Y14_N3
\ID|register_array[19][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][7]~regout\);

-- Location: LCCOMB_X24_Y14_N24
\ID|read_data_1[7]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~164_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[27][7]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[19][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[19][7]~regout\,
	datac => \ID|register_array[27][7]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[7]~164_combout\);

-- Location: LCFF_X29_Y16_N23
\ID|register_array[31][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][7]~regout\);

-- Location: LCCOMB_X33_Y14_N24
\ID|read_data_1[7]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~165_combout\ = (\ID|read_data_1[7]~164_combout\ & (((\ID|register_array[31][7]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\))) # (!\ID|read_data_1[7]~164_combout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[23][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[7]~164_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[23][7]~regout\,
	datad => \ID|register_array[31][7]~regout\,
	combout => \ID|read_data_1[7]~165_combout\);

-- Location: LCCOMB_X30_Y8_N20
\ID|read_data_1[7]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~167_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[5][7]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[4][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][7]~regout\,
	datad => \ID|register_array[4][7]~regout\,
	combout => \ID|read_data_1[7]~167_combout\);

-- Location: LCCOMB_X29_Y10_N28
\ID|read_data_1[7]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~168_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[7]~167_combout\ & (\ID|register_array[7][7]~regout\)) # (!\ID|read_data_1[7]~167_combout\ & ((\ID|register_array[6][7]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[7]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][7]~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[6][7]~regout\,
	datad => \ID|read_data_1[7]~167_combout\,
	combout => \ID|read_data_1[7]~168_combout\);

-- Location: LCCOMB_X31_Y10_N8
\ID|read_data_1[7]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~171_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[3][7]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[1][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[3][7]~regout\,
	datad => \ID|register_array[1][7]~regout\,
	combout => \ID|read_data_1[7]~171_combout\);

-- Location: LCCOMB_X30_Y10_N14
\ID|read_data_1[7]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~172_combout\ = (\ID|read_data_1[7]~171_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][7]~regout\,
	datad => \ID|read_data_1[7]~171_combout\,
	combout => \ID|read_data_1[7]~172_combout\);

-- Location: LCFF_X27_Y9_N21
\ID|register_array[13][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][7]~regout\);

-- Location: LCCOMB_X27_Y9_N20
\ID|read_data_1[7]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~174_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][7]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][7]~regout\,
	datad => \ID|register_array[12][7]~regout\,
	combout => \ID|read_data_1[7]~174_combout\);

-- Location: LCFF_X31_Y14_N17
\ID|register_array[16][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][8]~regout\);

-- Location: LCCOMB_X25_Y14_N16
\ID|read_data_1[8]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~186_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[23][8]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[19][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][8]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[23][8]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[8]~186_combout\);

-- Location: LCFF_X32_Y11_N17
\ID|register_array[10][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][8]~regout\);

-- Location: LCCOMB_X32_Y11_N16
\ID|read_data_1[8]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~189_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|register_array[10][8]~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[8][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][8]~regout\,
	datad => \ID|register_array[8][8]~regout\,
	combout => \ID|read_data_1[8]~189_combout\);

-- Location: LCFF_X29_Y10_N17
\ID|register_array[6][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][8]~regout\);

-- Location: LCFF_X29_Y11_N29
\ID|register_array[5][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][8]~regout\);

-- Location: LCFF_X29_Y11_N7
\ID|register_array[4][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][8]~regout\);

-- Location: LCCOMB_X29_Y11_N28
\ID|read_data_1[8]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~191_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[5][8]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[4][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][8]~regout\,
	datad => \ID|register_array[4][8]~regout\,
	combout => \ID|read_data_1[8]~191_combout\);

-- Location: LCFF_X29_Y10_N27
\ID|register_array[7][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][8]~regout\);

-- Location: LCCOMB_X29_Y10_N16
\ID|read_data_1[8]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~192_combout\ = (\ID|read_data_1[8]~191_combout\ & (((\ID|register_array[7][8]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\))) # (!\ID|read_data_1[8]~191_combout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[6][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[8]~191_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[6][8]~regout\,
	datad => \ID|register_array[7][8]~regout\,
	combout => \ID|read_data_1[8]~192_combout\);

-- Location: LCFF_X24_Y9_N1
\ID|register_array[3][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][8]~regout\);

-- Location: LCFF_X24_Y9_N19
\ID|register_array[1][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][8]~regout\);

-- Location: LCCOMB_X24_Y9_N0
\ID|read_data_1[8]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~193_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][8]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[1][8]~regout\,
	datac => \ID|register_array[3][8]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[8]~193_combout\);

-- Location: LCFF_X30_Y10_N9
\ID|register_array[2][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][8]~regout\);

-- Location: LCCOMB_X30_Y10_N8
\ID|read_data_1[8]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~194_combout\ = (\ID|read_data_1[8]~193_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[2][8]~regout\ & !\Instruction_A|N_dffs:21:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[8]~193_combout\,
	datac => \ID|register_array[2][8]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[8]~194_combout\);

-- Location: LCCOMB_X29_Y10_N20
\ID|read_data_1[8]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~195_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|read_data_1[8]~192_combout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[8]~194_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[8]~192_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datad => \ID|read_data_1[8]~194_combout\,
	combout => \ID|read_data_1[8]~195_combout\);

-- Location: LCCOMB_X21_Y11_N26
\ID|read_data_1[9]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~201_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[25][9]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[17][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][9]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[25][9]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[9]~201_combout\);

-- Location: LCCOMB_X21_Y11_N28
\ID|read_data_1[9]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~202_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[9]~201_combout\ & ((\ID|register_array[29][9]~regout\))) # (!\ID|read_data_1[9]~201_combout\ & (\ID|register_array[21][9]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[9]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][9]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[29][9]~regout\,
	datad => \ID|read_data_1[9]~201_combout\,
	combout => \ID|read_data_1[9]~202_combout\);

-- Location: LCFF_X26_Y15_N13
\ID|register_array[22][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][9]~regout\);

-- Location: LCFF_X27_Y15_N3
\ID|register_array[18][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][9]~regout\);

-- Location: LCCOMB_X26_Y15_N12
\ID|read_data_1[9]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~203_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[22][9]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[18][9]~regout\ & 
-- ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[18][9]~regout\,
	datac => \ID|register_array[22][9]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[9]~203_combout\);

-- Location: LCCOMB_X27_Y15_N0
\ID|read_data_1[9]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~204_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[9]~203_combout\ & ((\ID|register_array[30][9]~regout\))) # (!\ID|read_data_1[9]~203_combout\ & (\ID|register_array[26][9]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[9]~203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[9]~203_combout\,
	datac => \ID|register_array[26][9]~regout\,
	datad => \ID|register_array[30][9]~regout\,
	combout => \ID|read_data_1[9]~204_combout\);

-- Location: LCFF_X30_Y12_N21
\ID|register_array[6][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][9]~regout\);

-- Location: LCCOMB_X23_Y8_N24
\ID|read_data_1[9]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~211_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[5][9]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[4][9]~regout\ & 
-- ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[4][9]~regout\,
	datac => \ID|register_array[5][9]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[9]~211_combout\);

-- Location: LCCOMB_X30_Y12_N20
\ID|read_data_1[9]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~212_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[9]~211_combout\ & (\ID|register_array[7][9]~regout\)) # (!\ID|read_data_1[9]~211_combout\ & ((\ID|register_array[6][9]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[9]~211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[7][9]~regout\,
	datac => \ID|register_array[6][9]~regout\,
	datad => \ID|read_data_1[9]~211_combout\,
	combout => \ID|read_data_1[9]~212_combout\);

-- Location: LCFF_X27_Y9_N13
\ID|register_array[13][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][9]~regout\);

-- Location: LCFF_X27_Y9_N15
\ID|register_array[12][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][9]~regout\);

-- Location: LCCOMB_X27_Y9_N12
\ID|read_data_1[9]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~218_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- ((\ID|register_array[13][9]~regout\))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[12][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[12][9]~regout\,
	datac => \ID|register_array[13][9]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[9]~218_combout\);

-- Location: LCCOMB_X20_Y11_N0
\ID|read_data_1[10]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~223_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[21][10]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[21][10]~regout\,
	datad => \ID|register_array[17][10]~regout\,
	combout => \ID|read_data_1[10]~223_combout\);

-- Location: LCFF_X20_Y14_N11
\ID|register_array[29][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][10]~regout\);

-- Location: LCCOMB_X20_Y14_N10
\ID|read_data_1[10]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~224_combout\ = (\ID|read_data_1[10]~223_combout\ & (((\ID|register_array[29][10]~regout\) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[10]~223_combout\ & (\ID|register_array[25][10]~regout\ & 
-- ((\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[10]~223_combout\,
	datab => \ID|register_array[25][10]~regout\,
	datac => \ID|register_array[29][10]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[10]~224_combout\);

-- Location: LCCOMB_X27_Y15_N4
\ID|read_data_1[10]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~225_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][10]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[18][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][10]~regout\,
	datad => \ID|register_array[18][10]~regout\,
	combout => \ID|read_data_1[10]~225_combout\);

-- Location: LCCOMB_X26_Y15_N8
\ID|read_data_1[10]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~226_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[10]~225_combout\ & (\ID|register_array[30][10]~regout\)) # (!\ID|read_data_1[10]~225_combout\ & ((\ID|register_array[22][10]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[10]~225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[30][10]~regout\,
	datac => \ID|register_array[22][10]~regout\,
	datad => \ID|read_data_1[10]~225_combout\,
	combout => \ID|read_data_1[10]~226_combout\);

-- Location: LCCOMB_X27_Y16_N8
\ID|read_data_1[10]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~227_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[24][10]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[16][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][10]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[24][10]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[10]~227_combout\);

-- Location: LCCOMB_X31_Y16_N8
\ID|read_data_1[10]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~228_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[10]~227_combout\ & (\ID|register_array[28][10]~regout\)) # (!\ID|read_data_1[10]~227_combout\ & ((\ID|register_array[20][10]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[10]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][10]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[20][10]~regout\,
	datad => \ID|read_data_1[10]~227_combout\,
	combout => \ID|read_data_1[10]~228_combout\);

-- Location: LCCOMB_X24_Y14_N6
\ID|read_data_1[10]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~229_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[10]~226_combout\) # ((\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|read_data_1[10]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[10]~226_combout\,
	datac => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datad => \ID|read_data_1[10]~228_combout\,
	combout => \ID|read_data_1[10]~229_combout\);

-- Location: LCFF_X24_Y14_N17
\ID|register_array[27][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][10]~regout\);

-- Location: LCFF_X23_Y14_N17
\ID|register_array[23][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][10]~regout\);

-- Location: LCCOMB_X23_Y14_N16
\ID|read_data_1[10]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~230_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[23][10]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[19][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[23][10]~regout\,
	datad => \ID|register_array[19][10]~regout\,
	combout => \ID|read_data_1[10]~230_combout\);

-- Location: LCCOMB_X24_Y14_N16
\ID|read_data_1[10]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~231_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[10]~230_combout\ & ((\ID|register_array[31][10]~regout\))) # (!\ID|read_data_1[10]~230_combout\ & (\ID|register_array[27][10]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[10]~230_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[10]~230_combout\,
	datac => \ID|register_array[27][10]~regout\,
	datad => \ID|register_array[31][10]~regout\,
	combout => \ID|read_data_1[10]~231_combout\);

-- Location: LCCOMB_X24_Y14_N18
\ID|read_data_1[10]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~232_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[10]~229_combout\ & ((\ID|read_data_1[10]~231_combout\))) # (!\ID|read_data_1[10]~229_combout\ & (\ID|read_data_1[10]~224_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[10]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[10]~224_combout\,
	datac => \ID|read_data_1[10]~231_combout\,
	datad => \ID|read_data_1[10]~229_combout\,
	combout => \ID|read_data_1[10]~232_combout\);

-- Location: LCFF_X24_Y9_N11
\ID|register_array[1][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][10]~regout\);

-- Location: LCFF_X23_Y9_N7
\ID|register_array[15][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][10]~regout\);

-- Location: LCFF_X21_Y9_N19
\ID|register_array[29][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][11]~regout\);

-- Location: LCFF_X27_Y15_N19
\ID|register_array[18][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][11]~regout\);

-- Location: LCFF_X26_Y15_N15
\ID|register_array[30][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][11]~regout\);

-- Location: LCFF_X25_Y16_N21
\ID|register_array[28][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][11]~regout\);

-- Location: LCFF_X30_Y8_N7
\ID|register_array[5][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][11]~regout\);

-- Location: LCFF_X29_Y8_N1
\ID|register_array[4][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][11]~regout\);

-- Location: LCCOMB_X30_Y8_N6
\ID|read_data_1[11]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~255_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[5][11]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[4][11]~regout\ & 
-- ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[4][11]~regout\,
	datac => \ID|register_array[5][11]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[11]~255_combout\);

-- Location: LCFF_X20_Y11_N17
\ID|register_array[21][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][12]~regout\);

-- Location: LCFF_X20_Y11_N27
\ID|register_array[17][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][12]~regout\);

-- Location: LCCOMB_X20_Y11_N16
\ID|read_data_1[12]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~267_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[21][12]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[21][12]~regout\,
	datad => \ID|register_array[17][12]~regout\,
	combout => \ID|read_data_1[12]~267_combout\);

-- Location: LCFF_X26_Y15_N1
\ID|register_array[22][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][12]~regout\);

-- Location: LCFF_X27_Y15_N21
\ID|register_array[26][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][12]~regout\);

-- Location: LCFF_X27_Y15_N7
\ID|register_array[18][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][12]~regout\);

-- Location: LCCOMB_X27_Y15_N20
\ID|read_data_1[12]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~269_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][12]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[18][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][12]~regout\,
	datad => \ID|register_array[18][12]~regout\,
	combout => \ID|read_data_1[12]~269_combout\);

-- Location: LCFF_X26_Y15_N11
\ID|register_array[30][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][12]~regout\);

-- Location: LCCOMB_X26_Y15_N0
\ID|read_data_1[12]~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~270_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[12]~269_combout\ & ((\ID|register_array[30][12]~regout\))) # (!\ID|read_data_1[12]~269_combout\ & (\ID|register_array[22][12]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[12]~269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[12]~269_combout\,
	datac => \ID|register_array[22][12]~regout\,
	datad => \ID|register_array[30][12]~regout\,
	combout => \ID|read_data_1[12]~270_combout\);

-- Location: LCFF_X24_Y16_N13
\ID|register_array[20][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][12]~regout\);

-- Location: LCFF_X27_Y16_N13
\ID|register_array[24][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][12]~regout\);

-- Location: LCFF_X24_Y16_N7
\ID|register_array[16][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][12]~regout\);

-- Location: LCCOMB_X27_Y16_N12
\ID|read_data_1[12]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~271_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[24][12]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[16][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][12]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[24][12]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[12]~271_combout\);

-- Location: LCFF_X27_Y16_N31
\ID|register_array[28][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][12]~regout\);

-- Location: LCCOMB_X24_Y16_N12
\ID|read_data_1[12]~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~272_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[12]~271_combout\ & (\ID|register_array[28][12]~regout\)) # (!\ID|read_data_1[12]~271_combout\ & ((\ID|register_array[20][12]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[12]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[28][12]~regout\,
	datac => \ID|register_array[20][12]~regout\,
	datad => \ID|read_data_1[12]~271_combout\,
	combout => \ID|read_data_1[12]~272_combout\);

-- Location: LCCOMB_X24_Y16_N16
\ID|read_data_1[12]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~273_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|read_data_1[12]~270_combout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[12]~272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[12]~272_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[12]~270_combout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[12]~273_combout\);

-- Location: LCFF_X25_Y11_N13
\ID|register_array[6][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][12]~regout\);

-- Location: LCFF_X29_Y11_N1
\ID|register_array[5][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][12]~regout\);

-- Location: LCFF_X29_Y11_N11
\ID|register_array[4][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][12]~regout\);

-- Location: LCCOMB_X29_Y11_N0
\ID|read_data_1[12]~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~279_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[5][12]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[4][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][12]~regout\,
	datad => \ID|register_array[4][12]~regout\,
	combout => \ID|read_data_1[12]~279_combout\);

-- Location: LCFF_X25_Y11_N31
\ID|register_array[7][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][12]~regout\);

-- Location: LCCOMB_X25_Y11_N12
\ID|read_data_1[12]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~280_combout\ = (\ID|read_data_1[12]~279_combout\ & ((\ID|register_array[7][12]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[12]~279_combout\ & (((\ID|register_array[6][12]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[12]~279_combout\,
	datab => \ID|register_array[7][12]~regout\,
	datac => \ID|register_array[6][12]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[12]~280_combout\);

-- Location: LCFF_X27_Y10_N17
\ID|register_array[14][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][12]~regout\);

-- Location: LCFF_X27_Y9_N9
\ID|register_array[13][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][12]~regout\);

-- Location: LCFF_X27_Y9_N3
\ID|register_array[12][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][12]~regout\);

-- Location: LCCOMB_X27_Y9_N8
\ID|read_data_1[12]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~284_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][12]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][12]~regout\,
	datad => \ID|register_array[12][12]~regout\,
	combout => \ID|read_data_1[12]~284_combout\);

-- Location: LCFF_X27_Y10_N19
\ID|register_array[15][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][12]~regout\);

-- Location: LCCOMB_X27_Y10_N16
\ID|read_data_1[12]~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~285_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[12]~284_combout\ & (\ID|register_array[15][12]~regout\)) # (!\ID|read_data_1[12]~284_combout\ & ((\ID|register_array[14][12]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[12]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[15][12]~regout\,
	datac => \ID|register_array[14][12]~regout\,
	datad => \ID|read_data_1[12]~284_combout\,
	combout => \ID|read_data_1[12]~285_combout\);

-- Location: LCFF_X25_Y18_N27
\ID|register_array[21][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~44_combout\,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][13]~regout\);

-- Location: LCFF_X26_Y15_N29
\ID|register_array[22][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][13]~regout\);

-- Location: LCFF_X27_Y15_N27
\ID|register_array[18][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][13]~regout\);

-- Location: LCCOMB_X26_Y15_N28
\ID|read_data_1[13]~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~291_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[22][13]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[18][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][13]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[22][13]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[13]~291_combout\);

-- Location: LCCOMB_X27_Y15_N8
\ID|read_data_1[13]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~292_combout\ = (\ID|read_data_1[13]~291_combout\ & (((\ID|register_array[30][13]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\))) # (!\ID|read_data_1[13]~291_combout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[13]~291_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][13]~regout\,
	datad => \ID|register_array[30][13]~regout\,
	combout => \ID|read_data_1[13]~292_combout\);

-- Location: LCCOMB_X24_Y16_N4
\ID|read_data_1[13]~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~293_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[20][13]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[16][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[16][13]~regout\,
	datac => \ID|register_array[20][13]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[13]~293_combout\);

-- Location: LCCOMB_X25_Y16_N22
\ID|read_data_1[13]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~294_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[13]~293_combout\ & ((\ID|register_array[28][13]~regout\))) # (!\ID|read_data_1[13]~293_combout\ & (\ID|register_array[24][13]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[13]~293_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[13]~293_combout\,
	datac => \ID|register_array[24][13]~regout\,
	datad => \ID|register_array[28][13]~regout\,
	combout => \ID|read_data_1[13]~294_combout\);

-- Location: LCCOMB_X21_Y12_N16
\ID|read_data_1[13]~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~295_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|read_data_1[13]~292_combout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[13]~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[13]~294_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[13]~292_combout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[13]~295_combout\);

-- Location: LCFF_X25_Y11_N17
\ID|register_array[6][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][13]~regout\);

-- Location: LCCOMB_X29_Y11_N12
\ID|read_data_1[13]~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~299_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[5][13]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[4][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][13]~regout\,
	datad => \ID|register_array[4][13]~regout\,
	combout => \ID|read_data_1[13]~299_combout\);

-- Location: LCCOMB_X25_Y11_N16
\ID|read_data_1[13]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~300_combout\ = (\ID|read_data_1[13]~299_combout\ & ((\ID|register_array[7][13]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[13]~299_combout\ & (((\ID|register_array[6][13]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[13]~299_combout\,
	datab => \ID|register_array[7][13]~regout\,
	datac => \ID|register_array[6][13]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[13]~300_combout\);

-- Location: LCFF_X32_Y15_N9
\ID|register_array[10][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][13]~regout\);

-- Location: LCFF_X32_Y15_N3
\ID|register_array[8][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][13]~regout\);

-- Location: LCCOMB_X32_Y15_N8
\ID|read_data_1[13]~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~301_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[10][13]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[8][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[10][13]~regout\,
	datad => \ID|register_array[8][13]~regout\,
	combout => \ID|read_data_1[13]~301_combout\);

-- Location: LCCOMB_X31_Y15_N8
\ID|read_data_1[13]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~302_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[13]~301_combout\ & (\ID|register_array[11][13]~regout\)) # (!\ID|read_data_1[13]~301_combout\ & ((\ID|register_array[9][13]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[13]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][13]~regout\,
	datac => \ID|register_array[9][13]~regout\,
	datad => \ID|read_data_1[13]~301_combout\,
	combout => \ID|read_data_1[13]~302_combout\);

-- Location: LCFF_X21_Y13_N21
\ID|register_array[3][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][13]~regout\);

-- Location: LCFF_X21_Y13_N31
\ID|register_array[1][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][13]~regout\);

-- Location: LCCOMB_X21_Y13_N20
\ID|read_data_1[13]~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~303_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][13]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[1][13]~regout\,
	datac => \ID|register_array[3][13]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[13]~303_combout\);

-- Location: LCFF_X25_Y13_N23
\ID|register_array[2][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][13]~regout\);

-- Location: LCCOMB_X25_Y13_N22
\ID|read_data_1[13]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~304_combout\ = (\ID|read_data_1[13]~303_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][13]~regout\,
	datad => \ID|read_data_1[13]~303_combout\,
	combout => \ID|read_data_1[13]~304_combout\);

-- Location: LCCOMB_X26_Y14_N12
\ID|read_data_1[13]~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~305_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|read_data_1[13]~302_combout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[13]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|read_data_1[13]~304_combout\,
	datad => \ID|read_data_1[13]~302_combout\,
	combout => \ID|read_data_1[13]~305_combout\);

-- Location: LCCOMB_X26_Y13_N8
\ID|read_data_1[13]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~306_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][13]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][13]~regout\,
	datad => \ID|register_array[12][13]~regout\,
	combout => \ID|read_data_1[13]~306_combout\);

-- Location: LCCOMB_X26_Y14_N22
\ID|read_data_1[13]~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~307_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[13]~306_combout\ & (\ID|register_array[15][13]~regout\)) # (!\ID|read_data_1[13]~306_combout\ & ((\ID|register_array[14][13]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[13]~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[15][13]~regout\,
	datac => \ID|register_array[14][13]~regout\,
	datad => \ID|read_data_1[13]~306_combout\,
	combout => \ID|read_data_1[13]~307_combout\);

-- Location: LCCOMB_X26_Y14_N2
\ID|read_data_1[13]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~308_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[13]~305_combout\ & ((\ID|read_data_1[13]~307_combout\))) # (!\ID|read_data_1[13]~305_combout\ & (\ID|read_data_1[13]~300_combout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[13]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[13]~300_combout\,
	datab => \ID|read_data_1[13]~307_combout\,
	datac => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datad => \ID|read_data_1[13]~305_combout\,
	combout => \ID|read_data_1[13]~308_combout\);

-- Location: LCFF_X25_Y19_N19
\ID|register_array[25][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~45_combout\,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][14]~regout\);

-- Location: LCFF_X20_Y11_N7
\ID|register_array[21][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][14]~regout\);

-- Location: LCFF_X20_Y11_N25
\ID|register_array[17][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][14]~regout\);

-- Location: LCCOMB_X20_Y11_N6
\ID|read_data_1[14]~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~311_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[21][14]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[17][14]~regout\ 
-- & ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[17][14]~regout\,
	datac => \ID|register_array[21][14]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[14]~311_combout\);

-- Location: LCFF_X20_Y14_N23
\ID|register_array[29][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][14]~regout\);

-- Location: LCCOMB_X20_Y14_N22
\ID|read_data_1[14]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~312_combout\ = (\ID|read_data_1[14]~311_combout\ & (((\ID|register_array[29][14]~regout\) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[14]~311_combout\ & (\ID|register_array[25][14]~regout\ & 
-- ((\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[14]~311_combout\,
	datab => \ID|register_array[25][14]~regout\,
	datac => \ID|register_array[29][14]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[14]~312_combout\);

-- Location: LCFF_X21_Y15_N11
\ID|register_array[22][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][14]~regout\);

-- Location: LCFF_X29_Y12_N5
\ID|register_array[26][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][14]~regout\);

-- Location: LCFF_X21_Y15_N21
\ID|register_array[18][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][14]~regout\);

-- Location: LCCOMB_X29_Y12_N4
\ID|read_data_1[14]~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~313_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][14]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[18][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][14]~regout\,
	datad => \ID|register_array[18][14]~regout\,
	combout => \ID|read_data_1[14]~313_combout\);

-- Location: LCFF_X27_Y13_N11
\ID|register_array[30][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][14]~regout\);

-- Location: LCCOMB_X21_Y15_N10
\ID|read_data_1[14]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~314_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[14]~313_combout\ & (\ID|register_array[30][14]~regout\)) # (!\ID|read_data_1[14]~313_combout\ & ((\ID|register_array[22][14]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[14]~313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][14]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][14]~regout\,
	datad => \ID|read_data_1[14]~313_combout\,
	combout => \ID|read_data_1[14]~314_combout\);

-- Location: LCFF_X25_Y11_N15
\ID|register_array[7][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][14]~regout\);

-- Location: LCFF_X26_Y14_N7
\ID|register_array[14][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][14]~regout\);

-- Location: LCFF_X26_Y13_N5
\ID|register_array[13][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][14]~regout\);

-- Location: LCFF_X26_Y13_N23
\ID|register_array[12][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][14]~regout\);

-- Location: LCCOMB_X26_Y13_N4
\ID|read_data_1[14]~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~328_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][14]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][14]~regout\,
	datad => \ID|register_array[12][14]~regout\,
	combout => \ID|read_data_1[14]~328_combout\);

-- Location: LCFF_X26_Y14_N25
\ID|register_array[15][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][14]~regout\);

-- Location: LCCOMB_X26_Y14_N6
\ID|read_data_1[14]~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~329_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[14]~328_combout\ & (\ID|register_array[15][14]~regout\)) # (!\ID|read_data_1[14]~328_combout\ & ((\ID|register_array[14][14]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[14]~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][14]~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[14][14]~regout\,
	datad => \ID|read_data_1[14]~328_combout\,
	combout => \ID|read_data_1[14]~329_combout\);

-- Location: LCFF_X19_Y15_N27
\ID|register_array[21][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~46_combout\,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][15]~regout\);

-- Location: LCFF_X21_Y11_N5
\ID|register_array[25][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][15]~regout\);

-- Location: LCCOMB_X21_Y11_N4
\ID|read_data_1[15]~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~333_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|register_array[25][15]~regout\) # (\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[17][15]~regout\ 
-- & ((!\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[17][15]~regout\,
	datac => \ID|register_array[25][15]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[15]~333_combout\);

-- Location: LCCOMB_X21_Y11_N22
\ID|read_data_1[15]~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~334_combout\ = (\ID|read_data_1[15]~333_combout\ & (((\ID|register_array[29][15]~regout\) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[15]~333_combout\ & (\ID|register_array[21][15]~regout\ & 
-- ((\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][15]~regout\,
	datab => \ID|read_data_1[15]~333_combout\,
	datac => \ID|register_array[29][15]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[15]~334_combout\);

-- Location: LCFF_X21_Y15_N31
\ID|register_array[22][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][15]~regout\);

-- Location: LCFF_X21_Y15_N17
\ID|register_array[18][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][15]~regout\);

-- Location: LCCOMB_X21_Y15_N30
\ID|read_data_1[15]~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~335_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[22][15]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[18][15]~regout\ 
-- & ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][15]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][15]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[15]~335_combout\);

-- Location: LCCOMB_X20_Y15_N0
\ID|read_data_1[15]~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~336_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[15]~335_combout\ & (\ID|register_array[30][15]~regout\)) # (!\ID|read_data_1[15]~335_combout\ & ((\ID|register_array[26][15]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[15]~335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[30][15]~regout\,
	datac => \ID|register_array[26][15]~regout\,
	datad => \ID|read_data_1[15]~335_combout\,
	combout => \ID|read_data_1[15]~336_combout\);

-- Location: LCFF_X24_Y16_N25
\ID|register_array[20][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][15]~regout\);

-- Location: LCFF_X24_Y16_N27
\ID|register_array[16][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][15]~regout\);

-- Location: LCCOMB_X24_Y16_N24
\ID|read_data_1[15]~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~337_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[20][15]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[16][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[20][15]~regout\,
	datad => \ID|register_array[16][15]~regout\,
	combout => \ID|read_data_1[15]~337_combout\);

-- Location: LCCOMB_X24_Y20_N16
\ID|read_data_1[15]~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~338_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[15]~337_combout\ & (\ID|register_array[28][15]~regout\)) # (!\ID|read_data_1[15]~337_combout\ & ((\ID|register_array[24][15]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[15]~337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][15]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[24][15]~regout\,
	datad => \ID|read_data_1[15]~337_combout\,
	combout => \ID|read_data_1[15]~338_combout\);

-- Location: LCCOMB_X23_Y14_N2
\ID|read_data_1[15]~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~339_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|read_data_1[15]~336_combout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[15]~338_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[15]~336_combout\,
	datab => \ID|read_data_1[15]~338_combout\,
	datac => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[15]~339_combout\);

-- Location: LCFF_X22_Y14_N15
\ID|register_array[27][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][15]~regout\);

-- Location: LCFF_X24_Y14_N11
\ID|register_array[19][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][15]~regout\);

-- Location: LCCOMB_X22_Y14_N14
\ID|read_data_1[15]~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~340_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|register_array[27][15]~regout\) # (\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[19][15]~regout\ 
-- & ((!\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[19][15]~regout\,
	datac => \ID|register_array[27][15]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[15]~340_combout\);

-- Location: LCCOMB_X23_Y14_N28
\ID|read_data_1[15]~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~341_combout\ = (\ID|read_data_1[15]~340_combout\ & (((\ID|register_array[31][15]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\))) # (!\ID|read_data_1[15]~340_combout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[23][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[15]~340_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[23][15]~regout\,
	datad => \ID|register_array[31][15]~regout\,
	combout => \ID|read_data_1[15]~341_combout\);

-- Location: LCCOMB_X23_Y14_N14
\ID|read_data_1[15]~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~342_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[15]~339_combout\ & ((\ID|read_data_1[15]~341_combout\))) # (!\ID|read_data_1[15]~339_combout\ & (\ID|read_data_1[15]~334_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[15]~339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[15]~334_combout\,
	datab => \ID|read_data_1[15]~341_combout\,
	datac => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datad => \ID|read_data_1[15]~339_combout\,
	combout => \ID|read_data_1[15]~342_combout\);

-- Location: LCFF_X25_Y11_N25
\ID|register_array[6][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][15]~regout\);

-- Location: LCCOMB_X29_Y11_N4
\ID|read_data_1[15]~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~343_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[5][15]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[4][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][15]~regout\,
	datad => \ID|register_array[4][15]~regout\,
	combout => \ID|read_data_1[15]~343_combout\);

-- Location: LCCOMB_X25_Y11_N24
\ID|read_data_1[15]~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~344_combout\ = (\ID|read_data_1[15]~343_combout\ & ((\ID|register_array[7][15]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[15]~343_combout\ & (((\ID|register_array[6][15]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[15]~343_combout\,
	datab => \ID|register_array[7][15]~regout\,
	datac => \ID|register_array[6][15]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[15]~344_combout\);

-- Location: LCFF_X25_Y10_N1
\ID|register_array[9][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][15]~regout\);

-- Location: LCFF_X32_Y15_N17
\ID|register_array[10][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][15]~regout\);

-- Location: LCFF_X32_Y15_N27
\ID|register_array[8][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][15]~regout\);

-- Location: LCCOMB_X32_Y15_N16
\ID|read_data_1[15]~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~345_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[10][15]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[8][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[10][15]~regout\,
	datad => \ID|register_array[8][15]~regout\,
	combout => \ID|read_data_1[15]~345_combout\);

-- Location: LCFF_X25_Y10_N19
\ID|register_array[11][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][15]~regout\);

-- Location: LCCOMB_X25_Y10_N0
\ID|read_data_1[15]~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~346_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[15]~345_combout\ & ((\ID|register_array[11][15]~regout\))) # (!\ID|read_data_1[15]~345_combout\ & (\ID|register_array[9][15]~regout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[15]~345_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[15]~345_combout\,
	datac => \ID|register_array[9][15]~regout\,
	datad => \ID|register_array[11][15]~regout\,
	combout => \ID|read_data_1[15]~346_combout\);

-- Location: LCFF_X24_Y9_N29
\ID|register_array[3][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][15]~regout\);

-- Location: LCFF_X24_Y9_N23
\ID|register_array[1][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][15]~regout\);

-- Location: LCCOMB_X24_Y9_N28
\ID|read_data_1[15]~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~347_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][15]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[1][15]~regout\,
	datac => \ID|register_array[3][15]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[15]~347_combout\);

-- Location: LCFF_X25_Y13_N3
\ID|register_array[2][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][15]~regout\);

-- Location: LCCOMB_X25_Y13_N2
\ID|read_data_1[15]~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~348_combout\ = (\ID|read_data_1[15]~347_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][15]~regout\,
	datad => \ID|read_data_1[15]~347_combout\,
	combout => \ID|read_data_1[15]~348_combout\);

-- Location: LCCOMB_X25_Y12_N2
\ID|read_data_1[15]~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~349_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|read_data_1[15]~346_combout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[15]~348_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[15]~346_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|read_data_1[15]~348_combout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[15]~349_combout\);

-- Location: LCCOMB_X26_Y13_N0
\ID|read_data_1[15]~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~350_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][15]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][15]~regout\,
	datad => \ID|register_array[12][15]~regout\,
	combout => \ID|read_data_1[15]~350_combout\);

-- Location: LCCOMB_X26_Y11_N0
\ID|read_data_1[15]~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~351_combout\ = (\ID|read_data_1[15]~350_combout\ & ((\ID|register_array[15][15]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[15]~350_combout\ & (((\ID|register_array[14][15]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[15]~350_combout\,
	datab => \ID|register_array[15][15]~regout\,
	datac => \ID|register_array[14][15]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[15]~351_combout\);

-- Location: LCCOMB_X25_Y12_N4
\ID|read_data_1[15]~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~352_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[15]~349_combout\ & (\ID|read_data_1[15]~351_combout\)) # (!\ID|read_data_1[15]~349_combout\ & ((\ID|read_data_1[15]~344_combout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[15]~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[15]~351_combout\,
	datab => \ID|read_data_1[15]~344_combout\,
	datac => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datad => \ID|read_data_1[15]~349_combout\,
	combout => \ID|read_data_1[15]~352_combout\);

-- Location: LCCOMB_X21_Y18_N12
\ID|read_data_1[15]~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~353_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[15]~342_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[15]~352_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[15]~342_combout\,
	datab => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[15]~352_combout\,
	combout => \ID|read_data_1[15]~353_combout\);

-- Location: LCFF_X20_Y11_N21
\ID|register_array[21][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][16]~regout\);

-- Location: LCCOMB_X20_Y11_N20
\ID|read_data_1[16]~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~355_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[21][16]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[21][16]~regout\,
	datad => \ID|register_array[17][16]~regout\,
	combout => \ID|read_data_1[16]~355_combout\);

-- Location: LCFF_X19_Y11_N25
\ID|register_array[29][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][16]~regout\);

-- Location: LCCOMB_X19_Y11_N24
\ID|read_data_1[16]~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~356_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[16]~355_combout\ & ((\ID|register_array[29][16]~regout\))) # (!\ID|read_data_1[16]~355_combout\ & (\ID|register_array[25][16]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[16]~355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[25][16]~regout\,
	datac => \ID|register_array[29][16]~regout\,
	datad => \ID|read_data_1[16]~355_combout\,
	combout => \ID|read_data_1[16]~356_combout\);

-- Location: LCFF_X21_Y15_N27
\ID|register_array[22][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][16]~regout\);

-- Location: LCFF_X20_Y15_N13
\ID|register_array[26][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][16]~regout\);

-- Location: LCCOMB_X20_Y15_N12
\ID|read_data_1[16]~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~357_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[26][16]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[18][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[18][16]~regout\,
	datac => \ID|register_array[26][16]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[16]~357_combout\);

-- Location: LCCOMB_X21_Y15_N26
\ID|read_data_1[16]~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~358_combout\ = (\ID|read_data_1[16]~357_combout\ & (((\ID|register_array[30][16]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\))) # (!\ID|read_data_1[16]~357_combout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[22][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[16]~357_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][16]~regout\,
	datad => \ID|register_array[30][16]~regout\,
	combout => \ID|read_data_1[16]~358_combout\);

-- Location: LCCOMB_X24_Y20_N26
\ID|read_data_1[16]~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~359_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[24][16]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[16][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][16]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[24][16]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[16]~359_combout\);

-- Location: LCCOMB_X23_Y20_N18
\ID|read_data_1[16]~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~360_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[16]~359_combout\ & (\ID|register_array[28][16]~regout\)) # (!\ID|read_data_1[16]~359_combout\ & ((\ID|register_array[20][16]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[16]~359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[28][16]~regout\,
	datac => \ID|register_array[20][16]~regout\,
	datad => \ID|read_data_1[16]~359_combout\,
	combout => \ID|read_data_1[16]~360_combout\);

-- Location: LCCOMB_X21_Y15_N14
\ID|read_data_1[16]~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~361_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|read_data_1[16]~358_combout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[16]~360_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[16]~358_combout\,
	datac => \ID|read_data_1[16]~360_combout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[16]~361_combout\);

-- Location: LCCOMB_X23_Y14_N8
\ID|read_data_1[16]~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~362_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[23][16]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[19][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[23][16]~regout\,
	datad => \ID|register_array[19][16]~regout\,
	combout => \ID|read_data_1[16]~362_combout\);

-- Location: LCCOMB_X22_Y14_N18
\ID|read_data_1[16]~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~363_combout\ = (\ID|read_data_1[16]~362_combout\ & ((\ID|register_array[31][16]~regout\) # ((!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[16]~362_combout\ & (((\ID|register_array[27][16]~regout\ & 
-- \Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][16]~regout\,
	datab => \ID|read_data_1[16]~362_combout\,
	datac => \ID|register_array[27][16]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[16]~363_combout\);

-- Location: LCCOMB_X18_Y13_N12
\ID|read_data_1[16]~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~364_combout\ = (\ID|read_data_1[16]~361_combout\ & (((\ID|read_data_1[16]~363_combout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\))) # (!\ID|read_data_1[16]~361_combout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|read_data_1[16]~356_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[16]~361_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[16]~356_combout\,
	datad => \ID|read_data_1[16]~363_combout\,
	combout => \ID|read_data_1[16]~364_combout\);

-- Location: LCFF_X25_Y11_N21
\ID|register_array[6][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][16]~regout\);

-- Location: LCFF_X25_Y8_N1
\ID|register_array[5][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][16]~regout\);

-- Location: LCFF_X25_Y8_N19
\ID|register_array[4][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][16]~regout\);

-- Location: LCCOMB_X25_Y8_N0
\ID|read_data_1[16]~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~367_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[5][16]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[4][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[5][16]~regout\,
	datad => \ID|register_array[4][16]~regout\,
	combout => \ID|read_data_1[16]~367_combout\);

-- Location: LCFF_X25_Y11_N23
\ID|register_array[7][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][16]~regout\);

-- Location: LCCOMB_X25_Y11_N20
\ID|read_data_1[16]~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~368_combout\ = (\ID|read_data_1[16]~367_combout\ & ((\ID|register_array[7][16]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[16]~367_combout\ & (((\ID|register_array[6][16]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[16]~367_combout\,
	datab => \ID|register_array[7][16]~regout\,
	datac => \ID|register_array[6][16]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[16]~368_combout\);

-- Location: LCFF_X24_Y13_N3
\ID|register_array[1][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][16]~regout\);

-- Location: LCFF_X26_Y13_N13
\ID|register_array[13][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][16]~regout\);

-- Location: LCFF_X26_Y13_N7
\ID|register_array[12][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][16]~regout\);

-- Location: LCCOMB_X26_Y13_N12
\ID|read_data_1[16]~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~372_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][16]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][16]~regout\,
	datad => \ID|register_array[12][16]~regout\,
	combout => \ID|read_data_1[16]~372_combout\);

-- Location: LCFF_X20_Y16_N7
\ID|register_array[21][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~48_combout\,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][17]~regout\);

-- Location: LCFF_X21_Y11_N25
\ID|register_array[25][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][17]~regout\);

-- Location: LCFF_X20_Y11_N9
\ID|register_array[17][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][17]~regout\);

-- Location: LCCOMB_X21_Y11_N24
\ID|read_data_1[17]~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~377_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[25][17]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[17][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][17]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[25][17]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[17]~377_combout\);

-- Location: LCFF_X21_Y11_N11
\ID|register_array[29][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][17]~regout\);

-- Location: LCCOMB_X21_Y11_N10
\ID|read_data_1[17]~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~378_combout\ = (\ID|read_data_1[17]~377_combout\ & (((\ID|register_array[29][17]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\))) # (!\ID|read_data_1[17]~377_combout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[21][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[17]~377_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[29][17]~regout\,
	datad => \ID|register_array[21][17]~regout\,
	combout => \ID|read_data_1[17]~378_combout\);

-- Location: LCFF_X20_Y15_N11
\ID|register_array[30][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][17]~regout\);

-- Location: LCFF_X23_Y20_N9
\ID|register_array[28][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][17]~regout\);

-- Location: LCFF_X24_Y8_N11
\ID|register_array[7][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][17]~regout\);

-- Location: LCFF_X25_Y10_N17
\ID|register_array[9][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][17]~regout\);

-- Location: LCCOMB_X26_Y10_N12
\ID|read_data_1[17]~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~389_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[10][17]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[8][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[10][17]~regout\,
	datad => \ID|register_array[8][17]~regout\,
	combout => \ID|read_data_1[17]~389_combout\);

-- Location: LCCOMB_X25_Y10_N16
\ID|read_data_1[17]~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~390_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[17]~389_combout\ & ((\ID|register_array[11][17]~regout\))) # (!\ID|read_data_1[17]~389_combout\ & (\ID|register_array[9][17]~regout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[17]~389_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[17]~389_combout\,
	datac => \ID|register_array[9][17]~regout\,
	datad => \ID|register_array[11][17]~regout\,
	combout => \ID|read_data_1[17]~390_combout\);

-- Location: LCCOMB_X24_Y13_N4
\ID|read_data_1[17]~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~391_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][17]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[1][17]~regout\,
	datac => \ID|register_array[3][17]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[17]~391_combout\);

-- Location: LCFF_X25_Y13_N15
\ID|register_array[2][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][17]~regout\);

-- Location: LCCOMB_X25_Y13_N14
\ID|read_data_1[17]~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~392_combout\ = (\ID|read_data_1[17]~391_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][17]~regout\,
	datad => \ID|read_data_1[17]~391_combout\,
	combout => \ID|read_data_1[17]~392_combout\);

-- Location: LCCOMB_X25_Y9_N24
\ID|read_data_1[17]~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~393_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|read_data_1[17]~390_combout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[17]~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|read_data_1[17]~390_combout\,
	datad => \ID|read_data_1[17]~392_combout\,
	combout => \ID|read_data_1[17]~393_combout\);

-- Location: LCFF_X20_Y15_N31
\ID|register_array[30][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][18]~regout\);

-- Location: LCFF_X24_Y12_N15
\ID|register_array[23][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][18]~regout\);

-- Location: LCFF_X25_Y12_N1
\ID|register_array[19][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][18]~regout\);

-- Location: LCCOMB_X24_Y12_N14
\ID|read_data_1[18]~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~406_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[23][18]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[19][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[23][18]~regout\,
	datad => \ID|register_array[19][18]~regout\,
	combout => \ID|read_data_1[18]~406_combout\);

-- Location: LCFF_X26_Y10_N1
\ID|register_array[10][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][18]~regout\);

-- Location: LCFF_X26_Y10_N27
\ID|register_array[8][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][18]~regout\);

-- Location: LCCOMB_X26_Y10_N0
\ID|read_data_1[18]~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~409_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[10][18]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[8][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[10][18]~regout\,
	datad => \ID|register_array[8][18]~regout\,
	combout => \ID|read_data_1[18]~409_combout\);

-- Location: LCCOMB_X24_Y11_N8
\ID|read_data_1[18]~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~410_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[18]~409_combout\ & (\ID|register_array[11][18]~regout\)) # (!\ID|read_data_1[18]~409_combout\ & ((\ID|register_array[9][18]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[18]~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][18]~regout\,
	datac => \ID|register_array[9][18]~regout\,
	datad => \ID|read_data_1[18]~409_combout\,
	combout => \ID|read_data_1[18]~410_combout\);

-- Location: LCFF_X25_Y8_N25
\ID|register_array[5][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][18]~regout\);

-- Location: LCFF_X25_Y8_N27
\ID|register_array[4][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][18]~regout\);

-- Location: LCCOMB_X25_Y8_N24
\ID|read_data_1[18]~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~411_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[5][18]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[4][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[5][18]~regout\,
	datad => \ID|register_array[4][18]~regout\,
	combout => \ID|read_data_1[18]~411_combout\);

-- Location: LCFF_X24_Y13_N27
\ID|register_array[1][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][18]~regout\);

-- Location: LCFF_X26_Y9_N29
\ID|register_array[13][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][18]~regout\);

-- Location: LCFF_X26_Y9_N7
\ID|register_array[12][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][18]~regout\);

-- Location: LCCOMB_X26_Y9_N28
\ID|read_data_1[18]~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~416_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][18]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][18]~regout\,
	datad => \ID|register_array[12][18]~regout\,
	combout => \ID|read_data_1[18]~416_combout\);

-- Location: LCFF_X20_Y16_N21
\ID|register_array[21][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~50_combout\,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][19]~regout\);

-- Location: LCFF_X24_Y20_N25
\ID|register_array[24][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][19]~regout\);

-- Location: LCFF_X23_Y20_N15
\ID|register_array[20][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][19]~regout\);

-- Location: LCFF_X24_Y20_N3
\ID|register_array[16][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][19]~regout\);

-- Location: LCCOMB_X23_Y20_N14
\ID|read_data_1[19]~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~425_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[20][19]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[16][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[16][19]~regout\,
	datac => \ID|register_array[20][19]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[19]~425_combout\);

-- Location: LCFF_X23_Y20_N25
\ID|register_array[28][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][19]~regout\);

-- Location: LCCOMB_X24_Y20_N24
\ID|read_data_1[19]~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~426_combout\ = (\ID|read_data_1[19]~425_combout\ & ((\ID|register_array[28][19]~regout\) # ((!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[19]~425_combout\ & (((\ID|register_array[24][19]~regout\ & 
-- \Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][19]~regout\,
	datab => \ID|read_data_1[19]~425_combout\,
	datac => \ID|register_array[24][19]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[19]~426_combout\);

-- Location: LCFF_X25_Y12_N21
\ID|register_array[19][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][19]~regout\);

-- Location: LCFF_X25_Y8_N21
\ID|register_array[5][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][19]~regout\);

-- Location: LCCOMB_X25_Y8_N20
\ID|read_data_1[19]~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~431_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[5][19]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[4][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[5][19]~regout\,
	datad => \ID|register_array[4][19]~regout\,
	combout => \ID|read_data_1[19]~431_combout\);

-- Location: LCCOMB_X24_Y8_N4
\ID|read_data_1[19]~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~432_combout\ = (\ID|read_data_1[19]~431_combout\ & ((\ID|register_array[7][19]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[19]~431_combout\ & (((\ID|register_array[6][19]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[19]~431_combout\,
	datab => \ID|register_array[7][19]~regout\,
	datac => \ID|register_array[6][19]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[19]~432_combout\);

-- Location: LCFF_X24_Y13_N13
\ID|register_array[3][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][19]~regout\);

-- Location: LCFF_X24_Y13_N15
\ID|register_array[1][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][19]~regout\);

-- Location: LCCOMB_X24_Y13_N12
\ID|read_data_1[19]~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~435_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][19]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][19]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[3][19]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[19]~435_combout\);

-- Location: LCFF_X25_Y13_N27
\ID|register_array[2][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][19]~regout\);

-- Location: LCCOMB_X25_Y13_N26
\ID|read_data_1[19]~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~436_combout\ = (\ID|read_data_1[19]~435_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][19]~regout\,
	datad => \ID|read_data_1[19]~435_combout\,
	combout => \ID|read_data_1[19]~436_combout\);

-- Location: LCCOMB_X26_Y9_N8
\ID|read_data_1[19]~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~438_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][19]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][19]~regout\,
	datad => \ID|register_array[12][19]~regout\,
	combout => \ID|read_data_1[19]~438_combout\);

-- Location: LCFF_X20_Y15_N23
\ID|register_array[30][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][20]~regout\);

-- Location: LCFF_X23_Y14_N23
\ID|register_array[23][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][20]~regout\);

-- Location: LCFF_X23_Y14_N25
\ID|register_array[19][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][20]~regout\);

-- Location: LCCOMB_X23_Y14_N22
\ID|read_data_1[20]~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~450_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[23][20]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[19][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][20]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[23][20]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[20]~450_combout\);

-- Location: LCCOMB_X26_Y8_N8
\ID|read_data_1[20]~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~451_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[20]~450_combout\ & ((\ID|register_array[31][20]~regout\))) # (!\ID|read_data_1[20]~450_combout\ & (\ID|register_array[27][20]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[20]~450_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[20]~450_combout\,
	datac => \ID|register_array[27][20]~regout\,
	datad => \ID|register_array[31][20]~regout\,
	combout => \ID|read_data_1[20]~451_combout\);

-- Location: LCFF_X25_Y10_N25
\ID|register_array[9][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][20]~regout\);

-- Location: LCFF_X26_Y10_N17
\ID|register_array[10][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][20]~regout\);

-- Location: LCCOMB_X26_Y10_N16
\ID|read_data_1[20]~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~453_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[10][20]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[8][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[10][20]~regout\,
	datad => \ID|register_array[8][20]~regout\,
	combout => \ID|read_data_1[20]~453_combout\);

-- Location: LCCOMB_X25_Y10_N24
\ID|read_data_1[20]~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~454_combout\ = (\ID|read_data_1[20]~453_combout\ & ((\ID|register_array[11][20]~regout\) # ((!\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\ID|read_data_1[20]~453_combout\ & (((\ID|register_array[9][20]~regout\ & 
-- \Instruction_A|N_dffs:21:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[20]~453_combout\,
	datab => \ID|register_array[11][20]~regout\,
	datac => \ID|register_array[9][20]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[20]~454_combout\);

-- Location: LCFF_X24_Y8_N17
\ID|register_array[6][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][20]~regout\);

-- Location: LCFF_X25_Y8_N17
\ID|register_array[5][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][20]~regout\);

-- Location: LCFF_X25_Y8_N3
\ID|register_array[4][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][20]~regout\);

-- Location: LCCOMB_X25_Y8_N16
\ID|read_data_1[20]~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~455_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[5][20]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[4][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[5][20]~regout\,
	datad => \ID|register_array[4][20]~regout\,
	combout => \ID|read_data_1[20]~455_combout\);

-- Location: LCFF_X24_Y8_N3
\ID|register_array[7][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][20]~regout\);

-- Location: LCCOMB_X24_Y8_N16
\ID|read_data_1[20]~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~456_combout\ = (\ID|read_data_1[20]~455_combout\ & ((\ID|register_array[7][20]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[20]~455_combout\ & (((\ID|register_array[6][20]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[20]~455_combout\,
	datab => \ID|register_array[7][20]~regout\,
	datac => \ID|register_array[6][20]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[20]~456_combout\);

-- Location: LCFF_X24_Y9_N3
\ID|register_array[1][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][20]~regout\);

-- Location: LCFF_X20_Y16_N3
\ID|register_array[21][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~52_combout\,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][21]~regout\);

-- Location: LCFF_X26_Y16_N7
\ID|register_array[16][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][21]~regout\);

-- Location: LCFF_X24_Y8_N29
\ID|register_array[6][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][21]~regout\);

-- Location: LCFF_X25_Y8_N13
\ID|register_array[5][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][21]~regout\);

-- Location: LCFF_X25_Y8_N7
\ID|register_array[4][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][21]~regout\);

-- Location: LCCOMB_X25_Y8_N12
\ID|read_data_1[21]~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~475_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[5][21]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[4][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[5][21]~regout\,
	datad => \ID|register_array[4][21]~regout\,
	combout => \ID|read_data_1[21]~475_combout\);

-- Location: LCFF_X24_Y8_N7
\ID|register_array[7][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][21]~regout\);

-- Location: LCCOMB_X24_Y8_N28
\ID|read_data_1[21]~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~476_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[21]~475_combout\ & (\ID|register_array[7][21]~regout\)) # (!\ID|read_data_1[21]~475_combout\ & ((\ID|register_array[6][21]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[21]~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][21]~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[6][21]~regout\,
	datad => \ID|read_data_1[21]~475_combout\,
	combout => \ID|read_data_1[21]~476_combout\);

-- Location: LCFF_X25_Y10_N5
\ID|register_array[9][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][21]~regout\);

-- Location: LCFF_X24_Y10_N1
\ID|register_array[10][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][21]~regout\);

-- Location: LCFF_X24_Y10_N3
\ID|register_array[8][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][21]~regout\);

-- Location: LCCOMB_X24_Y10_N0
\ID|read_data_1[21]~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~477_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|register_array[10][21]~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][21]~regout\,
	datad => \ID|register_array[8][21]~regout\,
	combout => \ID|read_data_1[21]~477_combout\);

-- Location: LCFF_X25_Y10_N7
\ID|register_array[11][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][21]~regout\);

-- Location: LCCOMB_X25_Y10_N4
\ID|read_data_1[21]~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~478_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[21]~477_combout\ & ((\ID|register_array[11][21]~regout\))) # (!\ID|read_data_1[21]~477_combout\ & (\ID|register_array[9][21]~regout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[21]~477_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[21]~477_combout\,
	datac => \ID|register_array[9][21]~regout\,
	datad => \ID|register_array[11][21]~regout\,
	combout => \ID|read_data_1[21]~478_combout\);

-- Location: LCFF_X21_Y12_N29
\ID|register_array[3][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][21]~regout\);

-- Location: LCFF_X21_Y12_N31
\ID|register_array[1][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][21]~regout\);

-- Location: LCCOMB_X21_Y12_N28
\ID|read_data_1[21]~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~479_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][21]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][21]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[3][21]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[21]~479_combout\);

-- Location: LCFF_X20_Y10_N25
\ID|register_array[2][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][21]~regout\);

-- Location: LCCOMB_X20_Y10_N24
\ID|read_data_1[21]~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~480_combout\ = (\ID|read_data_1[21]~479_combout\) # ((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\ & \ID|register_array[2][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[2][21]~regout\,
	datad => \ID|read_data_1[21]~479_combout\,
	combout => \ID|read_data_1[21]~480_combout\);

-- Location: LCCOMB_X22_Y13_N6
\ID|read_data_1[21]~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~481_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|read_data_1[21]~478_combout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[21]~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[21]~480_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[21]~478_combout\,
	combout => \ID|read_data_1[21]~481_combout\);

-- Location: LCFF_X26_Y11_N9
\ID|register_array[14][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][21]~regout\);

-- Location: LCFF_X26_Y9_N17
\ID|register_array[13][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][21]~regout\);

-- Location: LCFF_X26_Y9_N27
\ID|register_array[12][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][21]~regout\);

-- Location: LCCOMB_X26_Y9_N16
\ID|read_data_1[21]~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~482_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][21]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][21]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][21]~regout\,
	datad => \ID|register_array[12][21]~regout\,
	combout => \ID|read_data_1[21]~482_combout\);

-- Location: LCFF_X26_Y11_N3
\ID|register_array[15][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][21]~regout\);

-- Location: LCCOMB_X26_Y11_N8
\ID|read_data_1[21]~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~483_combout\ = (\ID|read_data_1[21]~482_combout\ & (((\ID|register_array[15][21]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\))) # (!\ID|read_data_1[21]~482_combout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[14][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[21]~482_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[14][21]~regout\,
	datad => \ID|register_array[15][21]~regout\,
	combout => \ID|read_data_1[21]~483_combout\);

-- Location: LCCOMB_X22_Y13_N24
\ID|read_data_1[21]~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~484_combout\ = (\ID|read_data_1[21]~481_combout\ & (((\ID|read_data_1[21]~483_combout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\))) # (!\ID|read_data_1[21]~481_combout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|read_data_1[21]~476_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[21]~481_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|read_data_1[21]~476_combout\,
	datad => \ID|read_data_1[21]~483_combout\,
	combout => \ID|read_data_1[21]~484_combout\);

-- Location: LCFF_X18_Y16_N27
\ID|register_array[25][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~53_combout\,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][22]~regout\);

-- Location: LCFF_X19_Y14_N23
\ID|register_array[22][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][22]~regout\);

-- Location: LCFF_X22_Y13_N29
\ID|register_array[26][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][22]~regout\);

-- Location: LCFF_X22_Y13_N23
\ID|register_array[18][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][22]~regout\);

-- Location: LCCOMB_X22_Y13_N28
\ID|read_data_1[22]~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~489_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[26][22]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[18][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[26][22]~regout\,
	datad => \ID|register_array[18][22]~regout\,
	combout => \ID|read_data_1[22]~489_combout\);

-- Location: LCFF_X20_Y13_N11
\ID|register_array[30][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][22]~regout\);

-- Location: LCCOMB_X19_Y14_N22
\ID|read_data_1[22]~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~490_combout\ = (\ID|read_data_1[22]~489_combout\ & ((\ID|register_array[30][22]~regout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[22]~489_combout\ & (((\ID|register_array[22][22]~regout\ & 
-- \Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[22]~489_combout\,
	datab => \ID|register_array[30][22]~regout\,
	datac => \ID|register_array[22][22]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[22]~490_combout\);

-- Location: LCFF_X27_Y16_N23
\ID|register_array[28][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][22]~regout\);

-- Location: LCFF_X23_Y8_N29
\ID|register_array[5][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][22]~regout\);

-- Location: LCFF_X23_Y8_N23
\ID|register_array[4][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][22]~regout\);

-- Location: LCCOMB_X23_Y8_N28
\ID|read_data_1[22]~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~499_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[5][22]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[4][22]~regout\ & 
-- ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[4][22]~regout\,
	datac => \ID|register_array[5][22]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[22]~499_combout\);

-- Location: LCFF_X21_Y13_N13
\ID|register_array[3][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][22]~regout\);

-- Location: LCFF_X21_Y13_N15
\ID|register_array[1][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][22]~regout\);

-- Location: LCCOMB_X21_Y13_N12
\ID|read_data_1[22]~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~501_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][22]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[1][22]~regout\,
	datac => \ID|register_array[3][22]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[22]~501_combout\);

-- Location: LCFF_X26_Y9_N5
\ID|register_array[13][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][22]~regout\);

-- Location: LCFF_X26_Y9_N31
\ID|register_array[12][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][22]~regout\);

-- Location: LCCOMB_X26_Y9_N4
\ID|read_data_1[22]~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~504_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][22]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][22]~regout\,
	datad => \ID|register_array[12][22]~regout\,
	combout => \ID|read_data_1[22]~504_combout\);

-- Location: LCFF_X22_Y9_N11
\ID|register_array[25][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][23]~regout\);

-- Location: LCFF_X22_Y9_N29
\ID|register_array[17][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][23]~regout\);

-- Location: LCCOMB_X22_Y9_N10
\ID|read_data_1[23]~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~509_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[25][23]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[25][23]~regout\,
	datad => \ID|register_array[17][23]~regout\,
	combout => \ID|read_data_1[23]~509_combout\);

-- Location: LCCOMB_X21_Y11_N20
\ID|read_data_1[23]~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~510_combout\ = (\ID|read_data_1[23]~509_combout\ & (((\ID|register_array[29][23]~regout\) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[23]~509_combout\ & (\ID|register_array[21][23]~regout\ & 
-- ((\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[23]~509_combout\,
	datab => \ID|register_array[21][23]~regout\,
	datac => \ID|register_array[29][23]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[23]~510_combout\);

-- Location: LCFF_X20_Y13_N29
\ID|register_array[26][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][23]~regout\);

-- Location: LCFF_X29_Y13_N9
\ID|register_array[22][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][23]~regout\);

-- Location: LCFF_X22_Y13_N9
\ID|register_array[18][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][23]~regout\);

-- Location: LCCOMB_X29_Y13_N8
\ID|read_data_1[23]~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~511_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[22][23]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[18][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[18][23]~regout\,
	datac => \ID|register_array[22][23]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[23]~511_combout\);

-- Location: LCFF_X20_Y13_N23
\ID|register_array[30][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][23]~regout\);

-- Location: LCCOMB_X20_Y13_N28
\ID|read_data_1[23]~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~512_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[23]~511_combout\ & ((\ID|register_array[30][23]~regout\))) # (!\ID|read_data_1[23]~511_combout\ & (\ID|register_array[26][23]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[23]~511_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[23]~511_combout\,
	datac => \ID|register_array[26][23]~regout\,
	datad => \ID|register_array[30][23]~regout\,
	combout => \ID|read_data_1[23]~512_combout\);

-- Location: LCFF_X25_Y16_N31
\ID|register_array[24][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][23]~regout\);

-- Location: LCFF_X26_Y16_N29
\ID|register_array[20][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][23]~regout\);

-- Location: LCFF_X26_Y16_N23
\ID|register_array[16][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][23]~regout\);

-- Location: LCCOMB_X26_Y16_N28
\ID|read_data_1[23]~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~513_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[20][23]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[16][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[20][23]~regout\,
	datad => \ID|register_array[16][23]~regout\,
	combout => \ID|read_data_1[23]~513_combout\);

-- Location: LCFF_X25_Y16_N9
\ID|register_array[28][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][23]~regout\);

-- Location: LCCOMB_X25_Y16_N30
\ID|read_data_1[23]~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~514_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[23]~513_combout\ & (\ID|register_array[28][23]~regout\)) # (!\ID|read_data_1[23]~513_combout\ & ((\ID|register_array[24][23]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[23]~513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[28][23]~regout\,
	datac => \ID|register_array[24][23]~regout\,
	datad => \ID|read_data_1[23]~513_combout\,
	combout => \ID|read_data_1[23]~514_combout\);

-- Location: LCCOMB_X22_Y13_N2
\ID|read_data_1[23]~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~515_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|read_data_1[23]~512_combout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[23]~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[23]~514_combout\,
	datac => \ID|read_data_1[23]~512_combout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[23]~515_combout\);

-- Location: LCCOMB_X25_Y12_N6
\ID|read_data_1[23]~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~516_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[27][23]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[19][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][23]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[27][23]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[23]~516_combout\);

-- Location: LCCOMB_X30_Y16_N16
\ID|read_data_1[23]~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~517_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[23]~516_combout\ & ((\ID|register_array[31][23]~regout\))) # (!\ID|read_data_1[23]~516_combout\ & (\ID|register_array[23][23]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[23]~516_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[23]~516_combout\,
	datac => \ID|register_array[23][23]~regout\,
	datad => \ID|register_array[31][23]~regout\,
	combout => \ID|read_data_1[23]~517_combout\);

-- Location: LCCOMB_X22_Y13_N12
\ID|read_data_1[23]~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~518_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[23]~515_combout\ & ((\ID|read_data_1[23]~517_combout\))) # (!\ID|read_data_1[23]~515_combout\ & (\ID|read_data_1[23]~510_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[23]~515_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[23]~515_combout\,
	datac => \ID|read_data_1[23]~510_combout\,
	datad => \ID|read_data_1[23]~517_combout\,
	combout => \ID|read_data_1[23]~518_combout\);

-- Location: LCFF_X23_Y8_N1
\ID|register_array[5][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][23]~regout\);

-- Location: LCFF_X23_Y8_N11
\ID|register_array[4][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][23]~regout\);

-- Location: LCCOMB_X23_Y8_N0
\ID|read_data_1[23]~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~519_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[5][23]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[4][23]~regout\ & 
-- ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][23]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[5][23]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[23]~519_combout\);

-- Location: LCFF_X24_Y10_N11
\ID|register_array[8][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][23]~regout\);

-- Location: LCFF_X23_Y9_N5
\ID|register_array[14][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][23]~regout\);

-- Location: LCFF_X26_Y9_N1
\ID|register_array[13][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][23]~regout\);

-- Location: LCFF_X26_Y9_N3
\ID|register_array[12][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][23]~regout\);

-- Location: LCCOMB_X26_Y9_N0
\ID|read_data_1[23]~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~526_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][23]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][23]~regout\,
	datad => \ID|register_array[12][23]~regout\,
	combout => \ID|read_data_1[23]~526_combout\);

-- Location: LCFF_X23_Y9_N31
\ID|register_array[15][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][23]~regout\);

-- Location: LCCOMB_X23_Y9_N4
\ID|read_data_1[23]~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~527_combout\ = (\ID|read_data_1[23]~526_combout\ & ((\ID|register_array[15][23]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[23]~526_combout\ & (((\ID|register_array[14][23]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[23]~526_combout\,
	datab => \ID|register_array[15][23]~regout\,
	datac => \ID|register_array[14][23]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[23]~527_combout\);

-- Location: LCFF_X23_Y11_N11
\ID|register_array[21][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][24]~regout\);

-- Location: LCFF_X22_Y11_N11
\ID|register_array[17][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][24]~regout\);

-- Location: LCCOMB_X23_Y11_N10
\ID|read_data_1[24]~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~531_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[21][24]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[17][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][24]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[21][24]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[24]~531_combout\);

-- Location: LCCOMB_X23_Y11_N28
\ID|read_data_1[24]~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~532_combout\ = (\ID|read_data_1[24]~531_combout\ & (((\ID|register_array[29][24]~regout\) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[24]~531_combout\ & (\ID|register_array[25][24]~regout\ & 
-- ((\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[24]~531_combout\,
	datab => \ID|register_array[25][24]~regout\,
	datac => \ID|register_array[29][24]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[24]~532_combout\);

-- Location: LCFF_X29_Y13_N11
\ID|register_array[22][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][24]~regout\);

-- Location: LCFF_X29_Y12_N11
\ID|register_array[26][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][24]~regout\);

-- Location: LCFF_X29_Y13_N29
\ID|register_array[18][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][24]~regout\);

-- Location: LCCOMB_X29_Y12_N10
\ID|read_data_1[24]~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~533_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][24]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[18][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][24]~regout\,
	datad => \ID|register_array[18][24]~regout\,
	combout => \ID|read_data_1[24]~533_combout\);

-- Location: LCFF_X30_Y13_N13
\ID|register_array[30][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][24]~regout\);

-- Location: LCCOMB_X29_Y13_N10
\ID|read_data_1[24]~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~534_combout\ = (\ID|read_data_1[24]~533_combout\ & ((\ID|register_array[30][24]~regout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[24]~533_combout\ & (((\ID|register_array[22][24]~regout\ & 
-- \Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[24]~533_combout\,
	datab => \ID|register_array[30][24]~regout\,
	datac => \ID|register_array[22][24]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[24]~534_combout\);

-- Location: LCFF_X26_Y16_N9
\ID|register_array[20][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][24]~regout\);

-- Location: LCFF_X27_Y16_N25
\ID|register_array[24][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][24]~regout\);

-- Location: LCFF_X26_Y16_N19
\ID|register_array[16][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][24]~regout\);

-- Location: LCCOMB_X27_Y16_N24
\ID|read_data_1[24]~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~535_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[24][24]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[16][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][24]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[24][24]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[24]~535_combout\);

-- Location: LCFF_X27_Y16_N19
\ID|register_array[28][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][24]~regout\);

-- Location: LCCOMB_X26_Y16_N8
\ID|read_data_1[24]~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~536_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[24]~535_combout\ & ((\ID|register_array[28][24]~regout\))) # (!\ID|read_data_1[24]~535_combout\ & (\ID|register_array[20][24]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[24]~535_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[24]~535_combout\,
	datac => \ID|register_array[20][24]~regout\,
	datad => \ID|register_array[28][24]~regout\,
	combout => \ID|read_data_1[24]~536_combout\);

-- Location: LCCOMB_X23_Y15_N14
\ID|read_data_1[24]~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~537_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|read_data_1[24]~534_combout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[24]~536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|read_data_1[24]~536_combout\,
	datad => \ID|read_data_1[24]~534_combout\,
	combout => \ID|read_data_1[24]~537_combout\);

-- Location: LCCOMB_X30_Y16_N10
\ID|read_data_1[24]~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~538_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[23][24]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[19][24]~regout\ 
-- & ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[19][24]~regout\,
	datac => \ID|register_array[23][24]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[24]~538_combout\);

-- Location: LCCOMB_X26_Y12_N0
\ID|read_data_1[24]~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~539_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[24]~538_combout\ & (\ID|register_array[31][24]~regout\)) # (!\ID|read_data_1[24]~538_combout\ & ((\ID|register_array[27][24]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[24]~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[31][24]~regout\,
	datac => \ID|register_array[27][24]~regout\,
	datad => \ID|read_data_1[24]~538_combout\,
	combout => \ID|read_data_1[24]~539_combout\);

-- Location: LCCOMB_X23_Y15_N0
\ID|read_data_1[24]~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~540_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[24]~537_combout\ & ((\ID|read_data_1[24]~539_combout\))) # (!\ID|read_data_1[24]~537_combout\ & (\ID|read_data_1[24]~532_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[24]~537_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[24]~537_combout\,
	datac => \ID|read_data_1[24]~532_combout\,
	datad => \ID|read_data_1[24]~539_combout\,
	combout => \ID|read_data_1[24]~540_combout\);

-- Location: LCFF_X23_Y10_N23
\ID|register_array[9][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][24]~regout\);

-- Location: LCFF_X24_Y10_N5
\ID|register_array[10][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][24]~regout\);

-- Location: LCFF_X24_Y10_N23
\ID|register_array[8][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][24]~regout\);

-- Location: LCCOMB_X24_Y10_N4
\ID|read_data_1[24]~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~541_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|register_array[10][24]~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[8][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][24]~regout\,
	datad => \ID|register_array[8][24]~regout\,
	combout => \ID|read_data_1[24]~541_combout\);

-- Location: LCFF_X23_Y10_N17
\ID|register_array[11][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][24]~regout\);

-- Location: LCCOMB_X23_Y10_N22
\ID|read_data_1[24]~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~542_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[24]~541_combout\ & (\ID|register_array[11][24]~regout\)) # (!\ID|read_data_1[24]~541_combout\ & ((\ID|register_array[9][24]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[24]~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][24]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[9][24]~regout\,
	datad => \ID|read_data_1[24]~541_combout\,
	combout => \ID|read_data_1[24]~542_combout\);

-- Location: LCFF_X24_Y8_N9
\ID|register_array[6][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][24]~regout\);

-- Location: LCFF_X23_Y8_N13
\ID|register_array[5][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][24]~regout\);

-- Location: LCFF_X23_Y8_N15
\ID|register_array[4][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][24]~regout\);

-- Location: LCCOMB_X23_Y8_N12
\ID|read_data_1[24]~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~543_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[5][24]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[4][24]~regout\ & 
-- ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[4][24]~regout\,
	datac => \ID|register_array[5][24]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[24]~543_combout\);

-- Location: LCFF_X24_Y8_N27
\ID|register_array[7][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][24]~regout\);

-- Location: LCCOMB_X24_Y8_N8
\ID|read_data_1[24]~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~544_combout\ = (\ID|read_data_1[24]~543_combout\ & (((\ID|register_array[7][24]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\))) # (!\ID|read_data_1[24]~543_combout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[6][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[24]~543_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[6][24]~regout\,
	datad => \ID|register_array[7][24]~regout\,
	combout => \ID|read_data_1[24]~544_combout\);

-- Location: LCFF_X21_Y13_N17
\ID|register_array[3][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][24]~regout\);

-- Location: LCFF_X21_Y13_N27
\ID|register_array[1][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][24]~regout\);

-- Location: LCCOMB_X21_Y13_N16
\ID|read_data_1[24]~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~545_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][24]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[1][24]~regout\,
	datac => \ID|register_array[3][24]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[24]~545_combout\);

-- Location: LCFF_X21_Y10_N21
\ID|register_array[2][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][24]~regout\);

-- Location: LCCOMB_X21_Y10_N20
\ID|read_data_1[24]~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~546_combout\ = (\ID|read_data_1[24]~545_combout\) # ((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[2][24]~regout\ & \Instruction_A|N_dffs:22:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[24]~545_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][24]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[24]~546_combout\);

-- Location: LCCOMB_X23_Y15_N2
\ID|read_data_1[24]~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~547_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|read_data_1[24]~544_combout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[24]~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[24]~546_combout\,
	datac => \ID|read_data_1[24]~544_combout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[24]~547_combout\);

-- Location: LCFF_X23_Y9_N9
\ID|register_array[14][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][24]~regout\);

-- Location: LCFF_X23_Y13_N23
\ID|register_array[13][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][24]~regout\);

-- Location: LCFF_X23_Y13_N25
\ID|register_array[12][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][24]~regout\);

-- Location: LCCOMB_X23_Y13_N22
\ID|read_data_1[24]~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~548_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[13][24]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[12][24]~regout\ 
-- & ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][24]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][24]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[24]~548_combout\);

-- Location: LCFF_X23_Y9_N11
\ID|register_array[15][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][24]~regout\);

-- Location: LCCOMB_X23_Y9_N8
\ID|read_data_1[24]~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~549_combout\ = (\ID|read_data_1[24]~548_combout\ & ((\ID|register_array[15][24]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[24]~548_combout\ & (((\ID|register_array[14][24]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][24]~regout\,
	datab => \ID|read_data_1[24]~548_combout\,
	datac => \ID|register_array[14][24]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[24]~549_combout\);

-- Location: LCCOMB_X23_Y15_N12
\ID|read_data_1[24]~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~550_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[24]~547_combout\ & ((\ID|read_data_1[24]~549_combout\))) # (!\ID|read_data_1[24]~547_combout\ & (\ID|read_data_1[24]~542_combout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[24]~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[24]~542_combout\,
	datab => \ID|read_data_1[24]~549_combout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[24]~547_combout\,
	combout => \ID|read_data_1[24]~550_combout\);

-- Location: LCCOMB_X23_Y15_N6
\ID|read_data_1[24]~551\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~551_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[24]~540_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[24]~550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[24]~550_combout\,
	datab => \ID|read_data_1[24]~540_combout\,
	datac => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[24]~551_combout\);

-- Location: LCFF_X16_Y15_N15
\ID|register_array[21][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~56_combout\,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][25]~regout\);

-- Location: LCFF_X29_Y13_N17
\ID|register_array[18][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][25]~regout\);

-- Location: LCCOMB_X23_Y8_N8
\ID|read_data_1[25]~563\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~563_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[5][25]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[4][25]~regout\ & 
-- ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[4][25]~regout\,
	datac => \ID|register_array[5][25]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[25]~563_combout\);

-- Location: LCFF_X24_Y13_N1
\ID|register_array[3][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][25]~regout\);

-- Location: LCFF_X24_Y13_N19
\ID|register_array[1][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][25]~regout\);

-- Location: LCCOMB_X24_Y13_N0
\ID|read_data_1[25]~567\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~567_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][25]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[1][25]~regout\,
	datac => \ID|register_array[3][25]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[25]~567_combout\);

-- Location: LCCOMB_X23_Y13_N6
\ID|read_data_1[25]~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~570_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[13][25]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[12][25]~regout\ 
-- & ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[12][25]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][25]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[25]~570_combout\);

-- Location: LCCOMB_X23_Y9_N20
\ID|read_data_1[25]~571\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~571_combout\ = (\ID|read_data_1[25]~570_combout\ & ((\ID|register_array[15][25]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[25]~570_combout\ & (((\ID|register_array[14][25]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[25]~570_combout\,
	datab => \ID|register_array[15][25]~regout\,
	datac => \ID|register_array[14][25]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[25]~571_combout\);

-- Location: LCFF_X18_Y12_N19
\ID|register_array[25][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~57_combout\,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][26]~regout\);

-- Location: LCFF_X20_Y9_N21
\ID|register_array[21][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][26]~regout\);

-- Location: LCFF_X20_Y9_N31
\ID|register_array[17][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][26]~regout\);

-- Location: LCCOMB_X20_Y9_N20
\ID|read_data_1[26]~575\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~575_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[21][26]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[17][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[21][26]~regout\,
	datad => \ID|register_array[17][26]~regout\,
	combout => \ID|read_data_1[26]~575_combout\);

-- Location: LCFF_X19_Y9_N25
\ID|register_array[29][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][26]~regout\);

-- Location: LCCOMB_X19_Y9_N24
\ID|read_data_1[26]~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~576_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[26]~575_combout\ & ((\ID|register_array[29][26]~regout\))) # (!\ID|read_data_1[26]~575_combout\ & (\ID|register_array[25][26]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[26]~575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[25][26]~regout\,
	datac => \ID|register_array[29][26]~regout\,
	datad => \ID|read_data_1[26]~575_combout\,
	combout => \ID|read_data_1[26]~576_combout\);

-- Location: LCFF_X29_Y12_N13
\ID|register_array[26][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][26]~regout\);

-- Location: LCFF_X29_Y13_N13
\ID|register_array[18][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][26]~regout\);

-- Location: LCCOMB_X29_Y12_N12
\ID|read_data_1[26]~577\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~577_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][26]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[18][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][26]~regout\,
	datad => \ID|register_array[18][26]~regout\,
	combout => \ID|read_data_1[26]~577_combout\);

-- Location: LCCOMB_X29_Y13_N26
\ID|read_data_1[26]~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~578_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[26]~577_combout\ & ((\ID|register_array[30][26]~regout\))) # (!\ID|read_data_1[26]~577_combout\ & (\ID|register_array[22][26]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[26]~577_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[26]~577_combout\,
	datac => \ID|register_array[22][26]~regout\,
	datad => \ID|register_array[30][26]~regout\,
	combout => \ID|read_data_1[26]~578_combout\);

-- Location: LCFF_X26_Y16_N1
\ID|register_array[20][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][26]~regout\);

-- Location: LCFF_X27_Y16_N5
\ID|register_array[24][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][26]~regout\);

-- Location: LCFF_X26_Y16_N3
\ID|register_array[16][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][26]~regout\);

-- Location: LCCOMB_X27_Y16_N4
\ID|read_data_1[26]~579\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~579_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[24][26]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[16][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[24][26]~regout\,
	datad => \ID|register_array[16][26]~regout\,
	combout => \ID|read_data_1[26]~579_combout\);

-- Location: LCFF_X27_Y16_N15
\ID|register_array[28][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][26]~regout\);

-- Location: LCCOMB_X26_Y16_N0
\ID|read_data_1[26]~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~580_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[26]~579_combout\ & (\ID|register_array[28][26]~regout\)) # (!\ID|read_data_1[26]~579_combout\ & ((\ID|register_array[20][26]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[26]~579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[28][26]~regout\,
	datac => \ID|register_array[20][26]~regout\,
	datad => \ID|read_data_1[26]~579_combout\,
	combout => \ID|read_data_1[26]~580_combout\);

-- Location: LCCOMB_X23_Y13_N26
\ID|read_data_1[26]~581\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~581_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\Instruction_A|N_dffs:21:stage_i|q~regout\) # (\ID|read_data_1[26]~578_combout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[26]~580_combout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[26]~580_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datad => \ID|read_data_1[26]~578_combout\,
	combout => \ID|read_data_1[26]~581_combout\);

-- Location: LCCOMB_X30_Y16_N30
\ID|read_data_1[26]~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~582_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[23][26]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[19][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[23][26]~regout\,
	datad => \ID|register_array[19][26]~regout\,
	combout => \ID|read_data_1[26]~582_combout\);

-- Location: LCCOMB_X26_Y12_N28
\ID|read_data_1[26]~583\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~583_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[26]~582_combout\ & ((\ID|register_array[31][26]~regout\))) # (!\ID|read_data_1[26]~582_combout\ & (\ID|register_array[27][26]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[26]~582_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[26]~582_combout\,
	datac => \ID|register_array[27][26]~regout\,
	datad => \ID|register_array[31][26]~regout\,
	combout => \ID|read_data_1[26]~583_combout\);

-- Location: LCCOMB_X23_Y13_N4
\ID|read_data_1[26]~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~584_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[26]~581_combout\ & (\ID|read_data_1[26]~583_combout\)) # (!\ID|read_data_1[26]~581_combout\ & ((\ID|read_data_1[26]~576_combout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[26]~581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[26]~583_combout\,
	datab => \ID|read_data_1[26]~576_combout\,
	datac => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datad => \ID|read_data_1[26]~581_combout\,
	combout => \ID|read_data_1[26]~584_combout\);

-- Location: LCFF_X23_Y10_N27
\ID|register_array[9][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][26]~regout\);

-- Location: LCFF_X24_Y10_N21
\ID|register_array[10][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][26]~regout\);

-- Location: LCFF_X24_Y10_N31
\ID|register_array[8][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][26]~regout\);

-- Location: LCCOMB_X24_Y10_N20
\ID|read_data_1[26]~585\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~585_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|register_array[10][26]~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[8][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][26]~regout\,
	datad => \ID|register_array[8][26]~regout\,
	combout => \ID|read_data_1[26]~585_combout\);

-- Location: LCFF_X23_Y10_N5
\ID|register_array[11][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][26]~regout\);

-- Location: LCCOMB_X23_Y10_N26
\ID|read_data_1[26]~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~586_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[26]~585_combout\ & (\ID|register_array[11][26]~regout\)) # (!\ID|read_data_1[26]~585_combout\ & ((\ID|register_array[9][26]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[26]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][26]~regout\,
	datac => \ID|register_array[9][26]~regout\,
	datad => \ID|read_data_1[26]~585_combout\,
	combout => \ID|read_data_1[26]~586_combout\);

-- Location: LCFF_X22_Y10_N3
\ID|register_array[7][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][26]~regout\);

-- Location: LCFF_X24_Y9_N21
\ID|register_array[3][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][26]~regout\);

-- Location: LCFF_X24_Y9_N7
\ID|register_array[1][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][26]~regout\);

-- Location: LCCOMB_X24_Y9_N20
\ID|read_data_1[26]~589\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~589_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][26]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][26]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[3][26]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[26]~589_combout\);

-- Location: LCFF_X27_Y10_N25
\ID|register_array[15][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][26]~regout\);

-- Location: LCFF_X19_Y15_N29
\ID|register_array[21][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~58_combout\,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][27]~regout\);

-- Location: LCFF_X21_Y11_N3
\ID|register_array[25][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][27]~regout\);

-- Location: LCFF_X22_Y11_N15
\ID|register_array[17][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][27]~regout\);

-- Location: LCCOMB_X21_Y11_N2
\ID|read_data_1[27]~597\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~597_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[25][27]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[17][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][27]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[25][27]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[27]~597_combout\);

-- Location: LCFF_X21_Y11_N13
\ID|register_array[29][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][27]~regout\);

-- Location: LCCOMB_X21_Y11_N12
\ID|read_data_1[27]~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~598_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[27]~597_combout\ & ((\ID|register_array[29][27]~regout\))) # (!\ID|read_data_1[27]~597_combout\ & (\ID|register_array[21][27]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[27]~597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][27]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[29][27]~regout\,
	datad => \ID|read_data_1[27]~597_combout\,
	combout => \ID|read_data_1[27]~598_combout\);

-- Location: LCFF_X20_Y15_N9
\ID|register_array[26][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][27]~regout\);

-- Location: LCFF_X29_Y13_N23
\ID|register_array[22][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][27]~regout\);

-- Location: LCFF_X29_Y13_N25
\ID|register_array[18][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][27]~regout\);

-- Location: LCCOMB_X29_Y13_N22
\ID|read_data_1[27]~599\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~599_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[22][27]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[18][27]~regout\ 
-- & ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][27]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][27]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[27]~599_combout\);

-- Location: LCFF_X20_Y15_N3
\ID|register_array[30][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][27]~regout\);

-- Location: LCCOMB_X20_Y15_N8
\ID|read_data_1[27]~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~600_combout\ = (\ID|read_data_1[27]~599_combout\ & ((\ID|register_array[30][27]~regout\) # ((!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[27]~599_combout\ & (((\ID|register_array[26][27]~regout\ & 
-- \Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[27]~599_combout\,
	datab => \ID|register_array[30][27]~regout\,
	datac => \ID|register_array[26][27]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[27]~600_combout\);

-- Location: LCFF_X25_Y16_N25
\ID|register_array[28][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][27]~regout\);

-- Location: LCFF_X25_Y12_N27
\ID|register_array[27][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][27]~regout\);

-- Location: LCFF_X25_Y12_N13
\ID|register_array[19][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][27]~regout\);

-- Location: LCCOMB_X25_Y12_N26
\ID|read_data_1[27]~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~604_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[27][27]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[19][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[27][27]~regout\,
	datad => \ID|register_array[19][27]~regout\,
	combout => \ID|read_data_1[27]~604_combout\);

-- Location: LCFF_X25_Y11_N19
\ID|register_array[6][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][27]~regout\);

-- Location: LCFF_X23_Y8_N17
\ID|register_array[5][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][27]~regout\);

-- Location: LCFF_X23_Y8_N3
\ID|register_array[4][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][27]~regout\);

-- Location: LCCOMB_X23_Y8_N16
\ID|read_data_1[27]~607\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~607_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[5][27]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[4][27]~regout\ & 
-- ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[4][27]~regout\,
	datac => \ID|register_array[5][27]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[27]~607_combout\);

-- Location: LCFF_X25_Y11_N5
\ID|register_array[7][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][27]~regout\);

-- Location: LCCOMB_X25_Y11_N18
\ID|read_data_1[27]~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~608_combout\ = (\ID|read_data_1[27]~607_combout\ & ((\ID|register_array[7][27]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[27]~607_combout\ & (((\ID|register_array[6][27]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[27]~607_combout\,
	datab => \ID|register_array[7][27]~regout\,
	datac => \ID|register_array[6][27]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[27]~608_combout\);

-- Location: LCFF_X25_Y10_N21
\ID|register_array[9][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][27]~regout\);

-- Location: LCFF_X24_Y10_N17
\ID|register_array[10][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][27]~regout\);

-- Location: LCFF_X24_Y10_N19
\ID|register_array[8][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][27]~regout\);

-- Location: LCCOMB_X24_Y10_N16
\ID|read_data_1[27]~609\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~609_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|register_array[10][27]~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[8][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][27]~regout\,
	datad => \ID|register_array[8][27]~regout\,
	combout => \ID|read_data_1[27]~609_combout\);

-- Location: LCFF_X25_Y10_N31
\ID|register_array[11][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][27]~regout\);

-- Location: LCCOMB_X25_Y10_N20
\ID|read_data_1[27]~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~610_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[27]~609_combout\ & ((\ID|register_array[11][27]~regout\))) # (!\ID|read_data_1[27]~609_combout\ & (\ID|register_array[9][27]~regout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[27]~609_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[27]~609_combout\,
	datac => \ID|register_array[9][27]~regout\,
	datad => \ID|register_array[11][27]~regout\,
	combout => \ID|read_data_1[27]~610_combout\);

-- Location: LCFF_X24_Y9_N9
\ID|register_array[3][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][27]~regout\);

-- Location: LCFF_X24_Y9_N27
\ID|register_array[1][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][27]~regout\);

-- Location: LCCOMB_X24_Y9_N8
\ID|read_data_1[27]~611\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~611_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][27]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[1][27]~regout\,
	datac => \ID|register_array[3][27]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[27]~611_combout\);

-- Location: LCFF_X21_Y10_N3
\ID|register_array[2][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][27]~regout\);

-- Location: LCCOMB_X21_Y10_N2
\ID|read_data_1[27]~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~612_combout\ = (\ID|read_data_1[27]~611_combout\) # ((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[2][27]~regout\ & \Instruction_A|N_dffs:22:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[27]~611_combout\,
	datac => \ID|register_array[2][27]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[27]~612_combout\);

-- Location: LCCOMB_X22_Y15_N12
\ID|read_data_1[27]~613\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~613_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|read_data_1[27]~610_combout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[27]~612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|read_data_1[27]~610_combout\,
	datad => \ID|read_data_1[27]~612_combout\,
	combout => \ID|read_data_1[27]~613_combout\);

-- Location: LCFF_X26_Y11_N5
\ID|register_array[14][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][27]~regout\);

-- Location: LCFF_X30_Y9_N9
\ID|register_array[13][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][27]~regout\);

-- Location: LCFF_X30_Y9_N3
\ID|register_array[12][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][27]~regout\);

-- Location: LCCOMB_X30_Y9_N8
\ID|read_data_1[27]~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~614_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[13][27]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[12][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[13][27]~regout\,
	datad => \ID|register_array[12][27]~regout\,
	combout => \ID|read_data_1[27]~614_combout\);

-- Location: LCFF_X26_Y11_N15
\ID|register_array[15][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][27]~regout\);

-- Location: LCCOMB_X26_Y11_N4
\ID|read_data_1[27]~615\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~615_combout\ = (\ID|read_data_1[27]~614_combout\ & ((\ID|register_array[15][27]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[27]~614_combout\ & (((\ID|register_array[14][27]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[27]~614_combout\,
	datab => \ID|register_array[15][27]~regout\,
	datac => \ID|register_array[14][27]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[27]~615_combout\);

-- Location: LCCOMB_X22_Y15_N6
\ID|read_data_1[27]~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~616_combout\ = (\ID|read_data_1[27]~613_combout\ & ((\ID|read_data_1[27]~615_combout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[27]~613_combout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- \ID|read_data_1[27]~608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[27]~613_combout\,
	datab => \ID|read_data_1[27]~615_combout\,
	datac => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datad => \ID|read_data_1[27]~608_combout\,
	combout => \ID|read_data_1[27]~616_combout\);

-- Location: LCFF_X26_Y15_N25
\ID|register_array[30][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][28]~regout\);

-- Location: LCFF_X24_Y20_N7
\ID|register_array[16][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][28]~regout\);

-- Location: LCFF_X23_Y20_N17
\ID|register_array[28][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][28]~regout\);

-- Location: LCFF_X23_Y14_N27
\ID|register_array[23][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][28]~regout\);

-- Location: LCFF_X23_Y14_N21
\ID|register_array[19][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][28]~regout\);

-- Location: LCCOMB_X23_Y14_N26
\ID|read_data_1[28]~626\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~626_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[23][28]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[19][28]~regout\ 
-- & ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][28]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[23][28]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[28]~626_combout\);

-- Location: LCCOMB_X22_Y14_N16
\ID|read_data_1[28]~627\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~627_combout\ = (\ID|read_data_1[28]~626_combout\ & ((\ID|register_array[31][28]~regout\) # ((!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[28]~626_combout\ & (((\ID|register_array[27][28]~regout\ & 
-- \Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[28]~626_combout\,
	datab => \ID|register_array[31][28]~regout\,
	datac => \ID|register_array[27][28]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[28]~627_combout\);

-- Location: LCFF_X31_Y15_N25
\ID|register_array[9][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][28]~regout\);

-- Location: LCCOMB_X24_Y10_N12
\ID|read_data_1[28]~629\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~629_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|register_array[10][28]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][28]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][28]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[28]~629_combout\);

-- Location: LCCOMB_X31_Y15_N24
\ID|read_data_1[28]~630\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~630_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[28]~629_combout\ & ((\ID|register_array[11][28]~regout\))) # (!\ID|read_data_1[28]~629_combout\ & (\ID|register_array[9][28]~regout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[28]~629_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[28]~629_combout\,
	datac => \ID|register_array[9][28]~regout\,
	datad => \ID|register_array[11][28]~regout\,
	combout => \ID|read_data_1[28]~630_combout\);

-- Location: LCFF_X22_Y10_N29
\ID|register_array[6][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][28]~regout\);

-- Location: LCFF_X23_Y8_N21
\ID|register_array[5][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][28]~regout\);

-- Location: LCFF_X23_Y8_N7
\ID|register_array[4][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][28]~regout\);

-- Location: LCCOMB_X23_Y8_N20
\ID|read_data_1[28]~631\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~631_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[5][28]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[4][28]~regout\ & 
-- ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][28]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[5][28]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[28]~631_combout\);

-- Location: LCFF_X22_Y10_N15
\ID|register_array[7][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][28]~regout\);

-- Location: LCCOMB_X22_Y10_N28
\ID|read_data_1[28]~632\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~632_combout\ = (\ID|read_data_1[28]~631_combout\ & ((\ID|register_array[7][28]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[28]~631_combout\ & (((\ID|register_array[6][28]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[28]~631_combout\,
	datab => \ID|register_array[7][28]~regout\,
	datac => \ID|register_array[6][28]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[28]~632_combout\);

-- Location: LCFF_X21_Y13_N29
\ID|register_array[3][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][28]~regout\);

-- Location: LCFF_X21_Y13_N23
\ID|register_array[1][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][28]~regout\);

-- Location: LCCOMB_X21_Y13_N28
\ID|read_data_1[28]~633\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~633_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][28]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[1][28]~regout\,
	datac => \ID|register_array[3][28]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[28]~633_combout\);

-- Location: LCFF_X21_Y10_N29
\ID|register_array[2][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][28]~regout\);

-- Location: LCCOMB_X21_Y10_N28
\ID|read_data_1[28]~634\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~634_combout\ = (\ID|read_data_1[28]~633_combout\) # ((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[2][28]~regout\ & \Instruction_A|N_dffs:22:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[28]~633_combout\,
	datac => \ID|register_array[2][28]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[28]~634_combout\);

-- Location: LCCOMB_X26_Y14_N20
\ID|read_data_1[28]~635\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~635_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|read_data_1[28]~632_combout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[28]~634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|read_data_1[28]~632_combout\,
	datad => \ID|read_data_1[28]~634_combout\,
	combout => \ID|read_data_1[28]~635_combout\);

-- Location: LCFF_X26_Y9_N13
\ID|register_array[13][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][28]~regout\);

-- Location: LCCOMB_X26_Y9_N12
\ID|read_data_1[28]~636\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~636_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][28]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][28]~regout\,
	datad => \ID|register_array[12][28]~regout\,
	combout => \ID|read_data_1[28]~636_combout\);

-- Location: LCCOMB_X26_Y14_N14
\ID|read_data_1[28]~637\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~637_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[28]~636_combout\ & ((\ID|register_array[15][28]~regout\))) # (!\ID|read_data_1[28]~636_combout\ & (\ID|register_array[14][28]~regout\)))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[28]~636_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[28]~636_combout\,
	datac => \ID|register_array[14][28]~regout\,
	datad => \ID|register_array[15][28]~regout\,
	combout => \ID|read_data_1[28]~637_combout\);

-- Location: LCCOMB_X26_Y14_N26
\ID|read_data_1[28]~638\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~638_combout\ = (\ID|read_data_1[28]~635_combout\ & (((\ID|read_data_1[28]~637_combout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\))) # (!\ID|read_data_1[28]~635_combout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|read_data_1[28]~630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[28]~635_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|read_data_1[28]~637_combout\,
	datad => \ID|read_data_1[28]~630_combout\,
	combout => \ID|read_data_1[28]~638_combout\);

-- Location: LCFF_X23_Y11_N7
\ID|register_array[21][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][29]~regout\);

-- Location: LCFF_X22_Y9_N23
\ID|register_array[25][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][29]~regout\);

-- Location: LCFF_X22_Y9_N17
\ID|register_array[17][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][29]~regout\);

-- Location: LCCOMB_X22_Y9_N22
\ID|read_data_1[29]~641\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~641_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[25][29]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[17][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][29]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[25][29]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[29]~641_combout\);

-- Location: LCFF_X23_Y11_N25
\ID|register_array[29][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][29]~regout\);

-- Location: LCCOMB_X23_Y11_N6
\ID|read_data_1[29]~642\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~642_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[29]~641_combout\ & (\ID|register_array[29][29]~regout\)) # (!\ID|read_data_1[29]~641_combout\ & ((\ID|register_array[21][29]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[29]~641_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][29]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[21][29]~regout\,
	datad => \ID|read_data_1[29]~641_combout\,
	combout => \ID|read_data_1[29]~642_combout\);

-- Location: LCFF_X20_Y13_N9
\ID|register_array[26][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][29]~regout\);

-- Location: LCFF_X21_Y15_N29
\ID|register_array[22][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][29]~regout\);

-- Location: LCFF_X21_Y15_N7
\ID|register_array[18][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][29]~regout\);

-- Location: LCCOMB_X21_Y15_N28
\ID|read_data_1[29]~643\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~643_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[22][29]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[18][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][29]~regout\,
	datad => \ID|register_array[18][29]~regout\,
	combout => \ID|read_data_1[29]~643_combout\);

-- Location: LCFF_X20_Y13_N19
\ID|register_array[30][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][29]~regout\);

-- Location: LCCOMB_X20_Y13_N8
\ID|read_data_1[29]~644\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~644_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[29]~643_combout\ & (\ID|register_array[30][29]~regout\)) # (!\ID|read_data_1[29]~643_combout\ & ((\ID|register_array[26][29]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[29]~643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[30][29]~regout\,
	datac => \ID|register_array[26][29]~regout\,
	datad => \ID|read_data_1[29]~643_combout\,
	combout => \ID|read_data_1[29]~644_combout\);

-- Location: LCFF_X25_Y16_N3
\ID|register_array[24][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][29]~regout\);

-- Location: LCFF_X24_Y16_N21
\ID|register_array[20][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][29]~regout\);

-- Location: LCFF_X24_Y16_N23
\ID|register_array[16][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][29]~regout\);

-- Location: LCCOMB_X24_Y16_N20
\ID|read_data_1[29]~645\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~645_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[20][29]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[16][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[20][29]~regout\,
	datad => \ID|register_array[16][29]~regout\,
	combout => \ID|read_data_1[29]~645_combout\);

-- Location: LCFF_X25_Y16_N5
\ID|register_array[28][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][29]~regout\);

-- Location: LCCOMB_X25_Y16_N2
\ID|read_data_1[29]~646\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~646_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[29]~645_combout\ & (\ID|register_array[28][29]~regout\)) # (!\ID|read_data_1[29]~645_combout\ & ((\ID|register_array[24][29]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[29]~645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[28][29]~regout\,
	datac => \ID|register_array[24][29]~regout\,
	datad => \ID|read_data_1[29]~645_combout\,
	combout => \ID|read_data_1[29]~646_combout\);

-- Location: LCCOMB_X21_Y12_N12
\ID|read_data_1[29]~647\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~647_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|read_data_1[29]~644_combout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[29]~646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[29]~646_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[29]~644_combout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[29]~647_combout\);

-- Location: LCFF_X23_Y12_N13
\ID|register_array[23][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][29]~regout\);

-- Location: LCFF_X24_Y14_N5
\ID|register_array[27][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][29]~regout\);

-- Location: LCFF_X24_Y14_N15
\ID|register_array[19][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][29]~regout\);

-- Location: LCCOMB_X24_Y14_N4
\ID|read_data_1[29]~648\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~648_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[27][29]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[19][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[19][29]~regout\,
	datac => \ID|register_array[27][29]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[29]~648_combout\);

-- Location: LCFF_X23_Y12_N7
\ID|register_array[31][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][29]~regout\);

-- Location: LCCOMB_X23_Y12_N12
\ID|read_data_1[29]~649\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~649_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[29]~648_combout\ & ((\ID|register_array[31][29]~regout\))) # (!\ID|read_data_1[29]~648_combout\ & (\ID|register_array[23][29]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[29]~648_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[29]~648_combout\,
	datac => \ID|register_array[23][29]~regout\,
	datad => \ID|register_array[31][29]~regout\,
	combout => \ID|read_data_1[29]~649_combout\);

-- Location: LCCOMB_X21_Y12_N14
\ID|read_data_1[29]~650\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~650_combout\ = (\ID|read_data_1[29]~647_combout\ & (((\ID|read_data_1[29]~649_combout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\))) # (!\ID|read_data_1[29]~647_combout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|read_data_1[29]~642_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[29]~647_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[29]~642_combout\,
	datad => \ID|read_data_1[29]~649_combout\,
	combout => \ID|read_data_1[29]~650_combout\);

-- Location: LCFF_X25_Y8_N9
\ID|register_array[5][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][29]~regout\);

-- Location: LCFF_X25_Y8_N11
\ID|register_array[4][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][29]~regout\);

-- Location: LCCOMB_X25_Y8_N8
\ID|read_data_1[29]~651\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~651_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[5][29]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[4][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[5][29]~regout\,
	datad => \ID|register_array[4][29]~regout\,
	combout => \ID|read_data_1[29]~651_combout\);

-- Location: LCFF_X24_Y13_N21
\ID|register_array[3][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][29]~regout\);

-- Location: LCFF_X24_Y13_N7
\ID|register_array[1][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][29]~regout\);

-- Location: LCCOMB_X24_Y13_N20
\ID|read_data_1[29]~655\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~655_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][29]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][29]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[3][29]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[29]~655_combout\);

-- Location: LCFF_X21_Y10_N1
\ID|register_array[2][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][29]~regout\);

-- Location: LCCOMB_X21_Y10_N0
\ID|read_data_1[29]~656\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~656_combout\ = (\ID|read_data_1[29]~655_combout\) # ((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[2][29]~regout\ & \Instruction_A|N_dffs:22:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[29]~655_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][29]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[29]~656_combout\);

-- Location: LCFF_X26_Y13_N17
\ID|register_array[13][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][29]~regout\);

-- Location: LCCOMB_X26_Y13_N16
\ID|read_data_1[29]~658\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~658_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][29]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][29]~regout\,
	datad => \ID|register_array[12][29]~regout\,
	combout => \ID|read_data_1[29]~658_combout\);

-- Location: LCCOMB_X27_Y10_N28
\ID|read_data_1[29]~659\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~659_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[29]~658_combout\ & ((\ID|register_array[15][29]~regout\))) # (!\ID|read_data_1[29]~658_combout\ & (\ID|register_array[14][29]~regout\)))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[29]~658_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[29]~658_combout\,
	datac => \ID|register_array[14][29]~regout\,
	datad => \ID|register_array[15][29]~regout\,
	combout => \ID|read_data_1[29]~659_combout\);

-- Location: LCFF_X20_Y11_N11
\ID|register_array[21][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][30]~regout\);

-- Location: LCCOMB_X20_Y11_N10
\ID|read_data_1[30]~663\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~663_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[21][30]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[21][30]~regout\,
	datad => \ID|register_array[17][30]~regout\,
	combout => \ID|read_data_1[30]~663_combout\);

-- Location: LCFF_X20_Y14_N1
\ID|register_array[29][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][30]~regout\);

-- Location: LCCOMB_X20_Y14_N0
\ID|read_data_1[30]~664\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~664_combout\ = (\ID|read_data_1[30]~663_combout\ & (((\ID|register_array[29][30]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\))) # (!\ID|read_data_1[30]~663_combout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[25][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[30]~663_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[29][30]~regout\,
	datad => \ID|register_array[25][30]~regout\,
	combout => \ID|read_data_1[30]~664_combout\);

-- Location: LCFF_X30_Y13_N17
\ID|register_array[22][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][30]~regout\);

-- Location: LCCOMB_X27_Y15_N12
\ID|read_data_1[30]~665\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~665_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][30]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[18][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][30]~regout\,
	datad => \ID|register_array[18][30]~regout\,
	combout => \ID|read_data_1[30]~665_combout\);

-- Location: LCCOMB_X30_Y13_N16
\ID|read_data_1[30]~666\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~666_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[30]~665_combout\ & (\ID|register_array[30][30]~regout\)) # (!\ID|read_data_1[30]~665_combout\ & ((\ID|register_array[22][30]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[30]~665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[30][30]~regout\,
	datac => \ID|register_array[22][30]~regout\,
	datad => \ID|read_data_1[30]~665_combout\,
	combout => \ID|read_data_1[30]~666_combout\);

-- Location: LCCOMB_X31_Y14_N28
\ID|read_data_1[30]~667\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~667_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[24][30]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[16][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[24][30]~regout\,
	datad => \ID|register_array[16][30]~regout\,
	combout => \ID|read_data_1[30]~667_combout\);

-- Location: LCCOMB_X32_Y14_N10
\ID|read_data_1[30]~668\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~668_combout\ = (\ID|read_data_1[30]~667_combout\ & ((\ID|register_array[28][30]~regout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[30]~667_combout\ & (((\ID|register_array[20][30]~regout\ & 
-- \Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][30]~regout\,
	datab => \ID|read_data_1[30]~667_combout\,
	datac => \ID|register_array[20][30]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[30]~668_combout\);

-- Location: LCCOMB_X22_Y15_N2
\ID|read_data_1[30]~669\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~669_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[30]~666_combout\) # ((\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|read_data_1[30]~668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[30]~666_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datad => \ID|read_data_1[30]~668_combout\,
	combout => \ID|read_data_1[30]~669_combout\);

-- Location: LCFF_X22_Y15_N21
\ID|register_array[27][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][30]~regout\);

-- Location: LCCOMB_X30_Y11_N12
\ID|read_data_1[30]~670\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~670_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[23][30]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[19][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[23][30]~regout\,
	datad => \ID|register_array[19][30]~regout\,
	combout => \ID|read_data_1[30]~670_combout\);

-- Location: LCCOMB_X22_Y15_N20
\ID|read_data_1[30]~671\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~671_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[30]~670_combout\ & (\ID|register_array[31][30]~regout\)) # (!\ID|read_data_1[30]~670_combout\ & ((\ID|register_array[27][30]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[30]~670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[31][30]~regout\,
	datac => \ID|register_array[27][30]~regout\,
	datad => \ID|read_data_1[30]~670_combout\,
	combout => \ID|read_data_1[30]~671_combout\);

-- Location: LCCOMB_X22_Y15_N24
\ID|read_data_1[30]~672\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~672_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[30]~669_combout\ & (\ID|read_data_1[30]~671_combout\)) # (!\ID|read_data_1[30]~669_combout\ & ((\ID|read_data_1[30]~664_combout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[30]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[30]~671_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[30]~664_combout\,
	datad => \ID|read_data_1[30]~669_combout\,
	combout => \ID|read_data_1[30]~672_combout\);

-- Location: LCFF_X29_Y10_N25
\ID|register_array[7][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][30]~regout\);

-- Location: LCFF_X31_Y13_N31
\ID|register_array[22][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][31]~regout\);

-- Location: LCFF_X31_Y13_N1
\ID|register_array[18][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][31]~regout\);

-- Location: LCCOMB_X31_Y13_N30
\ID|read_data_1[31]~687\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~687_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[22][31]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[18][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][31]~regout\,
	datad => \ID|register_array[18][31]~regout\,
	combout => \ID|read_data_1[31]~687_combout\);

-- Location: LCCOMB_X27_Y13_N28
\ID|read_data_1[31]~688\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~688_combout\ = (\ID|read_data_1[31]~687_combout\ & (((\ID|register_array[30][31]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\))) # (!\ID|read_data_1[31]~687_combout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[31]~687_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][31]~regout\,
	datad => \ID|register_array[30][31]~regout\,
	combout => \ID|read_data_1[31]~688_combout\);

-- Location: LCFF_X32_Y12_N29
\ID|register_array[20][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][31]~regout\);

-- Location: LCFF_X32_Y12_N23
\ID|register_array[16][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][31]~regout\);

-- Location: LCCOMB_X32_Y12_N28
\ID|read_data_1[31]~689\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~689_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[20][31]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[16][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[20][31]~regout\,
	datad => \ID|register_array[16][31]~regout\,
	combout => \ID|read_data_1[31]~689_combout\);

-- Location: LCFF_X29_Y14_N3
\ID|register_array[27][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][31]~regout\);

-- Location: LCFF_X29_Y14_N13
\ID|register_array[19][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][31]~regout\);

-- Location: LCCOMB_X29_Y14_N2
\ID|read_data_1[31]~692\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~692_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[27][31]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[19][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[27][31]~regout\,
	datad => \ID|register_array[19][31]~regout\,
	combout => \ID|read_data_1[31]~692_combout\);

-- Location: LCCOMB_X25_Y14_N8
\ID|read_data_1[31]~693\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~693_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[31]~692_combout\ & (\ID|register_array[31][31]~regout\)) # (!\ID|read_data_1[31]~692_combout\ & ((\ID|register_array[23][31]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[31]~692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[31][31]~regout\,
	datac => \ID|register_array[23][31]~regout\,
	datad => \ID|read_data_1[31]~692_combout\,
	combout => \ID|read_data_1[31]~693_combout\);

-- Location: LCFF_X31_Y9_N19
\ID|register_array[14][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][31]~regout\);

-- Location: LCFF_X30_Y9_N29
\ID|register_array[13][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][31]~regout\);

-- Location: LCFF_X30_Y9_N15
\ID|register_array[12][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][31]~regout\);

-- Location: LCCOMB_X30_Y9_N28
\ID|read_data_1[31]~702\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~702_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[13][31]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[12][31]~regout\ 
-- & ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[12][31]~regout\,
	datac => \ID|register_array[13][31]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[31]~702_combout\);

-- Location: LCFF_X31_Y9_N13
\ID|register_array[15][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][31]~regout\);

-- Location: LCCOMB_X31_Y9_N18
\ID|read_data_1[31]~703\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~703_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[31]~702_combout\ & ((\ID|register_array[15][31]~regout\))) # (!\ID|read_data_1[31]~702_combout\ & (\ID|register_array[14][31]~regout\)))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[31]~702_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[31]~702_combout\,
	datac => \ID|register_array[14][31]~regout\,
	datad => \ID|register_array[15][31]~regout\,
	combout => \ID|read_data_1[31]~703_combout\);

-- Location: LCCOMB_X20_Y23_N16
\ID|read_data_2[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~4_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[21][0]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|register_array[17][0]~regout\ & 
-- !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][0]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[17][0]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[0]~4_combout\);

-- Location: LCCOMB_X23_Y11_N8
\ID|read_data_2[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~5_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[0]~4_combout\ & ((\ID|register_array[29][0]~regout\))) # (!\ID|read_data_2[0]~4_combout\ & (\ID|register_array[25][0]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][0]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[29][0]~regout\,
	datad => \ID|read_data_2[0]~4_combout\,
	combout => \ID|read_data_2[0]~5_combout\);

-- Location: LCCOMB_X32_Y12_N10
\ID|read_data_2[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~8_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[24][0]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[16][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[16][0]~regout\,
	datad => \ID|register_array[24][0]~regout\,
	combout => \ID|read_data_2[0]~8_combout\);

-- Location: LCCOMB_X30_Y11_N10
\ID|read_data_2[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~11_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[23][0]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[19][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[19][0]~regout\,
	datad => \ID|register_array[23][0]~regout\,
	combout => \ID|read_data_2[0]~11_combout\);

-- Location: LCCOMB_X29_Y8_N8
\ID|read_data_2[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~16_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[5][0]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[4][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[4][0]~regout\,
	datad => \ID|register_array[5][0]~regout\,
	combout => \ID|read_data_2[0]~16_combout\);

-- Location: LCCOMB_X30_Y9_N18
\ID|read_data_2[0]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~21_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|register_array[13][0]~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[12][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][0]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[12][0]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[0]~21_combout\);

-- Location: LCCOMB_X31_Y9_N4
\ID|read_data_2[0]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~22_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[0]~21_combout\ & (\ID|register_array[15][0]~regout\)) # (!\ID|read_data_2[0]~21_combout\ & ((\ID|register_array[14][0]~regout\))))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[0]~21_combout\,
	datac => \ID|register_array[15][0]~regout\,
	datad => \ID|register_array[14][0]~regout\,
	combout => \ID|read_data_2[0]~22_combout\);

-- Location: LCCOMB_X22_Y11_N26
\ID|read_data_2[1]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~28_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[25][1]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[17][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][1]~regout\,
	datad => \ID|register_array[25][1]~regout\,
	combout => \ID|read_data_2[1]~28_combout\);

-- Location: LCCOMB_X21_Y9_N8
\ID|read_data_2[1]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~29_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[1]~28_combout\ & ((\ID|register_array[29][1]~regout\))) # (!\ID|read_data_2[1]~28_combout\ & (\ID|register_array[21][1]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[1]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][1]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[29][1]~regout\,
	datad => \ID|read_data_2[1]~28_combout\,
	combout => \ID|read_data_2[1]~29_combout\);

-- Location: LCCOMB_X31_Y13_N6
\ID|read_data_2[1]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~30_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][1]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][1]~regout\,
	datad => \ID|register_array[22][1]~regout\,
	combout => \ID|read_data_2[1]~30_combout\);

-- Location: LCCOMB_X29_Y12_N6
\ID|read_data_2[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~31_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[1]~30_combout\ & (\ID|register_array[30][1]~regout\)) # (!\ID|read_data_2[1]~30_combout\ & ((\ID|register_array[26][1]~regout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][1]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[26][1]~regout\,
	datad => \ID|read_data_2[1]~30_combout\,
	combout => \ID|read_data_2[1]~31_combout\);

-- Location: LCCOMB_X32_Y12_N30
\ID|read_data_2[1]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~32_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[20][1]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[16][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[16][1]~regout\,
	datad => \ID|register_array[20][1]~regout\,
	combout => \ID|read_data_2[1]~32_combout\);

-- Location: LCCOMB_X33_Y12_N12
\ID|read_data_2[1]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~33_combout\ = (\ID|read_data_2[1]~32_combout\ & (((\ID|register_array[28][1]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[1]~32_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[24][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[1]~32_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[24][1]~regout\,
	datad => \ID|register_array[28][1]~regout\,
	combout => \ID|read_data_2[1]~33_combout\);

-- Location: LCCOMB_X22_Y12_N4
\ID|read_data_2[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~34_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[1]~31_combout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \ID|read_data_2[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[1]~31_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[1]~33_combout\,
	combout => \ID|read_data_2[1]~34_combout\);

-- Location: LCCOMB_X29_Y14_N10
\ID|read_data_2[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~35_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[27][1]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[19][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[19][1]~regout\,
	datad => \ID|register_array[27][1]~regout\,
	combout => \ID|read_data_2[1]~35_combout\);

-- Location: LCCOMB_X22_Y16_N0
\ID|read_data_2[1]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~36_combout\ = (\ID|read_data_2[1]~35_combout\ & (((\ID|register_array[31][1]~regout\) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[1]~35_combout\ & (\ID|register_array[23][1]~regout\ & 
-- ((\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[1]~35_combout\,
	datab => \ID|register_array[23][1]~regout\,
	datac => \ID|register_array[31][1]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[1]~36_combout\);

-- Location: LCCOMB_X22_Y16_N20
\ID|read_data_2[1]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~37_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[1]~34_combout\ & ((\ID|read_data_2[1]~36_combout\))) # (!\ID|read_data_2[1]~34_combout\ & (\ID|read_data_2[1]~29_combout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[1]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[1]~29_combout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[1]~34_combout\,
	datad => \ID|read_data_2[1]~36_combout\,
	combout => \ID|read_data_2[1]~37_combout\);

-- Location: LCCOMB_X29_Y8_N18
\ID|read_data_2[1]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~38_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[5][1]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[4][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[4][1]~regout\,
	datad => \ID|register_array[5][1]~regout\,
	combout => \ID|read_data_2[1]~38_combout\);

-- Location: LCCOMB_X30_Y9_N22
\ID|read_data_2[1]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~45_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[13][1]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[12][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[12][1]~regout\,
	datad => \ID|register_array[13][1]~regout\,
	combout => \ID|read_data_2[1]~45_combout\);

-- Location: LCCOMB_X29_Y9_N10
\ID|read_data_2[1]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~46_combout\ = (\ID|read_data_2[1]~45_combout\ & (((\ID|register_array[15][1]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[1]~45_combout\ & (\ID|register_array[14][1]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][1]~regout\,
	datab => \ID|read_data_2[1]~45_combout\,
	datac => \ID|register_array[15][1]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[1]~46_combout\);

-- Location: LCCOMB_X26_Y19_N14
\ID|read_data_2[2]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~58_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[23][2]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[19][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[23][2]~regout\,
	datac => \ID|register_array[19][2]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[2]~58_combout\);

-- Location: LCCOMB_X26_Y12_N24
\ID|read_data_2[2]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~59_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[2]~58_combout\ & ((\ID|register_array[31][2]~regout\))) # (!\ID|read_data_2[2]~58_combout\ & (\ID|register_array[27][2]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[2]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[27][2]~regout\,
	datac => \ID|register_array[31][2]~regout\,
	datad => \ID|read_data_2[2]~58_combout\,
	combout => \ID|read_data_2[2]~59_combout\);

-- Location: LCCOMB_X29_Y8_N20
\ID|read_data_2[2]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~63_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[5][2]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[4][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[4][2]~regout\,
	datad => \ID|register_array[5][2]~regout\,
	combout => \ID|read_data_2[2]~63_combout\);

-- Location: LCCOMB_X30_Y12_N10
\ID|read_data_2[2]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~64_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[2]~63_combout\ & ((\ID|register_array[7][2]~regout\))) # (!\ID|read_data_2[2]~63_combout\ & (\ID|register_array[6][2]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[2]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][2]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[7][2]~regout\,
	datad => \ID|read_data_2[2]~63_combout\,
	combout => \ID|read_data_2[2]~64_combout\);

-- Location: LCCOMB_X31_Y10_N30
\ID|read_data_2[2]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~65_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[3][2]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[1][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[1][2]~regout\,
	datad => \ID|register_array[3][2]~regout\,
	combout => \ID|read_data_2[2]~65_combout\);

-- Location: LCCOMB_X30_Y11_N14
\ID|read_data_2[2]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~66_combout\ = (\ID|read_data_2[2]~65_combout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[2][2]~regout\ & !\Instruction_A|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[2][2]~regout\,
	datac => \ID|read_data_2[2]~65_combout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[2]~66_combout\);

-- Location: LCCOMB_X30_Y11_N24
\ID|read_data_2[2]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~67_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|read_data_2[2]~64_combout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[2]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[2]~66_combout\,
	datad => \ID|read_data_2[2]~64_combout\,
	combout => \ID|read_data_2[2]~67_combout\);

-- Location: LCCOMB_X31_Y13_N20
\ID|read_data_2[3]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~76_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][3]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][3]~regout\,
	datad => \ID|register_array[22][3]~regout\,
	combout => \ID|read_data_2[3]~76_combout\);

-- Location: LCCOMB_X20_Y13_N16
\ID|read_data_2[3]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~77_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[3]~76_combout\ & ((\ID|register_array[30][3]~regout\))) # (!\ID|read_data_2[3]~76_combout\ & (\ID|register_array[26][3]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[3]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][3]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[30][3]~regout\,
	datad => \ID|read_data_2[3]~76_combout\,
	combout => \ID|read_data_2[3]~77_combout\);

-- Location: LCCOMB_X32_Y12_N26
\ID|read_data_2[3]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~78_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[20][3]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[16][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][3]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[16][3]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[3]~78_combout\);

-- Location: LCCOMB_X33_Y12_N6
\ID|read_data_2[3]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~79_combout\ = (\ID|read_data_2[3]~78_combout\ & (((\ID|register_array[28][3]~regout\) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[3]~78_combout\ & (\ID|register_array[24][3]~regout\ & 
-- ((\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][3]~regout\,
	datab => \ID|read_data_2[3]~78_combout\,
	datac => \ID|register_array[28][3]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[3]~79_combout\);

-- Location: LCCOMB_X22_Y12_N12
\ID|read_data_2[3]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~80_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[3]~77_combout\)) 
-- # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[3]~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[3]~77_combout\,
	datad => \ID|read_data_2[3]~79_combout\,
	combout => \ID|read_data_2[3]~80_combout\);

-- Location: LCCOMB_X30_Y14_N12
\ID|read_data_2[3]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~81_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[27][3]~regout\) # ((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:18:stage_i|q~regout\ & \ID|register_array[19][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][3]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \ID|register_array[19][3]~regout\,
	combout => \ID|read_data_2[3]~81_combout\);

-- Location: LCCOMB_X31_Y10_N10
\ID|read_data_2[3]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~88_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[3][3]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[1][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[1][3]~regout\,
	datad => \ID|register_array[3][3]~regout\,
	combout => \ID|read_data_2[3]~88_combout\);

-- Location: LCCOMB_X30_Y14_N24
\ID|read_data_2[3]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~89_combout\ = (\ID|read_data_2[3]~88_combout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[2][3]~regout\ & !\Instruction_A|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[2][3]~regout\,
	datac => \ID|read_data_2[3]~88_combout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[3]~89_combout\);

-- Location: LCCOMB_X30_Y9_N6
\ID|read_data_2[3]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~91_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[13][3]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[12][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[12][3]~regout\,
	datad => \ID|register_array[13][3]~regout\,
	combout => \ID|read_data_2[3]~91_combout\);

-- Location: LCCOMB_X29_Y9_N18
\ID|read_data_2[3]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~92_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[3]~91_combout\ & ((\ID|register_array[15][3]~regout\))) # (!\ID|read_data_2[3]~91_combout\ & (\ID|register_array[14][3]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[3]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][3]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[15][3]~regout\,
	datad => \ID|read_data_2[3]~91_combout\,
	combout => \ID|read_data_2[3]~92_combout\);

-- Location: LCCOMB_X20_Y9_N14
\ID|read_data_2[4]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~97_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[21][4]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[17][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][4]~regout\,
	datad => \ID|register_array[21][4]~regout\,
	combout => \ID|read_data_2[4]~97_combout\);

-- Location: LCCOMB_X21_Y17_N26
\ID|read_data_2[4]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~98_combout\ = (\ID|read_data_2[4]~97_combout\ & (((\ID|register_array[29][4]~regout\) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[4]~97_combout\ & (\ID|register_array[25][4]~regout\ & 
-- ((\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[4]~97_combout\,
	datab => \ID|register_array[25][4]~regout\,
	datac => \ID|register_array[29][4]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[4]~98_combout\);

-- Location: LCCOMB_X31_Y13_N14
\ID|read_data_2[4]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~99_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[26][4]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][4]~regout\,
	datad => \ID|register_array[26][4]~regout\,
	combout => \ID|read_data_2[4]~99_combout\);

-- Location: LCCOMB_X30_Y13_N14
\ID|read_data_2[4]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~100_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[4]~99_combout\ & ((\ID|register_array[30][4]~regout\))) # (!\ID|read_data_2[4]~99_combout\ & (\ID|register_array[22][4]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[4]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][4]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[30][4]~regout\,
	datad => \ID|read_data_2[4]~99_combout\,
	combout => \ID|read_data_2[4]~100_combout\);

-- Location: LCCOMB_X32_Y12_N14
\ID|read_data_2[4]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~101_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[24][4]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[16][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[16][4]~regout\,
	datad => \ID|register_array[24][4]~regout\,
	combout => \ID|read_data_2[4]~101_combout\);

-- Location: LCCOMB_X32_Y14_N24
\ID|read_data_2[4]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~102_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[4]~101_combout\ & ((\ID|register_array[28][4]~regout\))) # (!\ID|read_data_2[4]~101_combout\ & (\ID|register_array[20][4]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[4]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][4]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[28][4]~regout\,
	datad => \ID|read_data_2[4]~101_combout\,
	combout => \ID|read_data_2[4]~102_combout\);

-- Location: LCCOMB_X30_Y13_N28
\ID|read_data_2[4]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~103_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\) # ((\ID|read_data_2[4]~100_combout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[4]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[4]~100_combout\,
	datad => \ID|read_data_2[4]~102_combout\,
	combout => \ID|read_data_2[4]~103_combout\);

-- Location: LCCOMB_X30_Y16_N24
\ID|read_data_2[4]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~104_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[23][4]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[19][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[19][4]~regout\,
	datad => \ID|register_array[23][4]~regout\,
	combout => \ID|read_data_2[4]~104_combout\);

-- Location: LCCOMB_X29_Y16_N26
\ID|read_data_2[4]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~105_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[4]~104_combout\ & ((\ID|register_array[31][4]~regout\))) # (!\ID|read_data_2[4]~104_combout\ & (\ID|register_array[27][4]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[4]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[27][4]~regout\,
	datac => \ID|register_array[31][4]~regout\,
	datad => \ID|read_data_2[4]~104_combout\,
	combout => \ID|read_data_2[4]~105_combout\);

-- Location: LCCOMB_X21_Y17_N12
\ID|read_data_2[4]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~106_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[4]~103_combout\ & ((\ID|read_data_2[4]~105_combout\))) # (!\ID|read_data_2[4]~103_combout\ & (\ID|read_data_2[4]~98_combout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[4]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[4]~98_combout\,
	datac => \ID|read_data_2[4]~105_combout\,
	datad => \ID|read_data_2[4]~103_combout\,
	combout => \ID|read_data_2[4]~106_combout\);

-- Location: LCCOMB_X32_Y11_N10
\ID|read_data_2[4]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~107_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|register_array[10][4]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[8][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][4]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[8][4]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[4]~107_combout\);

-- Location: LCCOMB_X30_Y9_N10
\ID|read_data_2[4]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~114_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|register_array[13][4]~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[12][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][4]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[12][4]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[4]~114_combout\);

-- Location: LCCOMB_X29_Y9_N30
\ID|read_data_2[4]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~115_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[4]~114_combout\ & (\ID|register_array[15][4]~regout\)) # (!\ID|read_data_2[4]~114_combout\ & ((\ID|register_array[14][4]~regout\))))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[4]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[4]~114_combout\,
	datac => \ID|register_array[15][4]~regout\,
	datad => \ID|register_array[14][4]~regout\,
	combout => \ID|read_data_2[4]~115_combout\);

-- Location: LCCOMB_X31_Y13_N26
\ID|read_data_2[5]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~122_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][5]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][5]~regout\,
	datad => \ID|register_array[22][5]~regout\,
	combout => \ID|read_data_2[5]~122_combout\);

-- Location: LCCOMB_X27_Y12_N8
\ID|read_data_2[5]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~123_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[5]~122_combout\ & (\ID|register_array[30][5]~regout\)) # (!\ID|read_data_2[5]~122_combout\ & ((\ID|register_array[26][5]~regout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[5]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|read_data_2[5]~122_combout\,
	datac => \ID|register_array[30][5]~regout\,
	datad => \ID|register_array[26][5]~regout\,
	combout => \ID|read_data_2[5]~123_combout\);

-- Location: LCCOMB_X32_Y12_N2
\ID|read_data_2[5]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~124_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[20][5]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[16][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[16][5]~regout\,
	datad => \ID|register_array[20][5]~regout\,
	combout => \ID|read_data_2[5]~124_combout\);

-- Location: LCCOMB_X25_Y16_N16
\ID|read_data_2[5]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~125_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[5]~124_combout\ & ((\ID|register_array[28][5]~regout\))) # (!\ID|read_data_2[5]~124_combout\ & (\ID|register_array[24][5]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[5]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[24][5]~regout\,
	datac => \ID|register_array[28][5]~regout\,
	datad => \ID|read_data_2[5]~124_combout\,
	combout => \ID|read_data_2[5]~125_combout\);

-- Location: LCCOMB_X26_Y17_N20
\ID|read_data_2[5]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~126_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[5]~123_combout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \ID|read_data_2[5]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[5]~123_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[5]~125_combout\,
	combout => \ID|read_data_2[5]~126_combout\);

-- Location: LCCOMB_X29_Y8_N10
\ID|read_data_2[5]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~130_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][5]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][5]~regout\ & 
-- !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[5][5]~regout\,
	datac => \ID|register_array[4][5]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[5]~130_combout\);

-- Location: LCCOMB_X30_Y12_N26
\ID|read_data_2[5]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~131_combout\ = (\ID|read_data_2[5]~130_combout\ & (((\ID|register_array[7][5]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[5]~130_combout\ & (\ID|register_array[6][5]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[5]~130_combout\,
	datab => \ID|register_array[6][5]~regout\,
	datac => \ID|register_array[7][5]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[5]~131_combout\);

-- Location: LCCOMB_X31_Y10_N2
\ID|read_data_2[5]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~134_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][5]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][5]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][5]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[5]~134_combout\);

-- Location: LCCOMB_X23_Y13_N10
\ID|read_data_2[5]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~135_combout\ = (\ID|read_data_2[5]~134_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[2][5]~regout\ & \Instruction_A|N_dffs:17:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[2][5]~regout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \ID|read_data_2[5]~134_combout\,
	combout => \ID|read_data_2[5]~135_combout\);

-- Location: LCCOMB_X20_Y9_N26
\ID|read_data_2[6]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~143_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[21][6]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|register_array[17][6]~regout\ & 
-- !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[21][6]~regout\,
	datac => \ID|register_array[17][6]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[6]~143_combout\);

-- Location: LCCOMB_X21_Y9_N24
\ID|read_data_2[6]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~144_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[6]~143_combout\ & (\ID|register_array[29][6]~regout\)) # (!\ID|read_data_2[6]~143_combout\ & ((\ID|register_array[25][6]~regout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[6]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|read_data_2[6]~143_combout\,
	datac => \ID|register_array[29][6]~regout\,
	datad => \ID|register_array[25][6]~regout\,
	combout => \ID|read_data_2[6]~144_combout\);

-- Location: LCCOMB_X31_Y12_N22
\ID|read_data_2[6]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~145_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[26][6]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[18][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[18][6]~regout\,
	datad => \ID|register_array[26][6]~regout\,
	combout => \ID|read_data_2[6]~145_combout\);

-- Location: LCCOMB_X31_Y14_N10
\ID|read_data_2[6]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~147_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[24][6]~regout\) # ((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|register_array[16][6]~regout\ & 
-- !\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][6]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[16][6]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[6]~147_combout\);

-- Location: LCCOMB_X29_Y11_N18
\ID|read_data_2[6]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~155_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][6]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][6]~regout\ & 
-- !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][6]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[4][6]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[6]~155_combout\);

-- Location: LCCOMB_X30_Y14_N10
\ID|read_data_2[6]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~156_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[6]~155_combout\ & (\ID|register_array[7][6]~regout\)) # (!\ID|read_data_2[6]~155_combout\ & ((\ID|register_array[6][6]~regout\))))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[6]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[7][6]~regout\,
	datac => \ID|read_data_2[6]~155_combout\,
	datad => \ID|register_array[6][6]~regout\,
	combout => \ID|read_data_2[6]~156_combout\);

-- Location: LCCOMB_X31_Y10_N14
\ID|read_data_2[6]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~157_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][6]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][6]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][6]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[6]~157_combout\);

-- Location: LCCOMB_X30_Y14_N20
\ID|read_data_2[6]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~158_combout\ = (\ID|read_data_2[6]~157_combout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \ID|register_array[2][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[2][6]~regout\,
	datad => \ID|read_data_2[6]~157_combout\,
	combout => \ID|read_data_2[6]~158_combout\);

-- Location: LCCOMB_X30_Y14_N6
\ID|read_data_2[6]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~159_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|read_data_2[6]~156_combout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[6]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[6]~158_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \ID|read_data_2[6]~156_combout\,
	combout => \ID|read_data_2[6]~159_combout\);

-- Location: LCCOMB_X27_Y9_N26
\ID|read_data_2[6]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~160_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[13][6]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[12][6]~regout\ & 
-- !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][6]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][6]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[6]~160_combout\);

-- Location: LCCOMB_X27_Y15_N10
\ID|read_data_2[7]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~168_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][7]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][7]~regout\,
	datad => \ID|register_array[22][7]~regout\,
	combout => \ID|read_data_2[7]~168_combout\);

-- Location: LCCOMB_X27_Y12_N26
\ID|read_data_2[7]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~169_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[7]~168_combout\ & ((\ID|register_array[30][7]~regout\))) # (!\ID|read_data_2[7]~168_combout\ & (\ID|register_array[26][7]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[7]~168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[26][7]~regout\,
	datac => \ID|register_array[30][7]~regout\,
	datad => \ID|read_data_2[7]~168_combout\,
	combout => \ID|read_data_2[7]~169_combout\);

-- Location: LCCOMB_X31_Y14_N14
\ID|read_data_2[7]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~170_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[20][7]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[16][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[16][7]~regout\,
	datad => \ID|register_array[20][7]~regout\,
	combout => \ID|read_data_2[7]~170_combout\);

-- Location: LCCOMB_X24_Y14_N2
\ID|read_data_2[7]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~173_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[27][7]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[19][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][7]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[19][7]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[7]~173_combout\);

-- Location: LCCOMB_X29_Y16_N22
\ID|read_data_2[7]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~174_combout\ = (\ID|read_data_2[7]~173_combout\ & (((\ID|register_array[31][7]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\))) # (!\ID|read_data_2[7]~173_combout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[23][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[7]~173_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[31][7]~regout\,
	datad => \ID|register_array[23][7]~regout\,
	combout => \ID|read_data_2[7]~174_combout\);

-- Location: LCCOMB_X31_Y14_N16
\ID|read_data_2[8]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~193_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[24][8]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[16][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[24][8]~regout\,
	datac => \ID|register_array[16][8]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[8]~193_combout\);

-- Location: LCCOMB_X32_Y14_N26
\ID|read_data_2[8]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~194_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[8]~193_combout\ & ((\ID|register_array[28][8]~regout\))) # (!\ID|read_data_2[8]~193_combout\ & (\ID|register_array[20][8]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[8]~193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][8]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[28][8]~regout\,
	datad => \ID|read_data_2[8]~193_combout\,
	combout => \ID|read_data_2[8]~194_combout\);

-- Location: LCCOMB_X29_Y11_N6
\ID|read_data_2[8]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~201_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][8]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][8]~regout\ & 
-- !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[5][8]~regout\,
	datac => \ID|register_array[4][8]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[8]~201_combout\);

-- Location: LCCOMB_X29_Y10_N26
\ID|read_data_2[8]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~202_combout\ = (\ID|read_data_2[8]~201_combout\ & (((\ID|register_array[7][8]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[8]~201_combout\ & (\ID|register_array[6][8]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[8]~201_combout\,
	datab => \ID|register_array[6][8]~regout\,
	datac => \ID|register_array[7][8]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[8]~202_combout\);

-- Location: LCCOMB_X24_Y9_N18
\ID|read_data_2[8]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~203_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[3][8]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[1][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][8]~regout\,
	datad => \ID|register_array[3][8]~regout\,
	combout => \ID|read_data_2[8]~203_combout\);

-- Location: LCCOMB_X32_Y10_N2
\ID|read_data_2[8]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~204_combout\ = (\ID|read_data_2[8]~203_combout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \ID|register_array[2][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[8]~203_combout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|register_array[2][8]~regout\,
	combout => \ID|read_data_2[8]~204_combout\);

-- Location: LCCOMB_X32_Y10_N20
\ID|read_data_2[8]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~205_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[8]~202_combout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:19:stage_i|q~regout\ & \ID|read_data_2[8]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[8]~202_combout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[8]~204_combout\,
	combout => \ID|read_data_2[8]~205_combout\);

-- Location: LCCOMB_X27_Y15_N2
\ID|read_data_2[9]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~214_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][9]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][9]~regout\,
	datad => \ID|register_array[22][9]~regout\,
	combout => \ID|read_data_2[9]~214_combout\);

-- Location: LCCOMB_X31_Y14_N4
\ID|read_data_2[9]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~216_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[20][9]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[16][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][9]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[16][9]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[9]~216_combout\);

-- Location: LCCOMB_X24_Y14_N12
\ID|read_data_2[9]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~219_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[27][9]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[19][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[19][9]~regout\,
	datad => \ID|register_array[27][9]~regout\,
	combout => \ID|read_data_2[9]~219_combout\);

-- Location: LCCOMB_X24_Y9_N30
\ID|read_data_2[9]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~226_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[3][9]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[1][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][9]~regout\,
	datad => \ID|register_array[3][9]~regout\,
	combout => \ID|read_data_2[9]~226_combout\);

-- Location: LCCOMB_X24_Y15_N30
\ID|read_data_2[9]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~227_combout\ = (\ID|read_data_2[9]~226_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & \ID|register_array[2][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[2][9]~regout\,
	datad => \ID|read_data_2[9]~226_combout\,
	combout => \ID|read_data_2[9]~227_combout\);

-- Location: LCCOMB_X27_Y9_N14
\ID|read_data_2[9]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~229_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[13][9]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[12][9]~regout\ & 
-- !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][9]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][9]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[9]~229_combout\);

-- Location: LCCOMB_X23_Y9_N2
\ID|read_data_2[9]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~230_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[9]~229_combout\ & ((\ID|register_array[15][9]~regout\))) # (!\ID|read_data_2[9]~229_combout\ & (\ID|register_array[14][9]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[9]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[14][9]~regout\,
	datac => \ID|register_array[15][9]~regout\,
	datad => \ID|read_data_2[9]~229_combout\,
	combout => \ID|read_data_2[9]~230_combout\);

-- Location: LCCOMB_X24_Y9_N10
\ID|read_data_2[10]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~249_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][10]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[3][10]~regout\,
	datac => \ID|register_array[1][10]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[10]~249_combout\);

-- Location: LCCOMB_X24_Y15_N16
\ID|read_data_2[10]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~250_combout\ = (\ID|read_data_2[10]~249_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & \ID|register_array[2][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[10]~249_combout\,
	datad => \ID|register_array[2][10]~regout\,
	combout => \ID|read_data_2[10]~250_combout\);

-- Location: LCCOMB_X27_Y9_N18
\ID|read_data_2[10]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~252_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[13][10]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (((\ID|register_array[12][10]~regout\ & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][10]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][10]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[10]~252_combout\);

-- Location: LCCOMB_X23_Y9_N6
\ID|read_data_2[10]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~253_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[10]~252_combout\ & ((\ID|register_array[15][10]~regout\))) # (!\ID|read_data_2[10]~252_combout\ & (\ID|register_array[14][10]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[10]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[14][10]~regout\,
	datac => \ID|register_array[15][10]~regout\,
	datad => \ID|read_data_2[10]~252_combout\,
	combout => \ID|read_data_2[10]~253_combout\);

-- Location: LCCOMB_X20_Y11_N14
\ID|read_data_2[11]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~258_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[25][11]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[17][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][11]~regout\,
	datad => \ID|register_array[25][11]~regout\,
	combout => \ID|read_data_2[11]~258_combout\);

-- Location: LCCOMB_X21_Y9_N18
\ID|read_data_2[11]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~259_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[11]~258_combout\ & ((\ID|register_array[29][11]~regout\))) # (!\ID|read_data_2[11]~258_combout\ & (\ID|register_array[21][11]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[11]~258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][11]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[29][11]~regout\,
	datad => \ID|read_data_2[11]~258_combout\,
	combout => \ID|read_data_2[11]~259_combout\);

-- Location: LCCOMB_X27_Y15_N18
\ID|read_data_2[11]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~260_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][11]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][11]~regout\,
	datad => \ID|register_array[22][11]~regout\,
	combout => \ID|read_data_2[11]~260_combout\);

-- Location: LCCOMB_X26_Y15_N14
\ID|read_data_2[11]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~261_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[11]~260_combout\ & ((\ID|register_array[30][11]~regout\))) # (!\ID|read_data_2[11]~260_combout\ & (\ID|register_array[26][11]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[11]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[26][11]~regout\,
	datac => \ID|register_array[30][11]~regout\,
	datad => \ID|read_data_2[11]~260_combout\,
	combout => \ID|read_data_2[11]~261_combout\);

-- Location: LCCOMB_X24_Y16_N18
\ID|read_data_2[11]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~262_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[20][11]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[16][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][11]~regout\,
	datad => \ID|register_array[20][11]~regout\,
	combout => \ID|read_data_2[11]~262_combout\);

-- Location: LCCOMB_X25_Y16_N20
\ID|read_data_2[11]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~263_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[11]~262_combout\ & ((\ID|register_array[28][11]~regout\))) # (!\ID|read_data_2[11]~262_combout\ & (\ID|register_array[24][11]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[11]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[24][11]~regout\,
	datac => \ID|register_array[28][11]~regout\,
	datad => \ID|read_data_2[11]~262_combout\,
	combout => \ID|read_data_2[11]~263_combout\);

-- Location: LCCOMB_X30_Y15_N6
\ID|read_data_2[11]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~264_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|read_data_2[11]~261_combout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[11]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[11]~263_combout\,
	datac => \ID|read_data_2[11]~261_combout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[11]~264_combout\);

-- Location: LCCOMB_X24_Y14_N30
\ID|read_data_2[11]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~265_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[27][11]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[19][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[19][11]~regout\,
	datad => \ID|register_array[27][11]~regout\,
	combout => \ID|read_data_2[11]~265_combout\);

-- Location: LCCOMB_X23_Y12_N22
\ID|read_data_2[11]~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~266_combout\ = (\ID|read_data_2[11]~265_combout\ & (((\ID|register_array[31][11]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\))) # (!\ID|read_data_2[11]~265_combout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[23][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[11]~265_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[31][11]~regout\,
	datad => \ID|register_array[23][11]~regout\,
	combout => \ID|read_data_2[11]~266_combout\);

-- Location: LCCOMB_X30_Y15_N16
\ID|read_data_2[11]~267\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~267_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[11]~264_combout\ & ((\ID|read_data_2[11]~266_combout\))) # (!\ID|read_data_2[11]~264_combout\ & (\ID|read_data_2[11]~259_combout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[11]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[11]~259_combout\,
	datac => \ID|read_data_2[11]~266_combout\,
	datad => \ID|read_data_2[11]~264_combout\,
	combout => \ID|read_data_2[11]~267_combout\);

-- Location: LCCOMB_X29_Y8_N0
\ID|read_data_2[11]~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~268_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[5][11]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[4][11]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[4][11]~regout\,
	datad => \ID|register_array[5][11]~regout\,
	combout => \ID|read_data_2[11]~268_combout\);

-- Location: LCCOMB_X30_Y8_N26
\ID|read_data_2[11]~269\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~269_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[11]~268_combout\ & ((\ID|register_array[7][11]~regout\))) # (!\ID|read_data_2[11]~268_combout\ & (\ID|register_array[6][11]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[11]~268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[6][11]~regout\,
	datac => \ID|register_array[7][11]~regout\,
	datad => \ID|read_data_2[11]~268_combout\,
	combout => \ID|read_data_2[11]~269_combout\);

-- Location: LCCOMB_X20_Y11_N26
\ID|read_data_2[12]~280\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~280_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[21][12]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[17][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][12]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][12]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[12]~280_combout\);

-- Location: LCCOMB_X20_Y14_N4
\ID|read_data_2[12]~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~281_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[12]~280_combout\ & (\ID|register_array[29][12]~regout\)) # (!\ID|read_data_2[12]~280_combout\ & ((\ID|register_array[25][12]~regout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[12]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][12]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[12]~280_combout\,
	datad => \ID|register_array[25][12]~regout\,
	combout => \ID|read_data_2[12]~281_combout\);

-- Location: LCCOMB_X27_Y15_N6
\ID|read_data_2[12]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~282_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[26][12]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[18][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][12]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][12]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[12]~282_combout\);

-- Location: LCCOMB_X26_Y15_N10
\ID|read_data_2[12]~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~283_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[12]~282_combout\ & ((\ID|register_array[30][12]~regout\))) # (!\ID|read_data_2[12]~282_combout\ & (\ID|register_array[22][12]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[12]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[22][12]~regout\,
	datac => \ID|register_array[30][12]~regout\,
	datad => \ID|read_data_2[12]~282_combout\,
	combout => \ID|read_data_2[12]~283_combout\);

-- Location: LCCOMB_X24_Y16_N6
\ID|read_data_2[12]~284\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~284_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[24][12]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[16][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][12]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][12]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[12]~284_combout\);

-- Location: LCCOMB_X27_Y16_N30
\ID|read_data_2[12]~285\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~285_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[12]~284_combout\ & ((\ID|register_array[28][12]~regout\))) # (!\ID|read_data_2[12]~284_combout\ & (\ID|register_array[20][12]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[12]~284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[20][12]~regout\,
	datac => \ID|register_array[28][12]~regout\,
	datad => \ID|read_data_2[12]~284_combout\,
	combout => \ID|read_data_2[12]~285_combout\);

-- Location: LCCOMB_X25_Y14_N12
\ID|read_data_2[12]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~286_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|read_data_2[12]~283_combout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[12]~285_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[12]~283_combout\,
	datad => \ID|read_data_2[12]~285_combout\,
	combout => \ID|read_data_2[12]~286_combout\);

-- Location: LCCOMB_X24_Y14_N8
\ID|read_data_2[12]~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~287_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[23][12]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[19][12]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][12]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[19][12]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[12]~287_combout\);

-- Location: LCCOMB_X25_Y14_N6
\ID|read_data_2[12]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~288_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[12]~287_combout\ & ((\ID|register_array[31][12]~regout\))) # (!\ID|read_data_2[12]~287_combout\ & (\ID|register_array[27][12]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[12]~287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][12]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[31][12]~regout\,
	datad => \ID|read_data_2[12]~287_combout\,
	combout => \ID|read_data_2[12]~288_combout\);

-- Location: LCCOMB_X25_Y14_N30
\ID|read_data_2[12]~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~289_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[12]~286_combout\ & (\ID|read_data_2[12]~288_combout\)) # (!\ID|read_data_2[12]~286_combout\ & ((\ID|read_data_2[12]~281_combout\))))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[12]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[12]~288_combout\,
	datab => \ID|read_data_2[12]~281_combout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[12]~286_combout\,
	combout => \ID|read_data_2[12]~289_combout\);

-- Location: LCCOMB_X29_Y11_N10
\ID|read_data_2[12]~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~292_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][12]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][12]~regout\ 
-- & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[5][12]~regout\,
	datac => \ID|register_array[4][12]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[12]~292_combout\);

-- Location: LCCOMB_X25_Y11_N30
\ID|read_data_2[12]~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~293_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[12]~292_combout\ & ((\ID|register_array[7][12]~regout\))) # (!\ID|read_data_2[12]~292_combout\ & (\ID|register_array[6][12]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[12]~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[6][12]~regout\,
	datac => \ID|register_array[7][12]~regout\,
	datad => \ID|read_data_2[12]~292_combout\,
	combout => \ID|read_data_2[12]~293_combout\);

-- Location: LCCOMB_X27_Y9_N2
\ID|read_data_2[12]~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~297_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|register_array[13][12]~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[12][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[13][12]~regout\,
	datac => \ID|register_array[12][12]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[12]~297_combout\);

-- Location: LCCOMB_X27_Y10_N18
\ID|read_data_2[12]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~298_combout\ = (\ID|read_data_2[12]~297_combout\ & (((\ID|register_array[15][12]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[12]~297_combout\ & (\ID|register_array[14][12]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][12]~regout\,
	datab => \ID|read_data_2[12]~297_combout\,
	datac => \ID|register_array[15][12]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[12]~298_combout\);

-- Location: LCCOMB_X27_Y15_N26
\ID|read_data_2[13]~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~304_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][13]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][13]~regout\,
	datad => \ID|register_array[22][13]~regout\,
	combout => \ID|read_data_2[13]~304_combout\);

-- Location: LCCOMB_X32_Y15_N2
\ID|read_data_2[13]~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~314_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|register_array[10][13]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[8][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[10][13]~regout\,
	datac => \ID|register_array[8][13]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[13]~314_combout\);

-- Location: LCCOMB_X21_Y13_N30
\ID|read_data_2[13]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~316_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][13]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][13]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][13]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[13]~316_combout\);

-- Location: LCCOMB_X27_Y13_N24
\ID|read_data_2[13]~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~317_combout\ = (\ID|read_data_2[13]~316_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[2][13]~regout\ & \Instruction_A|N_dffs:17:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[13]~316_combout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[2][13]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[13]~317_combout\);

-- Location: LCCOMB_X20_Y11_N24
\ID|read_data_2[14]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~324_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[21][14]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[17][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][14]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][14]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[14]~324_combout\);

-- Location: LCCOMB_X27_Y13_N12
\ID|read_data_2[14]~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~325_combout\ = (\ID|read_data_2[14]~324_combout\ & (((\ID|register_array[29][14]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[14]~324_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[25][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[14]~324_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[25][14]~regout\,
	datad => \ID|register_array[29][14]~regout\,
	combout => \ID|read_data_2[14]~325_combout\);

-- Location: LCCOMB_X21_Y15_N20
\ID|read_data_2[14]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~326_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[26][14]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[18][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][14]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][14]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[14]~326_combout\);

-- Location: LCCOMB_X27_Y13_N10
\ID|read_data_2[14]~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~327_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[14]~326_combout\ & ((\ID|register_array[30][14]~regout\))) # (!\ID|read_data_2[14]~326_combout\ & (\ID|register_array[22][14]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[14]~326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[22][14]~regout\,
	datac => \ID|register_array[30][14]~regout\,
	datad => \ID|read_data_2[14]~326_combout\,
	combout => \ID|read_data_2[14]~327_combout\);

-- Location: LCCOMB_X32_Y15_N14
\ID|read_data_2[14]~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~334_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|register_array[10][14]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[8][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[8][14]~regout\,
	datad => \ID|register_array[10][14]~regout\,
	combout => \ID|read_data_2[14]~334_combout\);

-- Location: LCCOMB_X31_Y15_N6
\ID|read_data_2[14]~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~335_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[14]~334_combout\ & (\ID|register_array[11][14]~regout\)) # (!\ID|read_data_2[14]~334_combout\ & ((\ID|register_array[9][14]~regout\))))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[14]~334_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[14]~334_combout\,
	datac => \ID|register_array[11][14]~regout\,
	datad => \ID|register_array[9][14]~regout\,
	combout => \ID|read_data_2[14]~335_combout\);

-- Location: LCCOMB_X29_Y11_N26
\ID|read_data_2[14]~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~336_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][14]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][14]~regout\ 
-- & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][14]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[4][14]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[14]~336_combout\);

-- Location: LCCOMB_X25_Y11_N14
\ID|read_data_2[14]~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~337_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[14]~336_combout\ & (\ID|register_array[7][14]~regout\)) # (!\ID|read_data_2[14]~336_combout\ & ((\ID|register_array[6][14]~regout\))))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[14]~336_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[14]~336_combout\,
	datac => \ID|register_array[7][14]~regout\,
	datad => \ID|register_array[6][14]~regout\,
	combout => \ID|read_data_2[14]~337_combout\);

-- Location: LCCOMB_X21_Y13_N18
\ID|read_data_2[14]~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~338_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][14]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[3][14]~regout\,
	datac => \ID|register_array[1][14]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[14]~338_combout\);

-- Location: LCCOMB_X27_Y13_N2
\ID|read_data_2[14]~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~339_combout\ = (\ID|read_data_2[14]~338_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & \ID|register_array[2][14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[14]~338_combout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \ID|register_array[2][14]~regout\,
	combout => \ID|read_data_2[14]~339_combout\);

-- Location: LCCOMB_X27_Y13_N20
\ID|read_data_2[14]~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~340_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|read_data_2[14]~337_combout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[14]~339_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|read_data_2[14]~337_combout\,
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \ID|read_data_2[14]~339_combout\,
	combout => \ID|read_data_2[14]~340_combout\);

-- Location: LCCOMB_X26_Y13_N22
\ID|read_data_2[14]~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~341_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|register_array[13][14]~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[12][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[13][14]~regout\,
	datac => \ID|register_array[12][14]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[14]~341_combout\);

-- Location: LCCOMB_X26_Y14_N24
\ID|read_data_2[14]~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~342_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[14]~341_combout\ & (\ID|register_array[15][14]~regout\)) # (!\ID|read_data_2[14]~341_combout\ & ((\ID|register_array[14][14]~regout\))))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[14]~341_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[14]~341_combout\,
	datac => \ID|register_array[15][14]~regout\,
	datad => \ID|register_array[14][14]~regout\,
	combout => \ID|read_data_2[14]~342_combout\);

-- Location: LCCOMB_X27_Y13_N6
\ID|read_data_2[14]~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~343_combout\ = (\ID|read_data_2[14]~340_combout\ & (((\ID|read_data_2[14]~342_combout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[14]~340_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|read_data_2[14]~335_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[14]~340_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[14]~335_combout\,
	datad => \ID|read_data_2[14]~342_combout\,
	combout => \ID|read_data_2[14]~343_combout\);

-- Location: LCCOMB_X21_Y15_N16
\ID|read_data_2[15]~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~348_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][15]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][15]~regout\,
	datad => \ID|register_array[22][15]~regout\,
	combout => \ID|read_data_2[15]~348_combout\);

-- Location: LCCOMB_X24_Y16_N26
\ID|read_data_2[15]~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~350_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[20][15]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[16][15]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][15]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][15]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[15]~350_combout\);

-- Location: LCCOMB_X24_Y14_N10
\ID|read_data_2[15]~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~353_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[27][15]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[19][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][15]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[19][15]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[15]~353_combout\);

-- Location: LCCOMB_X32_Y15_N26
\ID|read_data_2[15]~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~358_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[10][15]~regout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|register_array[8][15]~regout\ 
-- & !\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][15]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[8][15]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[15]~358_combout\);

-- Location: LCCOMB_X25_Y10_N18
\ID|read_data_2[15]~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~359_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[15]~358_combout\ & ((\ID|register_array[11][15]~regout\))) # (!\ID|read_data_2[15]~358_combout\ & (\ID|register_array[9][15]~regout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[15]~358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[9][15]~regout\,
	datac => \ID|register_array[11][15]~regout\,
	datad => \ID|read_data_2[15]~358_combout\,
	combout => \ID|read_data_2[15]~359_combout\);

-- Location: LCCOMB_X24_Y9_N22
\ID|read_data_2[15]~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~360_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[3][15]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[1][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][15]~regout\,
	datad => \ID|register_array[3][15]~regout\,
	combout => \ID|read_data_2[15]~360_combout\);

-- Location: LCCOMB_X24_Y15_N22
\ID|read_data_2[15]~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~361_combout\ = (\ID|read_data_2[15]~360_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & \ID|register_array[2][15]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[15]~360_combout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \ID|register_array[2][15]~regout\,
	combout => \ID|read_data_2[15]~361_combout\);

-- Location: LCCOMB_X24_Y15_N24
\ID|read_data_2[15]~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~362_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[15]~359_combout\) # (\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[15]~361_combout\ & 
-- ((!\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|read_data_2[15]~361_combout\,
	datac => \ID|read_data_2[15]~359_combout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[15]~362_combout\);

-- Location: LCCOMB_X26_Y10_N10
\ID|read_data_2[16]~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~378_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|register_array[10][16]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[8][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][16]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[8][16]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[16]~378_combout\);

-- Location: LCCOMB_X25_Y10_N14
\ID|read_data_2[16]~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~379_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[16]~378_combout\ & ((\ID|register_array[11][16]~regout\))) # (!\ID|read_data_2[16]~378_combout\ & (\ID|register_array[9][16]~regout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[16]~378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[9][16]~regout\,
	datac => \ID|register_array[11][16]~regout\,
	datad => \ID|read_data_2[16]~378_combout\,
	combout => \ID|read_data_2[16]~379_combout\);

-- Location: LCCOMB_X25_Y8_N18
\ID|read_data_2[16]~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~380_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- ((\ID|register_array[5][16]~regout\))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[4][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[4][16]~regout\,
	datad => \ID|register_array[5][16]~regout\,
	combout => \ID|read_data_2[16]~380_combout\);

-- Location: LCCOMB_X25_Y11_N22
\ID|read_data_2[16]~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~381_combout\ = (\ID|read_data_2[16]~380_combout\ & (((\ID|register_array[7][16]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[16]~380_combout\ & (\ID|register_array[6][16]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][16]~regout\,
	datab => \ID|read_data_2[16]~380_combout\,
	datac => \ID|register_array[7][16]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[16]~381_combout\);

-- Location: LCCOMB_X24_Y13_N2
\ID|read_data_2[16]~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~382_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][16]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[3][16]~regout\,
	datac => \ID|register_array[1][16]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[16]~382_combout\);

-- Location: LCCOMB_X26_Y13_N20
\ID|read_data_2[16]~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~383_combout\ = (\ID|read_data_2[16]~382_combout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \ID|register_array[2][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[16]~382_combout\,
	datad => \ID|register_array[2][16]~regout\,
	combout => \ID|read_data_2[16]~383_combout\);

-- Location: LCCOMB_X26_Y13_N30
\ID|read_data_2[16]~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~384_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|read_data_2[16]~381_combout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[16]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|read_data_2[16]~383_combout\,
	datad => \ID|read_data_2[16]~381_combout\,
	combout => \ID|read_data_2[16]~384_combout\);

-- Location: LCCOMB_X26_Y13_N6
\ID|read_data_2[16]~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~385_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[13][16]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (((\ID|register_array[12][16]~regout\ & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][16]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][16]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[16]~385_combout\);

-- Location: LCCOMB_X26_Y11_N30
\ID|read_data_2[16]~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~386_combout\ = (\ID|read_data_2[16]~385_combout\ & (((\ID|register_array[15][16]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\))) # (!\ID|read_data_2[16]~385_combout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|register_array[14][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[16]~385_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[15][16]~regout\,
	datad => \ID|register_array[14][16]~regout\,
	combout => \ID|read_data_2[16]~386_combout\);

-- Location: LCCOMB_X26_Y13_N24
\ID|read_data_2[16]~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~387_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[16]~384_combout\ & ((\ID|read_data_2[16]~386_combout\))) # (!\ID|read_data_2[16]~384_combout\ & (\ID|read_data_2[16]~379_combout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[16]~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|read_data_2[16]~379_combout\,
	datac => \ID|read_data_2[16]~386_combout\,
	datad => \ID|read_data_2[16]~384_combout\,
	combout => \ID|read_data_2[16]~387_combout\);

-- Location: LCCOMB_X20_Y11_N8
\ID|read_data_2[17]~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~390_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[25][17]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[17][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[17][17]~regout\,
	datad => \ID|register_array[25][17]~regout\,
	combout => \ID|read_data_2[17]~390_combout\);

-- Location: LCCOMB_X19_Y15_N22
\ID|read_data_2[17]~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~391_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[17]~390_combout\ & ((\ID|register_array[29][17]~regout\))) # (!\ID|read_data_2[17]~390_combout\ & (\ID|register_array[21][17]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[17]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][17]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[29][17]~regout\,
	datad => \ID|read_data_2[17]~390_combout\,
	combout => \ID|read_data_2[17]~391_combout\);

-- Location: LCCOMB_X21_Y15_N18
\ID|read_data_2[17]~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~392_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][17]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][17]~regout\,
	datad => \ID|register_array[22][17]~regout\,
	combout => \ID|read_data_2[17]~392_combout\);

-- Location: LCCOMB_X20_Y15_N10
\ID|read_data_2[17]~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~393_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[17]~392_combout\ & ((\ID|register_array[30][17]~regout\))) # (!\ID|read_data_2[17]~392_combout\ & (\ID|register_array[26][17]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[17]~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][17]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[30][17]~regout\,
	datad => \ID|read_data_2[17]~392_combout\,
	combout => \ID|read_data_2[17]~393_combout\);

-- Location: LCCOMB_X24_Y20_N8
\ID|read_data_2[17]~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~394_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[20][17]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[16][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][17]~regout\,
	datad => \ID|register_array[20][17]~regout\,
	combout => \ID|read_data_2[17]~394_combout\);

-- Location: LCCOMB_X23_Y20_N8
\ID|read_data_2[17]~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~395_combout\ = (\ID|read_data_2[17]~394_combout\ & (((\ID|register_array[28][17]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[17]~394_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[24][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[17]~394_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[28][17]~regout\,
	datad => \ID|register_array[24][17]~regout\,
	combout => \ID|read_data_2[17]~395_combout\);

-- Location: LCCOMB_X19_Y15_N8
\ID|read_data_2[17]~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~396_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|read_data_2[17]~393_combout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[17]~395_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[17]~393_combout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \ID|read_data_2[17]~395_combout\,
	combout => \ID|read_data_2[17]~396_combout\);

-- Location: LCCOMB_X23_Y14_N12
\ID|read_data_2[17]~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~397_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[27][17]~regout\) # ((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (((\ID|register_array[19][17]~regout\ & !\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][17]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[19][17]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[17]~397_combout\);

-- Location: LCCOMB_X26_Y12_N20
\ID|read_data_2[17]~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~398_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[17]~397_combout\ & ((\ID|register_array[31][17]~regout\))) # (!\ID|read_data_2[17]~397_combout\ & (\ID|register_array[23][17]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[17]~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[23][17]~regout\,
	datac => \ID|register_array[31][17]~regout\,
	datad => \ID|read_data_2[17]~397_combout\,
	combout => \ID|read_data_2[17]~398_combout\);

-- Location: LCCOMB_X19_Y15_N10
\ID|read_data_2[17]~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~399_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[17]~396_combout\ & ((\ID|read_data_2[17]~398_combout\))) # (!\ID|read_data_2[17]~396_combout\ & (\ID|read_data_2[17]~391_combout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[17]~396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[17]~391_combout\,
	datac => \ID|read_data_2[17]~396_combout\,
	datad => \ID|read_data_2[17]~398_combout\,
	combout => \ID|read_data_2[17]~399_combout\);

-- Location: LCCOMB_X25_Y8_N22
\ID|read_data_2[17]~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~400_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- ((\ID|register_array[5][17]~regout\))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[4][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[4][17]~regout\,
	datad => \ID|register_array[5][17]~regout\,
	combout => \ID|read_data_2[17]~400_combout\);

-- Location: LCCOMB_X24_Y8_N10
\ID|read_data_2[17]~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~401_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[17]~400_combout\ & ((\ID|register_array[7][17]~regout\))) # (!\ID|read_data_2[17]~400_combout\ & (\ID|register_array[6][17]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[17]~400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[6][17]~regout\,
	datac => \ID|register_array[7][17]~regout\,
	datad => \ID|read_data_2[17]~400_combout\,
	combout => \ID|read_data_2[17]~401_combout\);

-- Location: LCCOMB_X20_Y9_N18
\ID|read_data_2[18]~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~412_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[21][18]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[17][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][18]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][18]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[18]~412_combout\);

-- Location: LCCOMB_X21_Y9_N12
\ID|read_data_2[18]~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~413_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[18]~412_combout\ & ((\ID|register_array[29][18]~regout\))) # (!\ID|read_data_2[18]~412_combout\ & (\ID|register_array[25][18]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[18]~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[25][18]~regout\,
	datac => \ID|register_array[29][18]~regout\,
	datad => \ID|read_data_2[18]~412_combout\,
	combout => \ID|read_data_2[18]~413_combout\);

-- Location: LCCOMB_X21_Y15_N22
\ID|read_data_2[18]~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~414_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[26][18]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][18]~regout\,
	datad => \ID|register_array[26][18]~regout\,
	combout => \ID|read_data_2[18]~414_combout\);

-- Location: LCCOMB_X20_Y15_N30
\ID|read_data_2[18]~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~415_combout\ = (\ID|read_data_2[18]~414_combout\ & (((\ID|register_array[30][18]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\))) # (!\ID|read_data_2[18]~414_combout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[18]~414_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[30][18]~regout\,
	datad => \ID|register_array[22][18]~regout\,
	combout => \ID|read_data_2[18]~415_combout\);

-- Location: LCCOMB_X24_Y20_N30
\ID|read_data_2[18]~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~416_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[24][18]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[16][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][18]~regout\,
	datad => \ID|register_array[24][18]~regout\,
	combout => \ID|read_data_2[18]~416_combout\);

-- Location: LCCOMB_X23_Y20_N12
\ID|read_data_2[18]~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~417_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[18]~416_combout\ & ((\ID|register_array[28][18]~regout\))) # (!\ID|read_data_2[18]~416_combout\ & (\ID|register_array[20][18]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[18]~416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[20][18]~regout\,
	datac => \ID|register_array[28][18]~regout\,
	datad => \ID|read_data_2[18]~416_combout\,
	combout => \ID|read_data_2[18]~417_combout\);

-- Location: LCCOMB_X24_Y11_N16
\ID|read_data_2[18]~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~418_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[18]~415_combout\) # (\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[18]~417_combout\ & 
-- ((!\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[18]~417_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[18]~415_combout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[18]~418_combout\);

-- Location: LCCOMB_X25_Y12_N0
\ID|read_data_2[18]~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~419_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[23][18]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[19][18]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][18]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[19][18]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[18]~419_combout\);

-- Location: LCCOMB_X24_Y12_N8
\ID|read_data_2[18]~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~420_combout\ = (\ID|read_data_2[18]~419_combout\ & (((\ID|register_array[31][18]~regout\) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[18]~419_combout\ & (\ID|register_array[27][18]~regout\ & 
-- ((\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][18]~regout\,
	datab => \ID|read_data_2[18]~419_combout\,
	datac => \ID|register_array[31][18]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[18]~420_combout\);

-- Location: LCCOMB_X24_Y11_N18
\ID|read_data_2[18]~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~421_combout\ = (\ID|read_data_2[18]~418_combout\ & (((\ID|read_data_2[18]~420_combout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[18]~418_combout\ & (\ID|read_data_2[18]~413_combout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[18]~418_combout\,
	datab => \ID|read_data_2[18]~413_combout\,
	datac => \ID|read_data_2[18]~420_combout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[18]~421_combout\);

-- Location: LCCOMB_X26_Y10_N26
\ID|read_data_2[18]~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~422_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[10][18]~regout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|register_array[8][18]~regout\ 
-- & !\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[10][18]~regout\,
	datac => \ID|register_array[8][18]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[18]~422_combout\);

-- Location: LCCOMB_X25_Y8_N26
\ID|read_data_2[18]~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~424_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][18]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][18]~regout\ 
-- & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][18]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[4][18]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[18]~424_combout\);

-- Location: LCCOMB_X25_Y11_N6
\ID|read_data_2[18]~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~425_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[18]~424_combout\ & ((\ID|register_array[7][18]~regout\))) # (!\ID|read_data_2[18]~424_combout\ & (\ID|register_array[6][18]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[18]~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[6][18]~regout\,
	datac => \ID|register_array[7][18]~regout\,
	datad => \ID|read_data_2[18]~424_combout\,
	combout => \ID|read_data_2[18]~425_combout\);

-- Location: LCCOMB_X24_Y13_N26
\ID|read_data_2[18]~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~426_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][18]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][18]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[1][18]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[18]~426_combout\);

-- Location: LCCOMB_X26_Y9_N6
\ID|read_data_2[18]~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~429_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- ((\ID|register_array[13][18]~regout\))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[12][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][18]~regout\,
	datad => \ID|register_array[13][18]~regout\,
	combout => \ID|read_data_2[18]~429_combout\);

-- Location: LCCOMB_X26_Y11_N22
\ID|read_data_2[18]~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~430_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[18]~429_combout\ & ((\ID|register_array[15][18]~regout\))) # (!\ID|read_data_2[18]~429_combout\ & (\ID|register_array[14][18]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[18]~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][18]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[15][18]~regout\,
	datad => \ID|read_data_2[18]~429_combout\,
	combout => \ID|read_data_2[18]~430_combout\);

-- Location: LCCOMB_X22_Y9_N12
\ID|read_data_2[19]~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~434_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[25][19]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[17][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][19]~regout\,
	datad => \ID|register_array[25][19]~regout\,
	combout => \ID|read_data_2[19]~434_combout\);

-- Location: LCCOMB_X21_Y12_N8
\ID|read_data_2[19]~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~435_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[19]~434_combout\ & (\ID|register_array[29][19]~regout\)) # (!\ID|read_data_2[19]~434_combout\ & ((\ID|register_array[21][19]~regout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[19]~434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][19]~regout\,
	datab => \ID|register_array[21][19]~regout\,
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \ID|read_data_2[19]~434_combout\,
	combout => \ID|read_data_2[19]~435_combout\);

-- Location: LCCOMB_X21_Y15_N2
\ID|read_data_2[19]~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~436_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[22][19]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[18][19]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][19]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][19]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[19]~436_combout\);

-- Location: LCCOMB_X20_Y15_N26
\ID|read_data_2[19]~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~437_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[19]~436_combout\ & ((\ID|register_array[30][19]~regout\))) # (!\ID|read_data_2[19]~436_combout\ & (\ID|register_array[26][19]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[19]~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][19]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[30][19]~regout\,
	datad => \ID|read_data_2[19]~436_combout\,
	combout => \ID|read_data_2[19]~437_combout\);

-- Location: LCCOMB_X24_Y20_N2
\ID|read_data_2[19]~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~438_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[20][19]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[16][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][19]~regout\,
	datad => \ID|register_array[20][19]~regout\,
	combout => \ID|read_data_2[19]~438_combout\);

-- Location: LCCOMB_X23_Y20_N24
\ID|read_data_2[19]~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~439_combout\ = (\ID|read_data_2[19]~438_combout\ & (((\ID|register_array[28][19]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[19]~438_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[24][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[19]~438_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[28][19]~regout\,
	datad => \ID|register_array[24][19]~regout\,
	combout => \ID|read_data_2[19]~439_combout\);

-- Location: LCCOMB_X21_Y12_N18
\ID|read_data_2[19]~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~440_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|read_data_2[19]~437_combout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[19]~439_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[19]~437_combout\,
	datad => \ID|read_data_2[19]~439_combout\,
	combout => \ID|read_data_2[19]~440_combout\);

-- Location: LCCOMB_X25_Y12_N20
\ID|read_data_2[19]~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~441_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[27][19]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[19][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[19][19]~regout\,
	datad => \ID|register_array[27][19]~regout\,
	combout => \ID|read_data_2[19]~441_combout\);

-- Location: LCCOMB_X23_Y12_N30
\ID|read_data_2[19]~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~442_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[19]~441_combout\ & ((\ID|register_array[31][19]~regout\))) # (!\ID|read_data_2[19]~441_combout\ & (\ID|register_array[23][19]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[19]~441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][19]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[31][19]~regout\,
	datad => \ID|read_data_2[19]~441_combout\,
	combout => \ID|read_data_2[19]~442_combout\);

-- Location: LCCOMB_X21_Y12_N4
\ID|read_data_2[19]~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~443_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[19]~440_combout\ & ((\ID|read_data_2[19]~442_combout\))) # (!\ID|read_data_2[19]~440_combout\ & (\ID|read_data_2[19]~435_combout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[19]~440_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[19]~440_combout\,
	datac => \ID|read_data_2[19]~435_combout\,
	datad => \ID|read_data_2[19]~442_combout\,
	combout => \ID|read_data_2[19]~443_combout\);

-- Location: LCCOMB_X26_Y10_N22
\ID|read_data_2[19]~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~446_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[10][19]~regout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|register_array[8][19]~regout\ 
-- & !\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[10][19]~regout\,
	datac => \ID|register_array[8][19]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[19]~446_combout\);

-- Location: LCCOMB_X25_Y10_N22
\ID|read_data_2[19]~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~447_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[19]~446_combout\ & (\ID|register_array[11][19]~regout\)) # (!\ID|read_data_2[19]~446_combout\ & ((\ID|register_array[9][19]~regout\))))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[19]~446_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[19]~446_combout\,
	datac => \ID|register_array[11][19]~regout\,
	datad => \ID|register_array[9][19]~regout\,
	combout => \ID|read_data_2[19]~447_combout\);

-- Location: LCCOMB_X24_Y13_N14
\ID|read_data_2[19]~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~448_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[3][19]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[1][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][19]~regout\,
	datad => \ID|register_array[3][19]~regout\,
	combout => \ID|read_data_2[19]~448_combout\);

-- Location: LCCOMB_X24_Y11_N10
\ID|read_data_2[19]~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~449_combout\ = (\ID|read_data_2[19]~448_combout\) # ((\ID|register_array[2][19]~regout\ & (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \Instruction_A|N_dffs:17:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][19]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[19]~448_combout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[19]~449_combout\);

-- Location: LCCOMB_X24_Y11_N4
\ID|read_data_2[19]~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~450_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|read_data_2[19]~447_combout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[19]~449_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[19]~447_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[19]~449_combout\,
	combout => \ID|read_data_2[19]~450_combout\);

-- Location: LCCOMB_X31_Y13_N4
\ID|read_data_2[20]~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~458_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[26][20]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[18][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][20]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][20]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[20]~458_combout\);

-- Location: LCCOMB_X20_Y15_N22
\ID|read_data_2[20]~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~459_combout\ = (\ID|read_data_2[20]~458_combout\ & (((\ID|register_array[30][20]~regout\) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[20]~458_combout\ & (\ID|register_array[22][20]~regout\ & 
-- ((\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[20]~458_combout\,
	datab => \ID|register_array[22][20]~regout\,
	datac => \ID|register_array[30][20]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[20]~459_combout\);

-- Location: LCCOMB_X23_Y14_N24
\ID|read_data_2[20]~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~463_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[23][20]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[19][20]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[23][20]~regout\,
	datac => \ID|register_array[19][20]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[20]~463_combout\);

-- Location: LCCOMB_X25_Y8_N2
\ID|read_data_2[20]~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~468_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][20]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][20]~regout\ 
-- & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][20]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[4][20]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[20]~468_combout\);

-- Location: LCCOMB_X24_Y8_N2
\ID|read_data_2[20]~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~469_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[20]~468_combout\ & ((\ID|register_array[7][20]~regout\))) # (!\ID|read_data_2[20]~468_combout\ & (\ID|register_array[6][20]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[20]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][20]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[7][20]~regout\,
	datad => \ID|read_data_2[20]~468_combout\,
	combout => \ID|read_data_2[20]~469_combout\);

-- Location: LCCOMB_X24_Y9_N2
\ID|read_data_2[20]~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~470_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][20]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][20]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[1][20]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[20]~470_combout\);

-- Location: LCCOMB_X22_Y9_N2
\ID|read_data_2[20]~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~471_combout\ = (\ID|read_data_2[20]~470_combout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \ID|register_array[2][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[20]~470_combout\,
	datad => \ID|register_array[2][20]~regout\,
	combout => \ID|read_data_2[20]~471_combout\);

-- Location: LCCOMB_X22_Y9_N20
\ID|read_data_2[20]~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~472_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|read_data_2[20]~469_combout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[20]~471_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[20]~469_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \ID|read_data_2[20]~471_combout\,
	combout => \ID|read_data_2[20]~472_combout\);

-- Location: LCCOMB_X29_Y13_N2
\ID|read_data_2[21]~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~480_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[22][21]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[18][21]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[22][21]~regout\,
	datac => \ID|register_array[18][21]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[21]~480_combout\);

-- Location: LCCOMB_X22_Y12_N26
\ID|read_data_2[21]~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~481_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[21]~480_combout\ & ((\ID|register_array[30][21]~regout\))) # (!\ID|read_data_2[21]~480_combout\ & (\ID|register_array[26][21]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[21]~480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][21]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[30][21]~regout\,
	datad => \ID|read_data_2[21]~480_combout\,
	combout => \ID|read_data_2[21]~481_combout\);

-- Location: LCCOMB_X26_Y16_N6
\ID|read_data_2[21]~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~482_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[20][21]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[16][21]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][21]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][21]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[21]~482_combout\);

-- Location: LCCOMB_X25_Y16_N12
\ID|read_data_2[21]~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~483_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[21]~482_combout\ & ((\ID|register_array[28][21]~regout\))) # (!\ID|read_data_2[21]~482_combout\ & (\ID|register_array[24][21]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[21]~482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][21]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[28][21]~regout\,
	datad => \ID|read_data_2[21]~482_combout\,
	combout => \ID|read_data_2[21]~483_combout\);

-- Location: LCCOMB_X22_Y12_N6
\ID|read_data_2[21]~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~484_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|read_data_2[21]~481_combout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[21]~483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[21]~483_combout\,
	datad => \ID|read_data_2[21]~481_combout\,
	combout => \ID|read_data_2[21]~484_combout\);

-- Location: LCCOMB_X25_Y8_N6
\ID|read_data_2[21]~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~488_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- ((\ID|register_array[5][21]~regout\))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[4][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[4][21]~regout\,
	datad => \ID|register_array[5][21]~regout\,
	combout => \ID|read_data_2[21]~488_combout\);

-- Location: LCCOMB_X24_Y8_N6
\ID|read_data_2[21]~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~489_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[21]~488_combout\ & (\ID|register_array[7][21]~regout\)) # (!\ID|read_data_2[21]~488_combout\ & ((\ID|register_array[6][21]~regout\))))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[21]~488_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[21]~488_combout\,
	datac => \ID|register_array[7][21]~regout\,
	datad => \ID|register_array[6][21]~regout\,
	combout => \ID|read_data_2[21]~489_combout\);

-- Location: LCCOMB_X24_Y10_N2
\ID|read_data_2[21]~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~490_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|register_array[10][21]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[8][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[8][21]~regout\,
	datad => \ID|register_array[10][21]~regout\,
	combout => \ID|read_data_2[21]~490_combout\);

-- Location: LCCOMB_X25_Y10_N6
\ID|read_data_2[21]~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~491_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[21]~490_combout\ & ((\ID|register_array[11][21]~regout\))) # (!\ID|read_data_2[21]~490_combout\ & (\ID|register_array[9][21]~regout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[21]~490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[9][21]~regout\,
	datac => \ID|register_array[11][21]~regout\,
	datad => \ID|read_data_2[21]~490_combout\,
	combout => \ID|read_data_2[21]~491_combout\);

-- Location: LCCOMB_X21_Y12_N30
\ID|read_data_2[21]~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~492_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[3][21]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[1][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][21]~regout\,
	datad => \ID|register_array[3][21]~regout\,
	combout => \ID|read_data_2[21]~492_combout\);

-- Location: LCCOMB_X21_Y12_N24
\ID|read_data_2[21]~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~493_combout\ = (\ID|read_data_2[21]~492_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & \ID|register_array[2][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[2][21]~regout\,
	datad => \ID|read_data_2[21]~492_combout\,
	combout => \ID|read_data_2[21]~493_combout\);

-- Location: LCCOMB_X21_Y12_N10
\ID|read_data_2[21]~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~494_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|read_data_2[21]~491_combout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[21]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[21]~493_combout\,
	datad => \ID|read_data_2[21]~491_combout\,
	combout => \ID|read_data_2[21]~494_combout\);

-- Location: LCCOMB_X26_Y9_N26
\ID|read_data_2[21]~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~495_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[13][21]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (((\ID|register_array[12][21]~regout\ & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][21]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][21]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[21]~495_combout\);

-- Location: LCCOMB_X26_Y11_N2
\ID|read_data_2[21]~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~496_combout\ = (\ID|read_data_2[21]~495_combout\ & (((\ID|register_array[15][21]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[21]~495_combout\ & (\ID|register_array[14][21]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[21]~495_combout\,
	datab => \ID|register_array[14][21]~regout\,
	datac => \ID|register_array[15][21]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[21]~496_combout\);

-- Location: LCCOMB_X21_Y16_N20
\ID|read_data_2[21]~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~497_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[21]~494_combout\ & ((\ID|read_data_2[21]~496_combout\))) # (!\ID|read_data_2[21]~494_combout\ & (\ID|read_data_2[21]~489_combout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[21]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[21]~489_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|read_data_2[21]~496_combout\,
	datad => \ID|read_data_2[21]~494_combout\,
	combout => \ID|read_data_2[21]~497_combout\);

-- Location: LCCOMB_X20_Y14_N28
\ID|read_data_2[22]~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~500_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[21][22]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[17][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][22]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][22]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[22]~500_combout\);

-- Location: LCCOMB_X20_Y14_N16
\ID|read_data_2[22]~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~501_combout\ = (\ID|read_data_2[22]~500_combout\ & ((\ID|register_array[29][22]~regout\) # ((!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[22]~500_combout\ & (((\ID|register_array[25][22]~regout\ & 
-- \Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][22]~regout\,
	datab => \ID|read_data_2[22]~500_combout\,
	datac => \ID|register_array[25][22]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[22]~501_combout\);

-- Location: LCCOMB_X22_Y13_N22
\ID|read_data_2[22]~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~502_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[26][22]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][22]~regout\,
	datad => \ID|register_array[26][22]~regout\,
	combout => \ID|read_data_2[22]~502_combout\);

-- Location: LCCOMB_X20_Y13_N10
\ID|read_data_2[22]~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~503_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[22]~502_combout\ & ((\ID|register_array[30][22]~regout\))) # (!\ID|read_data_2[22]~502_combout\ & (\ID|register_array[22][22]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[22]~502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[22][22]~regout\,
	datac => \ID|register_array[30][22]~regout\,
	datad => \ID|read_data_2[22]~502_combout\,
	combout => \ID|read_data_2[22]~503_combout\);

-- Location: LCCOMB_X26_Y16_N26
\ID|read_data_2[22]~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~504_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[24][22]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[16][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][22]~regout\,
	datad => \ID|register_array[24][22]~regout\,
	combout => \ID|read_data_2[22]~504_combout\);

-- Location: LCCOMB_X27_Y16_N22
\ID|read_data_2[22]~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~505_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[22]~504_combout\ & (\ID|register_array[28][22]~regout\)) # (!\ID|read_data_2[22]~504_combout\ & ((\ID|register_array[20][22]~regout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[22]~504_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[22]~504_combout\,
	datac => \ID|register_array[28][22]~regout\,
	datad => \ID|register_array[20][22]~regout\,
	combout => \ID|read_data_2[22]~505_combout\);

-- Location: LCCOMB_X20_Y13_N12
\ID|read_data_2[22]~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~506_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|read_data_2[22]~503_combout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[22]~505_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[22]~503_combout\,
	datad => \ID|read_data_2[22]~505_combout\,
	combout => \ID|read_data_2[22]~506_combout\);

-- Location: LCCOMB_X25_Y12_N28
\ID|read_data_2[22]~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~507_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[23][22]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[19][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[19][22]~regout\,
	datad => \ID|register_array[23][22]~regout\,
	combout => \ID|read_data_2[22]~507_combout\);

-- Location: LCCOMB_X24_Y12_N22
\ID|read_data_2[22]~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~508_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[22]~507_combout\ & ((\ID|register_array[31][22]~regout\))) # (!\ID|read_data_2[22]~507_combout\ & (\ID|register_array[27][22]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[22]~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][22]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[31][22]~regout\,
	datad => \ID|read_data_2[22]~507_combout\,
	combout => \ID|read_data_2[22]~508_combout\);

-- Location: LCCOMB_X20_Y13_N14
\ID|read_data_2[22]~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~509_combout\ = (\ID|read_data_2[22]~506_combout\ & (((\ID|read_data_2[22]~508_combout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[22]~506_combout\ & (\ID|read_data_2[22]~501_combout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[22]~506_combout\,
	datab => \ID|read_data_2[22]~501_combout\,
	datac => \ID|read_data_2[22]~508_combout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[22]~509_combout\);

-- Location: LCCOMB_X24_Y10_N14
\ID|read_data_2[22]~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~510_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|register_array[10][22]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[8][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[8][22]~regout\,
	datad => \ID|register_array[10][22]~regout\,
	combout => \ID|read_data_2[22]~510_combout\);

-- Location: LCCOMB_X25_Y10_N2
\ID|read_data_2[22]~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~511_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[22]~510_combout\ & ((\ID|register_array[11][22]~regout\))) # (!\ID|read_data_2[22]~510_combout\ & (\ID|register_array[9][22]~regout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[22]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[9][22]~regout\,
	datac => \ID|register_array[11][22]~regout\,
	datad => \ID|read_data_2[22]~510_combout\,
	combout => \ID|read_data_2[22]~511_combout\);

-- Location: LCCOMB_X23_Y8_N22
\ID|read_data_2[22]~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~512_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[5][22]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[4][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[4][22]~regout\,
	datad => \ID|register_array[5][22]~regout\,
	combout => \ID|read_data_2[22]~512_combout\);

-- Location: LCCOMB_X24_Y8_N18
\ID|read_data_2[22]~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~513_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[22]~512_combout\ & ((\ID|register_array[7][22]~regout\))) # (!\ID|read_data_2[22]~512_combout\ & (\ID|register_array[6][22]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[22]~512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][22]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[7][22]~regout\,
	datad => \ID|read_data_2[22]~512_combout\,
	combout => \ID|read_data_2[22]~513_combout\);

-- Location: LCCOMB_X21_Y13_N14
\ID|read_data_2[22]~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~514_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[3][22]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[1][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][22]~regout\,
	datad => \ID|register_array[3][22]~regout\,
	combout => \ID|read_data_2[22]~514_combout\);

-- Location: LCCOMB_X20_Y13_N24
\ID|read_data_2[22]~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~515_combout\ = (\ID|read_data_2[22]~514_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & \ID|register_array[2][22]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[2][22]~regout\,
	datad => \ID|read_data_2[22]~514_combout\,
	combout => \ID|read_data_2[22]~515_combout\);

-- Location: LCCOMB_X20_Y13_N26
\ID|read_data_2[22]~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~516_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|read_data_2[22]~513_combout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[22]~515_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[22]~515_combout\,
	datad => \ID|read_data_2[22]~513_combout\,
	combout => \ID|read_data_2[22]~516_combout\);

-- Location: LCCOMB_X26_Y9_N30
\ID|read_data_2[22]~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~517_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|register_array[13][22]~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[12][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[13][22]~regout\,
	datac => \ID|register_array[12][22]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[22]~517_combout\);

-- Location: LCCOMB_X23_Y9_N26
\ID|read_data_2[22]~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~518_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[22]~517_combout\ & ((\ID|register_array[15][22]~regout\))) # (!\ID|read_data_2[22]~517_combout\ & (\ID|register_array[14][22]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[22]~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[14][22]~regout\,
	datac => \ID|register_array[15][22]~regout\,
	datad => \ID|read_data_2[22]~517_combout\,
	combout => \ID|read_data_2[22]~518_combout\);

-- Location: LCCOMB_X20_Y13_N4
\ID|read_data_2[22]~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~519_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[22]~516_combout\ & (\ID|read_data_2[22]~518_combout\)) # (!\ID|read_data_2[22]~516_combout\ & ((\ID|read_data_2[22]~511_combout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[22]~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[22]~518_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[22]~511_combout\,
	datad => \ID|read_data_2[22]~516_combout\,
	combout => \ID|read_data_2[22]~519_combout\);

-- Location: LCCOMB_X20_Y13_N30
\ID|read_data_2[22]~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~520_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[22]~509_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[22]~519_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datab => \ID|read_data_2[22]~509_combout\,
	datac => \ID|read_data_2[22]~519_combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[22]~520_combout\);

-- Location: LCCOMB_X22_Y9_N28
\ID|read_data_2[23]~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~522_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[25][23]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[17][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][23]~regout\,
	datad => \ID|register_array[25][23]~regout\,
	combout => \ID|read_data_2[23]~522_combout\);

-- Location: LCCOMB_X22_Y13_N8
\ID|read_data_2[23]~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~524_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][23]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][23]~regout\,
	datad => \ID|register_array[22][23]~regout\,
	combout => \ID|read_data_2[23]~524_combout\);

-- Location: LCCOMB_X20_Y13_N22
\ID|read_data_2[23]~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~525_combout\ = (\ID|read_data_2[23]~524_combout\ & (((\ID|register_array[30][23]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[23]~524_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[26][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[23]~524_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[30][23]~regout\,
	datad => \ID|register_array[26][23]~regout\,
	combout => \ID|read_data_2[23]~525_combout\);

-- Location: LCCOMB_X26_Y16_N22
\ID|read_data_2[23]~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~526_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[20][23]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[16][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[20][23]~regout\,
	datac => \ID|register_array[16][23]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[23]~526_combout\);

-- Location: LCCOMB_X25_Y16_N8
\ID|read_data_2[23]~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~527_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[23]~526_combout\ & ((\ID|register_array[28][23]~regout\))) # (!\ID|read_data_2[23]~526_combout\ & (\ID|register_array[24][23]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[23]~526_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[24][23]~regout\,
	datac => \ID|register_array[28][23]~regout\,
	datad => \ID|read_data_2[23]~526_combout\,
	combout => \ID|read_data_2[23]~527_combout\);

-- Location: LCCOMB_X20_Y12_N24
\ID|read_data_2[23]~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~528_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|read_data_2[23]~525_combout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[23]~527_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[23]~525_combout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[23]~527_combout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[23]~528_combout\);

-- Location: LCCOMB_X23_Y8_N10
\ID|read_data_2[23]~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~532_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[5][23]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[4][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[4][23]~regout\,
	datad => \ID|register_array[5][23]~regout\,
	combout => \ID|read_data_2[23]~532_combout\);

-- Location: LCCOMB_X24_Y8_N22
\ID|read_data_2[23]~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~533_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[23]~532_combout\ & ((\ID|register_array[7][23]~regout\))) # (!\ID|read_data_2[23]~532_combout\ & (\ID|register_array[6][23]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[23]~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][23]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[7][23]~regout\,
	datad => \ID|read_data_2[23]~532_combout\,
	combout => \ID|read_data_2[23]~533_combout\);

-- Location: LCCOMB_X24_Y10_N10
\ID|read_data_2[23]~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~534_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[10][23]~regout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|register_array[8][23]~regout\ 
-- & !\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][23]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[8][23]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[23]~534_combout\);

-- Location: LCCOMB_X23_Y10_N18
\ID|read_data_2[23]~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~535_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[23]~534_combout\ & (\ID|register_array[11][23]~regout\)) # (!\ID|read_data_2[23]~534_combout\ & ((\ID|register_array[9][23]~regout\))))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[23]~534_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[23]~534_combout\,
	datac => \ID|register_array[11][23]~regout\,
	datad => \ID|register_array[9][23]~regout\,
	combout => \ID|read_data_2[23]~535_combout\);

-- Location: LCCOMB_X21_Y12_N26
\ID|read_data_2[23]~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~536_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[3][23]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[1][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][23]~regout\,
	datad => \ID|register_array[3][23]~regout\,
	combout => \ID|read_data_2[23]~536_combout\);

-- Location: LCCOMB_X20_Y12_N12
\ID|read_data_2[23]~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~537_combout\ = (\ID|read_data_2[23]~536_combout\) # ((\ID|register_array[2][23]~regout\ & (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \Instruction_A|N_dffs:17:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][23]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[23]~536_combout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[23]~537_combout\);

-- Location: LCCOMB_X20_Y12_N30
\ID|read_data_2[23]~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~538_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[23]~535_combout\) # (\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[23]~537_combout\ & 
-- ((!\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[23]~537_combout\,
	datab => \ID|read_data_2[23]~535_combout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[23]~538_combout\);

-- Location: LCCOMB_X26_Y9_N2
\ID|read_data_2[23]~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~539_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- ((\ID|register_array[13][23]~regout\))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[12][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][23]~regout\,
	datad => \ID|register_array[13][23]~regout\,
	combout => \ID|read_data_2[23]~539_combout\);

-- Location: LCCOMB_X23_Y9_N30
\ID|read_data_2[23]~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~540_combout\ = (\ID|read_data_2[23]~539_combout\ & (((\ID|register_array[15][23]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[23]~539_combout\ & (\ID|register_array[14][23]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][23]~regout\,
	datab => \ID|read_data_2[23]~539_combout\,
	datac => \ID|register_array[15][23]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[23]~540_combout\);

-- Location: LCCOMB_X20_Y12_N16
\ID|read_data_2[23]~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~541_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[23]~538_combout\ & (\ID|read_data_2[23]~540_combout\)) # (!\ID|read_data_2[23]~538_combout\ & ((\ID|read_data_2[23]~533_combout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[23]~538_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[23]~540_combout\,
	datac => \ID|read_data_2[23]~533_combout\,
	datad => \ID|read_data_2[23]~538_combout\,
	combout => \ID|read_data_2[23]~541_combout\);

-- Location: LCCOMB_X22_Y11_N10
\ID|read_data_2[24]~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~544_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[21][24]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[17][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[17][24]~regout\,
	datad => \ID|register_array[21][24]~regout\,
	combout => \ID|read_data_2[24]~544_combout\);

-- Location: LCCOMB_X29_Y13_N28
\ID|read_data_2[24]~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~546_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[26][24]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[18][24]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[18][24]~regout\,
	datad => \ID|register_array[26][24]~regout\,
	combout => \ID|read_data_2[24]~546_combout\);

-- Location: LCCOMB_X30_Y13_N12
\ID|read_data_2[24]~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~547_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[24]~546_combout\ & ((\ID|register_array[30][24]~regout\))) # (!\ID|read_data_2[24]~546_combout\ & (\ID|register_array[22][24]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[24]~546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][24]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[30][24]~regout\,
	datad => \ID|read_data_2[24]~546_combout\,
	combout => \ID|read_data_2[24]~547_combout\);

-- Location: LCCOMB_X26_Y16_N18
\ID|read_data_2[24]~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~548_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[24][24]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[16][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][24]~regout\,
	datad => \ID|register_array[24][24]~regout\,
	combout => \ID|read_data_2[24]~548_combout\);

-- Location: LCCOMB_X27_Y16_N18
\ID|read_data_2[24]~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~549_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[24]~548_combout\ & ((\ID|register_array[28][24]~regout\))) # (!\ID|read_data_2[24]~548_combout\ & (\ID|register_array[20][24]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[24]~548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][24]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[28][24]~regout\,
	datad => \ID|read_data_2[24]~548_combout\,
	combout => \ID|read_data_2[24]~549_combout\);

-- Location: LCCOMB_X30_Y13_N8
\ID|read_data_2[24]~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~550_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\) # ((\ID|read_data_2[24]~547_combout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[24]~549_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[24]~549_combout\,
	datad => \ID|read_data_2[24]~547_combout\,
	combout => \ID|read_data_2[24]~550_combout\);

-- Location: LCCOMB_X24_Y10_N22
\ID|read_data_2[24]~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~554_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|register_array[10][24]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[8][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[10][24]~regout\,
	datac => \ID|register_array[8][24]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[24]~554_combout\);

-- Location: LCCOMB_X23_Y10_N16
\ID|read_data_2[24]~555\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~555_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[24]~554_combout\ & ((\ID|register_array[11][24]~regout\))) # (!\ID|read_data_2[24]~554_combout\ & (\ID|register_array[9][24]~regout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[24]~554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[9][24]~regout\,
	datac => \ID|register_array[11][24]~regout\,
	datad => \ID|read_data_2[24]~554_combout\,
	combout => \ID|read_data_2[24]~555_combout\);

-- Location: LCCOMB_X23_Y8_N14
\ID|read_data_2[24]~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~556_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[5][24]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[4][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[4][24]~regout\,
	datad => \ID|register_array[5][24]~regout\,
	combout => \ID|read_data_2[24]~556_combout\);

-- Location: LCCOMB_X24_Y8_N26
\ID|read_data_2[24]~557\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~557_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[24]~556_combout\ & ((\ID|register_array[7][24]~regout\))) # (!\ID|read_data_2[24]~556_combout\ & (\ID|register_array[6][24]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[24]~556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[6][24]~regout\,
	datac => \ID|register_array[7][24]~regout\,
	datad => \ID|read_data_2[24]~556_combout\,
	combout => \ID|read_data_2[24]~557_combout\);

-- Location: LCCOMB_X21_Y13_N26
\ID|read_data_2[24]~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~558_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][24]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][24]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][24]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][24]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[24]~558_combout\);

-- Location: LCCOMB_X21_Y10_N10
\ID|read_data_2[24]~559\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~559_combout\ = (\ID|read_data_2[24]~558_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & \ID|register_array[2][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[2][24]~regout\,
	datad => \ID|read_data_2[24]~558_combout\,
	combout => \ID|read_data_2[24]~559_combout\);

-- Location: LCCOMB_X23_Y11_N30
\ID|read_data_2[24]~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~560_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|read_data_2[24]~557_combout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[24]~559_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[24]~557_combout\,
	datad => \ID|read_data_2[24]~559_combout\,
	combout => \ID|read_data_2[24]~560_combout\);

-- Location: LCCOMB_X23_Y13_N24
\ID|read_data_2[24]~561\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~561_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[13][24]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[12][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[12][24]~regout\,
	datad => \ID|register_array[13][24]~regout\,
	combout => \ID|read_data_2[24]~561_combout\);

-- Location: LCCOMB_X23_Y9_N10
\ID|read_data_2[24]~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~562_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[24]~561_combout\ & ((\ID|register_array[15][24]~regout\))) # (!\ID|read_data_2[24]~561_combout\ & (\ID|register_array[14][24]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[24]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[14][24]~regout\,
	datac => \ID|register_array[15][24]~regout\,
	datad => \ID|read_data_2[24]~561_combout\,
	combout => \ID|read_data_2[24]~562_combout\);

-- Location: LCCOMB_X23_Y11_N16
\ID|read_data_2[24]~563\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~563_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[24]~560_combout\ & (\ID|read_data_2[24]~562_combout\)) # (!\ID|read_data_2[24]~560_combout\ & ((\ID|read_data_2[24]~555_combout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[24]~560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[24]~562_combout\,
	datab => \ID|read_data_2[24]~555_combout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[24]~560_combout\,
	combout => \ID|read_data_2[24]~563_combout\);

-- Location: LCCOMB_X22_Y11_N20
\ID|read_data_2[25]~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~566_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[25][25]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[17][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[17][25]~regout\,
	datad => \ID|register_array[25][25]~regout\,
	combout => \ID|read_data_2[25]~566_combout\);

-- Location: LCCOMB_X22_Y11_N4
\ID|read_data_2[25]~567\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~567_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[25]~566_combout\ & ((\ID|register_array[29][25]~regout\))) # (!\ID|read_data_2[25]~566_combout\ & (\ID|register_array[21][25]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[25]~566_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][25]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|read_data_2[25]~566_combout\,
	datad => \ID|register_array[29][25]~regout\,
	combout => \ID|read_data_2[25]~567_combout\);

-- Location: LCCOMB_X29_Y13_N16
\ID|read_data_2[25]~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~568_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[22][25]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[18][25]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[22][25]~regout\,
	datac => \ID|register_array[18][25]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[25]~568_combout\);

-- Location: LCCOMB_X27_Y12_N24
\ID|read_data_2[25]~569\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~569_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[25]~568_combout\ & (\ID|register_array[30][25]~regout\)) # (!\ID|read_data_2[25]~568_combout\ & ((\ID|register_array[26][25]~regout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[25]~568_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|read_data_2[25]~568_combout\,
	datac => \ID|register_array[30][25]~regout\,
	datad => \ID|register_array[26][25]~regout\,
	combout => \ID|read_data_2[25]~569_combout\);

-- Location: LCCOMB_X26_Y16_N30
\ID|read_data_2[25]~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~570_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[20][25]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[16][25]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[20][25]~regout\,
	datac => \ID|register_array[16][25]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[25]~570_combout\);

-- Location: LCCOMB_X25_Y16_N28
\ID|read_data_2[25]~571\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~571_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[25]~570_combout\ & ((\ID|register_array[28][25]~regout\))) # (!\ID|read_data_2[25]~570_combout\ & (\ID|register_array[24][25]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[25]~570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[24][25]~regout\,
	datac => \ID|register_array[28][25]~regout\,
	datad => \ID|read_data_2[25]~570_combout\,
	combout => \ID|read_data_2[25]~571_combout\);

-- Location: LCCOMB_X22_Y10_N24
\ID|read_data_2[25]~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~572_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[25]~569_combout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \ID|read_data_2[25]~571_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[25]~569_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[25]~571_combout\,
	combout => \ID|read_data_2[25]~572_combout\);

-- Location: LCCOMB_X32_Y16_N26
\ID|read_data_2[25]~573\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~573_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[27][25]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[19][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[19][25]~regout\,
	datad => \ID|register_array[27][25]~regout\,
	combout => \ID|read_data_2[25]~573_combout\);

-- Location: LCCOMB_X23_Y12_N14
\ID|read_data_2[25]~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~574_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[25]~573_combout\ & ((\ID|register_array[31][25]~regout\))) # (!\ID|read_data_2[25]~573_combout\ & (\ID|register_array[23][25]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[25]~573_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[23][25]~regout\,
	datac => \ID|register_array[31][25]~regout\,
	datad => \ID|read_data_2[25]~573_combout\,
	combout => \ID|read_data_2[25]~574_combout\);

-- Location: LCCOMB_X22_Y10_N26
\ID|read_data_2[25]~575\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~575_combout\ = (\ID|read_data_2[25]~572_combout\ & (((\ID|read_data_2[25]~574_combout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\))) # (!\ID|read_data_2[25]~572_combout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- ((\ID|read_data_2[25]~567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[25]~572_combout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[25]~574_combout\,
	datad => \ID|read_data_2[25]~567_combout\,
	combout => \ID|read_data_2[25]~575_combout\);

-- Location: LCCOMB_X24_Y10_N26
\ID|read_data_2[25]~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~578_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[10][25]~regout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|register_array[8][25]~regout\ 
-- & !\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[10][25]~regout\,
	datac => \ID|register_array[8][25]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[25]~578_combout\);

-- Location: LCCOMB_X23_Y10_N12
\ID|read_data_2[25]~579\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~579_combout\ = (\ID|read_data_2[25]~578_combout\ & (((\ID|register_array[11][25]~regout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[25]~578_combout\ & (\ID|register_array[9][25]~regout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[25]~578_combout\,
	datab => \ID|register_array[9][25]~regout\,
	datac => \ID|register_array[11][25]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[25]~579_combout\);

-- Location: LCCOMB_X24_Y13_N18
\ID|read_data_2[25]~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~580_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][25]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][25]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[3][25]~regout\,
	datac => \ID|register_array[1][25]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[25]~580_combout\);

-- Location: LCCOMB_X21_Y10_N4
\ID|read_data_2[25]~581\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~581_combout\ = (\ID|read_data_2[25]~580_combout\) # ((\ID|register_array[2][25]~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & !\Instruction_A|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][25]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[25]~580_combout\,
	combout => \ID|read_data_2[25]~581_combout\);

-- Location: LCCOMB_X23_Y11_N12
\ID|read_data_2[25]~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~582_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|read_data_2[25]~579_combout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[25]~581_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[25]~579_combout\,
	datad => \ID|read_data_2[25]~581_combout\,
	combout => \ID|read_data_2[25]~582_combout\);

-- Location: LCCOMB_X20_Y9_N30
\ID|read_data_2[26]~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~588_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[21][26]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[17][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][26]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][26]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[26]~588_combout\);

-- Location: LCCOMB_X20_Y9_N4
\ID|read_data_2[26]~589\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~589_combout\ = (\ID|read_data_2[26]~588_combout\ & ((\ID|register_array[29][26]~regout\) # ((!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[26]~588_combout\ & (((\ID|register_array[25][26]~regout\ & 
-- \Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[26]~588_combout\,
	datab => \ID|register_array[29][26]~regout\,
	datac => \ID|register_array[25][26]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[26]~589_combout\);

-- Location: LCCOMB_X29_Y13_N12
\ID|read_data_2[26]~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~590_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[26][26]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[18][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[18][26]~regout\,
	datad => \ID|register_array[26][26]~regout\,
	combout => \ID|read_data_2[26]~590_combout\);

-- Location: LCCOMB_X26_Y16_N2
\ID|read_data_2[26]~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~592_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[24][26]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[16][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][26]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][26]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[26]~592_combout\);

-- Location: LCCOMB_X27_Y16_N14
\ID|read_data_2[26]~593\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~593_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[26]~592_combout\ & (\ID|register_array[28][26]~regout\)) # (!\ID|read_data_2[26]~592_combout\ & ((\ID|register_array[20][26]~regout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[26]~592_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[26]~592_combout\,
	datac => \ID|register_array[28][26]~regout\,
	datad => \ID|register_array[20][26]~regout\,
	combout => \ID|read_data_2[26]~593_combout\);

-- Location: LCCOMB_X24_Y10_N30
\ID|read_data_2[26]~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~598_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|register_array[10][26]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[8][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[8][26]~regout\,
	datad => \ID|register_array[10][26]~regout\,
	combout => \ID|read_data_2[26]~598_combout\);

-- Location: LCCOMB_X23_Y10_N4
\ID|read_data_2[26]~599\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~599_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[26]~598_combout\ & ((\ID|register_array[11][26]~regout\))) # (!\ID|read_data_2[26]~598_combout\ & (\ID|register_array[9][26]~regout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[26]~598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[9][26]~regout\,
	datac => \ID|register_array[11][26]~regout\,
	datad => \ID|read_data_2[26]~598_combout\,
	combout => \ID|read_data_2[26]~599_combout\);

-- Location: LCCOMB_X23_Y8_N30
\ID|read_data_2[26]~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~600_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][26]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][26]~regout\ 
-- & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[5][26]~regout\,
	datac => \ID|register_array[4][26]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[26]~600_combout\);

-- Location: LCCOMB_X22_Y10_N2
\ID|read_data_2[26]~601\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~601_combout\ = (\ID|read_data_2[26]~600_combout\ & (((\ID|register_array[7][26]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[26]~600_combout\ & (\ID|register_array[6][26]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][26]~regout\,
	datab => \ID|read_data_2[26]~600_combout\,
	datac => \ID|register_array[7][26]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[26]~601_combout\);

-- Location: LCCOMB_X24_Y9_N6
\ID|read_data_2[26]~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~602_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][26]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][26]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][26]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[1][26]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[26]~602_combout\);

-- Location: LCCOMB_X22_Y10_N12
\ID|read_data_2[26]~603\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~603_combout\ = (\ID|read_data_2[26]~602_combout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \ID|register_array[2][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[26]~602_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|register_array[2][26]~regout\,
	combout => \ID|read_data_2[26]~603_combout\);

-- Location: LCCOMB_X22_Y10_N30
\ID|read_data_2[26]~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~604_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\) # (\ID|read_data_2[26]~601_combout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[26]~603_combout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[26]~603_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[26]~601_combout\,
	combout => \ID|read_data_2[26]~604_combout\);

-- Location: LCCOMB_X23_Y13_N8
\ID|read_data_2[26]~605\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~605_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[13][26]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[12][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[12][26]~regout\,
	datad => \ID|register_array[13][26]~regout\,
	combout => \ID|read_data_2[26]~605_combout\);

-- Location: LCCOMB_X27_Y10_N24
\ID|read_data_2[26]~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~606_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[26]~605_combout\ & ((\ID|register_array[15][26]~regout\))) # (!\ID|read_data_2[26]~605_combout\ & (\ID|register_array[14][26]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[26]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[14][26]~regout\,
	datac => \ID|register_array[15][26]~regout\,
	datad => \ID|read_data_2[26]~605_combout\,
	combout => \ID|read_data_2[26]~606_combout\);

-- Location: LCCOMB_X22_Y10_N0
\ID|read_data_2[26]~607\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~607_combout\ = (\ID|read_data_2[26]~604_combout\ & (((\ID|read_data_2[26]~606_combout\) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[26]~604_combout\ & (\ID|read_data_2[26]~599_combout\ & 
-- (\Instruction_A|N_dffs:19:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[26]~599_combout\,
	datab => \ID|read_data_2[26]~604_combout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[26]~606_combout\,
	combout => \ID|read_data_2[26]~607_combout\);

-- Location: LCCOMB_X22_Y11_N14
\ID|read_data_2[27]~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~610_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[25][27]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[17][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[17][27]~regout\,
	datad => \ID|register_array[25][27]~regout\,
	combout => \ID|read_data_2[27]~610_combout\);

-- Location: LCCOMB_X19_Y15_N12
\ID|read_data_2[27]~611\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~611_combout\ = (\ID|read_data_2[27]~610_combout\ & ((\ID|register_array[29][27]~regout\) # ((!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[27]~610_combout\ & (((\ID|register_array[21][27]~regout\ & 
-- \Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][27]~regout\,
	datab => \ID|register_array[21][27]~regout\,
	datac => \ID|read_data_2[27]~610_combout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[27]~611_combout\);

-- Location: LCCOMB_X29_Y13_N24
\ID|read_data_2[27]~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~612_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[22][27]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[18][27]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[22][27]~regout\,
	datac => \ID|register_array[18][27]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[27]~612_combout\);

-- Location: LCCOMB_X20_Y15_N2
\ID|read_data_2[27]~613\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~613_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[27]~612_combout\ & ((\ID|register_array[30][27]~regout\))) # (!\ID|read_data_2[27]~612_combout\ & (\ID|register_array[26][27]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[27]~612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[26][27]~regout\,
	datac => \ID|register_array[30][27]~regout\,
	datad => \ID|read_data_2[27]~612_combout\,
	combout => \ID|read_data_2[27]~613_combout\);

-- Location: LCCOMB_X26_Y16_N14
\ID|read_data_2[27]~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~614_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[20][27]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[16][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][27]~regout\,
	datad => \ID|register_array[20][27]~regout\,
	combout => \ID|read_data_2[27]~614_combout\);

-- Location: LCCOMB_X25_Y16_N24
\ID|read_data_2[27]~615\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~615_combout\ = (\ID|read_data_2[27]~614_combout\ & (((\ID|register_array[28][27]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[27]~614_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[24][27]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[27]~614_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[28][27]~regout\,
	datad => \ID|register_array[24][27]~regout\,
	combout => \ID|read_data_2[27]~615_combout\);

-- Location: LCCOMB_X19_Y15_N30
\ID|read_data_2[27]~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~616_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[27]~613_combout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[27]~615_combout\ & 
-- !\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[27]~613_combout\,
	datab => \ID|read_data_2[27]~615_combout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[27]~616_combout\);

-- Location: LCCOMB_X25_Y12_N12
\ID|read_data_2[27]~617\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~617_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[27][27]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[19][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[19][27]~regout\,
	datad => \ID|register_array[27][27]~regout\,
	combout => \ID|read_data_2[27]~617_combout\);

-- Location: LCCOMB_X23_Y12_N18
\ID|read_data_2[27]~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~618_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[27]~617_combout\ & ((\ID|register_array[31][27]~regout\))) # (!\ID|read_data_2[27]~617_combout\ & (\ID|register_array[23][27]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[27]~617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][27]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[31][27]~regout\,
	datad => \ID|read_data_2[27]~617_combout\,
	combout => \ID|read_data_2[27]~618_combout\);

-- Location: LCCOMB_X19_Y15_N24
\ID|read_data_2[27]~619\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~619_combout\ = (\ID|read_data_2[27]~616_combout\ & (((\ID|read_data_2[27]~618_combout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[27]~616_combout\ & (\ID|read_data_2[27]~611_combout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[27]~611_combout\,
	datab => \ID|read_data_2[27]~616_combout\,
	datac => \ID|read_data_2[27]~618_combout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[27]~619_combout\);

-- Location: LCCOMB_X23_Y8_N2
\ID|read_data_2[27]~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~620_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][27]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][27]~regout\ 
-- & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][27]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[4][27]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[27]~620_combout\);

-- Location: LCCOMB_X25_Y11_N4
\ID|read_data_2[27]~621\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~621_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[27]~620_combout\ & ((\ID|register_array[7][27]~regout\))) # (!\ID|read_data_2[27]~620_combout\ & (\ID|register_array[6][27]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[27]~620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[6][27]~regout\,
	datac => \ID|register_array[7][27]~regout\,
	datad => \ID|read_data_2[27]~620_combout\,
	combout => \ID|read_data_2[27]~621_combout\);

-- Location: LCCOMB_X24_Y10_N18
\ID|read_data_2[27]~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~622_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[10][27]~regout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|register_array[8][27]~regout\ 
-- & !\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][27]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[8][27]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[27]~622_combout\);

-- Location: LCCOMB_X25_Y10_N30
\ID|read_data_2[27]~623\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~623_combout\ = (\ID|read_data_2[27]~622_combout\ & (((\ID|register_array[11][27]~regout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[27]~622_combout\ & (\ID|register_array[9][27]~regout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][27]~regout\,
	datab => \ID|read_data_2[27]~622_combout\,
	datac => \ID|register_array[11][27]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[27]~623_combout\);

-- Location: LCCOMB_X24_Y9_N26
\ID|read_data_2[27]~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~624_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][27]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][27]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[3][27]~regout\,
	datac => \ID|register_array[1][27]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[27]~624_combout\);

-- Location: LCCOMB_X21_Y10_N22
\ID|read_data_2[27]~625\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~625_combout\ = (\ID|read_data_2[27]~624_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[2][27]~regout\ & \Instruction_A|N_dffs:17:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[2][27]~regout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \ID|read_data_2[27]~624_combout\,
	combout => \ID|read_data_2[27]~625_combout\);

-- Location: LCCOMB_X26_Y13_N2
\ID|read_data_2[27]~626\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~626_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|read_data_2[27]~623_combout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[27]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|read_data_2[27]~623_combout\,
	datad => \ID|read_data_2[27]~625_combout\,
	combout => \ID|read_data_2[27]~626_combout\);

-- Location: LCCOMB_X30_Y9_N2
\ID|read_data_2[27]~627\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~627_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[13][27]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[12][27]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[12][27]~regout\,
	datad => \ID|register_array[13][27]~regout\,
	combout => \ID|read_data_2[27]~627_combout\);

-- Location: LCCOMB_X26_Y11_N14
\ID|read_data_2[27]~628\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~628_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[27]~627_combout\ & ((\ID|register_array[15][27]~regout\))) # (!\ID|read_data_2[27]~627_combout\ & (\ID|register_array[14][27]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[27]~627_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[14][27]~regout\,
	datac => \ID|register_array[15][27]~regout\,
	datad => \ID|read_data_2[27]~627_combout\,
	combout => \ID|read_data_2[27]~628_combout\);

-- Location: LCCOMB_X26_Y13_N28
\ID|read_data_2[27]~629\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~629_combout\ = (\ID|read_data_2[27]~626_combout\ & (((\ID|read_data_2[27]~628_combout\) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[27]~626_combout\ & (\ID|read_data_2[27]~621_combout\ & 
-- ((\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[27]~626_combout\,
	datab => \ID|read_data_2[27]~621_combout\,
	datac => \ID|read_data_2[27]~628_combout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[27]~629_combout\);

-- Location: LCCOMB_X22_Y16_N24
\ID|read_data_2[27]~630\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~630_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[27]~619_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[27]~629_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[27]~619_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[27]~629_combout\,
	combout => \ID|read_data_2[27]~630_combout\);

-- Location: LCCOMB_X22_Y13_N0
\ID|read_data_2[28]~634\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~634_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[26][28]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][28]~regout\,
	datad => \ID|register_array[26][28]~regout\,
	combout => \ID|read_data_2[28]~634_combout\);

-- Location: LCCOMB_X26_Y15_N24
\ID|read_data_2[28]~635\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~635_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[28]~634_combout\ & (\ID|register_array[30][28]~regout\)) # (!\ID|read_data_2[28]~634_combout\ & ((\ID|register_array[22][28]~regout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[28]~634_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[28]~634_combout\,
	datac => \ID|register_array[30][28]~regout\,
	datad => \ID|register_array[22][28]~regout\,
	combout => \ID|read_data_2[28]~635_combout\);

-- Location: LCCOMB_X24_Y20_N6
\ID|read_data_2[28]~636\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~636_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[24][28]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[16][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][28]~regout\,
	datad => \ID|register_array[24][28]~regout\,
	combout => \ID|read_data_2[28]~636_combout\);

-- Location: LCCOMB_X23_Y20_N16
\ID|read_data_2[28]~637\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~637_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[28]~636_combout\ & ((\ID|register_array[28][28]~regout\))) # (!\ID|read_data_2[28]~636_combout\ & (\ID|register_array[20][28]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[28]~636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[20][28]~regout\,
	datac => \ID|register_array[28][28]~regout\,
	datad => \ID|read_data_2[28]~636_combout\,
	combout => \ID|read_data_2[28]~637_combout\);

-- Location: LCCOMB_X31_Y8_N16
\ID|read_data_2[28]~638\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~638_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|read_data_2[28]~635_combout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[28]~637_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[28]~635_combout\,
	datad => \ID|read_data_2[28]~637_combout\,
	combout => \ID|read_data_2[28]~638_combout\);

-- Location: LCCOMB_X23_Y14_N20
\ID|read_data_2[28]~639\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~639_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[23][28]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[19][28]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[23][28]~regout\,
	datac => \ID|register_array[19][28]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[28]~639_combout\);

-- Location: LCCOMB_X23_Y8_N6
\ID|read_data_2[28]~644\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~644_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][28]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][28]~regout\ 
-- & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][28]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[4][28]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[28]~644_combout\);

-- Location: LCCOMB_X22_Y10_N14
\ID|read_data_2[28]~645\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~645_combout\ = (\ID|read_data_2[28]~644_combout\ & (((\ID|register_array[7][28]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[28]~644_combout\ & (\ID|register_array[6][28]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[28]~644_combout\,
	datab => \ID|register_array[6][28]~regout\,
	datac => \ID|register_array[7][28]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[28]~645_combout\);

-- Location: LCCOMB_X21_Y13_N22
\ID|read_data_2[28]~646\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~646_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[3][28]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[1][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][28]~regout\,
	datad => \ID|register_array[3][28]~regout\,
	combout => \ID|read_data_2[28]~646_combout\);

-- Location: LCCOMB_X22_Y10_N10
\ID|read_data_2[28]~647\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~647_combout\ = (\ID|read_data_2[28]~646_combout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \ID|register_array[2][28]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[28]~646_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|register_array[2][28]~regout\,
	combout => \ID|read_data_2[28]~647_combout\);

-- Location: LCCOMB_X22_Y10_N4
\ID|read_data_2[28]~648\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~648_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|read_data_2[28]~645_combout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[28]~647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[28]~647_combout\,
	datab => \ID|read_data_2[28]~645_combout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[28]~648_combout\);

-- Location: LCCOMB_X22_Y9_N16
\ID|read_data_2[29]~654\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~654_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[25][29]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[17][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][29]~regout\,
	datad => \ID|register_array[25][29]~regout\,
	combout => \ID|read_data_2[29]~654_combout\);

-- Location: LCCOMB_X23_Y11_N24
\ID|read_data_2[29]~655\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~655_combout\ = (\ID|read_data_2[29]~654_combout\ & (((\ID|register_array[29][29]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\))) # (!\ID|read_data_2[29]~654_combout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[21][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[29]~654_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[29][29]~regout\,
	datad => \ID|register_array[21][29]~regout\,
	combout => \ID|read_data_2[29]~655_combout\);

-- Location: LCCOMB_X21_Y15_N6
\ID|read_data_2[29]~656\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~656_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][29]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][29]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][29]~regout\,
	datad => \ID|register_array[22][29]~regout\,
	combout => \ID|read_data_2[29]~656_combout\);

-- Location: LCCOMB_X20_Y13_N18
\ID|read_data_2[29]~657\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~657_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[29]~656_combout\ & ((\ID|register_array[30][29]~regout\))) # (!\ID|read_data_2[29]~656_combout\ & (\ID|register_array[26][29]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[29]~656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][29]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[30][29]~regout\,
	datad => \ID|read_data_2[29]~656_combout\,
	combout => \ID|read_data_2[29]~657_combout\);

-- Location: LCCOMB_X24_Y16_N22
\ID|read_data_2[29]~658\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~658_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[20][29]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[16][29]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][29]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][29]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[29]~658_combout\);

-- Location: LCCOMB_X25_Y16_N4
\ID|read_data_2[29]~659\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~659_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[29]~658_combout\ & (\ID|register_array[28][29]~regout\)) # (!\ID|read_data_2[29]~658_combout\ & ((\ID|register_array[24][29]~regout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[29]~658_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|read_data_2[29]~658_combout\,
	datac => \ID|register_array[28][29]~regout\,
	datad => \ID|register_array[24][29]~regout\,
	combout => \ID|read_data_2[29]~659_combout\);

-- Location: LCCOMB_X19_Y13_N28
\ID|read_data_2[29]~660\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~660_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\) # (\ID|read_data_2[29]~657_combout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[29]~659_combout\ & 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[29]~659_combout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[29]~657_combout\,
	combout => \ID|read_data_2[29]~660_combout\);

-- Location: LCCOMB_X24_Y14_N14
\ID|read_data_2[29]~661\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~661_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[27][29]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[19][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[27][29]~regout\,
	datac => \ID|register_array[19][29]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[29]~661_combout\);

-- Location: LCCOMB_X23_Y12_N6
\ID|read_data_2[29]~662\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~662_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[29]~661_combout\ & ((\ID|register_array[31][29]~regout\))) # (!\ID|read_data_2[29]~661_combout\ & (\ID|register_array[23][29]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[29]~661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][29]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[31][29]~regout\,
	datad => \ID|read_data_2[29]~661_combout\,
	combout => \ID|read_data_2[29]~662_combout\);

-- Location: LCCOMB_X19_Y13_N6
\ID|read_data_2[29]~663\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~663_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[29]~660_combout\ & (\ID|read_data_2[29]~662_combout\)) # (!\ID|read_data_2[29]~660_combout\ & ((\ID|read_data_2[29]~655_combout\))))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[29]~660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[29]~662_combout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[29]~655_combout\,
	datad => \ID|read_data_2[29]~660_combout\,
	combout => \ID|read_data_2[29]~663_combout\);

-- Location: LCCOMB_X25_Y8_N10
\ID|read_data_2[29]~664\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~664_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][29]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][29]~regout\ 
-- & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[5][29]~regout\,
	datac => \ID|register_array[4][29]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[29]~664_combout\);

-- Location: LCCOMB_X26_Y10_N30
\ID|read_data_2[29]~666\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~666_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|register_array[10][29]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[10][29]~regout\,
	datac => \ID|register_array[8][29]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[29]~666_combout\);

-- Location: LCCOMB_X24_Y11_N22
\ID|read_data_2[29]~667\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~667_combout\ = (\ID|read_data_2[29]~666_combout\ & (((\ID|register_array[11][29]~regout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[29]~666_combout\ & (\ID|register_array[9][29]~regout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][29]~regout\,
	datab => \ID|read_data_2[29]~666_combout\,
	datac => \ID|register_array[11][29]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[29]~667_combout\);

-- Location: LCCOMB_X24_Y13_N6
\ID|read_data_2[29]~668\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~668_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][29]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][29]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[1][29]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[29]~668_combout\);

-- Location: LCCOMB_X24_Y11_N14
\ID|read_data_2[29]~669\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~669_combout\ = (\ID|read_data_2[29]~668_combout\) # ((\ID|register_array[2][29]~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & !\Instruction_A|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[29]~668_combout\,
	datab => \ID|register_array[2][29]~regout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[29]~669_combout\);

-- Location: LCCOMB_X24_Y11_N0
\ID|read_data_2[29]~670\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~670_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|read_data_2[29]~667_combout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[29]~669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[29]~669_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[29]~667_combout\,
	combout => \ID|read_data_2[29]~670_combout\);

-- Location: LCCOMB_X32_Y15_N30
\ID|read_data_2[30]~686\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~686_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[10][30]~regout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|register_array[8][30]~regout\ 
-- & !\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][30]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[8][30]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[30]~686_combout\);

-- Location: LCCOMB_X31_Y11_N14
\ID|read_data_2[30]~687\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~687_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[30]~686_combout\ & ((\ID|register_array[11][30]~regout\))) # (!\ID|read_data_2[30]~686_combout\ & (\ID|register_array[9][30]~regout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[30]~686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[9][30]~regout\,
	datac => \ID|register_array[11][30]~regout\,
	datad => \ID|read_data_2[30]~686_combout\,
	combout => \ID|read_data_2[30]~687_combout\);

-- Location: LCCOMB_X29_Y11_N2
\ID|read_data_2[30]~688\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~688_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][30]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][30]~regout\ 
-- & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][30]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[4][30]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[30]~688_combout\);

-- Location: LCCOMB_X29_Y10_N24
\ID|read_data_2[30]~689\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~689_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[30]~688_combout\ & ((\ID|register_array[7][30]~regout\))) # (!\ID|read_data_2[30]~688_combout\ & (\ID|register_array[6][30]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[30]~688_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[6][30]~regout\,
	datac => \ID|register_array[7][30]~regout\,
	datad => \ID|read_data_2[30]~688_combout\,
	combout => \ID|read_data_2[30]~689_combout\);

-- Location: LCCOMB_X21_Y13_N2
\ID|read_data_2[30]~690\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~690_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][30]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][30]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][30]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[30]~690_combout\);

-- Location: LCCOMB_X21_Y14_N6
\ID|read_data_2[30]~691\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~691_combout\ = (\ID|read_data_2[30]~690_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & \ID|register_array[2][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[30]~690_combout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \ID|register_array[2][30]~regout\,
	combout => \ID|read_data_2[30]~691_combout\);

-- Location: LCCOMB_X21_Y14_N16
\ID|read_data_2[30]~692\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~692_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\) # (\ID|read_data_2[30]~689_combout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[30]~691_combout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[30]~691_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[30]~689_combout\,
	combout => \ID|read_data_2[30]~692_combout\);

-- Location: LCCOMB_X27_Y9_N6
\ID|read_data_2[30]~693\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~693_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|register_array[13][30]~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[12][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[13][30]~regout\,
	datac => \ID|register_array[12][30]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[30]~693_combout\);

-- Location: LCCOMB_X29_Y9_N2
\ID|read_data_2[30]~694\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~694_combout\ = (\ID|read_data_2[30]~693_combout\ & (((\ID|register_array[15][30]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[30]~693_combout\ & (\ID|register_array[14][30]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[30]~693_combout\,
	datab => \ID|register_array[14][30]~regout\,
	datac => \ID|register_array[15][30]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[30]~694_combout\);

-- Location: LCCOMB_X21_Y14_N10
\ID|read_data_2[30]~695\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~695_combout\ = (\ID|read_data_2[30]~692_combout\ & (((\ID|read_data_2[30]~694_combout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[30]~692_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|read_data_2[30]~687_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[30]~692_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[30]~694_combout\,
	datad => \ID|read_data_2[30]~687_combout\,
	combout => \ID|read_data_2[30]~695_combout\);

-- Location: LCCOMB_X31_Y13_N0
\ID|read_data_2[31]~700\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~700_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][31]~regout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][31]~regout\,
	datad => \ID|register_array[22][31]~regout\,
	combout => \ID|read_data_2[31]~700_combout\);

-- Location: LCCOMB_X32_Y12_N22
\ID|read_data_2[31]~702\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~702_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[20][31]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[16][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[16][31]~regout\,
	datad => \ID|register_array[20][31]~regout\,
	combout => \ID|read_data_2[31]~702_combout\);

-- Location: LCCOMB_X33_Y12_N28
\ID|read_data_2[31]~703\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~703_combout\ = (\ID|read_data_2[31]~702_combout\ & (((\ID|register_array[28][31]~regout\) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[31]~702_combout\ & (\ID|register_array[24][31]~regout\ & 
-- ((\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][31]~regout\,
	datab => \ID|read_data_2[31]~702_combout\,
	datac => \ID|register_array[28][31]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[31]~703_combout\);

-- Location: LCCOMB_X29_Y14_N12
\ID|read_data_2[31]~705\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~705_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[27][31]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[19][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[19][31]~regout\,
	datad => \ID|register_array[27][31]~regout\,
	combout => \ID|read_data_2[31]~705_combout\);

-- Location: LCCOMB_X29_Y11_N14
\ID|read_data_2[31]~708\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~708_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][31]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][31]~regout\ 
-- & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][31]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[4][31]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[31]~708_combout\);

-- Location: LCCOMB_X30_Y12_N2
\ID|read_data_2[31]~709\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~709_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[31]~708_combout\ & ((\ID|register_array[7][31]~regout\))) # (!\ID|read_data_2[31]~708_combout\ & (\ID|register_array[6][31]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[31]~708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][31]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[7][31]~regout\,
	datad => \ID|read_data_2[31]~708_combout\,
	combout => \ID|read_data_2[31]~709_combout\);

-- Location: LCCOMB_X32_Y11_N22
\ID|read_data_2[31]~710\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~710_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|register_array[10][31]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[8][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][31]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[8][31]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[31]~710_combout\);

-- Location: LCCOMB_X32_Y10_N26
\ID|read_data_2[31]~711\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~711_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[31]~710_combout\ & ((\ID|register_array[11][31]~regout\))) # (!\ID|read_data_2[31]~710_combout\ & (\ID|register_array[9][31]~regout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[31]~710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[9][31]~regout\,
	datac => \ID|register_array[11][31]~regout\,
	datad => \ID|read_data_2[31]~710_combout\,
	combout => \ID|read_data_2[31]~711_combout\);

-- Location: LCCOMB_X31_Y10_N6
\ID|read_data_2[31]~712\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~712_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][31]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][31]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][31]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[31]~712_combout\);

-- Location: LCCOMB_X32_Y10_N16
\ID|read_data_2[31]~713\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~713_combout\ = (\ID|read_data_2[31]~712_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & \ID|register_array[2][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[31]~712_combout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \ID|register_array[2][31]~regout\,
	combout => \ID|read_data_2[31]~713_combout\);

-- Location: LCCOMB_X32_Y10_N10
\ID|read_data_2[31]~714\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~714_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[31]~711_combout\) # ((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:18:stage_i|q~regout\ & \ID|read_data_2[31]~713_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[31]~711_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \ID|read_data_2[31]~713_combout\,
	combout => \ID|read_data_2[31]~714_combout\);

-- Location: LCCOMB_X30_Y9_N14
\ID|read_data_2[31]~715\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~715_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|register_array[13][31]~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[12][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[13][31]~regout\,
	datac => \ID|register_array[12][31]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[31]~715_combout\);

-- Location: LCCOMB_X31_Y9_N12
\ID|read_data_2[31]~716\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~716_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[31]~715_combout\ & (\ID|register_array[15][31]~regout\)) # (!\ID|read_data_2[31]~715_combout\ & ((\ID|register_array[14][31]~regout\))))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[31]~715_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[31]~715_combout\,
	datac => \ID|register_array[15][31]~regout\,
	datad => \ID|register_array[14][31]~regout\,
	combout => \ID|read_data_2[31]~716_combout\);

-- Location: LCCOMB_X27_Y14_N6
\ID|read_data_2[31]~717\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~717_combout\ = (\ID|read_data_2[31]~714_combout\ & (((\ID|read_data_2[31]~716_combout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\))) # (!\ID|read_data_2[31]~714_combout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|read_data_2[31]~709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[31]~714_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|read_data_2[31]~716_combout\,
	datad => \ID|read_data_2[31]~709_combout\,
	combout => \ID|read_data_2[31]~717_combout\);

-- Location: LCCOMB_X22_Y18_N18
\EXE_brn|Binput[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[2]~2_combout\ = (\CTL|ALUSrc~combout\ & (((\Instruction_A|N_dffs:2:stage_i|q~regout\)))) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[2]~71_combout\) # ((\ID|read_data_2[2]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[2]~71_combout\,
	datab => \Instruction_A|N_dffs:2:stage_i|q~regout\,
	datac => \CTL|ALUSrc~combout\,
	datad => \ID|read_data_2[2]~50_combout\,
	combout => \EXE_brn|Binput[2]~2_combout\);

-- Location: LCCOMB_X27_Y17_N4
\EXE_brn|Binput[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[3]~3_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:3:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & (((\ID|read_data_2[3]~73_combout\) # (\ID|read_data_2[3]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \Instruction_A|N_dffs:3:stage_i|q~regout\,
	datac => \ID|read_data_2[3]~73_combout\,
	datad => \ID|read_data_2[3]~94_combout\,
	combout => \EXE_brn|Binput[3]~3_combout\);

-- Location: LCCOMB_X23_Y24_N16
\EXE_brn|Zero_branch~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Zero_branch~0_combout\ = (!\EXE_brn|ALU_output_mux[0]~0_combout\ & (!\EXE_brn|ALU_output_mux[3]~6_combout\ & (!\EXE_brn|ALU_output_mux[2]~4_combout\ & !\EXE_brn|ALU_output_mux[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|ALU_output_mux[0]~0_combout\,
	datab => \EXE_brn|ALU_output_mux[3]~6_combout\,
	datac => \EXE_brn|ALU_output_mux[2]~4_combout\,
	datad => \EXE_brn|ALU_output_mux[1]~2_combout\,
	combout => \EXE_brn|Zero_branch~0_combout\);

-- Location: LCCOMB_X21_Y17_N2
\EXE_brn|Binput[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[4]~4_combout\ = (\CTL|ALUSrc~combout\ & (((\Instruction_A|N_dffs:4:stage_i|q~regout\)))) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[4]~96_combout\) # ((\ID|read_data_2[4]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[4]~96_combout\,
	datab => \ID|read_data_2[4]~117_combout\,
	datac => \CTL|ALUSrc~combout\,
	datad => \Instruction_A|N_dffs:4:stage_i|q~regout\,
	combout => \EXE_brn|Binput[4]~4_combout\);

-- Location: LCCOMB_X26_Y20_N10
\EXE_brn|Binput[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[6]~6_combout\ = (\CTL|ALUSrc~combout\ & (((\Instruction_A|N_dffs:6:stage_i|q~regout\)))) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[6]~163_combout\) # ((\ID|read_data_2[6]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[6]~163_combout\,
	datab => \CTL|ALUSrc~combout\,
	datac => \Instruction_A|N_dffs:6:stage_i|q~regout\,
	datad => \ID|read_data_2[6]~142_combout\,
	combout => \EXE_brn|Binput[6]~6_combout\);

-- Location: LCCOMB_X23_Y24_N2
\EXE_brn|Zero_branch~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Zero_branch~1_combout\ = (!\EXE_brn|ALU_output_mux[6]~12_combout\ & (!\EXE_brn|ALU_output_mux[5]~10_combout\ & (!\EXE_brn|ALU_output_mux[7]~14_combout\ & !\EXE_brn|ALU_output_mux[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|ALU_output_mux[6]~12_combout\,
	datab => \EXE_brn|ALU_output_mux[5]~10_combout\,
	datac => \EXE_brn|ALU_output_mux[7]~14_combout\,
	datad => \EXE_brn|ALU_output_mux[4]~8_combout\,
	combout => \EXE_brn|Zero_branch~1_combout\);

-- Location: LCCOMB_X20_Y17_N10
\EXE_brn|Binput[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[9]~9_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:9:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & (((\ID|read_data_2[9]~211_combout\) # (\ID|read_data_2[9]~232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \Instruction_A|N_dffs:9:stage_i|q~regout\,
	datac => \ID|read_data_2[9]~211_combout\,
	datad => \ID|read_data_2[9]~232_combout\,
	combout => \EXE_brn|Binput[9]~9_combout\);

-- Location: LCCOMB_X23_Y24_N12
\EXE_brn|Zero_branch~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Zero_branch~2_combout\ = (!\EXE_brn|ALU_output_mux[11]~22_combout\ & (!\EXE_brn|ALU_output_mux[9]~18_combout\ & (!\EXE_brn|ALU_output_mux[10]~20_combout\ & !\EXE_brn|ALU_output_mux[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|ALU_output_mux[11]~22_combout\,
	datab => \EXE_brn|ALU_output_mux[9]~18_combout\,
	datac => \EXE_brn|ALU_output_mux[10]~20_combout\,
	datad => \EXE_brn|ALU_output_mux[8]~16_combout\,
	combout => \EXE_brn|Zero_branch~2_combout\);

-- Location: LCCOMB_X24_Y19_N26
\EXE_brn|Binput[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[12]~12_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:12:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[12]~301_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:12:stage_i|q~regout\,
	datac => \CTL|ALUSrc~combout\,
	datad => \ID|read_data_2[12]~301_combout\,
	combout => \EXE_brn|Binput[12]~12_combout\);

-- Location: LCCOMB_X21_Y23_N0
\EXE_brn|Binput[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[15]~15_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:15:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[15]~367_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datac => \ID|read_data_2[15]~367_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[15]~15_combout\);

-- Location: LCCOMB_X23_Y24_N6
\EXE_brn|Zero_branch~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Zero_branch~3_combout\ = (!\EXE_brn|ALU_output_mux[14]~28_combout\ & (!\EXE_brn|ALU_output_mux[12]~24_combout\ & (!\EXE_brn|ALU_output_mux[15]~30_combout\ & !\EXE_brn|ALU_output_mux[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|ALU_output_mux[14]~28_combout\,
	datab => \EXE_brn|ALU_output_mux[12]~24_combout\,
	datac => \EXE_brn|ALU_output_mux[15]~30_combout\,
	datad => \EXE_brn|ALU_output_mux[13]~26_combout\,
	combout => \EXE_brn|Zero_branch~3_combout\);

-- Location: LCCOMB_X23_Y24_N8
\EXE_brn|Zero_branch~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Zero_branch~4_combout\ = (\EXE_brn|Zero_branch~2_combout\ & (\EXE_brn|Zero_branch~1_combout\ & (\EXE_brn|Zero_branch~0_combout\ & \EXE_brn|Zero_branch~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Zero_branch~2_combout\,
	datab => \EXE_brn|Zero_branch~1_combout\,
	datac => \EXE_brn|Zero_branch~0_combout\,
	datad => \EXE_brn|Zero_branch~3_combout\,
	combout => \EXE_brn|Zero_branch~4_combout\);

-- Location: LCCOMB_X21_Y23_N2
\EXE_brn|Binput[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[16]~16_combout\ = (\CTL|ALUSrc~combout\ & ((\Instruction_A|N_dffs:15:stage_i|q~regout\))) # (!\CTL|ALUSrc~combout\ & (\ID|read_data_2[16]~389_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[16]~389_combout\,
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[16]~16_combout\);

-- Location: LCCOMB_X21_Y23_N30
\EXE_brn|Binput[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[18]~18_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:15:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[18]~433_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datad => \ID|read_data_2[18]~433_combout\,
	combout => \EXE_brn|Binput[18]~18_combout\);

-- Location: LCCOMB_X21_Y23_N10
\EXE_brn|Binput[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[20]~20_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:15:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[20]~477_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datac => \ID|read_data_2[20]~477_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[20]~20_combout\);

-- Location: LCCOMB_X21_Y23_N12
\EXE_brn|Binput[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[21]~21_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:15:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[21]~499_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datac => \ID|read_data_2[21]~499_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[21]~21_combout\);

-- Location: LCCOMB_X21_Y23_N24
\EXE_brn|Binput[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[24]~24_combout\ = (\CTL|ALUSrc~combout\ & ((\Instruction_A|N_dffs:15:stage_i|q~regout\))) # (!\CTL|ALUSrc~combout\ & (\ID|read_data_2[24]~565_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \ID|read_data_2[24]~565_combout\,
	datad => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	combout => \EXE_brn|Binput[24]~24_combout\);

-- Location: LCCOMB_X21_Y23_N20
\EXE_brn|Binput[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[30]~30_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:15:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[30]~697_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datac => \ID|read_data_2[30]~697_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[30]~30_combout\);

-- Location: LCCOMB_X21_Y23_N14
\EXE_brn|Binput[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[31]~31_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:15:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[31]~719_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datad => \ID|read_data_2[31]~719_combout\,
	combout => \EXE_brn|Binput[31]~31_combout\);

-- Location: LCFF_X16_Y23_N31
\PC_plus_4_A|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC_plus_4_A|N_dffs:5:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_plus_4_A|N_dffs:5:stage_i|q~regout\);

-- Location: LCFF_X18_Y23_N1
\PC_plus_4_A|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC_plus_4_A|N_dffs:6:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_plus_4_A|N_dffs:6:stage_i|q~regout\);

-- Location: LCFF_X19_Y23_N13
\PC_plus_4_A|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC_plus_4_A|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_plus_4_A|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X16_Y23_N10
\EXE_brn|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~10_combout\ = (\HAZ|data_hazard_en~combout\ & ((\comb~0_combout\ & ((\IFE|PC_plus_4_out[7]~10_combout\))) # (!\comb~0_combout\ & (\EXE_brn|Add_Result_branch[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~0_combout\,
	datab => \EXE_brn|Add_Result_branch[5]~10_combout\,
	datac => \HAZ|data_hazard_en~combout\,
	datad => \IFE|PC_plus_4_out[7]~10_combout\,
	combout => \EXE_brn|Add0~10_combout\);

-- Location: LCFF_X18_Y23_N29
\PC_plus_4_A|N_dffs:8:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC_plus_4_A|N_dffs:8:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_plus_4_A|N_dffs:8:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y23_N6
\EXE_brn|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~12_combout\ = (\HAZ|data_hazard_en~combout\ & ((\comb~0_combout\ & ((\IFE|PC_plus_4_out[8]~12_combout\))) # (!\comb~0_combout\ & (\EXE_brn|Add_Result_branch[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Add_Result_branch[6]~12_combout\,
	datab => \HAZ|data_hazard_en~combout\,
	datac => \IFE|PC_plus_4_out[8]~12_combout\,
	datad => \comb~0_combout\,
	combout => \EXE_brn|Add0~12_combout\);

-- Location: LCFF_X16_Y23_N5
\PC_plus_4_A|N_dffs:9:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC_plus_4_A|N_dffs:9:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_plus_4_A|N_dffs:9:stage_i|q~regout\);

-- Location: LCCOMB_X16_Y23_N6
\EXE_brn|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~14_combout\ = (\HAZ|data_hazard_en~combout\ & ((\comb~0_combout\ & ((\IFE|PC_plus_4_out[9]~14_combout\))) # (!\comb~0_combout\ & (\EXE_brn|Add_Result_branch[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Add_Result_branch[7]~14_combout\,
	datab => \IFE|PC_plus_4_out[9]~14_combout\,
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \EXE_brn|Add0~14_combout\);

-- Location: LCCOMB_X27_Y19_N2
\ID|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~0_combout\ = (\ID|write_register_address[3]~2_combout\ & (!\ID|write_register_address[1]~0_combout\ & (!\ID|write_register_address[2]~3_combout\ & \ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~0_combout\);

-- Location: LCCOMB_X27_Y19_N6
\ID|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~2_combout\ = (!\ID|write_register_address[3]~2_combout\ & (!\ID|write_register_address[1]~0_combout\ & (!\ID|write_register_address[2]~3_combout\ & \ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~2_combout\);

-- Location: LCCOMB_X27_Y19_N14
\ID|Decoder0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~14_combout\ = (\ID|write_register_address[3]~2_combout\ & (\ID|write_register_address[1]~0_combout\ & (\ID|write_register_address[2]~3_combout\ & \ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~14_combout\);

-- Location: LCFF_X19_Y23_N23
\Instruction_C|N_dffs:17:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_C|N_dffs:17:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_C|N_dffs:17:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y23_N8
\Instruction_D|N_dffs:17:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_D|N_dffs:17:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_C|N_dffs:17:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \Instruction_C|N_dffs:17:stage_i|q~regout\,
	combout => \Instruction_D|N_dffs:17:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y23_N25
\RegDst_control_C|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \RegDst_control_C|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegDst_control_C|q~regout\);

-- Location: LCFF_X22_Y12_N11
\Instruction_C|N_dffs:16:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_C|N_dffs:16:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_C|N_dffs:16:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y12_N24
\Instruction_D|N_dffs:16:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_D|N_dffs:16:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_C|N_dffs:16:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \Instruction_C|N_dffs:16:stage_i|q~regout\,
	combout => \Instruction_D|N_dffs:16:stage_i|q~0_combout\);

-- Location: LCFF_X30_Y23_N13
\Instruction_C|N_dffs:18:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_C|N_dffs:18:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_C|N_dffs:18:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y23_N6
\Instruction_D|N_dffs:18:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_D|N_dffs:18:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_C|N_dffs:18:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_C|N_dffs:18:stage_i|q~regout\,
	combout => \Instruction_D|N_dffs:18:stage_i|q~0_combout\);

-- Location: LCFF_X29_Y23_N1
\Instruction_C|N_dffs:20:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_C|N_dffs:20:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_C|N_dffs:20:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y23_N20
\Instruction_D|N_dffs:20:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_D|N_dffs:20:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_C|N_dffs:20:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_C|N_dffs:20:stage_i|q~regout\,
	combout => \Instruction_D|N_dffs:20:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y19_N17
\read_data_2_B|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:0:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X15_Y15_N12
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ = (\read_data_1_B|N_dffs:26:stage_i|q~regout\ & ((\ALUSrc_control_B|q~regout\ & ((!\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & 
-- (!\read_data_2_B|N_dffs:26:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:26:stage_i|q~regout\,
	datab => \ALUSrc_control_B|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:26:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X15_Y15_N6
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~1_combout\ = (\read_data_1_B|N_dffs:26:stage_i|q~regout\) # ((\ALUSrc_control_B|q~regout\ & ((!\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & 
-- (!\read_data_2_B|N_dffs:26:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:26:stage_i|q~regout\,
	datab => \ALUSrc_control_B|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:26:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~1_combout\);

-- Location: LCCOMB_X18_Y17_N12
\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\ = \read_data_1_B|N_dffs:30:stage_i|q~regout\ $ (((\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:15:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & 
-- ((\read_data_2_B|N_dffs:30:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrc_control_B|q~regout\,
	datab => \read_data_1_B|N_dffs:30:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \read_data_2_B|N_dffs:30:stage_i|q~regout\,
	combout => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\);

-- Location: LCCOMB_X15_Y20_N30
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~0_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0_combout\)))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (((!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~0_combout\);

-- Location: LCCOMB_X15_Y16_N24
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (\read_data_1_B|N_dffs:25:stage_i|q~regout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) # 
-- (!\EXE|Binput_signed[25]~5_combout\))) # (!\read_data_1_B|N_dffs:25:stage_i|q~regout\ & (!\EXE|Binput_signed[25]~5_combout\ & \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_1_B|N_dffs:25:stage_i|q~regout\,
	datac => \EXE|Binput_signed[25]~5_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X15_Y19_N24
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~8_combout\ = (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~0_combout\ & 
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~0_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~8_combout\);

-- Location: LCFF_X25_Y18_N17
\read_data_2_B|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:13:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X14_Y18_N8
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~1_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~4_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~7_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~4_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~1_combout\);

-- Location: LCCOMB_X19_Y18_N6
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~8_combout\ = (\EXE|Binput_signed[16]~16_combout\ & ((\EXE|Binput_signed[15]~15_combout\) # (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\EXE|Binput_signed[16]~16_combout\ & (\EXE|Binput_signed[15]~15_combout\ & (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[16]~16_combout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datad => \EXE|Binput_signed[15]~15_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~8_combout\);

-- Location: LCCOMB_X19_Y18_N0
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~9_combout\ = (\read_data_1_B|N_dffs:16:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:15:stage_i|q~regout\) # (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\read_data_1_B|N_dffs:16:stage_i|q~regout\ & (\read_data_1_B|N_dffs:15:stage_i|q~regout\ & (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:16:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:15:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~9_combout\);

-- Location: LCCOMB_X19_Y18_N18
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~10_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~8_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~8_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~9_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~10_combout\);

-- Location: LCCOMB_X19_Y18_N12
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~11_combout\ = (\EXE|Binput_signed[19]~17_combout\ & ((\EXE|Binput_signed[20]~18_combout\) # (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (!\EXE|Binput_signed[23]~3_combout\)))) # 
-- (!\EXE|Binput_signed[19]~17_combout\ & (\EXE|Binput_signed[20]~18_combout\ & (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (\EXE|Binput_signed[23]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[19]~17_combout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \EXE|Binput_signed[20]~18_combout\,
	datad => \EXE|Binput_signed[23]~3_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~11_combout\);

-- Location: LCCOMB_X14_Y18_N10
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~2_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~10_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~13_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~10_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~2_combout\);

-- Location: LCCOMB_X14_Y18_N4
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~3_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~1_combout\) # ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~2_combout\ & 
-- !\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~2_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~1_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~3_combout\);

-- Location: LCCOMB_X15_Y19_N10
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~9_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~8_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~3_combout\ & \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~3_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~8_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~9_combout\);

-- Location: LCFF_X24_Y19_N17
\read_data_2_B|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:12:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y19_N24
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~20_combout\ = (\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & (\EXE|Binput_signed[14]~12_combout\)) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[15]~15_combout\))))) # (!\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[15]~15_combout\))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- (\EXE|Binput_signed[14]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[23]~3_combout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \EXE|Binput_signed[14]~12_combout\,
	datad => \EXE|Binput_signed[15]~15_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~20_combout\);

-- Location: LCCOMB_X19_Y18_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~23_combout\ = (\EXE|Binput_signed[19]~17_combout\ & ((\EXE|Binput_signed[18]~14_combout\) # (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (\EXE|Binput_signed[23]~3_combout\)))) # 
-- (!\EXE|Binput_signed[19]~17_combout\ & (\EXE|Binput_signed[18]~14_combout\ & (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (!\EXE|Binput_signed[23]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[19]~17_combout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \EXE|Binput_signed[18]~14_combout\,
	datad => \EXE|Binput_signed[23]~3_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~23_combout\);

-- Location: LCCOMB_X20_Y18_N6
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~26_combout\ = (\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & (\EXE|Binput_signed[20]~18_combout\)) # (!\EXE|Binput_signed[23]~3_combout\ & 
-- ((\EXE|Binput_signed[21]~9_combout\))))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & ((\EXE|Binput_signed[21]~9_combout\))) # (!\EXE|Binput_signed[23]~3_combout\ & (\EXE|Binput_signed[20]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \EXE|Binput_signed[20]~18_combout\,
	datad => \EXE|Binput_signed[21]~9_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~26_combout\);

-- Location: LCCOMB_X15_Y19_N20
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~10_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & (((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~6_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~6_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~10_combout\);

-- Location: LCCOMB_X14_Y18_N6
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~8_combout\ = (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~10_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~7_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~10_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~8_combout\);

-- Location: LCCOMB_X20_Y18_N12
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~29_combout\ = (\EXE|Binput_signed[11]~20_combout\ & ((\EXE|Binput_signed[12]~19_combout\) # (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\EXE|Binput_signed[11]~20_combout\ & (\EXE|Binput_signed[12]~19_combout\ & (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[11]~20_combout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \EXE|Binput_signed[12]~19_combout\,
	datad => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~29_combout\);

-- Location: LCCOMB_X14_Y19_N20
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~15_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~25_combout\)) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~25_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~28_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~15_combout\);

-- Location: LCCOMB_X14_Y19_N14
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~16_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~15_combout\) # ((!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~15_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~16_combout\);

-- Location: LCCOMB_X20_Y18_N10
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~36_combout\ = (\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & (\read_data_1_B|N_dffs:9:stage_i|q~regout\)) # (!\EXE|Binput_signed[23]~3_combout\ & 
-- ((\read_data_1_B|N_dffs:10:stage_i|q~regout\))))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:10:stage_i|q~regout\))) # (!\EXE|Binput_signed[23]~3_combout\ & 
-- (\read_data_1_B|N_dffs:9:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:9:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:10:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~36_combout\);

-- Location: LCCOMB_X14_Y18_N22
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[9]~17_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~4_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~4_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[15]~10_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[9]~17_combout\);

-- Location: LCCOMB_X14_Y19_N10
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~23_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~22_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~22_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~23_combout\);

-- Location: LCCOMB_X14_Y20_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~19_combout\ = (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~23_combout\))) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~18_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~23_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~19_combout\);

-- Location: LCCOMB_X14_Y19_N12
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~24_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~16_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~22_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~16_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~24_combout\);

-- Location: LCCOMB_X15_Y19_N12
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~25_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[8]~4_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[8]~4_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~24_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~25_combout\);

-- Location: LCCOMB_X15_Y19_N14
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~20_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~19_combout\) # ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~19_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~25_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~20_combout\);

-- Location: LCCOMB_X15_Y15_N8
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~3_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2_combout\) # 
-- (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~3_combout\);

-- Location: LCCOMB_X14_Y20_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~1_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20_combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- !\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~1_combout\);

-- Location: LCCOMB_X14_Y18_N12
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~23_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~27_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\)))) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & (((\EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~1_combout\ & 
-- !\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~27_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~1_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~23_combout\);

-- Location: LCFF_X23_Y19_N7
\Sign_Extend_2_B|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Sign_Extend_2_B|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Sign_Extend_2_B|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X16_Y19_N6
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~41_combout\ = (\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & ((\EXE|Binput_signed[7]~24_combout\))) # (!\EXE|Binput_signed[23]~3_combout\ & 
-- (\EXE|Binput_signed[8]~23_combout\)))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & (\EXE|Binput_signed[8]~23_combout\)) # (!\EXE|Binput_signed[23]~3_combout\ & ((\EXE|Binput_signed[7]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \EXE|Binput_signed[8]~23_combout\,
	datad => \EXE|Binput_signed[7]~24_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~41_combout\);

-- Location: LCCOMB_X14_Y18_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~24_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~23_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[7]~5_combout\) # 
-- ((!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\)))) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~23_combout\ & (((\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[11]~1_combout\ & 
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~23_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[7]~5_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[11]~1_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~24_combout\);

-- Location: LCCOMB_X14_Y19_N6
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~28_combout\ = (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~19_combout\)) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~19_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~28_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~28_combout\);

-- Location: LCCOMB_X15_Y20_N28
\EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[21]~3_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[21]~3_combout\);

-- Location: LCCOMB_X15_Y20_N14
\EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[21]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[21]~4_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[21]~3_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0_combout\) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[21]~3_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[21]~4_combout\);

-- Location: LCFF_X23_Y17_N13
\Sign_Extend_2_B|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Sign_Extend_2_B|N_dffs:5:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Sign_Extend_2_B|N_dffs:5:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y18_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~48_combout\ = (\read_data_1_B|N_dffs:5:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:6:stage_i|q~regout\) # (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\read_data_1_B|N_dffs:5:stage_i|q~regout\ & (\read_data_1_B|N_dffs:6:stage_i|q~regout\ & (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:5:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:6:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~48_combout\);

-- Location: LCCOMB_X18_Y18_N6
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~51_combout\ = (\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & (\read_data_1_B|N_dffs:4:stage_i|q~regout\)) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- ((\read_data_1_B|N_dffs:5:stage_i|q~regout\))))) # (!\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:5:stage_i|q~regout\))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- (\read_data_1_B|N_dffs:4:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[23]~3_combout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \read_data_1_B|N_dffs:4:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:5:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~51_combout\);

-- Location: LCCOMB_X18_Y18_N10
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~53_combout\ = (\EXE|Binput_signed[3]~28_combout\ & ((\EXE|Binput_signed[4]~27_combout\) # (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (!\EXE|Binput_signed[23]~3_combout\)))) # 
-- (!\EXE|Binput_signed[3]~28_combout\ & (\EXE|Binput_signed[4]~27_combout\ & (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (\EXE|Binput_signed[23]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[3]~28_combout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \EXE|Binput_signed[23]~3_combout\,
	datad => \EXE|Binput_signed[4]~27_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~53_combout\);

-- Location: LCCOMB_X18_Y18_N4
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~54_combout\ = (\read_data_1_B|N_dffs:4:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:3:stage_i|q~regout\) # (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (\EXE|Binput_signed[23]~3_combout\)))) # 
-- (!\read_data_1_B|N_dffs:4:stage_i|q~regout\ & (\read_data_1_B|N_dffs:3:stage_i|q~regout\ & (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (!\EXE|Binput_signed[23]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:4:stage_i|q~regout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \EXE|Binput_signed[23]~3_combout\,
	datad => \read_data_1_B|N_dffs:3:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~54_combout\);

-- Location: LCCOMB_X15_Y16_N20
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~55_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~53_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~54_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~53_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~55_combout\);

-- Location: LCCOMB_X15_Y18_N6
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~36_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~35_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~55_combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\)))) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~35_combout\ & (((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~49_combout\) # 
-- (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~55_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~35_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~49_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~36_combout\);

-- Location: LCCOMB_X16_Y21_N30
\EXE|FPU|add_component|stage_2|Out1[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[0]~0_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:0:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:0:stage_i|q~regout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|Binput_signed[0]~0_combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[0]~0_combout\);

-- Location: LCCOMB_X15_Y19_N8
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~45_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~44_combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[8]~4_combout\)) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[8]~4_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~44_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[8]~24_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~45_combout\);

-- Location: LCCOMB_X16_Y21_N10
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~2_combout\ = (\EXE|FPU|add_component|stage_2|Out1[0]~0_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~50_combout\) # 
-- (!\EXE|FPU|add_component|SUBorADD~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_2|Out1[0]~0_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~50_combout\,
	datad => \EXE|FPU|add_component|SUBorADD~combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~2_combout\);

-- Location: LCCOMB_X16_Y18_N6
\EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~1_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & 
-- (\EXE|Binput_signed[2]~29_combout\)) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & ((\EXE|Binput_signed[1]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[2]~29_combout\,
	datab => \EXE|Binput_signed[1]~30_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~1_combout\);

-- Location: LCCOMB_X16_Y18_N24
\EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~2_combout\ = (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & 
-- (\read_data_1_B|N_dffs:2:stage_i|q~regout\)) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & ((\read_data_1_B|N_dffs:1:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datab => \read_data_1_B|N_dffs:2:stage_i|q~regout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \read_data_1_B|N_dffs:1:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~2_combout\);

-- Location: LCCOMB_X16_Y18_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~3_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~1_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~2_combout\)))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~1_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[3]~55_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~2_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~3_combout\);

-- Location: LCCOMB_X16_Y19_N12
\EXE|FPU|add_component|stage_2|Out1[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[9]~9_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:9:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[9]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \read_data_1_B|N_dffs:9:stage_i|q~regout\,
	datad => \EXE|Binput_signed[9]~22_combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[9]~9_combout\);

-- Location: LCCOMB_X22_Y20_N14
\EXE|FPU|add_component|stage_2|Out1[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[10]~10_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:10:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[10]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datab => \read_data_1_B|N_dffs:10:stage_i|q~regout\,
	datad => \EXE|Binput_signed[10]~21_combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[10]~10_combout\);

-- Location: LCCOMB_X19_Y22_N12
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_2|Out1[10]~10_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\) # 
-- (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~13_combout\)))) # (!\EXE|FPU|add_component|stage_2|Out1[10]~10_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ & (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_2|Out1[10]~10_combout\,
	datab => \EXE|FPU|add_component|SUBorADD~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~13_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X19_Y22_N6
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ & ((\EXE|FPU|add_component|stage_2|Out1[11]~11_combout\) # 
-- (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~12_combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_2|Out1[11]~11_combout\ & (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|SUBorADD~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~12_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[11]~11_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X18_Y19_N12
\EXE|FPU|add_component|stage_2|Out1[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[14]~14_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\read_data_1_B|N_dffs:14:stage_i|q~regout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|Binput_signed[14]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[14]~12_combout\,
	datad => \read_data_1_B|N_dffs:14:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[14]~14_combout\);

-- Location: LCCOMB_X14_Y20_N6
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~53_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\ & \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~53_combout\);

-- Location: LCCOMB_X14_Y20_N24
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~54_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[21]~0_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~54_combout\);

-- Location: LCCOMB_X16_Y18_N12
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~56_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~11_combout\) # (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~11_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~10_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~56_combout\);

-- Location: LCCOMB_X16_Y20_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~57_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~16_combout\ & 
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~16_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~57_combout\);

-- Location: LCCOMB_X16_Y20_N12
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[16]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[16]~59_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~23_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & 
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~23_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[16]~59_combout\);

-- Location: LCCOMB_X16_Y20_N14
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ & ((\EXE|FPU|add_component|stage_2|Out1[19]~19_combout\) # 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~56_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_2|Out1[19]~19_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~56_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~56_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[19]~19_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X14_Y20_N0
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~53_combout\ $ (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ 
-- $ (\EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_2|Out1[22]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~53_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[22]~22_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\);

-- Location: LCCOMB_X14_Y20_N20
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~18_combout\ $ (\EXE|FPU|add_component|SUBorADD~combout\ $ 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~18_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\);

-- Location: LCCOMB_X22_Y22_N24
\EXE|FPU|add_component|stage_5|process_0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~8_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~8_combout\);

-- Location: LCCOMB_X18_Y22_N16
\EXE|FPU|add_component|stage_5|Y[1]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[1]~16_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~7_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & 
-- ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & (!\EXE|FPU|add_component|stage_5|process_0~8_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[2]~7_combout\ & (((!\EXE|FPU|add_component|stage_5|process_0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~7_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~8_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[1]~16_combout\);

-- Location: LCCOMB_X18_Y22_N10
\EXE|FPU|add_component|stage_5|Y[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[1]~17_combout\ = (\EXE|FPU|add_component|stage_5|process_0~7_combout\ & (((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\))) # (!\EXE|FPU|add_component|stage_5|process_0~7_combout\ & (((\EXE|FPU|add_component|stage_5|Y[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[1]~16_combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~7_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[1]~17_combout\);

-- Location: LCCOMB_X19_Y22_N8
\EXE|FPU|add_component|stage_5|Y[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[1]~18_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~9_combout\ & (((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\))) # (!\EXE|FPU|add_component|stage_5|Y[2]~9_combout\ & (((\EXE|FPU|add_component|stage_5|Y[1]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~9_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~17_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[1]~18_combout\);

-- Location: LCCOMB_X20_Y21_N12
\EXE|FPU|add_component|stage_5|Y[1]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[1]~19_combout\ = (\EXE|FPU|add_component|stage_5|process_0~4_combout\ & ((\EXE|FPU|add_component|stage_5|Y[1]~18_combout\) # ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ & 
-- \EXE|FPU|add_component|stage_5|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[1]~18_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~4_combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~1_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[1]~19_combout\);

-- Location: LCCOMB_X20_Y22_N24
\EXE|FPU|add_component|stage_5|process_0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~9_combout\ = ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~9_combout\);

-- Location: LCCOMB_X18_Y22_N20
\EXE|FPU|add_component|stage_5|process_0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~10_combout\ = ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~10_combout\);

-- Location: LCCOMB_X21_Y22_N18
\EXE|FPU|add_component|stage_5|process_0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~11_combout\ = ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~11_combout\);

-- Location: LCCOMB_X22_Y22_N26
\EXE|FPU|add_component|stage_5|process_0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~12_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & (((\EXE|FPU|add_component|stage_5|process_0~11_combout\ & 
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\)) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_5|process_0~11_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~12_combout\);

-- Location: LCCOMB_X18_Y22_N22
\EXE|FPU|add_component|stage_5|process_0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~13_combout\ = (\EXE|FPU|add_component|stage_5|process_0~7_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_5|process_0~10_combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|process_0~7_combout\ & (((\EXE|FPU|add_component|stage_5|process_0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_5|process_0~7_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~10_combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~12_combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~13_combout\);

-- Location: LCCOMB_X20_Y22_N18
\EXE|FPU|add_component|stage_5|process_0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~14_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~9_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_5|process_0~9_combout\)) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_5|process_0~13_combout\))))) # (!\EXE|FPU|add_component|stage_5|Y[2]~9_combout\ & 
-- (((\EXE|FPU|add_component|stage_5|process_0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~9_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~9_combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~13_combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~14_combout\);

-- Location: LCCOMB_X18_Y22_N24
\EXE|FPU|add_component|stage_5|Y[2]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[2]~26_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ & 
-- \EXE|FPU|add_component|stage_5|process_0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~7_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[2]~26_combout\);

-- Location: LCCOMB_X18_Y22_N26
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~6_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~7_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & 
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~7_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~6_combout\);

-- Location: LCCOMB_X18_Y22_N28
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~7_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~26_combout\) # ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~6_combout\ & 
-- (!\EXE|FPU|add_component|stage_5|process_0~0_combout\)) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~6_combout\ & ((\EXE|FPU|add_component|stage_5|process_0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~26_combout\,
	datab => \EXE|FPU|add_component|stage_5|process_0~0_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~8_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~6_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~7_combout\);

-- Location: LCCOMB_X19_Y22_N18
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~8_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~9_combout\ & (((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\)))) # (!\EXE|FPU|add_component|stage_5|Y[2]~9_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~9_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~7_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~8_combout\);

-- Location: LCCOMB_X20_Y21_N2
\EXE|FPU|add_component|stage_5|process_0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~15_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ & 
-- (!\EXE|FPU|add_component|stage_5|process_0~4_combout\ & \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~4_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~15_combout\);

-- Location: LCCOMB_X24_Y22_N2
\EXE|FPU|add_component|stage_5|Y[2]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[2]~27_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ & !\EXE|FPU|add_component|stage_5|process_0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~4_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[2]~27_combout\);

-- Location: LCCOMB_X19_Y22_N4
\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~9_combout\ = (\EXE|FPU|add_component|stage_5|process_0~1_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|process_0~1_combout\ & ((!\EXE|FPU|add_component|stage_5|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~7_combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~1_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~9_combout\);

-- Location: LCCOMB_X24_Y21_N26
\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~10_combout\ = (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~9_combout\) # (\EXE|FPU|add_component|stage_5|Y[2]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~9_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[2]~27_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~10_combout\);

-- Location: LCCOMB_X34_Y18_N8
\EXE|FPU|mul_component|stage_1|process_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|process_0~2_combout\ = (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\ & 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	combout => \EXE|FPU|mul_component|stage_1|process_0~2_combout\);

-- Location: LCCOMB_X32_Y19_N16
\EXE|FPU|mul_component|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~0_combout\ = (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\)) # 
-- (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\,
	combout => \EXE|FPU|mul_component|Mux22~0_combout\);

-- Location: LCCOMB_X31_Y19_N12
\EXE|FPU|mul_component|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~4_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~4_combout\);

-- Location: LCCOMB_X33_Y19_N4
\EXE|FPU|mul_component|stage_1|Y[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[0]~11_combout\ = (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\) # 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[0]~11_combout\);

-- Location: LCCOMB_X33_Y20_N12
\EXE|FPU|mul_component|stage_1|Y[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[0]~12_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\) # ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\) # (\EXE|FPU|mul_component|stage_1|Y[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~11_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[0]~12_combout\);

-- Location: LCCOMB_X33_Y20_N6
\EXE|FPU|mul_component|stage_1|Y[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[0]~13_combout\ = (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\) # 
-- ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\ & \EXE|FPU|mul_component|stage_1|Y[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~12_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[0]~13_combout\);

-- Location: LCCOMB_X33_Y18_N14
\EXE|FPU|mul_component|stage_1|Y[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[0]~14_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\) # ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[0]~13_combout\) # 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[0]~13_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[0]~14_combout\);

-- Location: LCCOMB_X34_Y18_N2
\EXE|FPU|mul_component|stage_1|Y[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[0]~15_combout\ = (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\) # ((\EXE|FPU|mul_component|stage_1|Y[0]~14_combout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|Y[0]~14_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[0]~15_combout\);

-- Location: LCCOMB_X34_Y18_N12
\EXE|FPU|mul_component|stage_1|Y[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[0]~16_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\) # ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\) # (\EXE|FPU|mul_component|stage_1|Y[0]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~15_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[0]~16_combout\);

-- Location: LCCOMB_X31_Y20_N8
\EXE|FPU|mul_component|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~6_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~2_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~5_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|Mux22~2_combout\,
	combout => \EXE|FPU|mul_component|Mux22~6_combout\);

-- Location: LCCOMB_X29_Y17_N16
\EXE|FPU|mul_component|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~7_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (((\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\)))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(0)))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(2),
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(0),
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~7_combout\);

-- Location: LCCOMB_X29_Y17_N2
\EXE|FPU|mul_component|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~8_combout\ = (\EXE|FPU|mul_component|Mux22~7_combout\ & (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\)))) # 
-- (!\EXE|FPU|mul_component|Mux22~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(1) & (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~7_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(1),
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\,
	combout => \EXE|FPU|mul_component|Mux22~8_combout\);

-- Location: LCCOMB_X31_Y18_N24
\EXE|FPU|mul_component|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~13_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(16))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(16),
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~13_combout\);

-- Location: LCCOMB_X29_Y17_N22
\EXE|FPU|mul_component|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~16_combout\ = (\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & (((!\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\ & \EXE|FPU|mul_component|Mux22~15_combout\)))) # (!\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & 
-- ((\EXE|FPU|mul_component|Mux22~8_combout\) # ((\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~7_combout\,
	datab => \EXE|FPU|mul_component|Mux22~8_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\,
	datad => \EXE|FPU|mul_component|Mux22~15_combout\,
	combout => \EXE|FPU|mul_component|Mux22~16_combout\);

-- Location: LCCOMB_X32_Y17_N24
\EXE|FPU|mul_component|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~19_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|Mux22~17_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|Mux22~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~17_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|Mux22~18_combout\,
	combout => \EXE|FPU|mul_component|Mux22~19_combout\);

-- Location: LCCOMB_X30_Y17_N12
\EXE|FPU|mul_component|Mux22~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~21_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(8)))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(10),
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(8),
	combout => \EXE|FPU|mul_component|Mux22~21_combout\);

-- Location: LCCOMB_X29_Y17_N24
\EXE|FPU|mul_component|Mux22~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~23_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~19_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~22_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|Mux22~19_combout\,
	combout => \EXE|FPU|mul_component|Mux22~23_combout\);

-- Location: LCCOMB_X29_Y17_N10
\EXE|FPU|mul_component|Mux22~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~24_combout\ = (\EXE|FPU|mul_component|Mux22~16_combout\ & ((\EXE|FPU|mul_component|Mux22~23_combout\) # ((!\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\)))) # (!\EXE|FPU|mul_component|Mux22~16_combout\ & 
-- (((\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\ & \EXE|FPU|mul_component|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~23_combout\,
	datab => \EXE|FPU|mul_component|Mux22~16_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\,
	datad => \EXE|FPU|mul_component|Mux22~6_combout\,
	combout => \EXE|FPU|mul_component|Mux22~24_combout\);

-- Location: LCCOMB_X24_Y21_N12
\EXE|FPU|add_component|SUM[31]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|SUM[31]~4_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & 
-- ((\read_data_1_B|N_dffs:31:stage_i|q~regout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (!\EXE|FPU|add_component|SUM~5_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & (!\EXE|FPU|add_component|SUM~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datab => \EXE|FPU|add_component|SUM~5_combout\,
	datac => \read_data_1_B|N_dffs:31:stage_i|q~regout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|SUM[31]~4_combout\);

-- Location: LCCOMB_X18_Y17_N0
\EXE|Binput_signed[30]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[30]~31_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:15:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:30:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrc_control_B|q~regout\,
	datab => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \read_data_2_B|N_dffs:30:stage_i|q~regout\,
	combout => \EXE|Binput_signed[30]~31_combout\);

-- Location: LCCOMB_X22_Y21_N20
\ALU_result_C|N_dffs:1:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:1:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:1:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:1:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrc_control_B|q~regout\,
	datab => \Instruction_B|N_dffs:1:stage_i|q~regout\,
	datac => \read_data_2_B|N_dffs:1:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:1:stage_i|q~1_combout\);

-- Location: LCCOMB_X32_Y19_N12
\EXE|FPU|mul_component|Mux22~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~25_combout\ = (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\)) # 
-- (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~25_combout\);

-- Location: LCCOMB_X29_Y17_N20
\EXE|FPU|selector|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux30~6_combout\ = (!\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & (\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\ & \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~7_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|selector|Mux30~6_combout\);

-- Location: LCCOMB_X19_Y21_N4
\ALU_result_C|N_dffs:1:stage_i|q~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:1:stage_i|q~7_combout\ = (!\Instruction_B|N_dffs:3:stage_i|q~regout\ & (\EXE|FPU|selector|Mux28~0_combout\ & (!\Instruction_B|N_dffs:0:stage_i|q~regout\ & \Instruction_B|N_dffs:4:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_B|N_dffs:3:stage_i|q~regout\,
	datab => \EXE|FPU|selector|Mux28~0_combout\,
	datac => \Instruction_B|N_dffs:0:stage_i|q~regout\,
	datad => \Instruction_B|N_dffs:4:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:1:stage_i|q~7_combout\);

-- Location: LCCOMB_X27_Y21_N12
\EXE|FPU|selector|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux29~0_combout\ = (!\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ $ (((\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[3]~14_combout\ & 
-- \EXE|FPU|add_component|stage_5|process_0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[3]~14_combout\,
	datab => \EXE|FPU|selector|Mux30~2_combout\,
	datac => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	combout => \EXE|FPU|selector|Mux29~0_combout\);

-- Location: LCCOMB_X30_Y17_N16
\EXE|FPU|mul_component|Mux22~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~37_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(6))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(6),
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(8),
	combout => \EXE|FPU|mul_component|Mux22~37_combout\);

-- Location: LCCOMB_X30_Y17_N26
\EXE|FPU|mul_component|Mux22~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~38_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(10)))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(12),
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(10),
	combout => \EXE|FPU|mul_component|Mux22~38_combout\);

-- Location: LCCOMB_X30_Y17_N4
\EXE|FPU|mul_component|Mux22~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~39_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|Mux22~37_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|Mux22~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datab => \EXE|FPU|mul_component|Mux22~38_combout\,
	datac => \EXE|FPU|mul_component|Mux22~37_combout\,
	combout => \EXE|FPU|mul_component|Mux22~39_combout\);

-- Location: LCCOMB_X31_Y19_N16
\EXE|FPU|mul_component|Mux22~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~44_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~44_combout\);

-- Location: LCCOMB_X26_Y21_N16
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~14_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~13_combout\) # (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~13_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~12_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~14_combout\);

-- Location: LCCOMB_X18_Y21_N14
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~15_combout\ = (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\)) # (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~15_combout\);

-- Location: LCCOMB_X31_Y19_N18
\EXE|FPU|mul_component|Mux22~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~47_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (((\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\)))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & 
-- (\EXE|FPU|mul_component|Mux22~44_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~44_combout\,
	datab => \EXE|FPU|mul_component|Mux22~1_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|mul_component|Mux22~47_combout\);

-- Location: LCCOMB_X31_Y17_N10
\EXE|FPU|selector|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux28~5_combout\ = (\EXE|FPU|selector|Mux28~4_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(4)) # ((\EXE|FPU|selector|Mux28~3_combout\)))) # (!\EXE|FPU|selector|Mux28~4_combout\ & 
-- (((!\EXE|FPU|selector|Mux28~3_combout\ & \EXE|FPU|mul_component|Mux22~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(4),
	datab => \EXE|FPU|selector|Mux28~4_combout\,
	datac => \EXE|FPU|selector|Mux28~3_combout\,
	datad => \EXE|FPU|mul_component|Mux22~49_combout\,
	combout => \EXE|FPU|selector|Mux28~5_combout\);

-- Location: LCCOMB_X32_Y19_N2
\EXE|FPU|mul_component|Mux22~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~50_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\)) # 
-- (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~50_combout\);

-- Location: LCCOMB_X32_Y19_N30
\EXE|FPU|mul_component|Mux22~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~52_combout\ = (\EXE|FPU|mul_component|Mux22~50_combout\) # ((\EXE|FPU|mul_component|Mux22~51_combout\ & !\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~50_combout\,
	datac => \EXE|FPU|mul_component|Mux22~51_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~52_combout\);

-- Location: LCCOMB_X19_Y21_N20
\ALU_result_C|N_dffs:4:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:4:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- (\EXE|Add0~8_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|temp\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~8_combout\,
	datab => \EXE|temp\(4),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:4:stage_i|q~1_combout\);

-- Location: LCCOMB_X30_Y17_N8
\EXE|FPU|mul_component|Mux22~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~56_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|Mux22~21_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|Mux22~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~21_combout\,
	datab => \EXE|FPU|mul_component|Mux22~12_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~56_combout\);

-- Location: LCCOMB_X31_Y17_N16
\EXE|FPU|selector|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux27~0_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|mul_component|Mux22~20_combout\) # (\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & (\EXE|FPU|mul_component|Mux22~56_combout\ & 
-- ((!\EXE|FPU|selector|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~56_combout\,
	datab => \EXE|FPU|mul_component|Mux22~20_combout\,
	datac => \EXE|FPU|selector|Mux28~3_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux27~0_combout\);

-- Location: LCCOMB_X31_Y17_N18
\EXE|FPU|selector|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux27~1_combout\ = (\EXE|FPU|selector|Mux27~0_combout\ & (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\) # (!\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux27~0_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(5) & ((\EXE|FPU|selector|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(5),
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datac => \EXE|FPU|selector|Mux27~0_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux27~1_combout\);

-- Location: LCCOMB_X33_Y19_N12
\EXE|FPU|mul_component|Mux22~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~57_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~57_combout\);

-- Location: LCCOMB_X31_Y17_N12
\EXE|FPU|selector|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux27~2_combout\ = (\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & (((\EXE|FPU|mul_component|Mux22~59_combout\ & !\EXE|FPU|selector|Mux28~2_combout\)))) # (!\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & 
-- ((\EXE|FPU|selector|Mux27~1_combout\) # ((\EXE|FPU|selector|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~7_combout\,
	datab => \EXE|FPU|selector|Mux27~1_combout\,
	datac => \EXE|FPU|mul_component|Mux22~59_combout\,
	datad => \EXE|FPU|selector|Mux28~2_combout\,
	combout => \EXE|FPU|selector|Mux27~2_combout\);

-- Location: LCCOMB_X21_Y21_N30
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~17_combout\ = (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\)) # (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~17_combout\);

-- Location: LCCOMB_X19_Y17_N12
\ALU_result_C|N_dffs:5:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:5:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|Add0~10_combout\) # ((\ALU_result_C|N_dffs:1:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (((\EXE|temp\(5) & 
-- !\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~10_combout\,
	datab => \EXE|temp\(5),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:5:stage_i|q~2_combout\);

-- Location: LCCOMB_X31_Y19_N14
\EXE|FPU|mul_component|Mux22~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~60_combout\ = (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~4_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & 
-- ((\EXE|FPU|mul_component|Mux22~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~4_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|Mux22~26_combout\,
	combout => \EXE|FPU|mul_component|Mux22~60_combout\);

-- Location: LCCOMB_X32_Y17_N16
\EXE|FPU|selector|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux26~1_combout\ = (\EXE|FPU|selector|Mux28~4_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(6)) # ((\EXE|FPU|selector|Mux28~3_combout\)))) # (!\EXE|FPU|selector|Mux28~4_combout\ & 
-- (((!\EXE|FPU|selector|Mux28~3_combout\ & \EXE|FPU|mul_component|Mux22~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~4_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(6),
	datac => \EXE|FPU|selector|Mux28~3_combout\,
	datad => \EXE|FPU|mul_component|Mux22~62_combout\,
	combout => \EXE|FPU|selector|Mux26~1_combout\);

-- Location: LCCOMB_X18_Y20_N2
\ALU_result_C|N_dffs:6:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:6:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- ((\EXE|Add0~12_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (\EXE|temp\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|temp\(6),
	datab => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datac => \EXE|Add0~12_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:6:stage_i|q~1_combout\);

-- Location: LCCOMB_X18_Y20_N12
\ALU_result_C|N_dffs:6:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:6:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:6:stage_i|q~regout\ & ((\EXE|Binput_signed[6]~25_combout\) # (!\ALU_result_C|N_dffs:6:stage_i|q~1_combout\))) # 
-- (!\read_data_1_B|N_dffs:6:stage_i|q~regout\ & (!\ALU_result_C|N_dffs:6:stage_i|q~1_combout\ & \EXE|Binput_signed[6]~25_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:6:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datab => \read_data_1_B|N_dffs:6:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:6:stage_i|q~1_combout\,
	datad => \EXE|Binput_signed[6]~25_combout\,
	combout => \ALU_result_C|N_dffs:6:stage_i|q~2_combout\);

-- Location: LCCOMB_X31_Y19_N8
\EXE|FPU|mul_component|Mux22~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~67_combout\ = (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\)) # 
-- (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\,
	combout => \EXE|FPU|mul_component|Mux22~67_combout\);

-- Location: LCCOMB_X31_Y19_N10
\EXE|FPU|mul_component|Mux22~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~68_combout\ = (\EXE|FPU|mul_component|Mux22~67_combout\) # ((\EXE|FPU|mul_component|Mux22~44_combout\ & \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~44_combout\,
	datab => \EXE|FPU|mul_component|Mux22~67_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~68_combout\);

-- Location: LCCOMB_X30_Y17_N18
\EXE|FPU|mul_component|Mux22~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~70_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|Mux22~38_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|Mux22~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~43_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|Mux22~38_combout\,
	combout => \EXE|FPU|mul_component|Mux22~70_combout\);

-- Location: LCCOMB_X30_Y17_N28
\EXE|FPU|selector|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux25~1_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|mul_component|Mux22~37_combout\) # (\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & (\EXE|FPU|mul_component|Mux22~70_combout\ & 
-- ((!\EXE|FPU|selector|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~3_combout\,
	datab => \EXE|FPU|mul_component|Mux22~70_combout\,
	datac => \EXE|FPU|mul_component|Mux22~37_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux25~1_combout\);

-- Location: LCCOMB_X30_Y17_N22
\EXE|FPU|selector|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux25~2_combout\ = (\EXE|FPU|selector|Mux25~1_combout\ & (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\) # (!\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux25~1_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(7) & ((\EXE|FPU|selector|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(7),
	datab => \EXE|FPU|selector|Mux25~1_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux25~2_combout\);

-- Location: LCCOMB_X33_Y19_N26
\EXE|FPU|mul_component|Mux22~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~72_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~57_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~57_combout\,
	datac => \EXE|FPU|mul_component|Mux22~71_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~72_combout\);

-- Location: LCCOMB_X30_Y20_N12
\EXE|FPU|mul_component|Mux22~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~73_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~64_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~64_combout\,
	datac => \EXE|FPU|mul_component|Mux22~72_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|mul_component|Mux22~73_combout\);

-- Location: LCCOMB_X30_Y21_N16
\EXE|FPU|selector|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux25~3_combout\ = (\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & (\EXE|FPU|mul_component|Mux22~73_combout\ & ((!\EXE|FPU|selector|Mux28~2_combout\)))) # (!\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & 
-- (((\EXE|FPU|selector|Mux25~2_combout\) # (\EXE|FPU|selector|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~73_combout\,
	datab => \EXE|FPU|selector|Mux25~2_combout\,
	datac => \EXE|FPU|mul_component|stage_1|process_0~7_combout\,
	datad => \EXE|FPU|selector|Mux28~2_combout\,
	combout => \EXE|FPU|selector|Mux25~3_combout\);

-- Location: LCCOMB_X32_Y19_N20
\EXE|FPU|mul_component|Mux22~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~75_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~75_combout\);

-- Location: LCCOMB_X32_Y19_N14
\EXE|FPU|mul_component|Mux22~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~76_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~63_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~75_combout\,
	datac => \EXE|FPU|mul_component|Mux22~63_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~76_combout\);

-- Location: LCCOMB_X33_Y19_N20
\EXE|FPU|mul_component|Mux22~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~77_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~72_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~76_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|Mux22~72_combout\,
	combout => \EXE|FPU|mul_component|Mux22~77_combout\);

-- Location: LCCOMB_X18_Y22_N6
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~8_combout\ = ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & 
-- \EXE|FPU|add_component|stage_5|process_0~0_combout\))) # (!\EXE|FPU|add_component|stage_5|Y[2]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~7_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~0_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~8_combout\);

-- Location: LCCOMB_X19_Y22_N22
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~9_combout\ = (\EXE|FPU|add_component|stage_5|process_0~1_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|process_0~1_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~45_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~1_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~9_combout\);

-- Location: LCCOMB_X24_Y21_N10
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~10_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\) # ((\EXE|FPU|add_component|stage_5|Y[2]~27_combout\ & 
-- ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\))) # (!\EXE|FPU|add_component|stage_5|Y[2]~27_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~27_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~9_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~10_combout\);

-- Location: LCCOMB_X18_Y20_N30
\ALU_result_C|N_dffs:8:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:8:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|Add0~16_combout\) # ((\ALU_result_C|N_dffs:1:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (((\EXE|temp\(8) & 
-- !\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~16_combout\,
	datab => \EXE|temp\(8),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:8:stage_i|q~1_combout\);

-- Location: LCCOMB_X18_Y20_N16
\ALU_result_C|N_dffs:8:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:8:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:8:stage_i|q~1_combout\ & (((\read_data_1_B|N_dffs:8:stage_i|q~regout\ & \EXE|Binput_signed[8]~23_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:8:stage_i|q~1_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:8:stage_i|q~regout\) # (\EXE|Binput_signed[8]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:8:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:8:stage_i|q~1_combout\,
	datac => \EXE|Binput_signed[8]~23_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:8:stage_i|q~2_combout\);

-- Location: LCCOMB_X33_Y19_N6
\EXE|FPU|mul_component|Mux22~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~78_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~78_combout\);

-- Location: LCCOMB_X20_Y17_N6
\ALU_result_C|N_dffs:9:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:9:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Sign_Extend_2_B|N_dffs:9:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:9:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:9:stage_i|q~regout\,
	datac => \Sign_Extend_2_B|N_dffs:9:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \ALU_result_C|N_dffs:9:stage_i|q~1_combout\);

-- Location: LCCOMB_X30_Y17_N20
\EXE|FPU|selector|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux22~0_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & (\EXE|FPU|selector|Mux28~4_combout\)) # (!\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|selector|Mux28~4_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(10))) # (!\EXE|FPU|selector|Mux28~4_combout\ & ((\EXE|FPU|mul_component|Mux22~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~3_combout\,
	datab => \EXE|FPU|selector|Mux28~4_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(10),
	datad => \EXE|FPU|mul_component|Mux22~36_combout\,
	combout => \EXE|FPU|selector|Mux22~0_combout\);

-- Location: LCCOMB_X30_Y17_N30
\EXE|FPU|selector|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux22~1_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|selector|Mux22~0_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\)) # (!\EXE|FPU|selector|Mux22~0_combout\ & 
-- ((\EXE|FPU|mul_component|Mux22~30_combout\))))) # (!\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|selector|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~3_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datac => \EXE|FPU|selector|Mux22~0_combout\,
	datad => \EXE|FPU|mul_component|Mux22~30_combout\,
	combout => \EXE|FPU|selector|Mux22~1_combout\);

-- Location: LCCOMB_X29_Y21_N22
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~12_combout\ & 
-- (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ $ (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~13_combout\ & \EXE|FPU|add_component|stage_5|process_0~2_combout\))))) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~12_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~13_combout\ & (\EXE|FPU|add_component|stage_5|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~12_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~13_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\);

-- Location: LCCOMB_X30_Y20_N8
\EXE|FPU|selector|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux22~2_combout\ = (\EXE|FPU|selector|Mux20~2_combout\ & (\EXE|FPU|selector|Mux22~1_combout\ & (\EXE|FPU|selector|Mux20~1_combout\))) # (!\EXE|FPU|selector|Mux20~2_combout\ & 
-- (((\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\) # (!\EXE|FPU|selector|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux20~2_combout\,
	datab => \EXE|FPU|selector|Mux22~1_combout\,
	datac => \EXE|FPU|selector|Mux20~1_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	combout => \EXE|FPU|selector|Mux22~2_combout\);

-- Location: LCCOMB_X30_Y20_N10
\EXE|FPU|selector|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux21~0_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|mul_component|Mux22~38_combout\) # (\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & (\EXE|FPU|mul_component|Mux22~46_combout\ & 
-- ((!\EXE|FPU|selector|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~46_combout\,
	datab => \EXE|FPU|mul_component|Mux22~38_combout\,
	datac => \EXE|FPU|selector|Mux28~3_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux21~0_combout\);

-- Location: LCCOMB_X30_Y20_N28
\EXE|FPU|selector|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux21~1_combout\ = (\EXE|FPU|selector|Mux21~0_combout\ & (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\) # (!\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux21~0_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(11) & ((\EXE|FPU|selector|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux21~0_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(11),
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux21~1_combout\);

-- Location: LCCOMB_X30_Y20_N14
\EXE|FPU|selector|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux21~2_combout\ = (\EXE|FPU|selector|Mux20~1_combout\ & ((\EXE|FPU|selector|Mux20~2_combout\ & ((\EXE|FPU|selector|Mux21~1_combout\))) # (!\EXE|FPU|selector|Mux20~2_combout\ & 
-- (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\)))) # (!\EXE|FPU|selector|Mux20~1_combout\ & (((!\EXE|FPU|selector|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datab => \EXE|FPU|selector|Mux21~1_combout\,
	datac => \EXE|FPU|selector|Mux20~1_combout\,
	datad => \EXE|FPU|selector|Mux20~2_combout\,
	combout => \EXE|FPU|selector|Mux21~2_combout\);

-- Location: LCCOMB_X26_Y20_N0
\ALU_result_C|N_dffs:11:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:11:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:11:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:11:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrc_control_B|q~regout\,
	datac => \Instruction_B|N_dffs:11:stage_i|q~regout\,
	datad => \read_data_2_B|N_dffs:11:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:11:stage_i|q~1_combout\);

-- Location: LCCOMB_X22_Y20_N30
\ALU_result_C|N_dffs:11:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:11:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|Add0~22_combout\) # ((\ALU_result_C|N_dffs:1:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (((\EXE|temp\(11) & 
-- !\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~22_combout\,
	datab => \EXE|temp\(11),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:11:stage_i|q~2_combout\);

-- Location: LCCOMB_X22_Y20_N16
\ALU_result_C|N_dffs:11:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:11:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:11:stage_i|q~1_combout\ & ((\read_data_1_B|N_dffs:11:stage_i|q~regout\) # (!\ALU_result_C|N_dffs:11:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:11:stage_i|q~1_combout\ & (\read_data_1_B|N_dffs:11:stage_i|q~regout\ & !\ALU_result_C|N_dffs:11:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:11:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datab => \ALU_result_C|N_dffs:11:stage_i|q~1_combout\,
	datac => \read_data_1_B|N_dffs:11:stage_i|q~regout\,
	datad => \ALU_result_C|N_dffs:11:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:11:stage_i|q~3_combout\);

-- Location: LCCOMB_X32_Y17_N12
\EXE|FPU|selector|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux20~3_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|selector|Mux28~4_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(12))) # (!\EXE|FPU|selector|Mux28~4_combout\ & ((\EXE|FPU|mul_component|Mux22~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(12),
	datab => \EXE|FPU|selector|Mux28~3_combout\,
	datac => \EXE|FPU|selector|Mux28~4_combout\,
	datad => \EXE|FPU|mul_component|Mux22~48_combout\,
	combout => \EXE|FPU|selector|Mux20~3_combout\);

-- Location: LCCOMB_X29_Y21_N4
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:12:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ = (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~14_combout\ $ (((\EXE|FPU|add_component|stage_5|process_0~2_combout\ & \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~15_combout\))))) # 
-- (!\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ & (((\EXE|FPU|add_component|stage_5|process_0~2_combout\ & \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~14_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~15_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\);

-- Location: LCCOMB_X21_Y20_N20
\ALU_result_C|N_dffs:12:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:12:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- (\EXE|Add0~24_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|temp\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~24_combout\,
	datab => \EXE|temp\(12),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:12:stage_i|q~1_combout\);

-- Location: LCCOMB_X33_Y18_N10
\EXE|FPU|mul_component|Mux22~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~92_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~84_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~91_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|Mux22~84_combout\,
	combout => \EXE|FPU|mul_component|Mux22~92_combout\);

-- Location: LCCOMB_X29_Y21_N24
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[13]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[13]~16_combout\ = (\EXE|FPU|add_component|stage_5|process_0~2_combout\ & ((\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4_combout\))) # (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~11_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[13]~16_combout\);

-- Location: LCCOMB_X31_Y17_N20
\EXE|FPU|selector|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux18~0_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|selector|Mux28~4_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(14)))) # (!\EXE|FPU|selector|Mux28~4_combout\ & (\EXE|FPU|mul_component|Mux22~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~61_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(14),
	datac => \EXE|FPU|selector|Mux28~3_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux18~0_combout\);

-- Location: LCCOMB_X18_Y19_N26
\ALU_result_C|N_dffs:14:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:14:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|Add0~28_combout\) # ((\ALU_result_C|N_dffs:1:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- (((!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & \EXE|temp\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~28_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \EXE|temp\(14),
	combout => \ALU_result_C|N_dffs:14:stage_i|q~1_combout\);

-- Location: LCCOMB_X18_Y19_N20
\ALU_result_C|N_dffs:14:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:14:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\EXE|Binput_signed[14]~12_combout\ & ((\read_data_1_B|N_dffs:14:stage_i|q~regout\) # (!\ALU_result_C|N_dffs:14:stage_i|q~1_combout\))) # 
-- (!\EXE|Binput_signed[14]~12_combout\ & (\read_data_1_B|N_dffs:14:stage_i|q~regout\ & !\ALU_result_C|N_dffs:14:stage_i|q~1_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:14:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[14]~12_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datac => \read_data_1_B|N_dffs:14:stage_i|q~regout\,
	datad => \ALU_result_C|N_dffs:14:stage_i|q~1_combout\,
	combout => \ALU_result_C|N_dffs:14:stage_i|q~2_combout\);

-- Location: LCCOMB_X33_Y18_N24
\EXE|FPU|mul_component|Mux22~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~97_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~97_combout\);

-- Location: LCCOMB_X20_Y22_N12
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~40_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~39_combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~35_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~39_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~40_combout\);

-- Location: LCCOMB_X26_Y21_N12
\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[15]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[15]~13_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~32_combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~40_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~32_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[15]~13_combout\);

-- Location: LCCOMB_X26_Y21_N6
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[15]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[15]~18_combout\ = (\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[15]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[15]~13_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[15]~18_combout\);

-- Location: LCCOMB_X31_Y17_N24
\EXE|FPU|selector|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux16~0_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|selector|Mux28~4_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(16)))) # (!\EXE|FPU|selector|Mux28~4_combout\ & (\EXE|FPU|mul_component|Mux22~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~74_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(16),
	datac => \EXE|FPU|selector|Mux28~3_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux16~0_combout\);

-- Location: LCCOMB_X31_Y17_N2
\EXE|FPU|selector|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux16~1_combout\ = (\EXE|FPU|selector|Mux16~0_combout\ & (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\)) # (!\EXE|FPU|selector|Mux28~3_combout\))) # (!\EXE|FPU|selector|Mux16~0_combout\ & 
-- (\EXE|FPU|selector|Mux28~3_combout\ & (\EXE|FPU|mul_component|Mux22~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux16~0_combout\,
	datab => \EXE|FPU|selector|Mux28~3_combout\,
	datac => \EXE|FPU|mul_component|Mux22~10_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	combout => \EXE|FPU|selector|Mux16~1_combout\);

-- Location: LCCOMB_X16_Y20_N4
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~41_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~41_combout\);

-- Location: LCCOMB_X21_Y20_N6
\ALU_result_C|N_dffs:16:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:16:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|Add0~32_combout\) # ((\ALU_result_C|N_dffs:1:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- (((!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & \EXE|temp\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~32_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \EXE|temp\(16),
	combout => \ALU_result_C|N_dffs:16:stage_i|q~1_combout\);

-- Location: LCCOMB_X31_Y18_N8
\EXE|FPU|selector|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux15~0_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|mul_component|Mux22~13_combout\) # (\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & (\EXE|FPU|mul_component|Mux22~6_combout\ & 
-- ((!\EXE|FPU|selector|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~3_combout\,
	datab => \EXE|FPU|mul_component|Mux22~6_combout\,
	datac => \EXE|FPU|mul_component|Mux22~13_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux15~0_combout\);

-- Location: LCCOMB_X31_Y18_N26
\EXE|FPU|selector|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux15~1_combout\ = (\EXE|FPU|selector|Mux28~4_combout\ & ((\EXE|FPU|selector|Mux15~0_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\))) # (!\EXE|FPU|selector|Mux15~0_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(17))))) # (!\EXE|FPU|selector|Mux28~4_combout\ & (((\EXE|FPU|selector|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~4_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(17),
	datac => \EXE|FPU|selector|Mux15~0_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	combout => \EXE|FPU|selector|Mux15~1_combout\);

-- Location: LCCOMB_X32_Y18_N20
\EXE|FPU|selector|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux15~2_combout\ = (\EXE|FPU|selector|Mux10~0_combout\ & ((\EXE|FPU|selector|Mux15~1_combout\) # ((\EXE|FPU|selector|Mux10~1_combout\)))) # (!\EXE|FPU|selector|Mux10~0_combout\ & (((\EXE|FPU|mul_component|Mux22~80_combout\ & 
-- !\EXE|FPU|selector|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux10~0_combout\,
	datab => \EXE|FPU|selector|Mux15~1_combout\,
	datac => \EXE|FPU|mul_component|Mux22~80_combout\,
	datad => \EXE|FPU|selector|Mux10~1_combout\,
	combout => \EXE|FPU|selector|Mux15~2_combout\);

-- Location: LCCOMB_X32_Y18_N6
\EXE|FPU|selector|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux15~3_combout\ = (\EXE|FPU|selector|Mux15~2_combout\ & ((\EXE|FPU|mul_component|Mux22~101_combout\) # ((!\EXE|FPU|selector|Mux10~1_combout\)))) # (!\EXE|FPU|selector|Mux15~2_combout\ & (((\EXE|FPU|mul_component|Mux22~103_combout\ & 
-- \EXE|FPU|selector|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~101_combout\,
	datab => \EXE|FPU|mul_component|Mux22~103_combout\,
	datac => \EXE|FPU|selector|Mux15~2_combout\,
	datad => \EXE|FPU|selector|Mux10~1_combout\,
	combout => \EXE|FPU|selector|Mux15~3_combout\);

-- Location: LCCOMB_X25_Y20_N10
\EXE|FPU|selector|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux15~4_combout\ = (\EXE|FPU|selector|Mux28~0_combout\ & (\EXE|FPU|selector|Mux15~3_combout\ & \EXE|FPU|selector|Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~0_combout\,
	datab => \EXE|FPU|selector|Mux15~3_combout\,
	datac => \EXE|FPU|selector|Mux30~2_combout\,
	combout => \EXE|FPU|selector|Mux15~4_combout\);

-- Location: LCCOMB_X19_Y16_N12
\ALU_result_C|N_dffs:17:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:17:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- (\EXE|Add0~34_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|temp\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~34_combout\,
	datab => \EXE|temp\(17),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:17:stage_i|q~2_combout\);

-- Location: LCCOMB_X21_Y22_N16
\EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[18]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[18]~0_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[18]~0_combout\);

-- Location: LCCOMB_X21_Y22_N10
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~45_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[18]~0_combout\))) # (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ 
-- & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~41_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[18]~0_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~45_combout\);

-- Location: LCCOMB_X25_Y21_N12
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~23_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ & (((!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~45_combout\)) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & ((!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~45_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~8_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~23_combout\);

-- Location: LCCOMB_X25_Y21_N14
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~24_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~23_combout\ & 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~13_combout\))) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~23_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~38_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~38_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~13_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~23_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~24_combout\);

-- Location: LCCOMB_X31_Y18_N12
\EXE|FPU|selector|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux14~1_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|selector|Mux28~4_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\)) # (!\EXE|FPU|selector|Mux28~4_combout\ & ((\EXE|FPU|mul_component|Mux22~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~3_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~0_combout\,
	datac => \EXE|FPU|mul_component|Mux22~28_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux14~1_combout\);

-- Location: LCCOMB_X31_Y18_N14
\EXE|FPU|selector|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux14~2_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|selector|Mux14~1_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\))) # (!\EXE|FPU|selector|Mux14~1_combout\ & 
-- (\EXE|FPU|mul_component|Mux22~34_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|selector|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~34_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datac => \EXE|FPU|selector|Mux28~3_combout\,
	datad => \EXE|FPU|selector|Mux14~1_combout\,
	combout => \EXE|FPU|selector|Mux14~2_combout\);

-- Location: LCCOMB_X31_Y20_N2
\EXE|FPU|selector|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux13~0_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|selector|Mux28~4_combout\) # ((\EXE|FPU|mul_component|Mux22~44_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & (!\EXE|FPU|selector|Mux28~4_combout\ & 
-- ((\EXE|FPU|mul_component|Mux22~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~3_combout\,
	datab => \EXE|FPU|selector|Mux28~4_combout\,
	datac => \EXE|FPU|mul_component|Mux22~44_combout\,
	datad => \EXE|FPU|mul_component|Mux22~87_combout\,
	combout => \EXE|FPU|selector|Mux13~0_combout\);

-- Location: LCCOMB_X31_Y20_N4
\EXE|FPU|selector|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux13~1_combout\ = (\EXE|FPU|selector|Mux28~4_combout\ & ((\EXE|FPU|selector|Mux13~0_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\))) # (!\EXE|FPU|selector|Mux13~0_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\)))) # (!\EXE|FPU|selector|Mux28~4_combout\ & (((\EXE|FPU|selector|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\,
	datab => \EXE|FPU|selector|Mux28~4_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	datad => \EXE|FPU|selector|Mux13~0_combout\,
	combout => \EXE|FPU|selector|Mux13~1_combout\);

-- Location: LCCOMB_X21_Y22_N22
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~46_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[19]~1_combout\))) # (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ 
-- & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~43_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[19]~1_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~46_combout\);

-- Location: LCCOMB_X25_Y21_N24
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~25_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ & 
-- ((!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~40_combout\))) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~46_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~46_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~40_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~25_combout\);

-- Location: LCCOMB_X21_Y19_N12
\ALU_result_C|N_dffs:19:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:19:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~2_combout\) # (\EXE|Add0~38_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (\EXE|temp\(19) & 
-- (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datab => \EXE|temp\(19),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \EXE|Add0~38_combout\,
	combout => \ALU_result_C|N_dffs:19:stage_i|q~2_combout\);

-- Location: LCCOMB_X31_Y19_N6
\EXE|FPU|selector|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux12~2_combout\ = (\EXE|FPU|selector|Mux28~4_combout\ & (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\) # (\EXE|FPU|selector|Mux28~3_combout\)))) # (!\EXE|FPU|selector|Mux28~4_combout\ & 
-- (\EXE|FPU|mul_component|Mux22~53_combout\ & ((!\EXE|FPU|selector|Mux28~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~53_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~4_combout\,
	datac => \EXE|FPU|selector|Mux28~4_combout\,
	datad => \EXE|FPU|selector|Mux28~3_combout\,
	combout => \EXE|FPU|selector|Mux12~2_combout\);

-- Location: LCCOMB_X25_Y20_N24
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:20:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~24_combout\ & 
-- (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~4_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~26_combout\ & \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~24_combout\,
	datab => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~4_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~26_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X34_Y18_N4
\EXE|FPU|mul_component|Mux22~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~110_combout\ = (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\) # ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\ & 
-- \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~110_combout\);

-- Location: LCCOMB_X22_Y22_N16
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~34_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\) # ((\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & \EXE|FPU|add_component|stage_5|Y[0]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~34_combout\);

-- Location: LCCOMB_X22_Y22_N2
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35_combout\ = (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & \EXE|FPU|add_component|stage_5|Y[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35_combout\);

-- Location: LCCOMB_X22_Y22_N12
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~36_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~34_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~34_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35_combout\ & ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\))) 
-- # (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[20]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~34_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[20]~2_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~36_combout\);

-- Location: LCCOMB_X22_Y22_N14
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~37_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~34_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~36_combout\ & 
-- ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\))) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~36_combout\ & 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~45_combout\)))) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~34_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[18]~45_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~34_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~36_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~37_combout\);

-- Location: LCCOMB_X27_Y21_N16
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~38_combout\ = (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & ((\EXE|FPU|add_component|stage_5|process_0~2_combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~37_combout\)) # (!\EXE|FPU|add_component|stage_5|process_0~2_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~37_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~38_combout\);

-- Location: LCCOMB_X25_Y20_N16
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:22:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~33_combout\ & \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~33_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~30_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X22_Y22_N0
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~40_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~34_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35_combout\)) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~46_combout\))) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~34_combout\ & (((!\EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[21]~3_combout\ & 
-- !\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~34_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[19]~46_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[21]~3_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~40_combout\);

-- Location: LCCOMB_X22_Y22_N18
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~41_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~40_combout\ & 
-- ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\))) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~40_combout\ & 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\)))) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35_combout\ & 
-- (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:23:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~35_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~40_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~41_combout\);

-- Location: LCCOMB_X26_Y21_N28
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~42_combout\ = (\EXE|FPU|add_component|stage_5|process_0~2_combout\ & ((\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & 
-- ((!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[15]~13_combout\))) # (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~41_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[15]~13_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~42_combout\);

-- Location: LCCOMB_X26_Y21_N30
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~43_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~42_combout\) # ((!\EXE|FPU|add_component|stage_5|process_0~2_combout\ & 
-- (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~42_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~43_combout\);

-- Location: LCCOMB_X24_Y21_N6
\EXE|FPU|selector|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux9~0_combout\ = (!\EXE|FPU|selector|Mux31~4_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~43_combout\ $ (((\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ & 
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux31~4_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[23]~43_combout\,
	datac => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~39_combout\,
	combout => \EXE|FPU|selector|Mux9~0_combout\);

-- Location: LCCOMB_X31_Y19_N22
\EXE|FPU|mul_component|Mux22~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~117_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\ & ((!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\)))) # 
-- (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (((\EXE|FPU|mul_component|Mux22~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\,
	datab => \EXE|FPU|mul_component|Mux22~67_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~117_combout\);

-- Location: LCCOMB_X18_Y18_N14
\EXE|FPU|add_component|stage_1|Y[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_1|Y[0]~0_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|Binput_signed[23]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_1|Y[0]~0_combout\);

-- Location: LCCOMB_X15_Y16_N4
\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ = \read_data_1_B|N_dffs:24:stage_i|q~regout\ $ (\EXE|Binput_signed[24]~4_combout\ $ (((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & \EXE|Binput_signed[23]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:24:stage_i|q~regout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \EXE|Binput_signed[23]~3_combout\,
	datad => \EXE|Binput_signed[24]~4_combout\,
	combout => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\);

-- Location: LCCOMB_X14_Y16_N10
\EXE|FPU|selector|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux7~0_combout\ = (\EXE|FPU|selector|Mux3~0_combout\ & (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ $ (((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\) # 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux3~0_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datac => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	combout => \EXE|FPU|selector|Mux7~0_combout\);

-- Location: LCCOMB_X20_Y17_N24
\ALU_result_C|N_dffs:25:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:25:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:25:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:25:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \ALU_result_C|N_dffs:25:stage_i|q~1_combout\);

-- Location: LCCOMB_X15_Y16_N18
\EXE|FPU|add_component|stage_1|Y[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_1|Y[2]~2_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:25:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[25]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_1_B|N_dffs:25:stage_i|q~regout\,
	datac => \EXE|Binput_signed[25]~5_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_1|Y[2]~2_combout\);

-- Location: LCCOMB_X14_Y17_N18
\EXE|FPU|selector|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux6~0_combout\ = \EXE|FPU|add_component|stage_1|Y[2]~2_combout\ $ (((\EXE|FPU|add_component|stage_1|Y[1]~1_combout\ & (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- \EXE|FPU|add_component|stage_1|Y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_1|Y[1]~1_combout\,
	datab => \EXE|FPU|add_component|stage_1|Y[2]~2_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datad => \EXE|FPU|add_component|stage_1|Y[0]~0_combout\,
	combout => \EXE|FPU|selector|Mux6~0_combout\);

-- Location: LCCOMB_X14_Y17_N6
\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_1|Y[2]~2_combout\) # 
-- (\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))) # (!\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_1|Y[2]~2_combout\ & 
-- \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_1|Y[2]~2_combout\,
	datad => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X14_Y17_N2
\EXE|FPU|selector|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux5~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & (\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ $ 
-- (\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ $ (\EXE|FPU|add_component|stage_1|Y[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datac => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_1|Y[3]~3_combout\,
	combout => \EXE|FPU|selector|Mux5~0_combout\);

-- Location: LCCOMB_X14_Y17_N12
\EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_1|Y[3]~3_combout\ $ (((\EXE|FPU|add_component|stage_1|Y[2]~2_combout\ & (\EXE|FPU|add_component|stage_1|Y[1]~1_combout\ & 
-- \EXE|FPU|add_component|stage_1|Y[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_1|Y[3]~3_combout\,
	datab => \EXE|FPU|add_component|stage_1|Y[2]~2_combout\,
	datac => \EXE|FPU|add_component|stage_1|Y[1]~1_combout\,
	datad => \EXE|FPU|add_component|stage_1|Y[0]~0_combout\,
	combout => \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X14_Y17_N14
\EXE|FPU|selector|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux5~1_combout\ = (!\EXE|FPU|selector|Mux30~2_combout\ & ((\EXE|FPU|selector|Mux5~0_combout\) # ((\EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- !\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datab => \EXE|FPU|selector|Mux5~0_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datad => \EXE|FPU|selector|Mux30~2_combout\,
	combout => \EXE|FPU|selector|Mux5~1_combout\);

-- Location: LCCOMB_X14_Y16_N16
\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	combout => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X15_Y15_N28
\ALU_result_C|N_dffs:27:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:27:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- (\EXE|Add0~54_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|temp\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~54_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datad => \EXE|temp\(27),
	combout => \ALU_result_C|N_dffs:27:stage_i|q~2_combout\);

-- Location: LCCOMB_X14_Y16_N6
\EXE|FPU|selector|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux4~0_combout\ = \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ $ (((\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	combout => \EXE|FPU|selector|Mux4~0_combout\);

-- Location: LCCOMB_X14_Y17_N8
\EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_1|Y[3]~3_combout\ & (\EXE|FPU|add_component|stage_1|Y[2]~2_combout\ & (\EXE|FPU|add_component|stage_1|Y[1]~1_combout\ & 
-- \EXE|FPU|add_component|stage_1|Y[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_1|Y[3]~3_combout\,
	datab => \EXE|FPU|add_component|stage_1|Y[2]~2_combout\,
	datac => \EXE|FPU|add_component|stage_1|Y[1]~1_combout\,
	datad => \EXE|FPU|add_component|stage_1|Y[0]~0_combout\,
	combout => \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X16_Y17_N30
\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_1|Y[5]~5_combout\ $ (\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\ $ 
-- (((\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\) # (\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_1|Y[5]~5_combout\,
	datab => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\,
	datac => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\,
	datad => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\,
	combout => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\);

-- Location: LCCOMB_X16_Y17_N0
\EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_1|Y[5]~5_combout\ $ (((\EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & 
-- \EXE|FPU|add_component|stage_1|Y[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_1|Y[4]~4_combout\,
	datad => \EXE|FPU|add_component|stage_1|Y[5]~5_combout\,
	combout => \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\);

-- Location: LCCOMB_X16_Y17_N26
\EXE|FPU|selector|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux3~1_combout\ = (!\EXE|FPU|selector|Mux30~2_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & ((\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\))) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & (\EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datab => \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datad => \EXE|FPU|selector|Mux30~2_combout\,
	combout => \EXE|FPU|selector|Mux3~1_combout\);

-- Location: LCCOMB_X15_Y17_N14
\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ = (\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ & (\read_data_1_B|N_dffs:28:stage_i|q~regout\ $ 
-- (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ $ (\EXE|Binput_signed[28]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datab => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datad => \EXE|Binput_signed[28]~6_combout\,
	combout => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X15_Y17_N24
\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ = (\read_data_1_B|N_dffs:28:stage_i|q~regout\ & ((\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\) # 
-- (\EXE|Binput_signed[28]~6_combout\))) # (!\read_data_1_B|N_dffs:28:stage_i|q~regout\ & (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ & \EXE|Binput_signed[28]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datac => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datad => \EXE|Binput_signed[28]~6_combout\,
	combout => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X16_Y17_N4
\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ = \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ $ (\read_data_1_B|N_dffs:29:stage_i|q~regout\ $ (\EXE|Binput_signed[29]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datac => \read_data_1_B|N_dffs:29:stage_i|q~regout\,
	datad => \EXE|Binput_signed[29]~8_combout\,
	combout => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\);

-- Location: LCCOMB_X14_Y16_N30
\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ = (\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ & 
-- (\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & 
-- \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datab => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	combout => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X16_Y17_N6
\EXE|FPU|selector|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux2~0_combout\ = (\EXE|FPU|selector|Mux3~0_combout\ & (\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ $ (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ $ 
-- (\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	datac => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|selector|Mux3~0_combout\,
	combout => \EXE|FPU|selector|Mux2~0_combout\);

-- Location: LCCOMB_X18_Y17_N22
\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\ = \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\ $ 
-- (((\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ & ((\read_data_1_B|N_dffs:29:stage_i|q~regout\) # (\EXE|Binput_signed[29]~8_combout\))) # 
-- (!\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ & (\read_data_1_B|N_dffs:29:stage_i|q~regout\ & \EXE|Binput_signed[29]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\,
	datab => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datac => \read_data_1_B|N_dffs:29:stage_i|q~regout\,
	datad => \EXE|Binput_signed[29]~8_combout\,
	combout => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\);

-- Location: LCCOMB_X16_Y17_N8
\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ = \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\ $ 
-- (((\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ & ((\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\) # 
-- (\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\))) # (!\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ & \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	datac => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~1_combout\,
	combout => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y23_N10
\HAZ|find_hazard~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~1_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\Instruction_B|N_dffs:11:stage_i|q~regout\ & (\Instruction_B|N_dffs:12:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(17))))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\Instruction_B|N_dffs:11:stage_i|q~regout\ & (\Instruction_B|N_dffs:12:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \Instruction_B|N_dffs:12:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:11:stage_i|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \HAZ|find_hazard~1_combout\);

-- Location: LCCOMB_X27_Y23_N24
\HAZ|find_hazard~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~2_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\Instruction_B|N_dffs:13:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(19) $ (!\Instruction_B|N_dffs:14:stage_i|q~regout\)))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\Instruction_B|N_dffs:13:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(19) $ (!\Instruction_B|N_dffs:14:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(18),
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \Instruction_B|N_dffs:13:stage_i|q~regout\,
	datad => \Instruction_B|N_dffs:14:stage_i|q~regout\,
	combout => \HAZ|find_hazard~2_combout\);

-- Location: LCCOMB_X26_Y23_N24
\HAZ|find_hazard~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~3_combout\ = (\HAZ|find_hazard~1_combout\ & (\HAZ|find_hazard~2_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(20)) # (!\HAZ|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|find_hazard~1_combout\,
	datab => \HAZ|find_hazard~2_combout\,
	datac => \HAZ|Equal1~0_combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(20),
	combout => \HAZ|find_hazard~3_combout\);

-- Location: LCFF_X29_Y23_N19
\MemRead_control_C|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \MemRead_control_C|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MemRead_control_C|q~regout\);

-- Location: LCCOMB_X29_Y23_N20
\HAZ|find_hazard~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~8_combout\ = (\MemRead_control_C|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(20) $ (!\Instruction_C|N_dffs:20:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemRead_control_C|q~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \Instruction_C|N_dffs:20:stage_i|q~regout\,
	combout => \HAZ|find_hazard~8_combout\);

-- Location: LCCOMB_X25_Y23_N8
\HAZ|find_hazard~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~9_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\Instruction_C|N_dffs:16:stage_i|q~regout\ & (\Instruction_C|N_dffs:17:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(17))))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\Instruction_C|N_dffs:16:stage_i|q~regout\ & (\Instruction_C|N_dffs:17:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \Instruction_C|N_dffs:16:stage_i|q~regout\,
	datac => \Instruction_C|N_dffs:17:stage_i|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(17),
	combout => \HAZ|find_hazard~9_combout\);

-- Location: LCCOMB_X30_Y23_N8
\HAZ|find_hazard~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~10_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\Instruction_C|N_dffs:19:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(18) $ (!\Instruction_C|N_dffs:18:stage_i|q~regout\)))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\Instruction_C|N_dffs:19:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(18) $ (!\Instruction_C|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \Instruction_C|N_dffs:19:stage_i|q~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \Instruction_C|N_dffs:18:stage_i|q~regout\,
	combout => \HAZ|find_hazard~10_combout\);

-- Location: LCCOMB_X30_Y23_N2
\HAZ|find_hazard~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~11_combout\ = (\HAZ|find_hazard~10_combout\ & (\HAZ|find_hazard~9_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(20)) # (!\HAZ|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(20),
	datab => \HAZ|find_hazard~10_combout\,
	datac => \HAZ|find_hazard~9_combout\,
	datad => \HAZ|Equal1~0_combout\,
	combout => \HAZ|find_hazard~11_combout\);

-- Location: LCCOMB_X29_Y23_N6
\HAZ|find_hazard~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~12_combout\ = (\MemRead_control_C|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(25) $ (!\Instruction_C|N_dffs:20:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemRead_control_C|q~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \Instruction_C|N_dffs:20:stage_i|q~regout\,
	combout => \HAZ|find_hazard~12_combout\);

-- Location: LCCOMB_X25_Y23_N26
\HAZ|find_hazard~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~13_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\Instruction_C|N_dffs:17:stage_i|q~regout\ & (\Instruction_C|N_dffs:16:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(21))))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\Instruction_C|N_dffs:17:stage_i|q~regout\ & (\Instruction_C|N_dffs:16:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \Instruction_C|N_dffs:16:stage_i|q~regout\,
	datac => \Instruction_C|N_dffs:17:stage_i|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \HAZ|find_hazard~13_combout\);

-- Location: LCCOMB_X30_Y23_N28
\HAZ|find_hazard~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~14_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\Instruction_C|N_dffs:18:stage_i|q~regout\ & (\Instruction_C|N_dffs:19:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(24))))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\Instruction_C|N_dffs:18:stage_i|q~regout\ & (\Instruction_C|N_dffs:19:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \Instruction_C|N_dffs:19:stage_i|q~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(24),
	datad => \Instruction_C|N_dffs:18:stage_i|q~regout\,
	combout => \HAZ|find_hazard~14_combout\);

-- Location: LCCOMB_X29_Y23_N24
\HAZ|find_hazard~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~15_combout\ = (\HAZ|find_hazard~13_combout\ & (\HAZ|find_hazard~14_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(25)) # (!\HAZ|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|Equal0~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(25),
	datac => \HAZ|find_hazard~13_combout\,
	datad => \HAZ|find_hazard~14_combout\,
	combout => \HAZ|find_hazard~15_combout\);

-- Location: LCCOMB_X29_Y23_N10
\HAZ|data_hazard_en~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|data_hazard_en~1_combout\ = (\HAZ|find_hazard~12_combout\ & (!\HAZ|find_hazard~15_combout\ & ((!\HAZ|find_hazard~11_combout\) # (!\HAZ|find_hazard~8_combout\)))) # (!\HAZ|find_hazard~12_combout\ & (((!\HAZ|find_hazard~11_combout\) # 
-- (!\HAZ|find_hazard~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|find_hazard~12_combout\,
	datab => \HAZ|find_hazard~15_combout\,
	datac => \HAZ|find_hazard~8_combout\,
	datad => \HAZ|find_hazard~11_combout\,
	combout => \HAZ|data_hazard_en~1_combout\);

-- Location: LCFF_X24_Y23_N23
\MemRead_control_B|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \MemRead_control_B|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MemRead_control_B|q~regout\);

-- Location: LCCOMB_X25_Y23_N30
\HAZ|find_hazard~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~21_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\Instruction_B|N_dffs:16:stage_i|q~regout\ & (\Instruction_B|N_dffs:17:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(22))))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\Instruction_B|N_dffs:16:stage_i|q~regout\ & (\Instruction_B|N_dffs:17:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \Instruction_B|N_dffs:16:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:17:stage_i|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \HAZ|find_hazard~21_combout\);

-- Location: LCCOMB_X30_Y23_N30
\HAZ|find_hazard~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~22_combout\ = (\IFE|inst_memory|auto_generated|q_a\(23) & (\Instruction_B|N_dffs:18:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(24) $ (!\Instruction_B|N_dffs:19:stage_i|q~regout\)))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(23) & (!\Instruction_B|N_dffs:18:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(24) $ (!\Instruction_B|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(23),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \Instruction_B|N_dffs:19:stage_i|q~regout\,
	datad => \Instruction_B|N_dffs:18:stage_i|q~regout\,
	combout => \HAZ|find_hazard~22_combout\);

-- Location: LCCOMB_X29_Y23_N26
\HAZ|find_hazard~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~23_combout\ = (\HAZ|find_hazard~21_combout\ & (\HAZ|find_hazard~22_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(25)) # (!\HAZ|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|Equal0~0_combout\,
	datab => \HAZ|find_hazard~21_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \HAZ|find_hazard~22_combout\,
	combout => \HAZ|find_hazard~23_combout\);

-- Location: LCCOMB_X25_Y23_N2
\HAZ|find_hazard~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~29_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(22))))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \HAZ|find_hazard~29_combout\);

-- Location: LCCOMB_X30_Y23_N4
\HAZ|find_hazard~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~30_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24) $ (!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (!\IFE|inst_memory|auto_generated|q_a\(23) & (\IFE|inst_memory|auto_generated|q_a\(24) $ (!\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \IFE|inst_memory|auto_generated|q_a\(23),
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \HAZ|find_hazard~30_combout\);

-- Location: LCCOMB_X29_Y23_N2
\HAZ|find_hazard~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~31_combout\ = (\HAZ|find_hazard~29_combout\ & (\HAZ|find_hazard~30_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(25)) # (!\HAZ|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|Equal0~0_combout\,
	datab => \HAZ|find_hazard~29_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \HAZ|find_hazard~30_combout\,
	combout => \HAZ|find_hazard~31_combout\);

-- Location: LCCOMB_X25_Y22_N2
\HAZ|find_hazard~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~33_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\Instruction_C|N_dffs:11:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(17) $ (!\Instruction_C|N_dffs:12:stage_i|q~regout\)))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\Instruction_C|N_dffs:11:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(17) $ (!\Instruction_C|N_dffs:12:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \Instruction_C|N_dffs:12:stage_i|q~regout\,
	datad => \Instruction_C|N_dffs:11:stage_i|q~regout\,
	combout => \HAZ|find_hazard~33_combout\);

-- Location: LCCOMB_X26_Y23_N12
\HAZ|find_hazard~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~36_combout\ = (\Regwrite_control_C|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(25) $ (!\Instruction_C|N_dffs:15:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datab => \Instruction_C|N_dffs:15:stage_i|q~regout\,
	datad => \Regwrite_control_C|q~regout\,
	combout => \HAZ|find_hazard~36_combout\);

-- Location: LCCOMB_X25_Y23_N4
\HAZ|find_hazard~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~40_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\Instruction_A|N_dffs:12:stage_i|q~regout\ & (\Instruction_A|N_dffs:11:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(16))))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\Instruction_A|N_dffs:12:stage_i|q~regout\ & (\Instruction_A|N_dffs:11:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \Instruction_A|N_dffs:11:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:12:stage_i|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \HAZ|find_hazard~40_combout\);

-- Location: LCCOMB_X25_Y23_N6
\HAZ|find_hazard~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~41_combout\ = (\Instruction_A|N_dffs:14:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18) $ (!\Instruction_A|N_dffs:13:stage_i|q~regout\)))) # 
-- (!\Instruction_A|N_dffs:14:stage_i|q~regout\ & (!\IFE|inst_memory|auto_generated|q_a\(19) & (\IFE|inst_memory|auto_generated|q_a\(18) $ (!\Instruction_A|N_dffs:13:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:14:stage_i|q~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \Instruction_A|N_dffs:13:stage_i|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \HAZ|find_hazard~41_combout\);

-- Location: LCCOMB_X25_Y23_N16
\HAZ|find_hazard~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~42_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\Instruction_A|N_dffs:11:stage_i|q~regout\ & (\Instruction_A|N_dffs:12:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(22))))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\Instruction_A|N_dffs:11:stage_i|q~regout\ & (\Instruction_A|N_dffs:12:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \Instruction_A|N_dffs:11:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:12:stage_i|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \HAZ|find_hazard~42_combout\);

-- Location: LCCOMB_X16_Y23_N30
\PC_plus_4_A|N_dffs:5:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_plus_4_A|N_dffs:5:stage_i|q~0_combout\ = (\comb~0_combout\ & (\IFE|PC_plus_4_out[5]~6_combout\ & \HAZ|data_hazard_en~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~0_combout\,
	datab => \IFE|PC_plus_4_out[5]~6_combout\,
	datac => \HAZ|data_hazard_en~combout\,
	combout => \PC_plus_4_A|N_dffs:5:stage_i|q~0_combout\);

-- Location: LCCOMB_X18_Y23_N0
\PC_plus_4_A|N_dffs:6:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_plus_4_A|N_dffs:6:stage_i|q~0_combout\ = (\HAZ|data_hazard_en~combout\ & (\IFE|PC_plus_4_out[6]~8_combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HAZ|data_hazard_en~combout\,
	datac => \IFE|PC_plus_4_out[6]~8_combout\,
	datad => \comb~0_combout\,
	combout => \PC_plus_4_A|N_dffs:6:stage_i|q~0_combout\);

-- Location: LCCOMB_X19_Y23_N12
\PC_plus_4_A|N_dffs:7:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_plus_4_A|N_dffs:7:stage_i|q~0_combout\ = (\HAZ|data_hazard_en~combout\ & (\comb~0_combout\ & \IFE|PC_plus_4_out[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|data_hazard_en~combout\,
	datac => \comb~0_combout\,
	datad => \IFE|PC_plus_4_out[7]~10_combout\,
	combout => \PC_plus_4_A|N_dffs:7:stage_i|q~0_combout\);

-- Location: LCCOMB_X18_Y23_N28
\PC_plus_4_A|N_dffs:8:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_plus_4_A|N_dffs:8:stage_i|q~0_combout\ = (\HAZ|data_hazard_en~combout\ & (\IFE|PC_plus_4_out[8]~12_combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HAZ|data_hazard_en~combout\,
	datac => \IFE|PC_plus_4_out[8]~12_combout\,
	datad => \comb~0_combout\,
	combout => \PC_plus_4_A|N_dffs:8:stage_i|q~0_combout\);

-- Location: LCCOMB_X16_Y23_N4
\PC_plus_4_A|N_dffs:9:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_plus_4_A|N_dffs:9:stage_i|q~0_combout\ = (\comb~0_combout\ & (\IFE|PC_plus_4_out[9]~14_combout\ & \HAZ|data_hazard_en~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~0_combout\,
	datab => \IFE|PC_plus_4_out[9]~14_combout\,
	datac => \HAZ|data_hazard_en~combout\,
	combout => \PC_plus_4_A|N_dffs:9:stage_i|q~0_combout\);

-- Location: LCCOMB_X19_Y23_N22
\Instruction_C|N_dffs:17:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_C|N_dffs:17:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_B|N_dffs:17:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \Instruction_B|N_dffs:17:stage_i|q~regout\,
	combout => \Instruction_C|N_dffs:17:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y23_N13
\RegDst_control_B|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \RegDst_control_B|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegDst_control_B|q~regout\);

-- Location: LCCOMB_X24_Y23_N24
\RegDst_control_C|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegDst_control_C|q~0_combout\ = (!\reset~combout\ & \RegDst_control_B|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \RegDst_control_B|q~regout\,
	combout => \RegDst_control_C|q~0_combout\);

-- Location: LCCOMB_X22_Y12_N10
\Instruction_C|N_dffs:16:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_C|N_dffs:16:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_B|N_dffs:16:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \Instruction_B|N_dffs:16:stage_i|q~regout\,
	combout => \Instruction_C|N_dffs:16:stage_i|q~0_combout\);

-- Location: LCCOMB_X30_Y23_N12
\Instruction_C|N_dffs:18:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_C|N_dffs:18:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_B|N_dffs:18:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \Instruction_B|N_dffs:18:stage_i|q~regout\,
	combout => \Instruction_C|N_dffs:18:stage_i|q~0_combout\);

-- Location: LCCOMB_X29_Y23_N0
\Instruction_C|N_dffs:20:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_C|N_dffs:20:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_B|N_dffs:20:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \Instruction_B|N_dffs:20:stage_i|q~regout\,
	combout => \Instruction_C|N_dffs:20:stage_i|q~0_combout\);

-- Location: LCCOMB_X22_Y19_N16
\read_data_2_B|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:0:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[0]~3_combout\) # (\ID|read_data_2[0]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \ID|read_data_2[0]~3_combout\,
	datad => \ID|read_data_2[0]~25_combout\,
	combout => \read_data_2_B|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCCOMB_X25_Y18_N16
\read_data_2_B|N_dffs:13:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:13:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[13]~322_combout\) # ((\ID|write_data[13]~13_combout\ & \ID|read_data_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[13]~13_combout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_2[13]~322_combout\,
	combout => \read_data_2_B|N_dffs:13:stage_i|q~0_combout\);

-- Location: LCCOMB_X24_Y19_N16
\read_data_2_B|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:12:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[12]~300_combout\) # ((\ID|write_data[12]~12_combout\ & \ID|read_data_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[12]~12_combout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_2[12]~300_combout\,
	combout => \read_data_2_B|N_dffs:12:stage_i|q~0_combout\);

-- Location: LCCOMB_X23_Y19_N6
\Sign_Extend_2_B|N_dffs:7:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Sign_Extend_2_B|N_dffs:7:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:7:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \Instruction_A|N_dffs:7:stage_i|q~regout\,
	combout => \Sign_Extend_2_B|N_dffs:7:stage_i|q~0_combout\);

-- Location: LCCOMB_X23_Y17_N12
\Sign_Extend_2_B|N_dffs:5:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Sign_Extend_2_B|N_dffs:5:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:5:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_A|N_dffs:5:stage_i|q~regout\,
	combout => \Sign_Extend_2_B|N_dffs:5:stage_i|q~0_combout\);

-- Location: LCCOMB_X29_Y23_N18
\MemRead_control_C|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemRead_control_C|q~0_combout\ = (!\reset~combout\ & \MemRead_control_B|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datac => \MemRead_control_B|q~regout\,
	combout => \MemRead_control_C|q~0_combout\);

-- Location: LCCOMB_X24_Y23_N22
\MemRead_control_B|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemRead_control_B|q~0_combout\ = (!\reset~combout\ & \CTL|MemRead~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \CTL|MemRead~combout\,
	combout => \MemRead_control_B|q~0_combout\);

-- Location: LCCOMB_X24_Y23_N6
\CTL|MemRead~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|MemRead~0_combout\ = (!\CTL|RegWrite~0_combout\ & \HAZ|data_hazard_en~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CTL|RegWrite~0_combout\,
	datad => \HAZ|data_hazard_en~combout\,
	combout => \CTL|MemRead~0_combout\);

-- Location: LCCOMB_X24_Y23_N8
\CTL|MemWrite~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|MemWrite~0_combout\ = (\CTL|Equal1~0_combout\ & (\Instruction_A|N_dffs:31:stage_i|q~regout\ & (\Instruction_A|N_dffs:29:stage_i|q~regout\ & \HAZ|data_hazard_en~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~0_combout\,
	datab => \Instruction_A|N_dffs:31:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:29:stage_i|q~regout\,
	datad => \HAZ|data_hazard_en~combout\,
	combout => \CTL|MemWrite~0_combout\);

-- Location: LCCOMB_X24_Y23_N12
\RegDst_control_B|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegDst_control_B|q~0_combout\ = (!\reset~combout\ & \CTL|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \CTL|Equal0~0_combout\,
	combout => \RegDst_control_B|q~0_combout\);

-- Location: LCCOMB_X15_Y17_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~61_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~24_combout\ & (\read_data_1_B|N_dffs:28:stage_i|q~regout\ $ 
-- (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\ $ (\EXE|Binput_signed[28]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~24_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\,
	datad => \EXE|Binput_signed[28]~6_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~61_combout\);

-- Location: LCCOMB_X22_Y21_N4
\EXE|FPU|add_component|SUM~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|SUM~5_combout\ = \EXE|Binput_signed[31]~1_combout\ $ (((\ALUop_control_B|N_dffs:0:stage_i|q~regout\ & ((\ALUop_control_B|N_dffs:1:stage_i|q~regout\))) # (!\ALUop_control_B|N_dffs:0:stage_i|q~regout\ & 
-- ((!\ALUop_control_B|N_dffs:1:stage_i|q~regout\) # (!\Instruction_B|N_dffs:1:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUop_control_B|N_dffs:0:stage_i|q~regout\,
	datab => \Instruction_B|N_dffs:1:stage_i|q~regout\,
	datac => \EXE|Binput_signed[31]~1_combout\,
	datad => \ALUop_control_B|N_dffs:1:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|SUM~5_combout\);

-- Location: LCCOMB_X18_Y22_N14
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~45_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~26_combout\ & (((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\))) # (!\EXE|FPU|add_component|stage_5|Y[2]~26_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~26_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~8_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~45_combout\);

-- Location: LCCOMB_X29_Y21_N20
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:11:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ $ 
-- (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~14_combout\ & ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\) # (!\EXE|FPU|add_component|stage_5|process_0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~1_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~14_combout\,
	datac => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\);

-- Location: LCCOMB_X29_Y21_N6
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~5_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~12_combout\ & ((\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\)) # (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & ((!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~12_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~5_combout\);

-- Location: LCCOMB_X25_Y21_N6
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ = (\EXE|FPU|add_component|stage_5|process_0~1_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\) # 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & \EXE|FPU|add_component|stage_5|Y[2]~15_combout\)))) # (!\EXE|FPU|add_component|stage_5|process_0~1_combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~1_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\);

-- Location: LCCOMB_X25_Y23_N22
\HAZ|find_hazard~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~46_combout\ = (\HAZ|find_hazard~40_combout\ & (\HAZ|find_hazard~41_combout\ & ((\CTL|Equal0~0_combout\) # (!\CTL|RegWrite~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal0~0_combout\,
	datab => \CTL|RegWrite~0_combout\,
	datac => \HAZ|find_hazard~40_combout\,
	datad => \HAZ|find_hazard~41_combout\,
	combout => \HAZ|find_hazard~46_combout\);

-- Location: LCCOMB_X26_Y23_N30
\HAZ|find_hazard~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~47_combout\ = (\HAZ|find_hazard~46_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(20) & (\Instruction_A|N_dffs:15:stage_i|q~regout\)) # (!\IFE|inst_memory|auto_generated|q_a\(20) & (!\Instruction_A|N_dffs:15:stage_i|q~regout\ & 
-- !\HAZ|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(20),
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datac => \HAZ|Equal1~0_combout\,
	datad => \HAZ|find_hazard~46_combout\,
	combout => \HAZ|find_hazard~47_combout\);

-- Location: LCCOMB_X22_Y21_N6
\EXE|temp[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(1) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux30~9_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux30~9_combout\,
	datad => \EXE|temp\(1),
	combout => \EXE|temp\(1));

-- Location: LCCOMB_X19_Y21_N22
\EXE|temp[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(4) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux27~4_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux27~4_combout\,
	datad => \EXE|temp\(4),
	combout => \EXE|temp\(4));

-- Location: LCCOMB_X19_Y17_N22
\EXE|temp[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(5) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux26~5_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux26~5_combout\,
	datad => \EXE|temp\(5),
	combout => \EXE|temp\(5));

-- Location: LCCOMB_X18_Y20_N6
\EXE|temp[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(6) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux25~5_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux25~5_combout\,
	datad => \EXE|temp\(6),
	combout => \EXE|temp\(6));

-- Location: LCCOMB_X18_Y20_N0
\EXE|temp[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(8) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux23~combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux23~combout\,
	datad => \EXE|temp\(8),
	combout => \EXE|temp\(8));

-- Location: LCCOMB_X22_Y20_N6
\EXE|temp[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(10) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux21~combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux21~combout\,
	datad => \EXE|temp\(10),
	combout => \EXE|temp\(10));

-- Location: LCCOMB_X22_Y20_N0
\EXE|temp[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(11) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux20~combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux20~combout\,
	datad => \EXE|temp\(11),
	combout => \EXE|temp\(11));

-- Location: LCCOMB_X21_Y20_N18
\EXE|temp[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(12) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux19~combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux19~combout\,
	datad => \EXE|temp\(12),
	combout => \EXE|temp\(12));

-- Location: LCCOMB_X18_Y19_N6
\EXE|temp[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(14) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux17~combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux17~combout\,
	datad => \EXE|temp\(14),
	combout => \EXE|temp\(14));

-- Location: LCCOMB_X21_Y20_N22
\EXE|temp[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(16) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux15~5_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux15~5_combout\,
	datad => \EXE|temp\(16),
	combout => \EXE|temp\(16));

-- Location: LCCOMB_X19_Y16_N18
\EXE|temp[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(17) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux14~5_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux14~5_combout\,
	datad => \EXE|temp\(17),
	combout => \EXE|temp\(17));

-- Location: LCCOMB_X21_Y19_N18
\EXE|temp[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(19) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux12~7_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux12~7_combout\,
	datad => \EXE|temp\(19),
	combout => \EXE|temp\(19));

-- Location: LCCOMB_X18_Y20_N10
\EXE|temp[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(20) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux11~4_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux11~4_combout\,
	datad => \EXE|temp\(20),
	combout => \EXE|temp\(20));

-- Location: LCCOMB_X21_Y16_N10
\EXE|temp[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(21) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux10~7_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux10~7_combout\,
	datad => \EXE|temp\(21),
	combout => \EXE|temp\(21));

-- Location: LCCOMB_X15_Y15_N30
\EXE|temp[27]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(27) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux4~2_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux4~2_combout\,
	datad => \EXE|temp\(27),
	combout => \EXE|temp\(27));

-- Location: LCCOMB_X18_Y17_N6
\EXE|temp[30]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(30) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux1~0_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux1~0_combout\,
	datad => \EXE|temp\(30),
	combout => \EXE|temp\(30));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clock~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clock,
	combout => \clock~combout\);

-- Location: CLKCTRL_G3
\clock~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~clkctrl_outclk\);

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset,
	combout => \reset~combout\);

-- Location: LCFF_X18_Y24_N17
\IFE|PC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE_brn|Add0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(3));

-- Location: LCCOMB_X16_Y23_N12
\IFE|PC_plus_4_out[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[2]~0_combout\ = \IFE|PC\(2) $ (VCC)
-- \IFE|PC_plus_4_out[2]~1\ = CARRY(\IFE|PC\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC\(2),
	datad => VCC,
	combout => \IFE|PC_plus_4_out[2]~0_combout\,
	cout => \IFE|PC_plus_4_out[2]~1\);

-- Location: LCCOMB_X16_Y23_N14
\IFE|PC_plus_4_out[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[3]~2_combout\ = (\IFE|PC\(3) & (!\IFE|PC_plus_4_out[2]~1\)) # (!\IFE|PC\(3) & ((\IFE|PC_plus_4_out[2]~1\) # (GND)))
-- \IFE|PC_plus_4_out[3]~3\ = CARRY((!\IFE|PC_plus_4_out[2]~1\) # (!\IFE|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC\(3),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[2]~1\,
	combout => \IFE|PC_plus_4_out[3]~2_combout\,
	cout => \IFE|PC_plus_4_out[3]~3\);

-- Location: LCCOMB_X18_Y23_N30
\EXE_brn|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~2_combout\ = (\HAZ|data_hazard_en~combout\ & ((\comb~0_combout\ & ((\IFE|PC_plus_4_out[3]~2_combout\))) # (!\comb~0_combout\ & (\EXE_brn|Add_Result_branch[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Add_Result_branch[1]~2_combout\,
	datab => \comb~0_combout\,
	datac => \HAZ|data_hazard_en~combout\,
	datad => \IFE|PC_plus_4_out[3]~2_combout\,
	combout => \EXE_brn|Add0~2_combout\);

-- Location: LCCOMB_X18_Y24_N16
\EXE_brn|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~3_combout\ = (!\reset~combout\ & ((\EXE_brn|Add0~2_combout\) # ((!\HAZ|data_hazard_en~combout\ & \IFE|PC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \HAZ|data_hazard_en~combout\,
	datac => \IFE|PC\(3),
	datad => \EXE_brn|Add0~2_combout\,
	combout => \EXE_brn|Add0~3_combout\);

-- Location: LCFF_X19_Y23_N11
\IFE|PC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE_brn|Add0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(4));

-- Location: LCCOMB_X16_Y23_N16
\IFE|PC_plus_4_out[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IFE|PC_plus_4_out[4]~4_combout\ = (\IFE|PC\(4) & (\IFE|PC_plus_4_out[3]~3\ $ (GND))) # (!\IFE|PC\(4) & (!\IFE|PC_plus_4_out[3]~3\ & VCC))
-- \IFE|PC_plus_4_out[4]~5\ = CARRY((\IFE|PC\(4) & !\IFE|PC_plus_4_out[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IFE|PC\(4),
	datad => VCC,
	cin => \IFE|PC_plus_4_out[3]~3\,
	combout => \IFE|PC_plus_4_out[4]~4_combout\,
	cout => \IFE|PC_plus_4_out[4]~5\);

-- Location: LCCOMB_X19_Y23_N24
\PC_plus_4_A|N_dffs:4:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_plus_4_A|N_dffs:4:stage_i|q~0_combout\ = (\comb~0_combout\ & (\HAZ|data_hazard_en~combout\ & \IFE|PC_plus_4_out[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~0_combout\,
	datac => \HAZ|data_hazard_en~combout\,
	datad => \IFE|PC_plus_4_out[4]~4_combout\,
	combout => \PC_plus_4_A|N_dffs:4:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y23_N25
\PC_plus_4_A|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC_plus_4_A|N_dffs:4:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_plus_4_A|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y23_N4
\PC_plus_4_A|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_plus_4_A|N_dffs:3:stage_i|q~0_combout\ = (\IFE|PC_plus_4_out[3]~2_combout\ & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_out[3]~2_combout\,
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \PC_plus_4_A|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y23_N5
\PC_plus_4_A|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC_plus_4_A|N_dffs:3:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_plus_4_A|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y23_N8
\EXE_brn|Add_Result_branch[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add_Result_branch[0]~0_combout\ = (\Instruction_A|N_dffs:0:stage_i|q~regout\ & (\PC_plus_4_A|N_dffs:2:stage_i|q~regout\ $ (VCC))) # (!\Instruction_A|N_dffs:0:stage_i|q~regout\ & (\PC_plus_4_A|N_dffs:2:stage_i|q~regout\ & VCC))
-- \EXE_brn|Add_Result_branch[0]~1\ = CARRY((\Instruction_A|N_dffs:0:stage_i|q~regout\ & \PC_plus_4_A|N_dffs:2:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:0:stage_i|q~regout\,
	datab => \PC_plus_4_A|N_dffs:2:stage_i|q~regout\,
	datad => VCC,
	combout => \EXE_brn|Add_Result_branch[0]~0_combout\,
	cout => \EXE_brn|Add_Result_branch[0]~1\);

-- Location: LCCOMB_X18_Y23_N12
\EXE_brn|Add_Result_branch[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add_Result_branch[2]~4_combout\ = ((\Instruction_A|N_dffs:2:stage_i|q~regout\ $ (\PC_plus_4_A|N_dffs:4:stage_i|q~regout\ $ (!\EXE_brn|Add_Result_branch[1]~3\)))) # (GND)
-- \EXE_brn|Add_Result_branch[2]~5\ = CARRY((\Instruction_A|N_dffs:2:stage_i|q~regout\ & ((\PC_plus_4_A|N_dffs:4:stage_i|q~regout\) # (!\EXE_brn|Add_Result_branch[1]~3\))) # (!\Instruction_A|N_dffs:2:stage_i|q~regout\ & 
-- (\PC_plus_4_A|N_dffs:4:stage_i|q~regout\ & !\EXE_brn|Add_Result_branch[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:2:stage_i|q~regout\,
	datab => \PC_plus_4_A|N_dffs:4:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE_brn|Add_Result_branch[1]~3\,
	combout => \EXE_brn|Add_Result_branch[2]~4_combout\,
	cout => \EXE_brn|Add_Result_branch[2]~5\);

-- Location: LCCOMB_X19_Y23_N26
\EXE_brn|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~4_combout\ = (\HAZ|data_hazard_en~combout\ & ((\comb~0_combout\ & ((\IFE|PC_plus_4_out[4]~4_combout\))) # (!\comb~0_combout\ & (\EXE_brn|Add_Result_branch[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|data_hazard_en~combout\,
	datab => \EXE_brn|Add_Result_branch[2]~4_combout\,
	datac => \comb~0_combout\,
	datad => \IFE|PC_plus_4_out[4]~4_combout\,
	combout => \EXE_brn|Add0~4_combout\);

-- Location: LCCOMB_X19_Y23_N10
\EXE_brn|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~5_combout\ = (!\reset~combout\ & ((\EXE_brn|Add0~4_combout\) # ((!\HAZ|data_hazard_en~combout\ & \IFE|PC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|data_hazard_en~combout\,
	datab => \reset~combout\,
	datac => \IFE|PC\(4),
	datad => \EXE_brn|Add0~4_combout\,
	combout => \EXE_brn|Add0~5_combout\);

-- Location: LCFF_X16_Y23_N9
\IFE|PC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE_brn|Add0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(5));

-- Location: LCCOMB_X16_Y23_N0
\EXE_brn|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~6_combout\ = (\HAZ|data_hazard_en~combout\ & ((\comb~0_combout\ & ((\IFE|PC_plus_4_out[5]~6_combout\))) # (!\comb~0_combout\ & (\EXE_brn|Add_Result_branch[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Add_Result_branch[3]~6_combout\,
	datab => \IFE|PC_plus_4_out[5]~6_combout\,
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \EXE_brn|Add0~6_combout\);

-- Location: LCCOMB_X16_Y23_N8
\EXE_brn|Add0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~7_combout\ = (!\reset~combout\ & ((\EXE_brn|Add0~6_combout\) # ((!\HAZ|data_hazard_en~combout\ & \IFE|PC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \HAZ|data_hazard_en~combout\,
	datac => \IFE|PC\(5),
	datad => \EXE_brn|Add0~6_combout\,
	combout => \EXE_brn|Add0~7_combout\);

-- Location: LCFF_X18_Y23_N25
\IFE|PC[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE_brn|Add0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(6));

-- Location: LCFF_X16_Y23_N3
\IFE|PC[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE_brn|Add0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(7));

-- Location: LCCOMB_X16_Y23_N2
\EXE_brn|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~11_combout\ = (!\reset~combout\ & ((\EXE_brn|Add0~10_combout\) # ((!\HAZ|data_hazard_en~combout\ & \IFE|PC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Add0~10_combout\,
	datab => \HAZ|data_hazard_en~combout\,
	datac => \IFE|PC\(7),
	datad => \reset~combout\,
	combout => \EXE_brn|Add0~11_combout\);

-- Location: LCFF_X18_Y23_N3
\IFE|PC[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE_brn|Add0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(8));

-- Location: LCCOMB_X18_Y23_N2
\EXE_brn|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~13_combout\ = (!\reset~combout\ & ((\EXE_brn|Add0~12_combout\) # ((!\HAZ|data_hazard_en~combout\ & \IFE|PC\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Add0~12_combout\,
	datab => \HAZ|data_hazard_en~combout\,
	datac => \IFE|PC\(8),
	datad => \reset~combout\,
	combout => \EXE_brn|Add0~13_combout\);

-- Location: LCFF_X16_Y23_N29
\IFE|PC[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE_brn|Add0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(9));

-- Location: LCCOMB_X16_Y23_N28
\EXE_brn|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~15_combout\ = (!\reset~combout\ & ((\EXE_brn|Add0~14_combout\) # ((!\HAZ|data_hazard_en~combout\ & \IFE|PC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Add0~14_combout\,
	datab => \HAZ|data_hazard_en~combout\,
	datac => \IFE|PC\(9),
	datad => \reset~combout\,
	combout => \EXE_brn|Add0~15_combout\);

-- Location: M4K_X17_Y23
\IFE|inst_memory|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000C00000000000000000800000000000003000400000000000002000000000000000000682000000000000001FFF300000000000001FFF200000000000001000100000000000000000300000000000001000400000000000003000000000000000002000400000000000001000100000000000000000300000000000000602A00000000000000000400000000000003000400000000000002000000000000000000C820000000000000004820000000000000000010",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "program.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clock~clkctrl_outclk\,
	portaaddr => \IFE|inst_memory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IFE|inst_memory|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y23_N18
\Instruction_A|N_dffs:4:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:4:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(4) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(4),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:4:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N19
\Instruction_A|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:4:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y23_N8
\Instruction_A|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:3:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(3) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(3),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N9
\Instruction_A|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:3:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y23_N26
\EXE_brn|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~8_combout\ = (\HAZ|data_hazard_en~combout\ & ((\comb~0_combout\ & (\IFE|PC_plus_4_out[6]~8_combout\)) # (!\comb~0_combout\ & ((\EXE_brn|Add_Result_branch[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|PC_plus_4_out[6]~8_combout\,
	datab => \HAZ|data_hazard_en~combout\,
	datac => \EXE_brn|Add_Result_branch[4]~8_combout\,
	datad => \comb~0_combout\,
	combout => \EXE_brn|Add0~8_combout\);

-- Location: LCCOMB_X18_Y23_N24
\EXE_brn|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~9_combout\ = (!\reset~combout\ & ((\EXE_brn|Add0~8_combout\) # ((!\HAZ|data_hazard_en~combout\ & \IFE|PC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \HAZ|data_hazard_en~combout\,
	datac => \IFE|PC\(6),
	datad => \EXE_brn|Add0~8_combout\,
	combout => \EXE_brn|Add0~9_combout\);

-- Location: LCCOMB_X20_Y23_N22
\Instruction_A|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:15:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(15) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(15),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:15:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N23
\Instruction_A|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:15:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:15:stage_i|q~regout\);

-- Location: M4K_X17_Y24
\IFE|inst_memory|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000236E0000000000236E0000000000236B0000000000236B00000000000000000000000004CE0000000000040A00000000000800000000000004CA000000000008CE00000000002BCA00000000002BCA000000000008020000000000046000000000000053000000000023CB000000000023CA000000000023CA000000000000000000000000000000000000000802",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "program.hex",
	init_file_layout => "port_a",
	logical_ram_name => "Ifetch:IFE|altsyncram:inst_memory|altsyncram_6jn3:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clock~clkctrl_outclk\,
	portaaddr => \IFE|inst_memory|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \IFE|inst_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y24_N24
\Instruction_A|N_dffs:28:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:28:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(28) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(28),
	datab => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:28:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y24_N25
\Instruction_A|N_dffs:28:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:28:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:28:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y24_N18
\Instruction_A|N_dffs:29:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:29:stage_i|q~0_combout\ = (\HAZ|data_hazard_en~combout\ & (\IFE|inst_memory|auto_generated|q_a\(29) & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HAZ|data_hazard_en~combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(29),
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:29:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y24_N19
\Instruction_A|N_dffs:29:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:29:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:29:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y24_N10
\CTL|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal3~0_combout\ = (\CTL|Equal5~0_combout\ & (!\Instruction_A|N_dffs:26:stage_i|q~regout\ & (!\Instruction_A|N_dffs:28:stage_i|q~regout\ & \Instruction_A|N_dffs:29:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal5~0_combout\,
	datab => \Instruction_A|N_dffs:26:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:28:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:29:stage_i|q~regout\,
	combout => \CTL|Equal3~0_combout\);

-- Location: LCCOMB_X20_Y23_N6
\Instruction_A|N_dffs:31:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:31:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(31) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(31),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:31:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N7
\Instruction_A|N_dffs:31:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:31:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:31:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y23_N16
\CTL|RegWrite~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|RegWrite~0_combout\ = (!\CTL|Equal3~0_combout\ & (((\Instruction_A|N_dffs:29:stage_i|q~regout\) # (!\Instruction_A|N_dffs:31:stage_i|q~regout\)) # (!\CTL|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal1~0_combout\,
	datab => \CTL|Equal3~0_combout\,
	datac => \Instruction_A|N_dffs:29:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:31:stage_i|q~regout\,
	combout => \CTL|RegWrite~0_combout\);

-- Location: LCCOMB_X24_Y24_N12
\CTL|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal0~0_combout\ = (\CTL|Equal5~0_combout\ & (!\Instruction_A|N_dffs:26:stage_i|q~regout\ & (!\Instruction_A|N_dffs:28:stage_i|q~regout\ & !\Instruction_A|N_dffs:29:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal5~0_combout\,
	datab => \Instruction_A|N_dffs:26:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:28:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:29:stage_i|q~regout\,
	combout => \CTL|Equal0~0_combout\);

-- Location: LCCOMB_X20_Y23_N10
\Instruction_A|N_dffs:13:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:13:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(13) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(13),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:13:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N11
\Instruction_A|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:13:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y23_N18
\HAZ|find_hazard~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~43_combout\ = (\Instruction_A|N_dffs:14:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23) $ (!\Instruction_A|N_dffs:13:stage_i|q~regout\)))) # 
-- (!\Instruction_A|N_dffs:14:stage_i|q~regout\ & (!\IFE|inst_memory|auto_generated|q_a\(24) & (\IFE|inst_memory|auto_generated|q_a\(23) $ (!\Instruction_A|N_dffs:13:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:14:stage_i|q~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \Instruction_A|N_dffs:13:stage_i|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(24),
	combout => \HAZ|find_hazard~43_combout\);

-- Location: LCCOMB_X25_Y23_N28
\HAZ|find_hazard~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~44_combout\ = (\HAZ|find_hazard~42_combout\ & (\HAZ|find_hazard~43_combout\ & ((\CTL|Equal0~0_combout\) # (!\CTL|RegWrite~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|find_hazard~42_combout\,
	datab => \CTL|RegWrite~0_combout\,
	datac => \CTL|Equal0~0_combout\,
	datad => \HAZ|find_hazard~43_combout\,
	combout => \HAZ|find_hazard~44_combout\);

-- Location: LCCOMB_X26_Y23_N4
\HAZ|find_hazard~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~45_combout\ = (\HAZ|find_hazard~44_combout\ & ((\Instruction_A|N_dffs:15:stage_i|q~regout\ & ((\IFE|inst_memory|auto_generated|q_a\(25)))) # (!\Instruction_A|N_dffs:15:stage_i|q~regout\ & (!\HAZ|Equal0~0_combout\ & 
-- !\IFE|inst_memory|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|Equal0~0_combout\,
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \HAZ|find_hazard~44_combout\,
	combout => \HAZ|find_hazard~45_combout\);

-- Location: LCCOMB_X30_Y23_N6
\HAZ|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|Equal1~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(16) & (!\IFE|inst_memory|auto_generated|q_a\(18) & (!\IFE|inst_memory|auto_generated|q_a\(17) & !\IFE|inst_memory|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \IFE|inst_memory|auto_generated|q_a\(17),
	datad => \IFE|inst_memory|auto_generated|q_a\(19),
	combout => \HAZ|Equal1~0_combout\);

-- Location: LCCOMB_X25_Y18_N14
\Instruction_B|N_dffs:13:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:13:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:13:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \Instruction_A|N_dffs:13:stage_i|q~regout\,
	combout => \Instruction_B|N_dffs:13:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y18_N15
\Instruction_B|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:13:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y23_N28
\Instruction_C|N_dffs:13:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_C|N_dffs:13:stage_i|q~0_combout\ = (\Instruction_B|N_dffs:13:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_B|N_dffs:13:stage_i|q~regout\,
	datac => \reset~combout\,
	combout => \Instruction_C|N_dffs:13:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y23_N29
\Instruction_C|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_C|N_dffs:13:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_C|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y23_N28
\Instruction_A|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:14:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(14) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(14),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N29
\Instruction_A|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:14:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y23_N22
\Instruction_B|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:14:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:14:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_A|N_dffs:14:stage_i|q~regout\,
	combout => \Instruction_B|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y23_N23
\Instruction_B|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:14:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y23_N2
\Instruction_C|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_C|N_dffs:14:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_B|N_dffs:14:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_B|N_dffs:14:stage_i|q~regout\,
	combout => \Instruction_C|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y23_N3
\Instruction_C|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_C|N_dffs:14:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_C|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y23_N4
\HAZ|find_hazard~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~34_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\Instruction_C|N_dffs:14:stage_i|q~regout\ & (\Instruction_C|N_dffs:13:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(18))))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\Instruction_C|N_dffs:14:stage_i|q~regout\ & (\Instruction_C|N_dffs:13:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \Instruction_C|N_dffs:13:stage_i|q~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(18),
	datad => \Instruction_C|N_dffs:14:stage_i|q~regout\,
	combout => \HAZ|find_hazard~34_combout\);

-- Location: LCCOMB_X26_Y23_N26
\HAZ|find_hazard~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~35_combout\ = (\HAZ|find_hazard~33_combout\ & (\HAZ|find_hazard~34_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(20)) # (!\HAZ|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|find_hazard~33_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datac => \HAZ|Equal1~0_combout\,
	datad => \HAZ|find_hazard~34_combout\,
	combout => \HAZ|find_hazard~35_combout\);

-- Location: LCCOMB_X27_Y23_N30
\HAZ|find_hazard~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~38_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\Instruction_C|N_dffs:14:stage_i|q~regout\ & (\Instruction_C|N_dffs:13:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(23))))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\Instruction_C|N_dffs:14:stage_i|q~regout\ & (\Instruction_C|N_dffs:13:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \Instruction_C|N_dffs:13:stage_i|q~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(23),
	datad => \Instruction_C|N_dffs:14:stage_i|q~regout\,
	combout => \HAZ|find_hazard~38_combout\);

-- Location: LCCOMB_X20_Y23_N24
\Instruction_A|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:12:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(12) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(12),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:12:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N25
\Instruction_A|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:12:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y19_N22
\Instruction_B|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:12:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:12:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \Instruction_A|N_dffs:12:stage_i|q~regout\,
	combout => \Instruction_B|N_dffs:12:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y19_N23
\Instruction_B|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:12:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y19_N20
\Instruction_C|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_C|N_dffs:12:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_B|N_dffs:12:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_B|N_dffs:12:stage_i|q~regout\,
	combout => \Instruction_C|N_dffs:12:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y19_N21
\Instruction_C|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_C|N_dffs:12:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_C|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y23_N0
\Instruction_A|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:11:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(11) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(11),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y23_N1
\Instruction_A|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:11:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y22_N0
\Instruction_B|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:11:stage_i|q~0_combout\ = (\Instruction_A|N_dffs:11:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:11:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \Instruction_B|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y22_N1
\Instruction_B|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:11:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y22_N6
\Instruction_C|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_C|N_dffs:11:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_B|N_dffs:11:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \Instruction_B|N_dffs:11:stage_i|q~regout\,
	combout => \Instruction_C|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y22_N7
\Instruction_C|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_C|N_dffs:11:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_C|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y22_N12
\HAZ|find_hazard~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~37_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\Instruction_C|N_dffs:12:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(21) $ (!\Instruction_C|N_dffs:11:stage_i|q~regout\)))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\Instruction_C|N_dffs:12:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(21) $ (!\Instruction_C|N_dffs:11:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \Instruction_C|N_dffs:12:stage_i|q~regout\,
	datad => \Instruction_C|N_dffs:11:stage_i|q~regout\,
	combout => \HAZ|find_hazard~37_combout\);

-- Location: LCCOMB_X25_Y23_N14
\HAZ|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|Equal0~0_combout\ = (!\IFE|inst_memory|auto_generated|q_a\(21) & (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\IFE|inst_memory|auto_generated|q_a\(23) & !\IFE|inst_memory|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \IFE|inst_memory|auto_generated|q_a\(23),
	datad => \IFE|inst_memory|auto_generated|q_a\(22),
	combout => \HAZ|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y23_N14
\HAZ|find_hazard~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~39_combout\ = (\HAZ|find_hazard~38_combout\ & (\HAZ|find_hazard~37_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(25)) # (!\HAZ|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datab => \HAZ|find_hazard~38_combout\,
	datac => \HAZ|find_hazard~37_combout\,
	datad => \HAZ|Equal0~0_combout\,
	combout => \HAZ|find_hazard~39_combout\);

-- Location: LCCOMB_X27_Y14_N20
\Instruction_B|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:15:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:15:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	combout => \Instruction_B|N_dffs:15:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y14_N21
\Instruction_B|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:15:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:15:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y23_N28
\Instruction_C|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_C|N_dffs:15:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_B|N_dffs:15:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	combout => \Instruction_C|N_dffs:15:stage_i|q~0_combout\);

-- Location: LCFF_X26_Y23_N29
\Instruction_C|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_C|N_dffs:15:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_C|N_dffs:15:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y23_N0
\HAZ|find_hazard~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~32_combout\ = (\Regwrite_control_C|q~regout\ & (\Instruction_C|N_dffs:15:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Regwrite_control_C|q~regout\,
	datab => \Instruction_C|N_dffs:15:stage_i|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(20),
	combout => \HAZ|find_hazard~32_combout\);

-- Location: LCCOMB_X26_Y23_N8
\HAZ|data_hazard_en~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|data_hazard_en~4_combout\ = (\HAZ|find_hazard~36_combout\ & (!\HAZ|find_hazard~39_combout\ & ((!\HAZ|find_hazard~32_combout\) # (!\HAZ|find_hazard~35_combout\)))) # (!\HAZ|find_hazard~36_combout\ & (((!\HAZ|find_hazard~32_combout\)) # 
-- (!\HAZ|find_hazard~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|find_hazard~36_combout\,
	datab => \HAZ|find_hazard~35_combout\,
	datac => \HAZ|find_hazard~39_combout\,
	datad => \HAZ|find_hazard~32_combout\,
	combout => \HAZ|data_hazard_en~4_combout\);

-- Location: LCCOMB_X20_Y23_N20
\Instruction_A|N_dffs:20:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:20:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(20) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:20:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N21
\Instruction_A|N_dffs:20:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:20:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:20:stage_i|q~regout\);

-- Location: LCCOMB_X29_Y23_N12
\Instruction_B|N_dffs:20:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:20:stage_i|q~0_combout\ = (\Instruction_A|N_dffs:20:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \Instruction_B|N_dffs:20:stage_i|q~0_combout\);

-- Location: LCFF_X29_Y23_N13
\Instruction_B|N_dffs:20:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:20:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:20:stage_i|q~regout\);

-- Location: LCCOMB_X29_Y23_N22
\HAZ|find_hazard~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~16_combout\ = (\MemRead_control_B|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(20) $ (!\Instruction_B|N_dffs:20:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRead_control_B|q~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(20),
	datad => \Instruction_B|N_dffs:20:stage_i|q~regout\,
	combout => \HAZ|find_hazard~16_combout\);

-- Location: LCCOMB_X29_Y23_N16
\HAZ|find_hazard~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~20_combout\ = (\MemRead_control_B|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(25) $ (!\Instruction_B|N_dffs:20:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemRead_control_B|q~regout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \Instruction_B|N_dffs:20:stage_i|q~regout\,
	combout => \HAZ|find_hazard~20_combout\);

-- Location: LCCOMB_X20_Y23_N14
\Instruction_A|N_dffs:16:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:16:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(16) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(16),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:16:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N15
\Instruction_A|N_dffs:16:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:16:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:16:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y12_N28
\Instruction_B|N_dffs:16:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:16:stage_i|q~0_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \Instruction_B|N_dffs:16:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y12_N29
\Instruction_B|N_dffs:16:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:16:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:16:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y23_N18
\Instruction_A|N_dffs:17:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:17:stage_i|q~0_combout\ = (\HAZ|data_hazard_en~combout\ & (\IFE|inst_memory|auto_generated|q_a\(17) & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|data_hazard_en~combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(17),
	datac => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:17:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y23_N19
\Instruction_A|N_dffs:17:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:17:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:17:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y23_N0
\Instruction_B|N_dffs:17:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:17:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:17:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \Instruction_B|N_dffs:17:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y23_N1
\Instruction_B|N_dffs:17:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:17:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:17:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y23_N20
\HAZ|find_hazard~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~17_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\Instruction_B|N_dffs:17:stage_i|q~regout\ & (\Instruction_B|N_dffs:16:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(16))))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\Instruction_B|N_dffs:17:stage_i|q~regout\ & (\Instruction_B|N_dffs:16:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \Instruction_B|N_dffs:16:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:17:stage_i|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \HAZ|find_hazard~17_combout\);

-- Location: LCCOMB_X20_Y23_N0
\Instruction_A|N_dffs:19:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:19:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(19),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:19:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N1
\Instruction_A|N_dffs:19:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:19:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:19:stage_i|q~regout\);

-- Location: LCCOMB_X30_Y23_N14
\Instruction_B|N_dffs:19:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:19:stage_i|q~0_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \Instruction_B|N_dffs:19:stage_i|q~0_combout\);

-- Location: LCFF_X30_Y23_N15
\Instruction_B|N_dffs:19:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:19:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:19:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y23_N2
\Instruction_A|N_dffs:18:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:18:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(18) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:18:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N3
\Instruction_A|N_dffs:18:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:18:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:18:stage_i|q~regout\);

-- Location: LCCOMB_X30_Y23_N0
\Instruction_B|N_dffs:18:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:18:stage_i|q~0_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \Instruction_B|N_dffs:18:stage_i|q~0_combout\);

-- Location: LCFF_X30_Y23_N1
\Instruction_B|N_dffs:18:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:18:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:18:stage_i|q~regout\);

-- Location: LCCOMB_X30_Y23_N10
\HAZ|find_hazard~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~18_combout\ = (\IFE|inst_memory|auto_generated|q_a\(19) & (\Instruction_B|N_dffs:19:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(18) $ (!\Instruction_B|N_dffs:18:stage_i|q~regout\)))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(19) & (!\Instruction_B|N_dffs:19:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(18) $ (!\Instruction_B|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(19),
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \Instruction_B|N_dffs:19:stage_i|q~regout\,
	datad => \Instruction_B|N_dffs:18:stage_i|q~regout\,
	combout => \HAZ|find_hazard~18_combout\);

-- Location: LCCOMB_X30_Y23_N20
\HAZ|find_hazard~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~19_combout\ = (\HAZ|find_hazard~17_combout\ & (\HAZ|find_hazard~18_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(20)) # (!\HAZ|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(20),
	datab => \HAZ|find_hazard~17_combout\,
	datac => \HAZ|Equal1~0_combout\,
	datad => \HAZ|find_hazard~18_combout\,
	combout => \HAZ|find_hazard~19_combout\);

-- Location: LCCOMB_X29_Y23_N4
\HAZ|data_hazard_en~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|data_hazard_en~2_combout\ = (\HAZ|find_hazard~23_combout\ & (!\HAZ|find_hazard~20_combout\ & ((!\HAZ|find_hazard~19_combout\) # (!\HAZ|find_hazard~16_combout\)))) # (!\HAZ|find_hazard~23_combout\ & (((!\HAZ|find_hazard~19_combout\)) # 
-- (!\HAZ|find_hazard~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|find_hazard~23_combout\,
	datab => \HAZ|find_hazard~16_combout\,
	datac => \HAZ|find_hazard~20_combout\,
	datad => \HAZ|find_hazard~19_combout\,
	combout => \HAZ|data_hazard_en~2_combout\);

-- Location: LCCOMB_X24_Y23_N10
\CTL|MemRead\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|MemRead~combout\ = (GLOBAL(\clock~clkctrl_outclk\) & (\CTL|MemRead~0_combout\)) # (!GLOBAL(\clock~clkctrl_outclk\) & ((\CTL|MemRead~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|MemRead~0_combout\,
	datac => \clock~clkctrl_outclk\,
	datad => \CTL|MemRead~combout\,
	combout => \CTL|MemRead~combout\);

-- Location: LCCOMB_X29_Y23_N30
\HAZ|find_hazard~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~24_combout\ = (\CTL|MemRead~combout\ & (\Instruction_A|N_dffs:20:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \CTL|MemRead~combout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(20),
	combout => \HAZ|find_hazard~24_combout\);

-- Location: LCCOMB_X29_Y23_N8
\HAZ|find_hazard~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~28_combout\ = (\CTL|MemRead~combout\ & (\IFE|inst_memory|auto_generated|q_a\(25) $ (!\Instruction_A|N_dffs:20:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \CTL|MemRead~combout\,
	combout => \HAZ|find_hazard~28_combout\);

-- Location: LCCOMB_X25_Y23_N24
\HAZ|find_hazard~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~25_combout\ = (\IFE|inst_memory|auto_generated|q_a\(17) & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(16))))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(17) & (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(17),
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(16),
	combout => \HAZ|find_hazard~25_combout\);

-- Location: LCCOMB_X30_Y23_N16
\HAZ|find_hazard~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~26_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19) $ (!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (!\IFE|inst_memory|auto_generated|q_a\(18) & (\IFE|inst_memory|auto_generated|q_a\(19) $ (!\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(18),
	datac => \IFE|inst_memory|auto_generated|q_a\(19),
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \HAZ|find_hazard~26_combout\);

-- Location: LCCOMB_X30_Y23_N18
\HAZ|find_hazard~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~27_combout\ = (\HAZ|find_hazard~25_combout\ & (\HAZ|find_hazard~26_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(20)) # (!\HAZ|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(20),
	datab => \HAZ|find_hazard~25_combout\,
	datac => \HAZ|find_hazard~26_combout\,
	datad => \HAZ|Equal1~0_combout\,
	combout => \HAZ|find_hazard~27_combout\);

-- Location: LCCOMB_X29_Y23_N28
\HAZ|data_hazard_en~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|data_hazard_en~3_combout\ = (\HAZ|find_hazard~31_combout\ & (!\HAZ|find_hazard~28_combout\ & ((!\HAZ|find_hazard~27_combout\) # (!\HAZ|find_hazard~24_combout\)))) # (!\HAZ|find_hazard~31_combout\ & (((!\HAZ|find_hazard~27_combout\)) # 
-- (!\HAZ|find_hazard~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|find_hazard~31_combout\,
	datab => \HAZ|find_hazard~24_combout\,
	datac => \HAZ|find_hazard~28_combout\,
	datad => \HAZ|find_hazard~27_combout\,
	combout => \HAZ|data_hazard_en~3_combout\);

-- Location: LCCOMB_X29_Y23_N14
\HAZ|data_hazard_en~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|data_hazard_en~5_combout\ = (\HAZ|data_hazard_en~1_combout\ & (\HAZ|data_hazard_en~4_combout\ & (\HAZ|data_hazard_en~2_combout\ & \HAZ|data_hazard_en~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|data_hazard_en~1_combout\,
	datab => \HAZ|data_hazard_en~4_combout\,
	datac => \HAZ|data_hazard_en~2_combout\,
	datad => \HAZ|data_hazard_en~3_combout\,
	combout => \HAZ|data_hazard_en~5_combout\);

-- Location: LCCOMB_X24_Y23_N4
\Regwrite_control_B|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Regwrite_control_B|q~0_combout\ = (!\reset~combout\ & ((\CTL|Equal0~0_combout\) # (!\CTL|RegWrite~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|RegWrite~0_combout\,
	datac => \reset~combout\,
	datad => \CTL|Equal0~0_combout\,
	combout => \Regwrite_control_B|q~0_combout\);

-- Location: LCFF_X24_Y23_N5
\Regwrite_control_B|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Regwrite_control_B|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Regwrite_control_B|q~regout\);

-- Location: LCCOMB_X26_Y23_N2
\HAZ|find_hazard~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~4_combout\ = (\Regwrite_control_B|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(25) $ (!\Instruction_B|N_dffs:15:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datac => \Regwrite_control_B|q~regout\,
	datad => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	combout => \HAZ|find_hazard~4_combout\);

-- Location: LCCOMB_X27_Y23_N18
\HAZ|find_hazard~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~6_combout\ = (\IFE|inst_memory|auto_generated|q_a\(24) & (\Instruction_B|N_dffs:14:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(23) $ (!\Instruction_B|N_dffs:13:stage_i|q~regout\)))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(24) & (!\Instruction_B|N_dffs:14:stage_i|q~regout\ & (\IFE|inst_memory|auto_generated|q_a\(23) $ (!\Instruction_B|N_dffs:13:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(24),
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \Instruction_B|N_dffs:13:stage_i|q~regout\,
	datad => \Instruction_B|N_dffs:14:stage_i|q~regout\,
	combout => \HAZ|find_hazard~6_combout\);

-- Location: LCCOMB_X25_Y23_N12
\HAZ|find_hazard~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~5_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\Instruction_B|N_dffs:12:stage_i|q~regout\ & (\Instruction_B|N_dffs:11:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(21))))) # 
-- (!\IFE|inst_memory|auto_generated|q_a\(22) & (!\Instruction_B|N_dffs:12:stage_i|q~regout\ & (\Instruction_B|N_dffs:11:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datab => \Instruction_B|N_dffs:12:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:11:stage_i|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(21),
	combout => \HAZ|find_hazard~5_combout\);

-- Location: LCCOMB_X26_Y23_N20
\HAZ|find_hazard~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~7_combout\ = (\HAZ|find_hazard~6_combout\ & (\HAZ|find_hazard~5_combout\ & ((\IFE|inst_memory|auto_generated|q_a\(25)) # (!\HAZ|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|Equal0~0_combout\,
	datab => \HAZ|find_hazard~6_combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(25),
	datad => \HAZ|find_hazard~5_combout\,
	combout => \HAZ|find_hazard~7_combout\);

-- Location: LCCOMB_X26_Y23_N6
\HAZ|find_hazard~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|find_hazard~0_combout\ = (\Regwrite_control_B|q~regout\ & (\Instruction_B|N_dffs:15:stage_i|q~regout\ $ (!\IFE|inst_memory|auto_generated|q_a\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datac => \Regwrite_control_B|q~regout\,
	datad => \IFE|inst_memory|auto_generated|q_a\(20),
	combout => \HAZ|find_hazard~0_combout\);

-- Location: LCCOMB_X26_Y23_N22
\HAZ|data_hazard_en~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|data_hazard_en~0_combout\ = (\HAZ|find_hazard~3_combout\ & (!\HAZ|find_hazard~0_combout\ & ((!\HAZ|find_hazard~7_combout\) # (!\HAZ|find_hazard~4_combout\)))) # (!\HAZ|find_hazard~3_combout\ & (((!\HAZ|find_hazard~7_combout\)) # 
-- (!\HAZ|find_hazard~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|find_hazard~3_combout\,
	datab => \HAZ|find_hazard~4_combout\,
	datac => \HAZ|find_hazard~7_combout\,
	datad => \HAZ|find_hazard~0_combout\,
	combout => \HAZ|data_hazard_en~0_combout\);

-- Location: LCCOMB_X26_Y23_N18
\HAZ|data_hazard_en~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|data_hazard_en~6_combout\ = (!\HAZ|find_hazard~47_combout\ & (!\HAZ|find_hazard~45_combout\ & (\HAZ|data_hazard_en~5_combout\ & \HAZ|data_hazard_en~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|find_hazard~47_combout\,
	datab => \HAZ|find_hazard~45_combout\,
	datac => \HAZ|data_hazard_en~5_combout\,
	datad => \HAZ|data_hazard_en~0_combout\,
	combout => \HAZ|data_hazard_en~6_combout\);

-- Location: LCCOMB_X24_Y23_N0
\HAZ|data_hazard_en\ : cycloneii_lcell_comb
-- Equation(s):
-- \HAZ|data_hazard_en~combout\ = (GLOBAL(\clock~clkctrl_outclk\) & (\HAZ|data_hazard_en~6_combout\)) # (!GLOBAL(\clock~clkctrl_outclk\) & ((\HAZ|data_hazard_en~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clock~clkctrl_outclk\,
	datac => \HAZ|data_hazard_en~6_combout\,
	datad => \HAZ|data_hazard_en~combout\,
	combout => \HAZ|data_hazard_en~combout\);

-- Location: LCCOMB_X24_Y24_N30
\Instruction_A|N_dffs:26:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:26:stage_i|q~0_combout\ = (\HAZ|data_hazard_en~combout\ & (\IFE|inst_memory|auto_generated|q_a\(26) & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HAZ|data_hazard_en~combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(26),
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:26:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y24_N31
\Instruction_A|N_dffs:26:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:26:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:26:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y24_N20
\CTL|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal4~0_combout\ = (\Instruction_A|N_dffs:28:stage_i|q~regout\ & !\Instruction_A|N_dffs:29:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Instruction_A|N_dffs:28:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:29:stage_i|q~regout\,
	combout => \CTL|Equal4~0_combout\);

-- Location: LCCOMB_X26_Y23_N10
\Regwrite_control_C|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Regwrite_control_C|q~0_combout\ = (!\reset~combout\ & \Regwrite_control_B|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \Regwrite_control_B|q~regout\,
	combout => \Regwrite_control_C|q~0_combout\);

-- Location: LCFF_X26_Y23_N11
\Regwrite_control_C|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Regwrite_control_C|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Regwrite_control_C|q~regout\);

-- Location: LCCOMB_X29_Y16_N16
\Regwrite_control_D|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Regwrite_control_D|q~0_combout\ = (!\reset~combout\ & \Regwrite_control_C|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Regwrite_control_C|q~regout\,
	combout => \Regwrite_control_D|q~0_combout\);

-- Location: LCFF_X29_Y16_N17
\Regwrite_control_D|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Regwrite_control_D|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Regwrite_control_D|q~regout\);

-- Location: LCCOMB_X29_Y16_N18
\ID|read_data_2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2~2_combout\ = (\Regwrite_control_D|q~regout\ & (\ID|write_register_address[4]~4_combout\ $ (!\Instruction_A|N_dffs:20:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[4]~4_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \Regwrite_control_D|q~regout\,
	combout => \ID|read_data_2~2_combout\);

-- Location: LCCOMB_X24_Y23_N2
\RegDst_control_D|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \RegDst_control_D|q~0_combout\ = (\RegDst_control_C|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDst_control_C|q~regout\,
	datac => \reset~combout\,
	combout => \RegDst_control_D|q~0_combout\);

-- Location: LCFF_X24_Y23_N3
\RegDst_control_D|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \RegDst_control_D|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \RegDst_control_D|q~regout\);

-- Location: LCCOMB_X27_Y23_N12
\Instruction_D|N_dffs:13:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_D|N_dffs:13:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_C|N_dffs:13:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_C|N_dffs:13:stage_i|q~regout\,
	combout => \Instruction_D|N_dffs:13:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y23_N13
\Instruction_D|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_D|N_dffs:13:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_D|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y23_N8
\ID|write_register_address[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_register_address[2]~3_combout\ = (\RegDst_control_D|q~regout\ & ((\Instruction_D|N_dffs:13:stage_i|q~regout\))) # (!\RegDst_control_D|q~regout\ & (\Instruction_D|N_dffs:18:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_D|N_dffs:18:stage_i|q~regout\,
	datac => \RegDst_control_D|q~regout\,
	datad => \Instruction_D|N_dffs:13:stage_i|q~regout\,
	combout => \ID|write_register_address[2]~3_combout\);

-- Location: LCCOMB_X26_Y19_N18
\ID|read_data_2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2~1_combout\ = (\ID|write_register_address[3]~2_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ $ (!\ID|write_register_address[2]~3_combout\)))) # 
-- (!\ID|write_register_address[3]~2_combout\ & (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ $ (!\ID|write_register_address[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|write_register_address[2]~3_combout\,
	combout => \ID|read_data_2~1_combout\);

-- Location: LCCOMB_X22_Y17_N16
\ID|read_data_2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2~24_combout\ = (\ID|read_data_2~0_combout\ & (\ID|read_data_2~2_combout\ & \ID|read_data_2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~0_combout\,
	datab => \ID|read_data_2~2_combout\,
	datac => \ID|read_data_2~1_combout\,
	combout => \ID|read_data_2~24_combout\);

-- Location: LCCOMB_X19_Y23_N20
\Instruction_A|N_dffs:24:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:24:stage_i|q~0_combout\ = (\comb~0_combout\ & (\IFE|inst_memory|auto_generated|q_a\(24) & \HAZ|data_hazard_en~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~0_combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(24),
	datac => \HAZ|data_hazard_en~combout\,
	combout => \Instruction_A|N_dffs:24:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y23_N21
\Instruction_A|N_dffs:24:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:24:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:24:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y23_N0
\Instruction_D|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_D|N_dffs:14:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_C|N_dffs:14:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_C|N_dffs:14:stage_i|q~regout\,
	combout => \Instruction_D|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y23_N1
\Instruction_D|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_D|N_dffs:14:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_D|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X30_Y23_N26
\Instruction_C|N_dffs:19:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_C|N_dffs:19:stage_i|q~0_combout\ = (\Instruction_B|N_dffs:19:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Instruction_B|N_dffs:19:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \Instruction_C|N_dffs:19:stage_i|q~0_combout\);

-- Location: LCFF_X30_Y23_N27
\Instruction_C|N_dffs:19:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_C|N_dffs:19:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_C|N_dffs:19:stage_i|q~regout\);

-- Location: LCCOMB_X30_Y23_N24
\Instruction_D|N_dffs:19:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_D|N_dffs:19:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_C|N_dffs:19:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \Instruction_C|N_dffs:19:stage_i|q~regout\,
	combout => \Instruction_D|N_dffs:19:stage_i|q~0_combout\);

-- Location: LCFF_X30_Y23_N25
\Instruction_D|N_dffs:19:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_D|N_dffs:19:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_D|N_dffs:19:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y23_N26
\ID|write_register_address[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_register_address[3]~2_combout\ = (\RegDst_control_D|q~regout\ & (\Instruction_D|N_dffs:14:stage_i|q~regout\)) # (!\RegDst_control_D|q~regout\ & ((\Instruction_D|N_dffs:19:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RegDst_control_D|q~regout\,
	datab => \Instruction_D|N_dffs:14:stage_i|q~regout\,
	datad => \Instruction_D|N_dffs:19:stage_i|q~regout\,
	combout => \ID|write_register_address[3]~2_combout\);

-- Location: LCCOMB_X19_Y23_N14
\Instruction_A|N_dffs:23:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:23:stage_i|q~0_combout\ = (\HAZ|data_hazard_en~combout\ & (\IFE|inst_memory|auto_generated|q_a\(23) & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|data_hazard_en~combout\,
	datab => \IFE|inst_memory|auto_generated|q_a\(23),
	datac => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:23:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y23_N15
\Instruction_A|N_dffs:23:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:23:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:23:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y19_N30
\ID|read_data_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1~22_combout\ = (\ID|write_register_address[2]~3_combout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ $ (!\ID|write_register_address[3]~2_combout\)))) # 
-- (!\ID|write_register_address[2]~3_combout\ & (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ $ (!\ID|write_register_address[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[2]~3_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|write_register_address[3]~2_combout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1~22_combout\);

-- Location: LCCOMB_X20_Y23_N12
\Instruction_A|N_dffs:25:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:25:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(25) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(25),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:25:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N13
\Instruction_A|N_dffs:25:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:25:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:25:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y23_N16
\Instruction_D|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_D|N_dffs:15:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_C|N_dffs:15:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_C|N_dffs:15:stage_i|q~regout\,
	combout => \Instruction_D|N_dffs:15:stage_i|q~0_combout\);

-- Location: LCFF_X26_Y23_N17
\Instruction_D|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_D|N_dffs:15:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_D|N_dffs:15:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y19_N0
\ID|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal0~0_combout\ = \Instruction_A|N_dffs:25:stage_i|q~regout\ $ (((\RegDst_control_D|q~regout\ & ((\Instruction_D|N_dffs:15:stage_i|q~regout\))) # (!\RegDst_control_D|q~regout\ & (\Instruction_D|N_dffs:20:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_D|N_dffs:20:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datac => \RegDst_control_D|q~regout\,
	datad => \Instruction_D|N_dffs:15:stage_i|q~regout\,
	combout => \ID|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y22_N24
\Instruction_A|N_dffs:22:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:22:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(22) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(22),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:22:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y22_N25
\Instruction_A|N_dffs:22:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:22:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:22:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y22_N10
\Instruction_D|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_D|N_dffs:12:stage_i|q~0_combout\ = (\Instruction_C|N_dffs:12:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Instruction_C|N_dffs:12:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \Instruction_D|N_dffs:12:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y22_N11
\Instruction_D|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_D|N_dffs:12:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_D|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y19_N8
\ID|write_register_address[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_register_address[1]~0_combout\ = (\RegDst_control_D|q~regout\ & ((\Instruction_D|N_dffs:12:stage_i|q~regout\))) # (!\RegDst_control_D|q~regout\ & (\Instruction_D|N_dffs:17:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_D|N_dffs:17:stage_i|q~regout\,
	datac => \RegDst_control_D|q~regout\,
	datad => \Instruction_D|N_dffs:12:stage_i|q~regout\,
	combout => \ID|write_register_address[1]~0_combout\);

-- Location: LCCOMB_X25_Y22_N4
\Instruction_D|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_D|N_dffs:11:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_C|N_dffs:11:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \Instruction_C|N_dffs:11:stage_i|q~regout\,
	combout => \Instruction_D|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y22_N5
\Instruction_D|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_D|N_dffs:11:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_D|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y19_N2
\ID|write_register_address[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_register_address[0]~1_combout\ = (\RegDst_control_D|q~regout\ & ((\Instruction_D|N_dffs:11:stage_i|q~regout\))) # (!\RegDst_control_D|q~regout\ & (\Instruction_D|N_dffs:16:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_D|N_dffs:16:stage_i|q~regout\,
	datab => \RegDst_control_D|q~regout\,
	datac => \Instruction_D|N_dffs:11:stage_i|q~regout\,
	combout => \ID|write_register_address[0]~1_combout\);

-- Location: LCCOMB_X26_Y19_N28
\ID|read_data_1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1~21_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|write_register_address[0]~1_combout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\ $ (!\ID|write_register_address[1]~0_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (!\ID|write_register_address[0]~1_combout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\ $ (!\ID|write_register_address[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|write_register_address[1]~0_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|read_data_1~21_combout\);

-- Location: LCCOMB_X26_Y19_N10
\ID|read_data_1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1~23_combout\ = (\Regwrite_control_D|q~regout\ & (\ID|read_data_1~22_combout\ & (!\ID|Equal0~0_combout\ & \ID|read_data_1~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Regwrite_control_D|q~regout\,
	datab => \ID|read_data_1~22_combout\,
	datac => \ID|Equal0~0_combout\,
	datad => \ID|read_data_1~21_combout\,
	combout => \ID|read_data_1~23_combout\);

-- Location: LCCOMB_X21_Y17_N0
\ALU_result_D|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:2:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:2:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_result_C|N_dffs:2:stage_i|q~regout\,
	datac => \reset~combout\,
	combout => \ALU_result_D|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y17_N1
\ALU_result_D|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:2:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y24_N2
\Instruction_A|N_dffs:27:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:27:stage_i|q~0_combout\ = (\HAZ|data_hazard_en~combout\ & (\IFE|inst_memory|auto_generated|q_a\(27) & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \HAZ|data_hazard_en~combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(27),
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:27:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y24_N3
\Instruction_A|N_dffs:27:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:27:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:27:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y24_N4
\CTL|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal1~0_combout\ = (!\Instruction_A|N_dffs:30:stage_i|q~regout\ & (\Instruction_A|N_dffs:27:stage_i|q~regout\ & (!\Instruction_A|N_dffs:28:stage_i|q~regout\ & \Instruction_A|N_dffs:26:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:30:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:27:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:28:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:26:stage_i|q~regout\,
	combout => \CTL|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y23_N26
\MemtoReg_control_B|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemtoReg_control_B|q~0_combout\ = (!\reset~combout\ & (!\Instruction_A|N_dffs:29:stage_i|q~regout\ & (\CTL|Equal1~0_combout\ & \Instruction_A|N_dffs:31:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \Instruction_A|N_dffs:29:stage_i|q~regout\,
	datac => \CTL|Equal1~0_combout\,
	datad => \Instruction_A|N_dffs:31:stage_i|q~regout\,
	combout => \MemtoReg_control_B|q~0_combout\);

-- Location: LCFF_X24_Y23_N27
\MemtoReg_control_B|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \MemtoReg_control_B|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MemtoReg_control_B|q~regout\);

-- Location: LCCOMB_X27_Y18_N28
\MemtoReg_control_C|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemtoReg_control_C|q~0_combout\ = (!\reset~combout\ & \MemtoReg_control_B|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datac => \MemtoReg_control_B|q~regout\,
	combout => \MemtoReg_control_C|q~0_combout\);

-- Location: LCFF_X27_Y18_N29
\MemtoReg_control_C|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \MemtoReg_control_C|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MemtoReg_control_C|q~regout\);

-- Location: LCCOMB_X27_Y18_N2
\MemtoReg_control_D|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemtoReg_control_D|q~0_combout\ = (!\reset~combout\ & \MemtoReg_control_C|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \MemtoReg_control_C|q~regout\,
	combout => \MemtoReg_control_D|q~0_combout\);

-- Location: LCFF_X27_Y18_N3
\MemtoReg_control_D|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \MemtoReg_control_D|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MemtoReg_control_D|q~regout\);

-- Location: LCCOMB_X22_Y18_N2
\ID|write_data[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[2]~2_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:2:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:2:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:2:stage_i|q~regout\,
	datac => \ALU_result_D|N_dffs:2:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[2]~2_combout\);

-- Location: LCCOMB_X22_Y18_N10
\read_data_1_B|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:2:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1~23_combout\ & ((\ID|write_data[2]~2_combout\))) # (!\ID|read_data_1~23_combout\ & (\ID|read_data_1[2]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[2]~67_combout\,
	datab => \reset~combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|write_data[2]~2_combout\,
	combout => \read_data_1_B|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y18_N11
\read_data_1_B|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:2:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y16_N28
\Instruction_A|N_dffs:1:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:1:stage_i|q~0_combout\ = (\HAZ|data_hazard_en~combout\ & (\IFE|inst_memory|auto_generated|q_a\(1) & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|data_hazard_en~combout\,
	datac => \IFE|inst_memory|auto_generated|q_a\(1),
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:1:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y16_N29
\Instruction_A|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:1:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y21_N30
\Instruction_B|N_dffs:1:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:1:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:1:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_A|N_dffs:1:stage_i|q~regout\,
	combout => \Instruction_B|N_dffs:1:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y21_N31
\Instruction_B|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:1:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y24_N26
\ALUop_control_B|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUop_control_B|N_dffs:0:stage_i|q~0_combout\ = (\CTL|ALUop\(0) & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUop\(0),
	datac => \reset~combout\,
	combout => \ALUop_control_B|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y24_N27
\ALUop_control_B|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALUop_control_B|N_dffs:0:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALUop_control_B|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y24_N8
\CTL|ALUop[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|ALUop\(1) = (\CTL|Equal5~0_combout\ & (!\Instruction_A|N_dffs:28:stage_i|q~regout\ & !\Instruction_A|N_dffs:26:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal5~0_combout\,
	datac => \Instruction_A|N_dffs:28:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:26:stage_i|q~regout\,
	combout => \CTL|ALUop\(1));

-- Location: LCFF_X24_Y24_N9
\ALUop_control_B|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \CTL|ALUop\(1),
	sclr => \reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALUop_control_B|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y21_N8
\EXE|ALU_ctl[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_ctl[2]~1_combout\ = (\ALUop_control_B|N_dffs:0:stage_i|q~regout\ & ((\ALUop_control_B|N_dffs:1:stage_i|q~regout\))) # (!\ALUop_control_B|N_dffs:0:stage_i|q~regout\ & ((!\ALUop_control_B|N_dffs:1:stage_i|q~regout\) # 
-- (!\Instruction_B|N_dffs:1:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_B|N_dffs:1:stage_i|q~regout\,
	datac => \ALUop_control_B|N_dffs:0:stage_i|q~regout\,
	datad => \ALUop_control_B|N_dffs:1:stage_i|q~regout\,
	combout => \EXE|ALU_ctl[2]~1_combout\);

-- Location: LCCOMB_X19_Y21_N12
\Instruction_B|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:3:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:3:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \Instruction_A|N_dffs:3:stage_i|q~regout\,
	combout => \Instruction_B|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y21_N13
\Instruction_B|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:3:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y19_N30
\Instruction_A|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:0:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(0) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(0),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y19_N31
\Instruction_A|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:0:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y19_N22
\Instruction_B|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:0:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:0:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_A|N_dffs:0:stage_i|q~regout\,
	combout => \Instruction_B|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y19_N23
\Instruction_B|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:0:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y21_N18
\EXE|ALU_ctl[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_ctl[0]~0_combout\ = (!\ALUop_control_B|N_dffs:0:stage_i|q~regout\ & (\ALUop_control_B|N_dffs:1:stage_i|q~regout\ & ((\Instruction_B|N_dffs:3:stage_i|q~regout\) # (\Instruction_B|N_dffs:0:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUop_control_B|N_dffs:0:stage_i|q~regout\,
	datab => \Instruction_B|N_dffs:3:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:0:stage_i|q~regout\,
	datad => \ALUop_control_B|N_dffs:1:stage_i|q~regout\,
	combout => \EXE|ALU_ctl[0]~0_combout\);

-- Location: LCCOMB_X22_Y21_N12
\EXE|ALU_ctl[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_ctl\(1) = (\Instruction_B|N_dffs:2:stage_i|q~regout\ & (!\ALUop_control_B|N_dffs:0:stage_i|q~regout\ & \ALUop_control_B|N_dffs:1:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_B|N_dffs:2:stage_i|q~regout\,
	datac => \ALUop_control_B|N_dffs:0:stage_i|q~regout\,
	datad => \ALUop_control_B|N_dffs:1:stage_i|q~regout\,
	combout => \EXE|ALU_ctl\(1));

-- Location: LCCOMB_X27_Y21_N22
\EXE|FPU|selector|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux3~0_combout\ = (!\EXE|ALU_ctl[2]~1_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & \EXE|ALU_ctl\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|ALU_ctl[2]~1_combout\,
	datac => \EXE|ALU_ctl[0]~0_combout\,
	datad => \EXE|ALU_ctl\(1),
	combout => \EXE|FPU|selector|Mux3~0_combout\);

-- Location: LCCOMB_X26_Y19_N24
\ID|read_data_2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2~0_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|write_register_address[1]~0_combout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\ $ (!\ID|write_register_address[0]~1_combout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (!\ID|write_register_address[1]~0_combout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\ $ (!\ID|write_register_address[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|write_register_address[1]~0_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|read_data_2~0_combout\);

-- Location: LCCOMB_X22_Y19_N12
\read_data_2_C|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:0:stage_i|q~0_combout\ = (\read_data_2_B|N_dffs:0:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:0:stage_i|q~regout\,
	datac => \reset~combout\,
	combout => \read_data_2_C|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y19_N13
\read_data_2_C|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:0:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y21_N10
\EXE|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux1~0_combout\ = (!\EXE|ALU_ctl[2]~1_combout\ & (!\EXE|ALU_ctl[0]~0_combout\ & \EXE|ALU_ctl\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[2]~1_combout\,
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datad => \EXE|ALU_ctl\(1),
	combout => \EXE|Mux1~0_combout\);

-- Location: CLKCTRL_G8
\EXE|Mux1~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \EXE|Mux1~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \EXE|Mux1~0clkctrl_outclk\);

-- Location: LCCOMB_X20_Y23_N26
\Instruction_A|N_dffs:21:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:21:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(21) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(21),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:21:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N27
\Instruction_A|N_dffs:21:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:21:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:21:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y23_N18
\ALUSrc_control_B|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUSrc_control_B|q~2_combout\ = (!\reset~combout\ & ((\CTL|Equal3~0_combout\) # ((\CTL|Equal1~0_combout\ & \Instruction_A|N_dffs:31:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \CTL|Equal3~0_combout\,
	datac => \CTL|Equal1~0_combout\,
	datad => \Instruction_A|N_dffs:31:stage_i|q~regout\,
	combout => \ALUSrc_control_B|q~2_combout\);

-- Location: LCFF_X24_Y23_N19
\ALUSrc_control_B|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALUSrc_control_B|q~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALUSrc_control_B|q~regout\);

-- Location: LCCOMB_X27_Y14_N10
\Instruction_B|N_dffs:4:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:4:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:4:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \Instruction_A|N_dffs:4:stage_i|q~regout\,
	combout => \Instruction_B|N_dffs:4:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y14_N11
\Instruction_B|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:4:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y21_N14
\EXE|Binput_signed[4]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[4]~27_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:4:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:4:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:4:stage_i|q~regout\,
	datac => \ALUSrc_control_B|q~regout\,
	datad => \Instruction_B|N_dffs:4:stage_i|q~regout\,
	combout => \EXE|Binput_signed[4]~27_combout\);

-- Location: LCCOMB_X27_Y18_N0
\ALU_result_D|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:3:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:3:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \ALU_result_C|N_dffs:3:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y18_N1
\ALU_result_D|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:3:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y18_N22
\ID|write_data[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[3]~3_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:3:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:3:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:3:stage_i|q~regout\,
	datab => \MemtoReg_control_D|q~regout\,
	datad => \ALU_result_D|N_dffs:3:stage_i|q~regout\,
	combout => \ID|write_data[3]~3_combout\);

-- Location: LCCOMB_X27_Y18_N24
\ID|register_array~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~34_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:3:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:3:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:3:stage_i|q~regout\,
	datab => \MemtoReg_control_D|q~regout\,
	datac => \reset~combout\,
	datad => \ALU_result_D|N_dffs:3:stage_i|q~regout\,
	combout => \ID|register_array~34_combout\);

-- Location: LCCOMB_X27_Y19_N8
\ID|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Equal2~0_combout\ = (!\ID|write_register_address[3]~2_combout\ & (!\ID|write_register_address[1]~0_combout\ & (!\ID|write_register_address[2]~3_combout\ & !\ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Equal2~0_combout\);

-- Location: LCCOMB_X29_Y16_N10
\ID|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|process_0~0_combout\ = ((!\ID|write_register_address[4]~4_combout\ & \ID|Equal2~0_combout\)) # (!\Regwrite_control_D|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[4]~4_combout\,
	datab => \ID|Equal2~0_combout\,
	datac => \Regwrite_control_D|q~regout\,
	combout => \ID|process_0~0_combout\);

-- Location: LCCOMB_X26_Y19_N12
\ID|write_register_address[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_register_address[4]~4_combout\ = (\RegDst_control_D|q~regout\ & ((\Instruction_D|N_dffs:15:stage_i|q~regout\))) # (!\RegDst_control_D|q~regout\ & (\Instruction_D|N_dffs:20:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_D|N_dffs:20:stage_i|q~regout\,
	datab => \RegDst_control_D|q~regout\,
	datad => \Instruction_D|N_dffs:15:stage_i|q~regout\,
	combout => \ID|write_register_address[4]~4_combout\);

-- Location: LCCOMB_X29_Y16_N24
\ID|register_array[15][23]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[15][23]~31_combout\ = (\reset~combout\) # ((\ID|Decoder0~14_combout\ & (!\ID|process_0~0_combout\ & !\ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~14_combout\,
	datab => \ID|process_0~0_combout\,
	datac => \reset~combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[15][23]~31_combout\);

-- Location: LCFF_X29_Y9_N19
\ID|register_array[15][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][3]~regout\);

-- Location: LCCOMB_X27_Y19_N0
\ID|Decoder0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~7_combout\ = (\ID|write_register_address[3]~2_combout\ & (\ID|write_register_address[1]~0_combout\ & (\ID|write_register_address[2]~3_combout\ & !\ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~7_combout\);

-- Location: LCCOMB_X29_Y15_N28
\ID|register_array[14][3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[14][3]~28_combout\ = (\reset~combout\) # ((!\ID|write_register_address[4]~4_combout\ & (!\ID|process_0~0_combout\ & \ID|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|write_register_address[4]~4_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|Decoder0~7_combout\,
	combout => \ID|register_array[14][3]~28_combout\);

-- Location: LCFF_X29_Y9_N17
\ID|register_array[14][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][3]~regout\);

-- Location: LCCOMB_X27_Y19_N24
\ID|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~3_combout\ = (\ID|write_register_address[3]~2_combout\ & (!\ID|write_register_address[1]~0_combout\ & (\ID|write_register_address[2]~3_combout\ & \ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~3_combout\);

-- Location: LCCOMB_X29_Y15_N6
\ID|register_array[13][12]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[13][12]~29_combout\ = (\reset~combout\) # ((!\ID|write_register_address[4]~4_combout\ & (!\ID|process_0~0_combout\ & \ID|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|write_register_address[4]~4_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|Decoder0~3_combout\,
	combout => \ID|register_array[13][12]~29_combout\);

-- Location: LCFF_X30_Y9_N5
\ID|register_array[13][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][3]~regout\);

-- Location: LCCOMB_X27_Y19_N30
\ID|Decoder0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~10_combout\ = (\ID|write_register_address[3]~2_combout\ & (!\ID|write_register_address[1]~0_combout\ & (\ID|write_register_address[2]~3_combout\ & !\ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~10_combout\);

-- Location: LCCOMB_X27_Y18_N20
\ID|register_array[12][13]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[12][13]~30_combout\ = (\reset~combout\) # ((!\ID|process_0~0_combout\ & (\ID|Decoder0~10_combout\ & !\ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|process_0~0_combout\,
	datab => \reset~combout\,
	datac => \ID|Decoder0~10_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[12][13]~30_combout\);

-- Location: LCFF_X30_Y9_N7
\ID|register_array[12][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][3]~regout\);

-- Location: LCCOMB_X30_Y9_N4
\ID|read_data_1[3]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~86_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[13][3]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[12][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[13][3]~regout\,
	datad => \ID|register_array[12][3]~regout\,
	combout => \ID|read_data_1[3]~86_combout\);

-- Location: LCCOMB_X29_Y9_N16
\ID|read_data_1[3]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~87_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[3]~86_combout\ & (\ID|register_array[15][3]~regout\)) # (!\ID|read_data_1[3]~86_combout\ & ((\ID|register_array[14][3]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[3]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[15][3]~regout\,
	datac => \ID|register_array[14][3]~regout\,
	datad => \ID|read_data_1[3]~86_combout\,
	combout => \ID|read_data_1[3]~87_combout\);

-- Location: LCCOMB_X27_Y19_N18
\ID|Decoder0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~12_combout\ = (!\ID|write_register_address[3]~2_combout\ & (\ID|write_register_address[1]~0_combout\ & (\ID|write_register_address[2]~3_combout\ & \ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~12_combout\);

-- Location: LCCOMB_X26_Y19_N26
\ID|register_array[7][19]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[7][19]~24_combout\ = (\reset~combout\) # ((\ID|Decoder0~12_combout\ & (!\ID|process_0~0_combout\ & !\ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|Decoder0~12_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[7][19]~24_combout\);

-- Location: LCFF_X29_Y10_N3
\ID|register_array[7][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][3]~regout\);

-- Location: LCCOMB_X27_Y19_N10
\ID|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~4_combout\ = (!\ID|write_register_address[3]~2_combout\ & (\ID|write_register_address[1]~0_combout\ & (\ID|write_register_address[2]~3_combout\ & !\ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~4_combout\);

-- Location: LCCOMB_X29_Y15_N18
\ID|register_array[6][17]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[6][17]~21_combout\ = (\reset~combout\) # ((!\ID|write_register_address[4]~4_combout\ & (!\ID|process_0~0_combout\ & \ID|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|write_register_address[4]~4_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|Decoder0~4_combout\,
	combout => \ID|register_array[6][17]~21_combout\);

-- Location: LCFF_X29_Y10_N1
\ID|register_array[6][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][3]~regout\);

-- Location: LCCOMB_X27_Y19_N4
\ID|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~1_combout\ = (!\ID|write_register_address[3]~2_combout\ & (!\ID|write_register_address[1]~0_combout\ & (\ID|write_register_address[2]~3_combout\ & \ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~1_combout\);

-- Location: LCCOMB_X29_Y15_N12
\ID|register_array[5][21]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[5][21]~22_combout\ = (\reset~combout\) # ((\ID|Decoder0~1_combout\ & (!\ID|process_0~0_combout\ & !\ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|Decoder0~1_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[5][21]~22_combout\);

-- Location: LCFF_X30_Y8_N23
\ID|register_array[5][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][3]~regout\);

-- Location: LCCOMB_X30_Y8_N22
\ID|read_data_1[3]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~79_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- ((\ID|register_array[5][3]~regout\))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[4][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[4][3]~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][3]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[3]~79_combout\);

-- Location: LCCOMB_X29_Y10_N0
\ID|read_data_1[3]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~80_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[3]~79_combout\ & (\ID|register_array[7][3]~regout\)) # (!\ID|read_data_1[3]~79_combout\ & ((\ID|register_array[6][3]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[3]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[7][3]~regout\,
	datac => \ID|register_array[6][3]~regout\,
	datad => \ID|read_data_1[3]~79_combout\,
	combout => \ID|read_data_1[3]~80_combout\);

-- Location: LCCOMB_X27_Y19_N20
\ID|Decoder0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~13_combout\ = (!\ID|write_register_address[3]~2_combout\ & (\ID|write_register_address[1]~0_combout\ & (!\ID|write_register_address[2]~3_combout\ & \ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~13_combout\);

-- Location: LCCOMB_X26_Y19_N4
\ID|register_array[3][0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[3][0]~25_combout\ = (\reset~combout\) # ((\ID|Decoder0~13_combout\ & (!\ID|process_0~0_combout\ & !\ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|Decoder0~13_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[3][0]~25_combout\);

-- Location: LCFF_X31_Y10_N1
\ID|register_array[3][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][3]~regout\);

-- Location: LCCOMB_X29_Y15_N8
\ID|register_array[1][6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[1][6]~26_combout\ = (\reset~combout\) # ((\ID|Decoder0~2_combout\ & (!\ID|write_register_address[4]~4_combout\ & !\ID|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~2_combout\,
	datab => \ID|write_register_address[4]~4_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[1][6]~26_combout\);

-- Location: LCFF_X31_Y10_N11
\ID|register_array[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][3]~regout\);

-- Location: LCCOMB_X31_Y10_N0
\ID|read_data_1[3]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~83_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[3][3]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[1][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[3][3]~regout\,
	datad => \ID|register_array[1][3]~regout\,
	combout => \ID|read_data_1[3]~83_combout\);

-- Location: LCCOMB_X27_Y19_N22
\ID|Decoder0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~6_combout\ = (!\ID|write_register_address[3]~2_combout\ & (\ID|write_register_address[1]~0_combout\ & (!\ID|write_register_address[2]~3_combout\ & !\ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~6_combout\);

-- Location: LCCOMB_X29_Y15_N2
\ID|register_array[2][11]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[2][11]~27_combout\ = (\reset~combout\) # ((!\ID|process_0~0_combout\ & (\ID|Decoder0~6_combout\ & !\ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|process_0~0_combout\,
	datab => \ID|Decoder0~6_combout\,
	datac => \reset~combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[2][11]~27_combout\);

-- Location: LCFF_X30_Y10_N31
\ID|register_array[2][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][3]~regout\);

-- Location: LCCOMB_X30_Y10_N30
\ID|read_data_1[3]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~84_combout\ = (\ID|read_data_1[3]~83_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[2][3]~regout\ & !\Instruction_A|N_dffs:21:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[3]~83_combout\,
	datac => \ID|register_array[2][3]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[3]~84_combout\);

-- Location: LCCOMB_X31_Y12_N18
\ID|read_data_1[3]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~85_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|read_data_1[3]~82_combout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[3]~84_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[3]~82_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[3]~84_combout\,
	combout => \ID|read_data_1[3]~85_combout\);

-- Location: LCCOMB_X29_Y10_N12
\ID|read_data_1[3]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~88_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[3]~85_combout\ & (\ID|read_data_1[3]~87_combout\)) # (!\ID|read_data_1[3]~85_combout\ & ((\ID|read_data_1[3]~80_combout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[3]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[3]~87_combout\,
	datac => \ID|read_data_1[3]~80_combout\,
	datad => \ID|read_data_1[3]~85_combout\,
	combout => \ID|read_data_1[3]~88_combout\);

-- Location: LCCOMB_X29_Y10_N30
\ID|read_data_1[3]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~89_combout\ = (\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[3]~78_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[3]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[3]~78_combout\,
	datab => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datad => \ID|read_data_1[3]~88_combout\,
	combout => \ID|read_data_1[3]~89_combout\);

-- Location: LCCOMB_X22_Y17_N14
\read_data_1_B|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:3:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1~23_combout\ & (\ID|write_data[3]~3_combout\)) # (!\ID|read_data_1~23_combout\ & ((\ID|read_data_1[3]~89_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1~23_combout\,
	datab => \reset~combout\,
	datac => \ID|write_data[3]~3_combout\,
	datad => \ID|read_data_1[3]~89_combout\,
	combout => \read_data_1_B|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y17_N15
\read_data_1_B|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:3:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y12_N26
\read_data_D|N_dffs:1:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:1:stage_i|q~0_combout\ = (\MEM|data_memory|auto_generated|q_a\(1) & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(1),
	datad => \reset~combout\,
	combout => \read_data_D|N_dffs:1:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y12_N27
\read_data_D|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:1:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y19_N18
\EXE|Binput_signed[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[0]~0_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:0:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:0:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:0:stage_i|q~regout\,
	datac => \ALUSrc_control_B|q~regout\,
	datad => \Instruction_B|N_dffs:0:stage_i|q~regout\,
	combout => \EXE|Binput_signed[0]~0_combout\);

-- Location: LCCOMB_X20_Y20_N2
\EXE|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~2_combout\ = (\read_data_1_B|N_dffs:1:stage_i|q~regout\ & ((\EXE|Binput_signed[1]~30_combout\ & (!\EXE|Add1~1\)) # (!\EXE|Binput_signed[1]~30_combout\ & (\EXE|Add1~1\ & VCC)))) # (!\read_data_1_B|N_dffs:1:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[1]~30_combout\ & ((\EXE|Add1~1\) # (GND))) # (!\EXE|Binput_signed[1]~30_combout\ & (!\EXE|Add1~1\))))
-- \EXE|Add1~3\ = CARRY((\read_data_1_B|N_dffs:1:stage_i|q~regout\ & (\EXE|Binput_signed[1]~30_combout\ & !\EXE|Add1~1\)) # (!\read_data_1_B|N_dffs:1:stage_i|q~regout\ & ((\EXE|Binput_signed[1]~30_combout\) # (!\EXE|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:1:stage_i|q~regout\,
	datab => \EXE|Binput_signed[1]~30_combout\,
	datad => VCC,
	cin => \EXE|Add1~1\,
	combout => \EXE|Add1~2_combout\,
	cout => \EXE|Add1~3\);

-- Location: LCCOMB_X22_Y21_N22
\ALU_result_C|N_dffs:1:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:1:stage_i|q~2_combout\ = (\Instruction_B|N_dffs:2:stage_i|q~regout\ & (!\Instruction_B|N_dffs:1:stage_i|q~regout\ & (!\ALUop_control_B|N_dffs:0:stage_i|q~regout\ & \ALUop_control_B|N_dffs:1:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_B|N_dffs:2:stage_i|q~regout\,
	datab => \Instruction_B|N_dffs:1:stage_i|q~regout\,
	datac => \ALUop_control_B|N_dffs:0:stage_i|q~regout\,
	datad => \ALUop_control_B|N_dffs:1:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\);

-- Location: LCCOMB_X19_Y20_N0
\EXE|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~0_combout\ = (\read_data_1_B|N_dffs:0:stage_i|q~regout\ & (\EXE|Binput_signed[0]~0_combout\ $ (VCC))) # (!\read_data_1_B|N_dffs:0:stage_i|q~regout\ & (\EXE|Binput_signed[0]~0_combout\ & VCC))
-- \EXE|Add0~1\ = CARRY((\read_data_1_B|N_dffs:0:stage_i|q~regout\ & \EXE|Binput_signed[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:0:stage_i|q~regout\,
	datab => \EXE|Binput_signed[0]~0_combout\,
	datad => VCC,
	combout => \EXE|Add0~0_combout\,
	cout => \EXE|Add0~1\);

-- Location: LCCOMB_X19_Y20_N2
\EXE|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~2_combout\ = (\read_data_1_B|N_dffs:1:stage_i|q~regout\ & ((\EXE|Binput_signed[1]~30_combout\ & (\EXE|Add0~1\ & VCC)) # (!\EXE|Binput_signed[1]~30_combout\ & (!\EXE|Add0~1\)))) # (!\read_data_1_B|N_dffs:1:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[1]~30_combout\ & (!\EXE|Add0~1\)) # (!\EXE|Binput_signed[1]~30_combout\ & ((\EXE|Add0~1\) # (GND)))))
-- \EXE|Add0~3\ = CARRY((\read_data_1_B|N_dffs:1:stage_i|q~regout\ & (!\EXE|Binput_signed[1]~30_combout\ & !\EXE|Add0~1\)) # (!\read_data_1_B|N_dffs:1:stage_i|q~regout\ & ((!\EXE|Add0~1\) # (!\EXE|Binput_signed[1]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:1:stage_i|q~regout\,
	datab => \EXE|Binput_signed[1]~30_combout\,
	datad => VCC,
	cin => \EXE|Add0~1\,
	combout => \EXE|Add0~2_combout\,
	cout => \EXE|Add0~3\);

-- Location: LCCOMB_X23_Y21_N30
\ALU_result_C|N_dffs:1:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:1:stage_i|q~3_combout\ = (\EXE|ALU_ctl[2]~1_combout\ & ((!\EXE|ALU_ctl\(1)) # (!\EXE|ALU_ctl[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[2]~1_combout\,
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datad => \EXE|ALU_ctl\(1),
	combout => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\);

-- Location: LCCOMB_X22_Y21_N24
\ALU_result_C|N_dffs:1:stage_i|q~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:1:stage_i|q~4_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- ((\EXE|Add0~2_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (\EXE|temp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|temp\(1),
	datab => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datac => \EXE|Add0~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:1:stage_i|q~4_combout\);

-- Location: LCCOMB_X29_Y15_N20
\ID|register_array[29][19]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[29][19]~4_combout\ = (\reset~combout\) # ((\ID|write_register_address[4]~4_combout\ & (!\ID|process_0~0_combout\ & \ID|Decoder0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|write_register_address[4]~4_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|Decoder0~3_combout\,
	combout => \ID|register_array[29][19]~4_combout\);

-- Location: LCFF_X21_Y9_N9
\ID|register_array[29][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][1]~regout\);

-- Location: LCCOMB_X29_Y15_N24
\ID|register_array[21][31]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[21][31]~2_combout\ = (\reset~combout\) # ((\ID|Decoder0~1_combout\ & (!\ID|process_0~0_combout\ & \ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|Decoder0~1_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[21][31]~2_combout\);

-- Location: LCFF_X20_Y12_N5
\ID|register_array[21][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][1]~regout\);

-- Location: LCCOMB_X20_Y12_N4
\ID|read_data_1[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~26_combout\ = (\ID|read_data_1[1]~25_combout\ & ((\ID|register_array[29][1]~regout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[1]~25_combout\ & (((\ID|register_array[21][1]~regout\ & 
-- \Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[1]~25_combout\,
	datab => \ID|register_array[29][1]~regout\,
	datac => \ID|register_array[21][1]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[1]~26_combout\);

-- Location: LCCOMB_X26_Y19_N22
\ID|register_array[23][18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[23][18]~14_combout\ = (\reset~combout\) # ((\ID|Decoder0~12_combout\ & (!\ID|process_0~0_combout\ & \ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|Decoder0~12_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[23][18]~14_combout\);

-- Location: LCFF_X30_Y16_N9
\ID|register_array[23][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][1]~regout\);

-- Location: LCCOMB_X29_Y16_N30
\ID|register_array[31][4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[31][4]~16_combout\ = (\reset~combout\) # ((\ID|Decoder0~14_combout\ & (!\ID|process_0~0_combout\ & \ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~14_combout\,
	datab => \ID|process_0~0_combout\,
	datac => \reset~combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[31][4]~16_combout\);

-- Location: LCFF_X22_Y16_N1
\ID|register_array[31][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][1]~regout\);

-- Location: LCCOMB_X30_Y16_N8
\ID|read_data_1[1]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~33_combout\ = (\ID|read_data_1[1]~32_combout\ & (((\ID|register_array[31][1]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\))) # (!\ID|read_data_1[1]~32_combout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[23][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[1]~32_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[23][1]~regout\,
	datad => \ID|register_array[31][1]~regout\,
	combout => \ID|read_data_1[1]~33_combout\);

-- Location: LCCOMB_X19_Y12_N18
\ID|read_data_1[1]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~34_combout\ = (\ID|read_data_1[1]~31_combout\ & (((\ID|read_data_1[1]~33_combout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\))) # (!\ID|read_data_1[1]~31_combout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|read_data_1[1]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[1]~31_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[1]~26_combout\,
	datad => \ID|read_data_1[1]~33_combout\,
	combout => \ID|read_data_1[1]~34_combout\);

-- Location: LCCOMB_X19_Y12_N22
\ID|read_data_1[1]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~45_combout\ = (\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[1]~34_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[1]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[1]~44_combout\,
	datab => \ID|read_data_1[1]~34_combout\,
	datac => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	combout => \ID|read_data_1[1]~45_combout\);

-- Location: LCCOMB_X19_Y12_N14
\read_data_1_B|N_dffs:1:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:1:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1~23_combout\ & (\ID|write_data[1]~1_combout\)) # (!\ID|read_data_1~23_combout\ & ((\ID|read_data_1[1]~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[1]~1_combout\,
	datab => \ID|read_data_1[1]~45_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \reset~combout\,
	combout => \read_data_1_B|N_dffs:1:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y12_N15
\read_data_1_B|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:1:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y21_N2
\ALU_result_C|N_dffs:1:stage_i|q~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:1:stage_i|q~5_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~1_combout\ & ((\read_data_1_B|N_dffs:1:stage_i|q~regout\) # (!\ALU_result_C|N_dffs:1:stage_i|q~4_combout\))) # 
-- (!\ALU_result_C|N_dffs:1:stage_i|q~1_combout\ & (!\ALU_result_C|N_dffs:1:stage_i|q~4_combout\ & \read_data_1_B|N_dffs:1:stage_i|q~regout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~1_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~4_combout\,
	datad => \read_data_1_B|N_dffs:1:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:1:stage_i|q~5_combout\);

-- Location: LCCOMB_X22_Y21_N0
\ALU_result_C|N_dffs:1:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:1:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~5_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \EXE|Add1~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~5_combout\,
	combout => \ALU_result_C|N_dffs:1:stage_i|q~0_combout\);

-- Location: LCCOMB_X22_Y21_N28
\ALU_result_C|N_dffs:1:stage_i|q~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:1:stage_i|q~6_combout\ = (\ALUop_control_B|N_dffs:0:stage_i|q~regout\ & (((\ALUop_control_B|N_dffs:1:stage_i|q~regout\)))) # (!\ALUop_control_B|N_dffs:0:stage_i|q~regout\ & ((\Instruction_B|N_dffs:2:stage_i|q~regout\) # 
-- ((!\ALUop_control_B|N_dffs:1:stage_i|q~regout\) # (!\Instruction_B|N_dffs:1:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_B|N_dffs:2:stage_i|q~regout\,
	datab => \Instruction_B|N_dffs:1:stage_i|q~regout\,
	datac => \ALUop_control_B|N_dffs:0:stage_i|q~regout\,
	datad => \ALUop_control_B|N_dffs:1:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\);

-- Location: LCCOMB_X27_Y21_N26
\EXE|FPU|selector|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux30~2_combout\ = (\EXE|ALU_ctl[2]~1_combout\ & ((\EXE|ALU_ctl\(1)) # (!\EXE|ALU_ctl[0]~0_combout\))) # (!\EXE|ALU_ctl[2]~1_combout\ & ((\EXE|ALU_ctl[0]~0_combout\) # (!\EXE|ALU_ctl\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|ALU_ctl[2]~1_combout\,
	datac => \EXE|ALU_ctl[0]~0_combout\,
	datad => \EXE|ALU_ctl\(1),
	combout => \EXE|FPU|selector|Mux30~2_combout\);

-- Location: LCCOMB_X33_Y18_N4
\EXE|FPU|mul_component|Mux22~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~100_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~100_combout\);

-- Location: LCCOMB_X21_Y17_N4
\read_data_D|N_dffs:4:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:4:stage_i|q~0_combout\ = (\MEM|data_memory|auto_generated|q_a\(4) & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|data_memory|auto_generated|q_a\(4),
	datac => \reset~combout\,
	combout => \read_data_D|N_dffs:4:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y17_N5
\read_data_D|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:4:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y17_N18
\ALU_result_D|N_dffs:4:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:4:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:4:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datac => \ALU_result_C|N_dffs:4:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:4:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y17_N19
\ALU_result_D|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:4:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y17_N8
\ID|register_array~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~35_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:4:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:4:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemtoReg_control_D|q~regout\,
	datab => \reset~combout\,
	datac => \read_data_D|N_dffs:4:stage_i|q~regout\,
	datad => \ALU_result_D|N_dffs:4:stage_i|q~regout\,
	combout => \ID|register_array~35_combout\);

-- Location: LCFF_X21_Y9_N5
\ID|register_array[29][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][4]~regout\);

-- Location: LCCOMB_X27_Y18_N6
\ID|register_array[25][4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[25][4]~1_combout\ = (\reset~combout\) # ((\ID|Decoder0~0_combout\ & (\ID|write_register_address[4]~4_combout\ & !\ID|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~0_combout\,
	datab => \ID|write_register_address[4]~4_combout\,
	datac => \reset~combout\,
	datad => \ID|process_0~0_combout\,
	combout => \ID|register_array[25][4]~1_combout\);

-- Location: LCFF_X21_Y17_N9
\ID|register_array[25][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~35_combout\,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][4]~regout\);

-- Location: LCCOMB_X21_Y9_N4
\ID|read_data_1[4]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~92_combout\ = (\ID|read_data_1[4]~91_combout\ & (((\ID|register_array[29][4]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\))) # (!\ID|read_data_1[4]~91_combout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[25][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[4]~91_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[29][4]~regout\,
	datad => \ID|register_array[25][4]~regout\,
	combout => \ID|read_data_1[4]~92_combout\);

-- Location: LCCOMB_X29_Y15_N4
\ID|register_array[30][0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[30][0]~8_combout\ = (\reset~combout\) # ((\ID|write_register_address[4]~4_combout\ & (!\ID|process_0~0_combout\ & \ID|Decoder0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|write_register_address[4]~4_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|Decoder0~7_combout\,
	combout => \ID|register_array[30][0]~8_combout\);

-- Location: LCFF_X30_Y13_N15
\ID|register_array[30][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][4]~regout\);

-- Location: LCCOMB_X29_Y15_N22
\ID|register_array[22][31]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[22][31]~5_combout\ = (\reset~combout\) # ((\ID|write_register_address[4]~4_combout\ & (!\ID|process_0~0_combout\ & \ID|Decoder0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|write_register_address[4]~4_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|Decoder0~4_combout\,
	combout => \ID|register_array[22][31]~5_combout\);

-- Location: LCFF_X30_Y13_N21
\ID|register_array[22][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][4]~regout\);

-- Location: LCCOMB_X27_Y19_N12
\ID|Decoder0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~5_combout\ = (\ID|write_register_address[3]~2_combout\ & (\ID|write_register_address[1]~0_combout\ & (!\ID|write_register_address[2]~3_combout\ & !\ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~5_combout\);

-- Location: LCCOMB_X29_Y15_N16
\ID|register_array[26][30]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[26][30]~6_combout\ = (\reset~combout\) # ((\ID|write_register_address[4]~4_combout\ & (!\ID|process_0~0_combout\ & \ID|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|write_register_address[4]~4_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|Decoder0~5_combout\,
	combout => \ID|register_array[26][30]~6_combout\);

-- Location: LCFF_X29_Y12_N29
\ID|register_array[26][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][4]~regout\);

-- Location: LCCOMB_X29_Y15_N26
\ID|register_array[18][2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[18][2]~7_combout\ = (\reset~combout\) # ((!\ID|process_0~0_combout\ & (\ID|Decoder0~6_combout\ & \ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|process_0~0_combout\,
	datab => \ID|Decoder0~6_combout\,
	datac => \reset~combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[18][2]~7_combout\);

-- Location: LCFF_X31_Y13_N15
\ID|register_array[18][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][4]~regout\);

-- Location: LCCOMB_X29_Y12_N28
\ID|read_data_1[4]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~93_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][4]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[18][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][4]~regout\,
	datad => \ID|register_array[18][4]~regout\,
	combout => \ID|read_data_1[4]~93_combout\);

-- Location: LCCOMB_X30_Y13_N20
\ID|read_data_1[4]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~94_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[4]~93_combout\ & (\ID|register_array[30][4]~regout\)) # (!\ID|read_data_1[4]~93_combout\ & ((\ID|register_array[22][4]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[4]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[30][4]~regout\,
	datac => \ID|register_array[22][4]~regout\,
	datad => \ID|read_data_1[4]~93_combout\,
	combout => \ID|read_data_1[4]~94_combout\);

-- Location: LCCOMB_X29_Y14_N4
\ID|read_data_1[4]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~97_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\Instruction_A|N_dffs:21:stage_i|q~regout\) # (\ID|read_data_1[4]~94_combout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[4]~96_combout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[4]~96_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datad => \ID|read_data_1[4]~94_combout\,
	combout => \ID|read_data_1[4]~97_combout\);

-- Location: LCFF_X29_Y16_N27
\ID|register_array[31][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][4]~regout\);

-- Location: LCCOMB_X27_Y19_N16
\ID|Decoder0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~11_combout\ = (\ID|write_register_address[3]~2_combout\ & (\ID|write_register_address[1]~0_combout\ & (!\ID|write_register_address[2]~3_combout\ & \ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~11_combout\);

-- Location: LCCOMB_X27_Y18_N4
\ID|register_array[27][22]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[27][22]~13_combout\ = (\reset~combout\) # ((!\ID|process_0~0_combout\ & (\ID|Decoder0~11_combout\ & \ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|process_0~0_combout\,
	datab => \reset~combout\,
	datac => \ID|Decoder0~11_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[27][22]~13_combout\);

-- Location: LCFF_X29_Y14_N7
\ID|register_array[27][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][4]~regout\);

-- Location: LCCOMB_X29_Y14_N6
\ID|read_data_1[4]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~99_combout\ = (\ID|read_data_1[4]~98_combout\ & ((\ID|register_array[31][4]~regout\) # ((!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[4]~98_combout\ & (((\ID|register_array[27][4]~regout\ & 
-- \Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[4]~98_combout\,
	datab => \ID|register_array[31][4]~regout\,
	datac => \ID|register_array[27][4]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[4]~99_combout\);

-- Location: LCCOMB_X29_Y14_N8
\ID|read_data_1[4]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~100_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[4]~97_combout\ & ((\ID|read_data_1[4]~99_combout\))) # (!\ID|read_data_1[4]~97_combout\ & (\ID|read_data_1[4]~92_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[4]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[4]~92_combout\,
	datac => \ID|read_data_1[4]~97_combout\,
	datad => \ID|read_data_1[4]~99_combout\,
	combout => \ID|read_data_1[4]~100_combout\);

-- Location: LCCOMB_X27_Y18_N26
\ID|register_array[11][29]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[11][29]~20_combout\ = (\reset~combout\) # ((!\ID|process_0~0_combout\ & (\ID|Decoder0~11_combout\ & !\ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|process_0~0_combout\,
	datab => \reset~combout\,
	datac => \ID|Decoder0~11_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[11][29]~20_combout\);

-- Location: LCFF_X31_Y11_N27
\ID|register_array[11][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][4]~regout\);

-- Location: LCCOMB_X27_Y18_N14
\ID|register_array[9][12]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[9][12]~17_combout\ = (\reset~combout\) # ((\ID|Decoder0~0_combout\ & (!\ID|write_register_address[4]~4_combout\ & !\ID|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~0_combout\,
	datab => \ID|write_register_address[4]~4_combout\,
	datac => \reset~combout\,
	datad => \ID|process_0~0_combout\,
	combout => \ID|register_array[9][12]~17_combout\);

-- Location: LCFF_X31_Y11_N1
\ID|register_array[9][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][4]~regout\);

-- Location: LCCOMB_X29_Y15_N0
\ID|register_array[10][5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[10][5]~18_combout\ = (\reset~combout\) # ((!\ID|write_register_address[4]~4_combout\ & (!\ID|process_0~0_combout\ & \ID|Decoder0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|write_register_address[4]~4_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|Decoder0~5_combout\,
	combout => \ID|register_array[10][5]~18_combout\);

-- Location: LCFF_X32_Y11_N25
\ID|register_array[10][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][4]~regout\);

-- Location: LCCOMB_X27_Y19_N28
\ID|Decoder0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~9_combout\ = (\ID|write_register_address[3]~2_combout\ & (!\ID|write_register_address[1]~0_combout\ & (!\ID|write_register_address[2]~3_combout\ & !\ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~9_combout\);

-- Location: LCCOMB_X27_Y18_N8
\ID|register_array[8][22]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[8][22]~19_combout\ = (\reset~combout\) # ((!\ID|process_0~0_combout\ & (\ID|Decoder0~9_combout\ & !\ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|process_0~0_combout\,
	datab => \reset~combout\,
	datac => \ID|Decoder0~9_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[8][22]~19_combout\);

-- Location: LCFF_X32_Y11_N11
\ID|register_array[8][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][4]~regout\);

-- Location: LCCOMB_X32_Y11_N24
\ID|read_data_1[4]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~101_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|register_array[10][4]~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[8][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][4]~regout\,
	datad => \ID|register_array[8][4]~regout\,
	combout => \ID|read_data_1[4]~101_combout\);

-- Location: LCCOMB_X31_Y11_N0
\ID|read_data_1[4]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~102_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[4]~101_combout\ & (\ID|register_array[11][4]~regout\)) # (!\ID|read_data_1[4]~101_combout\ & ((\ID|register_array[9][4]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[4]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][4]~regout\,
	datac => \ID|register_array[9][4]~regout\,
	datad => \ID|read_data_1[4]~101_combout\,
	combout => \ID|read_data_1[4]~102_combout\);

-- Location: LCFF_X30_Y12_N31
\ID|register_array[7][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][4]~regout\);

-- Location: LCFF_X30_Y12_N29
\ID|register_array[6][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][4]~regout\);

-- Location: LCFF_X30_Y8_N9
\ID|register_array[5][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][4]~regout\);

-- Location: LCCOMB_X27_Y19_N26
\ID|Decoder0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|Decoder0~8_combout\ = (!\ID|write_register_address[3]~2_combout\ & (!\ID|write_register_address[1]~0_combout\ & (\ID|write_register_address[2]~3_combout\ & !\ID|write_register_address[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[3]~2_combout\,
	datab => \ID|write_register_address[1]~0_combout\,
	datac => \ID|write_register_address[2]~3_combout\,
	datad => \ID|write_register_address[0]~1_combout\,
	combout => \ID|Decoder0~8_combout\);

-- Location: LCCOMB_X29_Y15_N30
\ID|register_array[4][5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[4][5]~23_combout\ = (\reset~combout\) # ((!\ID|process_0~0_combout\ & (\ID|Decoder0~8_combout\ & !\ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|process_0~0_combout\,
	datab => \reset~combout\,
	datac => \ID|Decoder0~8_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[4][5]~23_combout\);

-- Location: LCFF_X29_Y8_N17
\ID|register_array[4][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][4]~regout\);

-- Location: LCCOMB_X30_Y8_N8
\ID|read_data_1[4]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~103_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[5][4]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[4][4]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][4]~regout\,
	datad => \ID|register_array[4][4]~regout\,
	combout => \ID|read_data_1[4]~103_combout\);

-- Location: LCCOMB_X30_Y12_N28
\ID|read_data_1[4]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~104_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[4]~103_combout\ & (\ID|register_array[7][4]~regout\)) # (!\ID|read_data_1[4]~103_combout\ & ((\ID|register_array[6][4]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[4]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[7][4]~regout\,
	datac => \ID|register_array[6][4]~regout\,
	datad => \ID|read_data_1[4]~103_combout\,
	combout => \ID|read_data_1[4]~104_combout\);

-- Location: LCCOMB_X31_Y12_N4
\ID|read_data_1[4]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~107_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\) # (\ID|read_data_1[4]~104_combout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[4]~106_combout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[4]~106_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[4]~104_combout\,
	combout => \ID|read_data_1[4]~107_combout\);

-- Location: LCCOMB_X31_Y12_N30
\ID|read_data_1[4]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~110_combout\ = (\ID|read_data_1[4]~107_combout\ & ((\ID|read_data_1[4]~109_combout\) # ((!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[4]~107_combout\ & (((\ID|read_data_1[4]~102_combout\ & 
-- \Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[4]~109_combout\,
	datab => \ID|read_data_1[4]~102_combout\,
	datac => \ID|read_data_1[4]~107_combout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[4]~110_combout\);

-- Location: LCCOMB_X29_Y14_N26
\ID|read_data_1[4]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~111_combout\ = (\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[4]~100_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[4]~110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datab => \ID|read_data_1[4]~100_combout\,
	datac => \ID|read_data_1[4]~110_combout\,
	combout => \ID|read_data_1[4]~111_combout\);

-- Location: LCCOMB_X22_Y17_N28
\read_data_1_B|N_dffs:4:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:4:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1~23_combout\ & (\ID|write_data[4]~4_combout\)) # (!\ID|read_data_1~23_combout\ & ((\ID|read_data_1[4]~111_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[4]~4_combout\,
	datab => \reset~combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[4]~111_combout\,
	combout => \read_data_1_B|N_dffs:4:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y17_N29
\read_data_1_B|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:4:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y17_N30
\ALU_result_D|N_dffs:5:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:5:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:5:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \ALU_result_C|N_dffs:5:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:5:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y17_N31
\ALU_result_D|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:5:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:5:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y17_N10
\ID|write_data[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[5]~5_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:5:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:5:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_result_D|N_dffs:5:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:5:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[5]~5_combout\);

-- Location: LCCOMB_X22_Y17_N8
\ID|read_data_2[5]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~119_combout\ = (\ID|read_data_2~1_combout\ & (\ID|read_data_2~2_combout\ & (\ID|write_data[5]~5_combout\ & \ID|read_data_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~1_combout\,
	datab => \ID|read_data_2~2_combout\,
	datac => \ID|write_data[5]~5_combout\,
	datad => \ID|read_data_2~0_combout\,
	combout => \ID|read_data_2[5]~119_combout\);

-- Location: LCCOMB_X23_Y17_N30
\read_data_2_B|N_dffs:5:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:5:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[5]~140_combout\) # (\ID|read_data_2[5]~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[5]~140_combout\,
	datab => \reset~combout\,
	datac => \ID|read_data_2[5]~119_combout\,
	combout => \read_data_2_B|N_dffs:5:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y17_N31
\read_data_2_B|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:5:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:5:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y17_N24
\EXE|Binput_signed[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[5]~26_combout\ = (\ALUSrc_control_B|q~regout\ & (\Sign_Extend_2_B|N_dffs:5:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:5:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Sign_Extend_2_B|N_dffs:5:stage_i|q~regout\,
	datab => \read_data_2_B|N_dffs:5:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|Binput_signed[5]~26_combout\);

-- Location: LCCOMB_X20_Y20_N8
\EXE|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~8_combout\ = ((\read_data_1_B|N_dffs:4:stage_i|q~regout\ $ (\EXE|Binput_signed[4]~27_combout\ $ (\EXE|Add1~7\)))) # (GND)
-- \EXE|Add1~9\ = CARRY((\read_data_1_B|N_dffs:4:stage_i|q~regout\ & ((!\EXE|Add1~7\) # (!\EXE|Binput_signed[4]~27_combout\))) # (!\read_data_1_B|N_dffs:4:stage_i|q~regout\ & (!\EXE|Binput_signed[4]~27_combout\ & !\EXE|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:4:stage_i|q~regout\,
	datab => \EXE|Binput_signed[4]~27_combout\,
	datad => VCC,
	cin => \EXE|Add1~7\,
	combout => \EXE|Add1~8_combout\,
	cout => \EXE|Add1~9\);

-- Location: LCCOMB_X20_Y20_N10
\EXE|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~10_combout\ = (\read_data_1_B|N_dffs:5:stage_i|q~regout\ & ((\EXE|Binput_signed[5]~26_combout\ & (!\EXE|Add1~9\)) # (!\EXE|Binput_signed[5]~26_combout\ & (\EXE|Add1~9\ & VCC)))) # (!\read_data_1_B|N_dffs:5:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[5]~26_combout\ & ((\EXE|Add1~9\) # (GND))) # (!\EXE|Binput_signed[5]~26_combout\ & (!\EXE|Add1~9\))))
-- \EXE|Add1~11\ = CARRY((\read_data_1_B|N_dffs:5:stage_i|q~regout\ & (\EXE|Binput_signed[5]~26_combout\ & !\EXE|Add1~9\)) # (!\read_data_1_B|N_dffs:5:stage_i|q~regout\ & ((\EXE|Binput_signed[5]~26_combout\) # (!\EXE|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:5:stage_i|q~regout\,
	datab => \EXE|Binput_signed[5]~26_combout\,
	datad => VCC,
	cin => \EXE|Add1~9\,
	combout => \EXE|Add1~10_combout\,
	cout => \EXE|Add1~11\);

-- Location: LCCOMB_X23_Y17_N26
\ALU_result_C|N_dffs:5:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:5:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & (\Sign_Extend_2_B|N_dffs:5:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:5:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Sign_Extend_2_B|N_dffs:5:stage_i|q~regout\,
	datab => \read_data_2_B|N_dffs:5:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \ALU_result_C|N_dffs:5:stage_i|q~1_combout\);

-- Location: LCCOMB_X19_Y17_N6
\ALU_result_C|N_dffs:5:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:5:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:5:stage_i|q~2_combout\ & (((\read_data_1_B|N_dffs:5:stage_i|q~regout\ & \ALU_result_C|N_dffs:5:stage_i|q~1_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:5:stage_i|q~2_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:5:stage_i|q~regout\) # (\ALU_result_C|N_dffs:5:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:5:stage_i|q~2_combout\,
	datab => \read_data_1_B|N_dffs:5:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:5:stage_i|q~1_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:5:stage_i|q~3_combout\);

-- Location: LCCOMB_X19_Y17_N10
\ALU_result_C|N_dffs:5:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:5:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:5:stage_i|q~3_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \EXE|Add1~10_combout\,
	datad => \ALU_result_C|N_dffs:5:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:5:stage_i|q~0_combout\);

-- Location: LCCOMB_X24_Y19_N2
\EXE|Binput_signed[12]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[12]~19_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:12:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:12:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:12:stage_i|q~regout\,
	datac => \ALUSrc_control_B|q~regout\,
	datad => \Instruction_B|N_dffs:12:stage_i|q~regout\,
	combout => \EXE|Binput_signed[12]~19_combout\);

-- Location: LCCOMB_X21_Y20_N14
\EXE|Binput_signed[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[13]~11_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:13:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:13:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:13:stage_i|q~regout\,
	datab => \ALUSrc_control_B|q~regout\,
	datad => \Instruction_B|N_dffs:13:stage_i|q~regout\,
	combout => \EXE|Binput_signed[13]~11_combout\);

-- Location: LCCOMB_X25_Y18_N8
\ALU_result_D|N_dffs:13:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:13:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:13:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:13:stage_i|q~regout\,
	datac => \reset~combout\,
	combout => \ALU_result_D|N_dffs:13:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y18_N9
\ALU_result_D|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:13:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y17_N18
\Instruction_A|N_dffs:8:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:8:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(8) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(8),
	datab => \HAZ|data_hazard_en~combout\,
	datac => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:8:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y17_N19
\Instruction_A|N_dffs:8:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:8:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:8:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y17_N22
\Sign_Extend_2_B|N_dffs:8:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Sign_Extend_2_B|N_dffs:8:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:8:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_A|N_dffs:8:stage_i|q~regout\,
	combout => \Sign_Extend_2_B|N_dffs:8:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y17_N23
\Sign_Extend_2_B|N_dffs:8:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Sign_Extend_2_B|N_dffs:8:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Sign_Extend_2_B|N_dffs:8:stage_i|q~regout\);

-- Location: LCCOMB_X16_Y15_N26
\ALU_result_D|N_dffs:8:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:8:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:8:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \ALU_result_C|N_dffs:8:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:8:stage_i|q~0_combout\);

-- Location: LCFF_X16_Y15_N27
\ALU_result_D|N_dffs:8:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:8:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:8:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y15_N8
\ID|register_array~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~39_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:8:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:8:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:8:stage_i|q~regout\,
	datab => \MemtoReg_control_D|q~regout\,
	datac => \ALU_result_D|N_dffs:8:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \ID|register_array~39_combout\);

-- Location: LCFF_X27_Y9_N11
\ID|register_array[12][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][8]~regout\);

-- Location: LCFF_X27_Y9_N1
\ID|register_array[13][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][8]~regout\);

-- Location: LCCOMB_X27_Y9_N10
\ID|read_data_2[8]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~206_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- ((\ID|register_array[13][8]~regout\))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[12][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][8]~regout\,
	datad => \ID|register_array[13][8]~regout\,
	combout => \ID|read_data_2[8]~206_combout\);

-- Location: LCFF_X27_Y10_N27
\ID|register_array[15][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][8]~regout\);

-- Location: LCFF_X27_Y10_N1
\ID|register_array[14][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][8]~regout\);

-- Location: LCCOMB_X27_Y10_N26
\ID|read_data_2[8]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~207_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[8]~206_combout\ & (\ID|register_array[15][8]~regout\)) # (!\ID|read_data_2[8]~206_combout\ & ((\ID|register_array[14][8]~regout\))))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[8]~206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[8]~206_combout\,
	datac => \ID|register_array[15][8]~regout\,
	datad => \ID|register_array[14][8]~regout\,
	combout => \ID|read_data_2[8]~207_combout\);

-- Location: LCFF_X32_Y11_N19
\ID|register_array[8][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][8]~regout\);

-- Location: LCCOMB_X32_Y11_N18
\ID|read_data_2[8]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~199_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|register_array[10][8]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[8][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][8]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[8][8]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[8]~199_combout\);

-- Location: LCFF_X32_Y10_N31
\ID|register_array[11][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][8]~regout\);

-- Location: LCFF_X32_Y10_N13
\ID|register_array[9][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][8]~regout\);

-- Location: LCCOMB_X32_Y10_N30
\ID|read_data_2[8]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~200_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[8]~199_combout\ & (\ID|register_array[11][8]~regout\)) # (!\ID|read_data_2[8]~199_combout\ & ((\ID|register_array[9][8]~regout\))))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[8]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[8]~199_combout\,
	datac => \ID|register_array[11][8]~regout\,
	datad => \ID|register_array[9][8]~regout\,
	combout => \ID|read_data_2[8]~200_combout\);

-- Location: LCCOMB_X32_Y10_N22
\ID|read_data_2[8]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~208_combout\ = (\ID|read_data_2[8]~205_combout\ & (((\ID|read_data_2[8]~207_combout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[8]~205_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|read_data_2[8]~200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[8]~205_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[8]~207_combout\,
	datad => \ID|read_data_2[8]~200_combout\,
	combout => \ID|read_data_2[8]~208_combout\);

-- Location: LCFF_X27_Y15_N15
\ID|register_array[18][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][8]~regout\);

-- Location: LCFF_X27_Y15_N29
\ID|register_array[26][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][8]~regout\);

-- Location: LCCOMB_X27_Y15_N14
\ID|read_data_2[8]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~191_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[26][8]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][8]~regout\,
	datad => \ID|register_array[26][8]~regout\,
	combout => \ID|read_data_2[8]~191_combout\);

-- Location: LCFF_X26_Y15_N27
\ID|register_array[30][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][8]~regout\);

-- Location: LCFF_X26_Y15_N17
\ID|register_array[22][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][8]~regout\);

-- Location: LCCOMB_X26_Y15_N26
\ID|read_data_2[8]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~192_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[8]~191_combout\ & (\ID|register_array[30][8]~regout\)) # (!\ID|read_data_2[8]~191_combout\ & ((\ID|register_array[22][8]~regout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[8]~191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[8]~191_combout\,
	datac => \ID|register_array[30][8]~regout\,
	datad => \ID|register_array[22][8]~regout\,
	combout => \ID|read_data_2[8]~192_combout\);

-- Location: LCCOMB_X32_Y11_N2
\ID|read_data_2[8]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~195_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|read_data_2[8]~192_combout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[8]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[8]~194_combout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[8]~192_combout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[8]~195_combout\);

-- Location: LCFF_X25_Y14_N11
\ID|register_array[31][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][8]~regout\);

-- Location: LCCOMB_X26_Y19_N16
\ID|register_array[19][6]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[19][6]~15_combout\ = (\reset~combout\) # ((\ID|Decoder0~13_combout\ & (!\ID|process_0~0_combout\ & \ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|Decoder0~13_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[19][6]~15_combout\);

-- Location: LCFF_X24_Y14_N23
\ID|register_array[19][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][8]~regout\);

-- Location: LCFF_X25_Y14_N17
\ID|register_array[23][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][8]~regout\);

-- Location: LCCOMB_X24_Y14_N22
\ID|read_data_2[8]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~196_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[23][8]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[19][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[19][8]~regout\,
	datad => \ID|register_array[23][8]~regout\,
	combout => \ID|read_data_2[8]~196_combout\);

-- Location: LCCOMB_X25_Y14_N10
\ID|read_data_2[8]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~197_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[8]~196_combout\ & ((\ID|register_array[31][8]~regout\))) # (!\ID|read_data_2[8]~196_combout\ & (\ID|register_array[27][8]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[8]~196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][8]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[31][8]~regout\,
	datad => \ID|read_data_2[8]~196_combout\,
	combout => \ID|read_data_2[8]~197_combout\);

-- Location: LCFF_X18_Y15_N9
\ID|register_array[25][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~39_combout\,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][8]~regout\);

-- Location: LCCOMB_X29_Y15_N10
\ID|register_array[17][4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[17][4]~3_combout\ = (\reset~combout\) # ((\ID|Decoder0~2_combout\ & (\ID|write_register_address[4]~4_combout\ & !\ID|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|Decoder0~2_combout\,
	datab => \ID|write_register_address[4]~4_combout\,
	datac => \ID|process_0~0_combout\,
	datad => \reset~combout\,
	combout => \ID|register_array[17][4]~3_combout\);

-- Location: LCFF_X20_Y9_N23
\ID|register_array[17][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][8]~regout\);

-- Location: LCFF_X20_Y9_N29
\ID|register_array[21][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][8]~regout\);

-- Location: LCCOMB_X20_Y9_N22
\ID|read_data_2[8]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~189_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[21][8]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[17][8]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][8]~regout\,
	datad => \ID|register_array[21][8]~regout\,
	combout => \ID|read_data_2[8]~189_combout\);

-- Location: LCCOMB_X32_Y11_N8
\ID|read_data_2[8]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~190_combout\ = (\ID|read_data_2[8]~189_combout\ & ((\ID|register_array[29][8]~regout\) # ((!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[8]~189_combout\ & (((\ID|register_array[25][8]~regout\ & 
-- \Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][8]~regout\,
	datab => \ID|register_array[25][8]~regout\,
	datac => \ID|read_data_2[8]~189_combout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[8]~190_combout\);

-- Location: LCCOMB_X32_Y11_N4
\ID|read_data_2[8]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~198_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[8]~195_combout\ & (\ID|read_data_2[8]~197_combout\)) # (!\ID|read_data_2[8]~195_combout\ & ((\ID|read_data_2[8]~190_combout\))))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[8]~195_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[8]~195_combout\,
	datac => \ID|read_data_2[8]~197_combout\,
	datad => \ID|read_data_2[8]~190_combout\,
	combout => \ID|read_data_2[8]~198_combout\);

-- Location: LCCOMB_X23_Y17_N28
\ID|read_data_2[8]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~209_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[8]~198_combout\))) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[8]~208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \ID|read_data_2[8]~208_combout\,
	datad => \ID|read_data_2[8]~198_combout\,
	combout => \ID|read_data_2[8]~209_combout\);

-- Location: LCCOMB_X22_Y16_N14
\read_data_2_C|N_dffs:1:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:1:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:1:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \read_data_2_B|N_dffs:1:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:1:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y16_N15
\read_data_2_C|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:1:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y18_N26
\ID|read_data_2[2]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~50_combout\ = (\ID|read_data_2~1_combout\ & (\ID|write_data[2]~2_combout\ & (\ID|read_data_2~2_combout\ & \ID|read_data_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~1_combout\,
	datab => \ID|write_data[2]~2_combout\,
	datac => \ID|read_data_2~2_combout\,
	datad => \ID|read_data_2~0_combout\,
	combout => \ID|read_data_2[2]~50_combout\);

-- Location: LCCOMB_X19_Y21_N8
\read_data_2_C|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:3:stage_i|q~0_combout\ = (\read_data_2_B|N_dffs:3:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:3:stage_i|q~regout\,
	datac => \reset~combout\,
	combout => \read_data_2_C|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y21_N9
\read_data_2_C|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:3:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:3:stage_i|q~regout\);

-- Location: LCFF_X31_Y10_N5
\ID|register_array[3][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][4]~regout\);

-- Location: LCFF_X31_Y10_N23
\ID|register_array[1][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][4]~regout\);

-- Location: LCCOMB_X31_Y10_N22
\ID|read_data_2[4]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~111_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][4]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[3][4]~regout\,
	datac => \ID|register_array[1][4]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[4]~111_combout\);

-- Location: LCFF_X30_Y10_N17
\ID|register_array[2][4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~35_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][4]~regout\);

-- Location: LCCOMB_X21_Y17_N22
\ID|read_data_2[4]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~112_combout\ = (\ID|read_data_2[4]~111_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & \ID|register_array[2][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[4]~111_combout\,
	datad => \ID|register_array[2][4]~regout\,
	combout => \ID|read_data_2[4]~112_combout\);

-- Location: LCCOMB_X29_Y8_N16
\ID|read_data_2[4]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~109_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[5][4]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[4][4]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[4][4]~regout\,
	datad => \ID|register_array[5][4]~regout\,
	combout => \ID|read_data_2[4]~109_combout\);

-- Location: LCCOMB_X30_Y12_N30
\ID|read_data_2[4]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~110_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[4]~109_combout\ & (\ID|register_array[7][4]~regout\)) # (!\ID|read_data_2[4]~109_combout\ & ((\ID|register_array[6][4]~regout\))))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[4]~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[4]~109_combout\,
	datac => \ID|register_array[7][4]~regout\,
	datad => \ID|register_array[6][4]~regout\,
	combout => \ID|read_data_2[4]~110_combout\);

-- Location: LCCOMB_X21_Y17_N16
\ID|read_data_2[4]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~113_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\) # (\ID|read_data_2[4]~110_combout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[4]~112_combout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[4]~112_combout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[4]~110_combout\,
	combout => \ID|read_data_2[4]~113_combout\);

-- Location: LCCOMB_X31_Y11_N26
\ID|read_data_2[4]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~108_combout\ = (\ID|read_data_2[4]~107_combout\ & (((\ID|register_array[11][4]~regout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[4]~107_combout\ & (\ID|register_array[9][4]~regout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[4]~107_combout\,
	datab => \ID|register_array[9][4]~regout\,
	datac => \ID|register_array[11][4]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[4]~108_combout\);

-- Location: LCCOMB_X21_Y17_N10
\ID|read_data_2[4]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~116_combout\ = (\ID|read_data_2[4]~113_combout\ & ((\ID|read_data_2[4]~115_combout\) # ((!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[4]~113_combout\ & (((\ID|read_data_2[4]~108_combout\ & 
-- \Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[4]~115_combout\,
	datab => \ID|read_data_2[4]~113_combout\,
	datac => \ID|read_data_2[4]~108_combout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[4]~116_combout\);

-- Location: LCCOMB_X21_Y17_N28
\ID|read_data_2[4]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~117_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[4]~106_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[4]~116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[4]~106_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[4]~116_combout\,
	combout => \ID|read_data_2[4]~117_combout\);

-- Location: LCCOMB_X21_Y17_N30
\ID|write_data[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[4]~4_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:4:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:4:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemtoReg_control_D|q~regout\,
	datab => \ALU_result_D|N_dffs:4:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:4:stage_i|q~regout\,
	combout => \ID|write_data[4]~4_combout\);

-- Location: LCCOMB_X22_Y17_N6
\ID|read_data_2[4]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~96_combout\ = (\ID|read_data_2~1_combout\ & (\ID|read_data_2~2_combout\ & (\ID|write_data[4]~4_combout\ & \ID|read_data_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~1_combout\,
	datab => \ID|read_data_2~2_combout\,
	datac => \ID|write_data[4]~4_combout\,
	datad => \ID|read_data_2~0_combout\,
	combout => \ID|read_data_2[4]~96_combout\);

-- Location: LCCOMB_X21_Y17_N14
\read_data_2_B|N_dffs:4:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:4:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[4]~117_combout\) # (\ID|read_data_2[4]~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[4]~117_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_2[4]~96_combout\,
	combout => \read_data_2_B|N_dffs:4:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y17_N15
\read_data_2_B|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:4:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y21_N10
\read_data_2_C|N_dffs:4:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:4:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:4:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \read_data_2_B|N_dffs:4:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:4:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y21_N11
\read_data_2_C|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:4:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y17_N4
\read_data_2_C|N_dffs:5:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:5:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:5:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \read_data_2_B|N_dffs:5:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:5:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y17_N5
\read_data_2_C|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:5:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:5:stage_i|q~regout\);

-- Location: LCFF_X29_Y9_N7
\ID|register_array[15][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][6]~regout\);

-- Location: LCFF_X29_Y9_N13
\ID|register_array[14][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][6]~regout\);

-- Location: LCCOMB_X29_Y9_N6
\ID|read_data_2[6]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~161_combout\ = (\ID|read_data_2[6]~160_combout\ & (((\ID|register_array[15][6]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\))) # (!\ID|read_data_2[6]~160_combout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|register_array[14][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[6]~160_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[15][6]~regout\,
	datad => \ID|register_array[14][6]~regout\,
	combout => \ID|read_data_2[6]~161_combout\);

-- Location: LCFF_X32_Y11_N27
\ID|register_array[8][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][6]~regout\);

-- Location: LCCOMB_X32_Y11_N26
\ID|read_data_2[6]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~153_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|register_array[10][6]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[8][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][6]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[8][6]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[6]~153_combout\);

-- Location: LCFF_X31_Y11_N3
\ID|register_array[11][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][6]~regout\);

-- Location: LCCOMB_X31_Y11_N2
\ID|read_data_2[6]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~154_combout\ = (\ID|read_data_2[6]~153_combout\ & (((\ID|register_array[11][6]~regout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[6]~153_combout\ & (\ID|register_array[9][6]~regout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][6]~regout\,
	datab => \ID|read_data_2[6]~153_combout\,
	datac => \ID|register_array[11][6]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[6]~154_combout\);

-- Location: LCCOMB_X30_Y14_N8
\ID|read_data_2[6]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~162_combout\ = (\ID|read_data_2[6]~159_combout\ & (((\ID|read_data_2[6]~161_combout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[6]~159_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|read_data_2[6]~154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[6]~159_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[6]~161_combout\,
	datad => \ID|read_data_2[6]~154_combout\,
	combout => \ID|read_data_2[6]~162_combout\);

-- Location: LCCOMB_X27_Y18_N18
\ID|register_array[28][9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[28][9]~12_combout\ = (\reset~combout\) # ((!\ID|process_0~0_combout\ & (\ID|Decoder0~10_combout\ & \ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|process_0~0_combout\,
	datab => \reset~combout\,
	datac => \ID|Decoder0~10_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[28][9]~12_combout\);

-- Location: LCFF_X32_Y14_N13
\ID|register_array[28][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][6]~regout\);

-- Location: LCCOMB_X29_Y15_N14
\ID|register_array[20][31]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[20][31]~9_combout\ = (\reset~combout\) # ((!\ID|process_0~0_combout\ & (\ID|Decoder0~8_combout\ & \ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|process_0~0_combout\,
	datab => \reset~combout\,
	datac => \ID|Decoder0~8_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[20][31]~9_combout\);

-- Location: LCFF_X32_Y14_N19
\ID|register_array[20][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][6]~regout\);

-- Location: LCCOMB_X32_Y14_N12
\ID|read_data_2[6]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~148_combout\ = (\ID|read_data_2[6]~147_combout\ & (((\ID|register_array[28][6]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\))) # (!\ID|read_data_2[6]~147_combout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[20][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[6]~147_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[28][6]~regout\,
	datad => \ID|register_array[20][6]~regout\,
	combout => \ID|read_data_2[6]~148_combout\);

-- Location: LCFF_X30_Y13_N19
\ID|register_array[30][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][6]~regout\);

-- Location: LCFF_X30_Y13_N1
\ID|register_array[22][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][6]~regout\);

-- Location: LCCOMB_X30_Y13_N18
\ID|read_data_2[6]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~146_combout\ = (\ID|read_data_2[6]~145_combout\ & (((\ID|register_array[30][6]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\))) # (!\ID|read_data_2[6]~145_combout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[6]~145_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[30][6]~regout\,
	datad => \ID|register_array[22][6]~regout\,
	combout => \ID|read_data_2[6]~146_combout\);

-- Location: LCCOMB_X30_Y13_N22
\ID|read_data_2[6]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~149_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\) # ((\ID|read_data_2[6]~146_combout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[6]~148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[6]~148_combout\,
	datad => \ID|read_data_2[6]~146_combout\,
	combout => \ID|read_data_2[6]~149_combout\);

-- Location: LCFF_X30_Y14_N3
\ID|register_array[31][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][6]~regout\);

-- Location: LCFF_X30_Y16_N7
\ID|register_array[19][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][6]~regout\);

-- Location: LCFF_X30_Y16_N5
\ID|register_array[23][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][6]~regout\);

-- Location: LCCOMB_X30_Y16_N6
\ID|read_data_2[6]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~150_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[23][6]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[19][6]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[19][6]~regout\,
	datad => \ID|register_array[23][6]~regout\,
	combout => \ID|read_data_2[6]~150_combout\);

-- Location: LCCOMB_X30_Y14_N2
\ID|read_data_2[6]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~151_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[6]~150_combout\ & ((\ID|register_array[31][6]~regout\))) # (!\ID|read_data_2[6]~150_combout\ & (\ID|register_array[27][6]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[6]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][6]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[31][6]~regout\,
	datad => \ID|read_data_2[6]~150_combout\,
	combout => \ID|read_data_2[6]~151_combout\);

-- Location: LCCOMB_X30_Y14_N16
\ID|read_data_2[6]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~152_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[6]~149_combout\ & ((\ID|read_data_2[6]~151_combout\))) # (!\ID|read_data_2[6]~149_combout\ & (\ID|read_data_2[6]~144_combout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[6]~149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[6]~144_combout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[6]~149_combout\,
	datad => \ID|read_data_2[6]~151_combout\,
	combout => \ID|read_data_2[6]~152_combout\);

-- Location: LCCOMB_X30_Y14_N18
\ID|read_data_2[6]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~163_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[6]~152_combout\))) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[6]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~24_combout\,
	datab => \ID|read_data_2[6]~162_combout\,
	datac => \ID|read_data_2[6]~152_combout\,
	datad => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	combout => \ID|read_data_2[6]~163_combout\);

-- Location: LCCOMB_X26_Y20_N26
\ID|read_data_2[6]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~142_combout\ = (\ID|write_data[6]~6_combout\ & (\ID|read_data_2~0_combout\ & (\ID|read_data_2~1_combout\ & \ID|read_data_2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[6]~6_combout\,
	datab => \ID|read_data_2~0_combout\,
	datac => \ID|read_data_2~1_combout\,
	datad => \ID|read_data_2~2_combout\,
	combout => \ID|read_data_2[6]~142_combout\);

-- Location: LCCOMB_X26_Y20_N28
\read_data_2_B|N_dffs:6:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:6:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[6]~163_combout\) # (\ID|read_data_2[6]~142_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datac => \ID|read_data_2[6]~163_combout\,
	datad => \ID|read_data_2[6]~142_combout\,
	combout => \read_data_2_B|N_dffs:6:stage_i|q~0_combout\);

-- Location: LCFF_X26_Y20_N29
\read_data_2_B|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:6:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:6:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y20_N18
\read_data_2_C|N_dffs:6:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:6:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:6:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \read_data_2_B|N_dffs:6:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:6:stage_i|q~0_combout\);

-- Location: LCFF_X26_Y20_N19
\read_data_2_C|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:6:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:6:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y19_N20
\read_data_2_C|N_dffs:7:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:7:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:7:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \read_data_2_B|N_dffs:7:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:7:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y19_N21
\read_data_2_C|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y17_N14
\read_data_2_C|N_dffs:8:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:8:stage_i|q~0_combout\ = (\read_data_2_B|N_dffs:8:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:8:stage_i|q~regout\,
	datac => \reset~combout\,
	combout => \read_data_2_C|N_dffs:8:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y17_N15
\read_data_2_C|N_dffs:8:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:8:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:8:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y12_N0
\ALU_result_D|N_dffs:9:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:9:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:9:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_result_C|N_dffs:9:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \ALU_result_D|N_dffs:9:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y12_N1
\ALU_result_D|N_dffs:9:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:9:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:9:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y17_N18
\ID|write_data[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[9]~9_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:9:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:9:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_D|N_dffs:9:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \ALU_result_D|N_dffs:9:stage_i|q~regout\,
	combout => \ID|write_data[9]~9_combout\);

-- Location: LCCOMB_X22_Y17_N4
\ID|read_data_2[9]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~211_combout\ = (\ID|read_data_2~1_combout\ & (\ID|read_data_2~2_combout\ & (\ID|write_data[9]~9_combout\ & \ID|read_data_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~1_combout\,
	datab => \ID|read_data_2~2_combout\,
	datac => \ID|write_data[9]~9_combout\,
	datad => \ID|read_data_2~0_combout\,
	combout => \ID|read_data_2[9]~211_combout\);

-- Location: LCFF_X32_Y15_N19
\ID|register_array[8][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][9]~regout\);

-- Location: LCCOMB_X32_Y15_N18
\ID|read_data_2[9]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~224_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[10][9]~regout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|register_array[8][9]~regout\ & 
-- !\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][9]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[8][9]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[9]~224_combout\);

-- Location: LCFF_X31_Y15_N19
\ID|register_array[11][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][9]~regout\);

-- Location: LCCOMB_X31_Y15_N18
\ID|read_data_2[9]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~225_combout\ = (\ID|read_data_2[9]~224_combout\ & (((\ID|register_array[11][9]~regout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[9]~224_combout\ & (\ID|register_array[9][9]~regout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][9]~regout\,
	datab => \ID|read_data_2[9]~224_combout\,
	datac => \ID|register_array[11][9]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[9]~225_combout\);

-- Location: LCCOMB_X24_Y15_N8
\ID|read_data_2[9]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~228_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|read_data_2[9]~225_combout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[9]~227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[9]~227_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[9]~225_combout\,
	combout => \ID|read_data_2[9]~228_combout\);

-- Location: LCFF_X23_Y8_N19
\ID|register_array[4][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][9]~regout\);

-- Location: LCFF_X23_Y8_N25
\ID|register_array[5][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][9]~regout\);

-- Location: LCCOMB_X23_Y8_N18
\ID|read_data_2[9]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~222_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[5][9]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[4][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[4][9]~regout\,
	datad => \ID|register_array[5][9]~regout\,
	combout => \ID|read_data_2[9]~222_combout\);

-- Location: LCFF_X30_Y12_N15
\ID|register_array[7][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][9]~regout\);

-- Location: LCCOMB_X30_Y12_N14
\ID|read_data_2[9]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~223_combout\ = (\ID|read_data_2[9]~222_combout\ & (((\ID|register_array[7][9]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[9]~222_combout\ & (\ID|register_array[6][9]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][9]~regout\,
	datab => \ID|read_data_2[9]~222_combout\,
	datac => \ID|register_array[7][9]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[9]~223_combout\);

-- Location: LCCOMB_X24_Y15_N10
\ID|read_data_2[9]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~231_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[9]~228_combout\ & (\ID|read_data_2[9]~230_combout\)) # (!\ID|read_data_2[9]~228_combout\ & ((\ID|read_data_2[9]~223_combout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[9]~228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[9]~230_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|read_data_2[9]~228_combout\,
	datad => \ID|read_data_2[9]~223_combout\,
	combout => \ID|read_data_2[9]~231_combout\);

-- Location: LCFF_X27_Y15_N1
\ID|register_array[26][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][9]~regout\);

-- Location: LCFF_X26_Y15_N23
\ID|register_array[30][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][9]~regout\);

-- Location: LCCOMB_X26_Y15_N22
\ID|read_data_2[9]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~215_combout\ = (\ID|read_data_2[9]~214_combout\ & (((\ID|register_array[30][9]~regout\) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[9]~214_combout\ & (\ID|register_array[26][9]~regout\ & 
-- ((\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[9]~214_combout\,
	datab => \ID|register_array[26][9]~regout\,
	datac => \ID|register_array[30][9]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[9]~215_combout\);

-- Location: LCFF_X32_Y14_N1
\ID|register_array[28][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][9]~regout\);

-- Location: LCCOMB_X27_Y18_N16
\ID|register_array[24][27]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[24][27]~10_combout\ = (\reset~combout\) # ((!\ID|process_0~0_combout\ & (\ID|Decoder0~9_combout\ & \ID|write_register_address[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|process_0~0_combout\,
	datab => \reset~combout\,
	datac => \ID|Decoder0~9_combout\,
	datad => \ID|write_register_address[4]~4_combout\,
	combout => \ID|register_array[24][27]~10_combout\);

-- Location: LCFF_X31_Y14_N27
\ID|register_array[24][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][9]~regout\);

-- Location: LCCOMB_X32_Y14_N0
\ID|read_data_2[9]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~217_combout\ = (\ID|read_data_2[9]~216_combout\ & (((\ID|register_array[28][9]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[9]~216_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[24][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[9]~216_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[28][9]~regout\,
	datad => \ID|register_array[24][9]~regout\,
	combout => \ID|read_data_2[9]~217_combout\);

-- Location: LCCOMB_X24_Y15_N2
\ID|read_data_2[9]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~218_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|read_data_2[9]~215_combout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[9]~217_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[9]~215_combout\,
	datad => \ID|read_data_2[9]~217_combout\,
	combout => \ID|read_data_2[9]~218_combout\);

-- Location: LCFF_X23_Y12_N11
\ID|register_array[31][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][9]~regout\);

-- Location: LCFF_X23_Y12_N25
\ID|register_array[23][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][9]~regout\);

-- Location: LCCOMB_X23_Y12_N10
\ID|read_data_2[9]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~220_combout\ = (\ID|read_data_2[9]~219_combout\ & (((\ID|register_array[31][9]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\))) # (!\ID|read_data_2[9]~219_combout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[23][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[9]~219_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[31][9]~regout\,
	datad => \ID|register_array[23][9]~regout\,
	combout => \ID|read_data_2[9]~220_combout\);

-- Location: LCFF_X21_Y11_N29
\ID|register_array[29][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][9]~regout\);

-- Location: LCFF_X22_Y11_N25
\ID|register_array[17][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][9]~regout\);

-- Location: LCFF_X21_Y11_N27
\ID|register_array[25][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][9]~regout\);

-- Location: LCCOMB_X22_Y11_N24
\ID|read_data_2[9]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~212_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[25][9]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[17][9]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[17][9]~regout\,
	datad => \ID|register_array[25][9]~regout\,
	combout => \ID|read_data_2[9]~212_combout\);

-- Location: LCFF_X24_Y17_N21
\ID|register_array[21][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~40_combout\,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][9]~regout\);

-- Location: LCCOMB_X24_Y15_N0
\ID|read_data_2[9]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~213_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[9]~212_combout\ & (\ID|register_array[29][9]~regout\)) # (!\ID|read_data_2[9]~212_combout\ & ((\ID|register_array[21][9]~regout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[9]~212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[29][9]~regout\,
	datac => \ID|read_data_2[9]~212_combout\,
	datad => \ID|register_array[21][9]~regout\,
	combout => \ID|read_data_2[9]~213_combout\);

-- Location: LCCOMB_X24_Y15_N28
\ID|read_data_2[9]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~221_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[9]~218_combout\ & (\ID|read_data_2[9]~220_combout\)) # (!\ID|read_data_2[9]~218_combout\ & ((\ID|read_data_2[9]~213_combout\))))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[9]~218_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[9]~218_combout\,
	datac => \ID|read_data_2[9]~220_combout\,
	datad => \ID|read_data_2[9]~213_combout\,
	combout => \ID|read_data_2[9]~221_combout\);

-- Location: LCCOMB_X20_Y17_N0
\ID|read_data_2[9]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~232_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[9]~221_combout\))) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[9]~231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~24_combout\,
	datab => \ID|read_data_2[9]~231_combout\,
	datac => \ID|read_data_2[9]~221_combout\,
	datad => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	combout => \ID|read_data_2[9]~232_combout\);

-- Location: LCCOMB_X20_Y17_N2
\read_data_2_B|N_dffs:9:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:9:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[9]~211_combout\) # (\ID|read_data_2[9]~232_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \ID|read_data_2[9]~211_combout\,
	datad => \ID|read_data_2[9]~232_combout\,
	combout => \read_data_2_B|N_dffs:9:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y17_N3
\read_data_2_B|N_dffs:9:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:9:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:9:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y17_N26
\read_data_2_C|N_dffs:9:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:9:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:9:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \read_data_2_B|N_dffs:9:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:9:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y17_N27
\read_data_2_C|N_dffs:9:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:9:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:9:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y19_N26
\Instruction_A|N_dffs:10:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:10:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(10) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(10),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:10:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y19_N27
\Instruction_A|N_dffs:10:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:10:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:10:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y19_N28
\Sign_Extend_2_B|N_dffs:10:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Sign_Extend_2_B|N_dffs:10:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:10:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_A|N_dffs:10:stage_i|q~regout\,
	combout => \Sign_Extend_2_B|N_dffs:10:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y19_N29
\Sign_Extend_2_B|N_dffs:10:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Sign_Extend_2_B|N_dffs:10:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Sign_Extend_2_B|N_dffs:10:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y19_N0
\EXE|Binput_signed[10]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[10]~21_combout\ = (\ALUSrc_control_B|q~regout\ & (\Sign_Extend_2_B|N_dffs:10:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:10:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Sign_Extend_2_B|N_dffs:10:stage_i|q~regout\,
	datac => \ALUSrc_control_B|q~regout\,
	datad => \read_data_2_B|N_dffs:10:stage_i|q~regout\,
	combout => \EXE|Binput_signed[10]~21_combout\);

-- Location: LCCOMB_X20_Y17_N8
\Instruction_A|N_dffs:9:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:9:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(9) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(9),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:9:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y17_N9
\Instruction_A|N_dffs:9:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:9:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:9:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y17_N16
\Sign_Extend_2_B|N_dffs:9:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Sign_Extend_2_B|N_dffs:9:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:9:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \Instruction_A|N_dffs:9:stage_i|q~regout\,
	combout => \Sign_Extend_2_B|N_dffs:9:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y17_N17
\Sign_Extend_2_B|N_dffs:9:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Sign_Extend_2_B|N_dffs:9:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Sign_Extend_2_B|N_dffs:9:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y17_N20
\EXE|Binput_signed[9]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[9]~22_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Sign_Extend_2_B|N_dffs:9:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:9:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:9:stage_i|q~regout\,
	datac => \Sign_Extend_2_B|N_dffs:9:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|Binput_signed[9]~22_combout\);

-- Location: LCCOMB_X32_Y10_N12
\ID|read_data_1[8]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~190_combout\ = (\ID|read_data_1[8]~189_combout\ & ((\ID|register_array[11][8]~regout\) # ((!\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\ID|read_data_1[8]~189_combout\ & (((\ID|register_array[9][8]~regout\ & 
-- \Instruction_A|N_dffs:21:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[8]~189_combout\,
	datab => \ID|register_array[11][8]~regout\,
	datac => \ID|register_array[9][8]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[8]~190_combout\);

-- Location: LCCOMB_X27_Y9_N0
\ID|read_data_1[8]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~196_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][8]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][8]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][8]~regout\,
	datad => \ID|register_array[12][8]~regout\,
	combout => \ID|read_data_1[8]~196_combout\);

-- Location: LCCOMB_X27_Y10_N0
\ID|read_data_1[8]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~197_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[8]~196_combout\ & ((\ID|register_array[15][8]~regout\))) # (!\ID|read_data_1[8]~196_combout\ & (\ID|register_array[14][8]~regout\)))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[8]~196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[8]~196_combout\,
	datac => \ID|register_array[14][8]~regout\,
	datad => \ID|register_array[15][8]~regout\,
	combout => \ID|read_data_1[8]~197_combout\);

-- Location: LCCOMB_X27_Y10_N12
\ID|read_data_1[8]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~198_combout\ = (\ID|read_data_1[8]~195_combout\ & (((\ID|read_data_1[8]~197_combout\) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[8]~195_combout\ & (\ID|read_data_1[8]~190_combout\ & 
-- (\Instruction_A|N_dffs:24:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[8]~195_combout\,
	datab => \ID|read_data_1[8]~190_combout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[8]~197_combout\,
	combout => \ID|read_data_1[8]~198_combout\);

-- Location: LCCOMB_X20_Y9_N28
\ID|read_data_1[8]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~179_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[21][8]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[17][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[21][8]~regout\,
	datad => \ID|register_array[17][8]~regout\,
	combout => \ID|read_data_1[8]~179_combout\);

-- Location: LCFF_X20_Y14_N9
\ID|register_array[29][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][8]~regout\);

-- Location: LCCOMB_X20_Y14_N8
\ID|read_data_1[8]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~180_combout\ = (\ID|read_data_1[8]~179_combout\ & (((\ID|register_array[29][8]~regout\) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[8]~179_combout\ & (\ID|register_array[25][8]~regout\ & 
-- ((\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][8]~regout\,
	datab => \ID|read_data_1[8]~179_combout\,
	datac => \ID|register_array[29][8]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[8]~180_combout\);

-- Location: LCFF_X24_Y14_N21
\ID|register_array[27][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][8]~regout\);

-- Location: LCCOMB_X24_Y14_N20
\ID|read_data_1[8]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~187_combout\ = (\ID|read_data_1[8]~186_combout\ & ((\ID|register_array[31][8]~regout\) # ((!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[8]~186_combout\ & (((\ID|register_array[27][8]~regout\ & 
-- \Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[8]~186_combout\,
	datab => \ID|register_array[31][8]~regout\,
	datac => \ID|register_array[27][8]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[8]~187_combout\);

-- Location: LCCOMB_X27_Y15_N28
\ID|read_data_1[8]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~181_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[26][8]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[18][8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[18][8]~regout\,
	datac => \ID|register_array[26][8]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[8]~181_combout\);

-- Location: LCCOMB_X26_Y15_N16
\ID|read_data_1[8]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~182_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[8]~181_combout\ & (\ID|register_array[30][8]~regout\)) # (!\ID|read_data_1[8]~181_combout\ & ((\ID|register_array[22][8]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[8]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[30][8]~regout\,
	datac => \ID|register_array[22][8]~regout\,
	datad => \ID|read_data_1[8]~181_combout\,
	combout => \ID|read_data_1[8]~182_combout\);

-- Location: LCFF_X31_Y14_N23
\ID|register_array[24][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][8]~regout\);

-- Location: LCCOMB_X31_Y14_N22
\ID|read_data_1[8]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~183_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|register_array[24][8]~regout\) # (\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[16][8]~regout\ & 
-- ((!\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][8]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[24][8]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[8]~183_combout\);

-- Location: LCFF_X32_Y14_N9
\ID|register_array[20][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][8]~regout\);

-- Location: LCFF_X32_Y14_N27
\ID|register_array[28][8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~39_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][8]~regout\);

-- Location: LCCOMB_X32_Y14_N8
\ID|read_data_1[8]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~184_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[8]~183_combout\ & ((\ID|register_array[28][8]~regout\))) # (!\ID|read_data_1[8]~183_combout\ & (\ID|register_array[20][8]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[8]~183_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[8]~183_combout\,
	datac => \ID|register_array[20][8]~regout\,
	datad => \ID|register_array[28][8]~regout\,
	combout => \ID|read_data_1[8]~184_combout\);

-- Location: LCCOMB_X32_Y14_N4
\ID|read_data_1[8]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~185_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[8]~182_combout\) # ((\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[8]~184_combout\ & 
-- !\Instruction_A|N_dffs:21:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[8]~182_combout\,
	datac => \ID|read_data_1[8]~184_combout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[8]~185_combout\);

-- Location: LCCOMB_X24_Y14_N0
\ID|read_data_1[8]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~188_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[8]~185_combout\ & ((\ID|read_data_1[8]~187_combout\))) # (!\ID|read_data_1[8]~185_combout\ & (\ID|read_data_1[8]~180_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[8]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[8]~180_combout\,
	datac => \ID|read_data_1[8]~187_combout\,
	datad => \ID|read_data_1[8]~185_combout\,
	combout => \ID|read_data_1[8]~188_combout\);

-- Location: LCCOMB_X18_Y15_N26
\ID|read_data_1[8]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~199_combout\ = (\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[8]~188_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[8]~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datac => \ID|read_data_1[8]~198_combout\,
	datad => \ID|read_data_1[8]~188_combout\,
	combout => \ID|read_data_1[8]~199_combout\);

-- Location: LCCOMB_X18_Y15_N4
\read_data_1_B|N_dffs:8:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:8:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1~23_combout\ & ((\ID|write_data[8]~8_combout\))) # (!\ID|read_data_1~23_combout\ & (\ID|read_data_1[8]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|read_data_1[8]~199_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|write_data[8]~8_combout\,
	combout => \read_data_1_B|N_dffs:8:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y15_N5
\read_data_1_B|N_dffs:8:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:8:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:8:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y19_N18
\EXE|Binput_signed[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[7]~24_combout\ = (\ALUSrc_control_B|q~regout\ & (\Sign_Extend_2_B|N_dffs:7:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:7:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Sign_Extend_2_B|N_dffs:7:stage_i|q~regout\,
	datab => \read_data_2_B|N_dffs:7:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|Binput_signed[7]~24_combout\);

-- Location: LCCOMB_X20_Y23_N30
\Instruction_A|N_dffs:6:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:6:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(6) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IFE|inst_memory|auto_generated|q_a\(6),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:6:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N31
\Instruction_A|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:6:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:6:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y20_N2
\Sign_Extend_2_B|N_dffs:6:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Sign_Extend_2_B|N_dffs:6:stage_i|q~0_combout\ = (\Instruction_A|N_dffs:6:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Instruction_A|N_dffs:6:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \Sign_Extend_2_B|N_dffs:6:stage_i|q~0_combout\);

-- Location: LCFF_X26_Y20_N3
\Sign_Extend_2_B|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Sign_Extend_2_B|N_dffs:6:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Sign_Extend_2_B|N_dffs:6:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y20_N30
\EXE|Binput_signed[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[6]~25_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Sign_Extend_2_B|N_dffs:6:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:6:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:6:stage_i|q~regout\,
	datac => \ALUSrc_control_B|q~regout\,
	datad => \Sign_Extend_2_B|N_dffs:6:stage_i|q~regout\,
	combout => \EXE|Binput_signed[6]~25_combout\);

-- Location: LCCOMB_X22_Y18_N0
\Instruction_A|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:2:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(2) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(2),
	datab => \HAZ|data_hazard_en~combout\,
	datac => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y18_N1
\Instruction_A|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:2:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y18_N4
\Instruction_B|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_B|N_dffs:2:stage_i|q~0_combout\ = (!\reset~combout\ & \Instruction_A|N_dffs:2:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \Instruction_A|N_dffs:2:stage_i|q~regout\,
	combout => \Instruction_B|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y18_N5
\Instruction_B|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_B|N_dffs:2:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_B|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y18_N24
\EXE|Binput_signed[2]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[2]~29_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:2:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:2:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrc_control_B|q~regout\,
	datab => \read_data_2_B|N_dffs:2:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:2:stage_i|q~regout\,
	combout => \EXE|Binput_signed[2]~29_combout\);

-- Location: LCCOMB_X19_Y20_N4
\EXE|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~4_combout\ = ((\read_data_1_B|N_dffs:2:stage_i|q~regout\ $ (\EXE|Binput_signed[2]~29_combout\ $ (!\EXE|Add0~3\)))) # (GND)
-- \EXE|Add0~5\ = CARRY((\read_data_1_B|N_dffs:2:stage_i|q~regout\ & ((\EXE|Binput_signed[2]~29_combout\) # (!\EXE|Add0~3\))) # (!\read_data_1_B|N_dffs:2:stage_i|q~regout\ & (\EXE|Binput_signed[2]~29_combout\ & !\EXE|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:2:stage_i|q~regout\,
	datab => \EXE|Binput_signed[2]~29_combout\,
	datad => VCC,
	cin => \EXE|Add0~3\,
	combout => \EXE|Add0~4_combout\,
	cout => \EXE|Add0~5\);

-- Location: LCCOMB_X19_Y20_N20
\EXE|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~20_combout\ = ((\read_data_1_B|N_dffs:10:stage_i|q~regout\ $ (\EXE|Binput_signed[10]~21_combout\ $ (!\EXE|Add0~19\)))) # (GND)
-- \EXE|Add0~21\ = CARRY((\read_data_1_B|N_dffs:10:stage_i|q~regout\ & ((\EXE|Binput_signed[10]~21_combout\) # (!\EXE|Add0~19\))) # (!\read_data_1_B|N_dffs:10:stage_i|q~regout\ & (\EXE|Binput_signed[10]~21_combout\ & !\EXE|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:10:stage_i|q~regout\,
	datab => \EXE|Binput_signed[10]~21_combout\,
	datad => VCC,
	cin => \EXE|Add0~19\,
	combout => \EXE|Add0~20_combout\,
	cout => \EXE|Add0~21\);

-- Location: LCCOMB_X22_Y20_N2
\ALU_result_C|N_dffs:10:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:10:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (((\EXE|Add0~20_combout\) # (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (\EXE|temp\(10) & 
-- ((!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|temp\(10),
	datab => \EXE|Add0~20_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:10:stage_i|q~1_combout\);

-- Location: LCCOMB_X24_Y18_N10
\ID|register_array~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~41_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:10:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:10:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:10:stage_i|q~regout\,
	datab => \ALU_result_D|N_dffs:10:stage_i|q~regout\,
	datac => \reset~combout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|register_array~41_combout\);

-- Location: LCFF_X25_Y13_N9
\ID|register_array[5][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][10]~regout\);

-- Location: LCFF_X29_Y8_N23
\ID|register_array[4][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][10]~regout\);

-- Location: LCCOMB_X25_Y13_N8
\ID|read_data_1[10]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~235_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[5][10]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[4][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[5][10]~regout\,
	datad => \ID|register_array[4][10]~regout\,
	combout => \ID|read_data_1[10]~235_combout\);

-- Location: LCFF_X25_Y11_N9
\ID|register_array[6][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][10]~regout\);

-- Location: LCCOMB_X25_Y11_N8
\ID|read_data_1[10]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~236_combout\ = (\ID|read_data_1[10]~235_combout\ & ((\ID|register_array[7][10]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[10]~235_combout\ & (((\ID|register_array[6][10]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][10]~regout\,
	datab => \ID|read_data_1[10]~235_combout\,
	datac => \ID|register_array[6][10]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[10]~236_combout\);

-- Location: LCFF_X25_Y13_N19
\ID|register_array[2][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][10]~regout\);

-- Location: LCFF_X24_Y9_N25
\ID|register_array[3][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][10]~regout\);

-- Location: LCCOMB_X24_Y9_N24
\ID|read_data_1[10]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~237_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][10]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][10]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[3][10]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[10]~237_combout\);

-- Location: LCCOMB_X25_Y13_N18
\ID|read_data_1[10]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~238_combout\ = (\ID|read_data_1[10]~237_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][10]~regout\,
	datad => \ID|read_data_1[10]~237_combout\,
	combout => \ID|read_data_1[10]~238_combout\);

-- Location: LCCOMB_X24_Y17_N22
\ID|read_data_1[10]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~239_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|read_data_1[10]~236_combout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[10]~238_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[10]~236_combout\,
	datac => \ID|read_data_1[10]~238_combout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[10]~239_combout\);

-- Location: LCFF_X31_Y15_N31
\ID|register_array[11][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][10]~regout\);

-- Location: LCFF_X31_Y15_N21
\ID|register_array[9][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][10]~regout\);

-- Location: LCFF_X32_Y15_N29
\ID|register_array[10][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][10]~regout\);

-- Location: LCFF_X32_Y15_N7
\ID|register_array[8][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][10]~regout\);

-- Location: LCCOMB_X32_Y15_N28
\ID|read_data_1[10]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~233_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[10][10]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[8][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[10][10]~regout\,
	datad => \ID|register_array[8][10]~regout\,
	combout => \ID|read_data_1[10]~233_combout\);

-- Location: LCCOMB_X31_Y15_N20
\ID|read_data_1[10]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~234_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[10]~233_combout\ & (\ID|register_array[11][10]~regout\)) # (!\ID|read_data_1[10]~233_combout\ & ((\ID|register_array[9][10]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[10]~233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][10]~regout\,
	datac => \ID|register_array[9][10]~regout\,
	datad => \ID|read_data_1[10]~233_combout\,
	combout => \ID|read_data_1[10]~234_combout\);

-- Location: LCFF_X23_Y9_N29
\ID|register_array[14][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][10]~regout\);

-- Location: LCFF_X27_Y9_N25
\ID|register_array[13][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][10]~regout\);

-- Location: LCFF_X27_Y9_N19
\ID|register_array[12][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][10]~regout\);

-- Location: LCCOMB_X27_Y9_N24
\ID|read_data_1[10]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~240_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][10]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][10]~regout\,
	datad => \ID|register_array[12][10]~regout\,
	combout => \ID|read_data_1[10]~240_combout\);

-- Location: LCCOMB_X23_Y9_N28
\ID|read_data_1[10]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~241_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[10]~240_combout\ & (\ID|register_array[15][10]~regout\)) # (!\ID|read_data_1[10]~240_combout\ & ((\ID|register_array[14][10]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[10]~240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][10]~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[14][10]~regout\,
	datad => \ID|read_data_1[10]~240_combout\,
	combout => \ID|read_data_1[10]~241_combout\);

-- Location: LCCOMB_X24_Y17_N16
\ID|read_data_1[10]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~242_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[10]~239_combout\ & ((\ID|read_data_1[10]~241_combout\))) # (!\ID|read_data_1[10]~239_combout\ & (\ID|read_data_1[10]~234_combout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[10]~239_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[10]~239_combout\,
	datac => \ID|read_data_1[10]~234_combout\,
	datad => \ID|read_data_1[10]~241_combout\,
	combout => \ID|read_data_1[10]~242_combout\);

-- Location: LCCOMB_X24_Y17_N26
\ID|read_data_1[10]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~243_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[10]~232_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[10]~242_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[10]~232_combout\,
	datab => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[10]~242_combout\,
	combout => \ID|read_data_1[10]~243_combout\);

-- Location: LCCOMB_X24_Y17_N0
\read_data_1_B|N_dffs:10:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:10:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[10]~243_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|read_data_1[10]~243_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|write_data[10]~10_combout\,
	combout => \read_data_1_B|N_dffs:10:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y17_N1
\read_data_1_B|N_dffs:10:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:10:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:10:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y20_N12
\ALU_result_C|N_dffs:10:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:10:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\EXE|Binput_signed[10]~21_combout\ & ((\read_data_1_B|N_dffs:10:stage_i|q~regout\) # (!\ALU_result_C|N_dffs:10:stage_i|q~1_combout\))) # 
-- (!\EXE|Binput_signed[10]~21_combout\ & (!\ALU_result_C|N_dffs:10:stage_i|q~1_combout\ & \read_data_1_B|N_dffs:10:stage_i|q~regout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:10:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datab => \EXE|Binput_signed[10]~21_combout\,
	datac => \ALU_result_C|N_dffs:10:stage_i|q~1_combout\,
	datad => \read_data_1_B|N_dffs:10:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:10:stage_i|q~2_combout\);

-- Location: LCCOMB_X22_Y20_N24
\ALU_result_C|N_dffs:10:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:10:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:10:stage_i|q~2_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~20_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datad => \ALU_result_C|N_dffs:10:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:10:stage_i|q~0_combout\);

-- Location: LCCOMB_X21_Y18_N10
\EXE|Binput_signed[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[15]~15_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:15:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:15:stage_i|q~regout\,
	datab => \ALUSrc_control_B|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	combout => \EXE|Binput_signed[15]~15_combout\);

-- Location: LCCOMB_X18_Y13_N18
\ID|register_array~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~47_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:16:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:16:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:16:stage_i|q~regout\,
	datab => \reset~combout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \ALU_result_D|N_dffs:16:stage_i|q~regout\,
	combout => \ID|register_array~47_combout\);

-- Location: LCFF_X25_Y13_N13
\ID|register_array[2][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][16]~regout\);

-- Location: LCFF_X24_Y13_N9
\ID|register_array[3][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][16]~regout\);

-- Location: LCCOMB_X24_Y13_N8
\ID|read_data_1[16]~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~369_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][16]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][16]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][16]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[3][16]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[16]~369_combout\);

-- Location: LCCOMB_X25_Y13_N12
\ID|read_data_1[16]~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~370_combout\ = (\ID|read_data_1[16]~369_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][16]~regout\,
	datad => \ID|read_data_1[16]~369_combout\,
	combout => \ID|read_data_1[16]~370_combout\);

-- Location: LCCOMB_X25_Y9_N28
\ID|read_data_1[16]~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~371_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[16]~368_combout\) # ((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:24:stage_i|q~regout\ & \ID|read_data_1[16]~370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[16]~368_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[16]~370_combout\,
	combout => \ID|read_data_1[16]~371_combout\);

-- Location: LCFF_X25_Y10_N15
\ID|register_array[11][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][16]~regout\);

-- Location: LCFF_X25_Y10_N29
\ID|register_array[9][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][16]~regout\);

-- Location: LCFF_X26_Y10_N25
\ID|register_array[10][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][16]~regout\);

-- Location: LCFF_X26_Y10_N11
\ID|register_array[8][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][16]~regout\);

-- Location: LCCOMB_X26_Y10_N24
\ID|read_data_1[16]~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~365_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[10][16]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[8][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[10][16]~regout\,
	datad => \ID|register_array[8][16]~regout\,
	combout => \ID|read_data_1[16]~365_combout\);

-- Location: LCCOMB_X25_Y10_N28
\ID|read_data_1[16]~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~366_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[16]~365_combout\ & (\ID|register_array[11][16]~regout\)) # (!\ID|read_data_1[16]~365_combout\ & ((\ID|register_array[9][16]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[16]~365_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][16]~regout\,
	datac => \ID|register_array[9][16]~regout\,
	datad => \ID|read_data_1[16]~365_combout\,
	combout => \ID|read_data_1[16]~366_combout\);

-- Location: LCFF_X26_Y11_N29
\ID|register_array[14][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][16]~regout\);

-- Location: LCFF_X26_Y11_N31
\ID|register_array[15][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][16]~regout\);

-- Location: LCCOMB_X26_Y11_N28
\ID|read_data_1[16]~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~373_combout\ = (\ID|read_data_1[16]~372_combout\ & (((\ID|register_array[15][16]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\))) # (!\ID|read_data_1[16]~372_combout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[14][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[16]~372_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[14][16]~regout\,
	datad => \ID|register_array[15][16]~regout\,
	combout => \ID|read_data_1[16]~373_combout\);

-- Location: LCCOMB_X25_Y9_N6
\ID|read_data_1[16]~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~374_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[16]~371_combout\ & ((\ID|read_data_1[16]~373_combout\))) # (!\ID|read_data_1[16]~371_combout\ & (\ID|read_data_1[16]~366_combout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[16]~371_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[16]~371_combout\,
	datac => \ID|read_data_1[16]~366_combout\,
	datad => \ID|read_data_1[16]~373_combout\,
	combout => \ID|read_data_1[16]~374_combout\);

-- Location: LCCOMB_X18_Y13_N30
\ID|read_data_1[16]~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~375_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[16]~364_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[16]~374_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[16]~364_combout\,
	datab => \ID|read_data_1[16]~374_combout\,
	datac => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[16]~375_combout\);

-- Location: LCCOMB_X18_Y13_N16
\read_data_1_B|N_dffs:16:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:16:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[16]~375_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[16]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1~23_combout\,
	datab => \ID|read_data_1[16]~375_combout\,
	datac => \reset~combout\,
	datad => \ID|write_data[16]~16_combout\,
	combout => \read_data_1_B|N_dffs:16:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y13_N17
\read_data_1_B|N_dffs:16:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:16:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:16:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y20_N8
\ALU_result_C|N_dffs:16:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:16:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:16:stage_i|q~1_combout\ & (((\EXE|Binput_signed[16]~16_combout\ & \read_data_1_B|N_dffs:16:stage_i|q~regout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:16:stage_i|q~1_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\EXE|Binput_signed[16]~16_combout\) # (\read_data_1_B|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:16:stage_i|q~1_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datac => \EXE|Binput_signed[16]~16_combout\,
	datad => \read_data_1_B|N_dffs:16:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:16:stage_i|q~2_combout\);

-- Location: LCCOMB_X20_Y20_N28
\EXE|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~28_combout\ = ((\read_data_1_B|N_dffs:14:stage_i|q~regout\ $ (\EXE|Binput_signed[14]~12_combout\ $ (\EXE|Add1~27\)))) # (GND)
-- \EXE|Add1~29\ = CARRY((\read_data_1_B|N_dffs:14:stage_i|q~regout\ & ((!\EXE|Add1~27\) # (!\EXE|Binput_signed[14]~12_combout\))) # (!\read_data_1_B|N_dffs:14:stage_i|q~regout\ & (!\EXE|Binput_signed[14]~12_combout\ & !\EXE|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:14:stage_i|q~regout\,
	datab => \EXE|Binput_signed[14]~12_combout\,
	datad => VCC,
	cin => \EXE|Add1~27\,
	combout => \EXE|Add1~28_combout\,
	cout => \EXE|Add1~29\);

-- Location: LCCOMB_X20_Y20_N30
\EXE|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~30_combout\ = (\read_data_1_B|N_dffs:15:stage_i|q~regout\ & ((\EXE|Binput_signed[15]~15_combout\ & (!\EXE|Add1~29\)) # (!\EXE|Binput_signed[15]~15_combout\ & (\EXE|Add1~29\ & VCC)))) # (!\read_data_1_B|N_dffs:15:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[15]~15_combout\ & ((\EXE|Add1~29\) # (GND))) # (!\EXE|Binput_signed[15]~15_combout\ & (!\EXE|Add1~29\))))
-- \EXE|Add1~31\ = CARRY((\read_data_1_B|N_dffs:15:stage_i|q~regout\ & (\EXE|Binput_signed[15]~15_combout\ & !\EXE|Add1~29\)) # (!\read_data_1_B|N_dffs:15:stage_i|q~regout\ & ((\EXE|Binput_signed[15]~15_combout\) # (!\EXE|Add1~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:15:stage_i|q~regout\,
	datab => \EXE|Binput_signed[15]~15_combout\,
	datad => VCC,
	cin => \EXE|Add1~29\,
	combout => \EXE|Add1~30_combout\,
	cout => \EXE|Add1~31\);

-- Location: LCCOMB_X20_Y19_N0
\EXE|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~32_combout\ = ((\read_data_1_B|N_dffs:16:stage_i|q~regout\ $ (\EXE|Binput_signed[16]~16_combout\ $ (\EXE|Add1~31\)))) # (GND)
-- \EXE|Add1~33\ = CARRY((\read_data_1_B|N_dffs:16:stage_i|q~regout\ & ((!\EXE|Add1~31\) # (!\EXE|Binput_signed[16]~16_combout\))) # (!\read_data_1_B|N_dffs:16:stage_i|q~regout\ & (!\EXE|Binput_signed[16]~16_combout\ & !\EXE|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:16:stage_i|q~regout\,
	datab => \EXE|Binput_signed[16]~16_combout\,
	datad => VCC,
	cin => \EXE|Add1~31\,
	combout => \EXE|Add1~32_combout\,
	cout => \EXE|Add1~33\);

-- Location: LCCOMB_X21_Y20_N4
\ALU_result_C|N_dffs:16:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:16:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\ALU_result_C|N_dffs:16:stage_i|q~2_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\EXE|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \ALU_result_C|N_dffs:16:stage_i|q~2_combout\,
	datad => \EXE|Add1~32_combout\,
	combout => \ALU_result_C|N_dffs:16:stage_i|q~0_combout\);

-- Location: LCCOMB_X16_Y19_N0
\EXE|FPU|add_component|stage_2|Out1[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[8]~8_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\read_data_1_B|N_dffs:8:stage_i|q~regout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|Binput_signed[8]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[8]~23_combout\,
	datad => \read_data_1_B|N_dffs:8:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[8]~8_combout\);

-- Location: LCFF_X31_Y9_N27
\ID|register_array[14][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][7]~regout\);

-- Location: LCFF_X31_Y9_N29
\ID|register_array[15][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][7]~regout\);

-- Location: LCCOMB_X31_Y9_N26
\ID|read_data_1[7]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~175_combout\ = (\ID|read_data_1[7]~174_combout\ & (((\ID|register_array[15][7]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\))) # (!\ID|read_data_1[7]~174_combout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[14][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[7]~174_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[14][7]~regout\,
	datad => \ID|register_array[15][7]~regout\,
	combout => \ID|read_data_1[7]~175_combout\);

-- Location: LCFF_X32_Y11_N15
\ID|register_array[8][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][7]~regout\);

-- Location: LCFF_X32_Y11_N29
\ID|register_array[10][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][7]~regout\);

-- Location: LCCOMB_X32_Y11_N28
\ID|read_data_1[7]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~169_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|register_array[10][7]~regout\) # (\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[8][7]~regout\ & 
-- ((!\Instruction_A|N_dffs:21:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[8][7]~regout\,
	datac => \ID|register_array[10][7]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[7]~169_combout\);

-- Location: LCFF_X32_Y10_N1
\ID|register_array[9][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][7]~regout\);

-- Location: LCCOMB_X32_Y10_N0
\ID|read_data_1[7]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~170_combout\ = (\ID|read_data_1[7]~169_combout\ & ((\ID|register_array[11][7]~regout\) # ((!\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\ID|read_data_1[7]~169_combout\ & (((\ID|register_array[9][7]~regout\ & 
-- \Instruction_A|N_dffs:21:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[11][7]~regout\,
	datab => \ID|read_data_1[7]~169_combout\,
	datac => \ID|register_array[9][7]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[7]~170_combout\);

-- Location: LCCOMB_X31_Y12_N8
\ID|read_data_1[7]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~173_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|read_data_1[7]~170_combout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[7]~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[7]~172_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[7]~170_combout\,
	combout => \ID|read_data_1[7]~173_combout\);

-- Location: LCCOMB_X31_Y9_N22
\ID|read_data_1[7]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~176_combout\ = (\ID|read_data_1[7]~173_combout\ & (((\ID|read_data_1[7]~175_combout\) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[7]~173_combout\ & (\ID|read_data_1[7]~168_combout\ & 
-- ((\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[7]~168_combout\,
	datab => \ID|read_data_1[7]~175_combout\,
	datac => \ID|read_data_1[7]~173_combout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[7]~176_combout\);

-- Location: LCFF_X21_Y15_N9
\ID|register_array[22][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][7]~regout\);

-- Location: LCFF_X27_Y15_N11
\ID|register_array[18][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][7]~regout\);

-- Location: LCCOMB_X21_Y15_N8
\ID|read_data_1[7]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~159_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[22][7]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[18][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][7]~regout\,
	datad => \ID|register_array[18][7]~regout\,
	combout => \ID|read_data_1[7]~159_combout\);

-- Location: LCFF_X27_Y15_N17
\ID|register_array[26][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][7]~regout\);

-- Location: LCFF_X27_Y12_N27
\ID|register_array[30][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][7]~regout\);

-- Location: LCCOMB_X27_Y15_N16
\ID|read_data_1[7]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~160_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[7]~159_combout\ & ((\ID|register_array[30][7]~regout\))) # (!\ID|read_data_1[7]~159_combout\ & (\ID|register_array[26][7]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[7]~159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[7]~159_combout\,
	datac => \ID|register_array[26][7]~regout\,
	datad => \ID|register_array[30][7]~regout\,
	combout => \ID|read_data_1[7]~160_combout\);

-- Location: LCCOMB_X31_Y14_N8
\ID|read_data_1[7]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~163_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[7]~160_combout\) # (\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[7]~162_combout\ & 
-- ((!\Instruction_A|N_dffs:21:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[7]~162_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|read_data_1[7]~160_combout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[7]~163_combout\);

-- Location: LCFF_X22_Y11_N29
\ID|register_array[25][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][7]~regout\);

-- Location: LCFF_X22_Y11_N23
\ID|register_array[17][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][7]~regout\);

-- Location: LCCOMB_X22_Y11_N28
\ID|read_data_1[7]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~157_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[25][7]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[25][7]~regout\,
	datad => \ID|register_array[17][7]~regout\,
	combout => \ID|read_data_1[7]~157_combout\);

-- Location: LCFF_X26_Y17_N23
\ID|register_array[29][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][7]~regout\);

-- Location: LCFF_X26_Y17_N13
\ID|register_array[21][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~38_combout\,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][7]~regout\);

-- Location: LCCOMB_X26_Y17_N22
\ID|read_data_1[7]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~158_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[7]~157_combout\ & (\ID|register_array[29][7]~regout\)) # (!\ID|read_data_1[7]~157_combout\ & ((\ID|register_array[21][7]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[7]~157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[7]~157_combout\,
	datac => \ID|register_array[29][7]~regout\,
	datad => \ID|register_array[21][7]~regout\,
	combout => \ID|read_data_1[7]~158_combout\);

-- Location: LCCOMB_X31_Y14_N2
\ID|read_data_1[7]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~166_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[7]~163_combout\ & (\ID|read_data_1[7]~165_combout\)) # (!\ID|read_data_1[7]~163_combout\ & ((\ID|read_data_1[7]~158_combout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[7]~163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[7]~165_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[7]~163_combout\,
	datad => \ID|read_data_1[7]~158_combout\,
	combout => \ID|read_data_1[7]~166_combout\);

-- Location: LCCOMB_X31_Y14_N20
\ID|read_data_1[7]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~177_combout\ = (\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[7]~166_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[7]~176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_1[7]~176_combout\,
	datac => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datad => \ID|read_data_1[7]~166_combout\,
	combout => \ID|read_data_1[7]~177_combout\);

-- Location: LCCOMB_X26_Y17_N26
\ID|write_data[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[7]~7_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:7:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:7:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:7:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \read_data_D|N_dffs:7:stage_i|q~regout\,
	combout => \ID|write_data[7]~7_combout\);

-- Location: LCCOMB_X23_Y19_N28
\read_data_1_B|N_dffs:7:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:7:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1~23_combout\ & ((\ID|write_data[7]~7_combout\))) # (!\ID|read_data_1~23_combout\ & (\ID|read_data_1[7]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1~23_combout\,
	datab => \reset~combout\,
	datac => \ID|read_data_1[7]~177_combout\,
	datad => \ID|write_data[7]~7_combout\,
	combout => \read_data_1_B|N_dffs:7:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y19_N29
\read_data_1_B|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y16_N18
\ID|register_array~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~51_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:20:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:20:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:20:stage_i|q~regout\,
	datab => \MemtoReg_control_D|q~regout\,
	datac => \reset~combout\,
	datad => \read_data_D|N_dffs:20:stage_i|q~regout\,
	combout => \ID|register_array~51_combout\);

-- Location: LCFF_X20_Y14_N25
\ID|register_array[17][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][20]~regout\);

-- Location: LCCOMB_X20_Y14_N24
\ID|read_data_2[20]~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~456_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[21][20]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[17][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][20]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][20]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[20]~456_combout\);

-- Location: LCFF_X23_Y16_N19
\ID|register_array[25][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~51_combout\,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][20]~regout\);

-- Location: LCCOMB_X20_Y14_N14
\ID|read_data_2[20]~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~457_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[20]~456_combout\ & (\ID|register_array[29][20]~regout\)) # (!\ID|read_data_2[20]~456_combout\ & ((\ID|register_array[25][20]~regout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[20]~456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][20]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[20]~456_combout\,
	datad => \ID|register_array[25][20]~regout\,
	combout => \ID|read_data_2[20]~457_combout\);

-- Location: LCFF_X23_Y20_N21
\ID|register_array[28][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][20]~regout\);

-- Location: LCCOMB_X29_Y16_N12
\ID|register_array[16][8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array[16][8]~11_combout\ = (\reset~combout\) # ((\ID|write_register_address[4]~4_combout\ & (\ID|Equal2~0_combout\ & !\ID|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_register_address[4]~4_combout\,
	datab => \ID|Equal2~0_combout\,
	datac => \reset~combout\,
	datad => \ID|process_0~0_combout\,
	combout => \ID|register_array[16][8]~11_combout\);

-- Location: LCFF_X24_Y20_N11
\ID|register_array[16][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][20]~regout\);

-- Location: LCFF_X24_Y20_N1
\ID|register_array[24][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][20]~regout\);

-- Location: LCCOMB_X24_Y20_N10
\ID|read_data_2[20]~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~460_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[24][20]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[16][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][20]~regout\,
	datad => \ID|register_array[24][20]~regout\,
	combout => \ID|read_data_2[20]~460_combout\);

-- Location: LCCOMB_X23_Y20_N20
\ID|read_data_2[20]~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~461_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[20]~460_combout\ & ((\ID|register_array[28][20]~regout\))) # (!\ID|read_data_2[20]~460_combout\ & (\ID|register_array[20][20]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[20]~460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][20]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[28][20]~regout\,
	datad => \ID|read_data_2[20]~460_combout\,
	combout => \ID|read_data_2[20]~461_combout\);

-- Location: LCCOMB_X24_Y13_N16
\ID|read_data_2[20]~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~462_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[20]~459_combout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \ID|read_data_2[20]~461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[20]~459_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[20]~461_combout\,
	combout => \ID|read_data_2[20]~462_combout\);

-- Location: LCFF_X24_Y12_N3
\ID|register_array[31][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][20]~regout\);

-- Location: LCFF_X26_Y8_N9
\ID|register_array[27][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][20]~regout\);

-- Location: LCCOMB_X24_Y12_N2
\ID|read_data_2[20]~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~464_combout\ = (\ID|read_data_2[20]~463_combout\ & (((\ID|register_array[31][20]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[20]~463_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[27][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[20]~463_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[31][20]~regout\,
	datad => \ID|register_array[27][20]~regout\,
	combout => \ID|read_data_2[20]~464_combout\);

-- Location: LCCOMB_X24_Y13_N10
\ID|read_data_2[20]~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~465_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[20]~462_combout\ & ((\ID|read_data_2[20]~464_combout\))) # (!\ID|read_data_2[20]~462_combout\ & (\ID|read_data_2[20]~457_combout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[20]~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[20]~457_combout\,
	datac => \ID|read_data_2[20]~462_combout\,
	datad => \ID|read_data_2[20]~464_combout\,
	combout => \ID|read_data_2[20]~465_combout\);

-- Location: LCFF_X26_Y9_N15
\ID|register_array[12][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][20]~regout\);

-- Location: LCCOMB_X26_Y9_N14
\ID|read_data_2[20]~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~473_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[13][20]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (((\ID|register_array[12][20]~regout\ & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][20]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][20]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[20]~473_combout\);

-- Location: LCFF_X26_Y11_N7
\ID|register_array[15][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][20]~regout\);

-- Location: LCCOMB_X26_Y11_N6
\ID|read_data_2[20]~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~474_combout\ = (\ID|read_data_2[20]~473_combout\ & (((\ID|register_array[15][20]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[20]~473_combout\ & (\ID|register_array[14][20]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][20]~regout\,
	datab => \ID|read_data_2[20]~473_combout\,
	datac => \ID|register_array[15][20]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[20]~474_combout\);

-- Location: LCFF_X26_Y10_N19
\ID|register_array[8][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][20]~regout\);

-- Location: LCCOMB_X26_Y10_N18
\ID|read_data_2[20]~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~466_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|register_array[10][20]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[8][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][20]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[8][20]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[20]~466_combout\);

-- Location: LCFF_X25_Y10_N27
\ID|register_array[11][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][20]~regout\);

-- Location: LCCOMB_X25_Y10_N26
\ID|read_data_2[20]~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~467_combout\ = (\ID|read_data_2[20]~466_combout\ & (((\ID|register_array[11][20]~regout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[20]~466_combout\ & (\ID|register_array[9][20]~regout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][20]~regout\,
	datab => \ID|read_data_2[20]~466_combout\,
	datac => \ID|register_array[11][20]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[20]~467_combout\);

-- Location: LCCOMB_X22_Y9_N14
\ID|read_data_2[20]~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~475_combout\ = (\ID|read_data_2[20]~472_combout\ & (((\ID|read_data_2[20]~474_combout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[20]~472_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|read_data_2[20]~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[20]~472_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[20]~474_combout\,
	datad => \ID|read_data_2[20]~467_combout\,
	combout => \ID|read_data_2[20]~475_combout\);

-- Location: LCCOMB_X23_Y16_N10
\ID|read_data_2[20]~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~476_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[20]~465_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[20]~475_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datab => \ID|read_data_2[20]~465_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[20]~475_combout\,
	combout => \ID|read_data_2[20]~476_combout\);

-- Location: LCCOMB_X23_Y16_N0
\read_data_2_B|N_dffs:20:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:20:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[20]~476_combout\) # ((\ID|write_data[20]~20_combout\ & \ID|read_data_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|write_data[20]~20_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[20]~476_combout\,
	combout => \read_data_2_B|N_dffs:20:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y16_N1
\read_data_2_B|N_dffs:20:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:20:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:20:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y16_N20
\read_data_2_C|N_dffs:20:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:20:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:20:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \read_data_2_B|N_dffs:20:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:20:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y16_N21
\read_data_2_C|N_dffs:20:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:20:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:20:stage_i|q~regout\);

-- Location: LCFF_X22_Y12_N27
\ID|register_array[30][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][21]~regout\);

-- Location: LCFF_X22_Y13_N17
\ID|register_array[26][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][21]~regout\);

-- Location: LCFF_X29_Y13_N3
\ID|register_array[18][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][21]~regout\);

-- Location: LCFF_X29_Y13_N1
\ID|register_array[22][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][21]~regout\);

-- Location: LCCOMB_X29_Y13_N0
\ID|read_data_1[21]~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~467_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[22][21]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[18][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[18][21]~regout\,
	datac => \ID|register_array[22][21]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[21]~467_combout\);

-- Location: LCCOMB_X22_Y13_N16
\ID|read_data_1[21]~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~468_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[21]~467_combout\ & (\ID|register_array[30][21]~regout\)) # (!\ID|read_data_1[21]~467_combout\ & ((\ID|register_array[26][21]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[21]~467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[30][21]~regout\,
	datac => \ID|register_array[26][21]~regout\,
	datad => \ID|read_data_1[21]~467_combout\,
	combout => \ID|read_data_1[21]~468_combout\);

-- Location: LCFF_X26_Y16_N21
\ID|register_array[20][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][21]~regout\);

-- Location: LCCOMB_X26_Y16_N20
\ID|read_data_1[21]~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~469_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[20][21]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[16][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][21]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[20][21]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[21]~469_combout\);

-- Location: LCFF_X25_Y16_N11
\ID|register_array[24][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][21]~regout\);

-- Location: LCFF_X25_Y16_N13
\ID|register_array[28][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][21]~regout\);

-- Location: LCCOMB_X25_Y16_N10
\ID|read_data_1[21]~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~470_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[21]~469_combout\ & ((\ID|register_array[28][21]~regout\))) # (!\ID|read_data_1[21]~469_combout\ & (\ID|register_array[24][21]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[21]~469_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[21]~469_combout\,
	datac => \ID|register_array[24][21]~regout\,
	datad => \ID|register_array[28][21]~regout\,
	combout => \ID|read_data_1[21]~470_combout\);

-- Location: LCCOMB_X22_Y13_N26
\ID|read_data_1[21]~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~471_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|read_data_1[21]~468_combout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[21]~470_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|read_data_1[21]~468_combout\,
	datad => \ID|read_data_1[21]~470_combout\,
	combout => \ID|read_data_1[21]~471_combout\);

-- Location: LCFF_X27_Y12_N31
\ID|register_array[29][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][21]~regout\);

-- Location: LCFF_X22_Y9_N31
\ID|register_array[25][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][21]~regout\);

-- Location: LCCOMB_X22_Y9_N30
\ID|read_data_1[21]~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~465_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[25][21]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[25][21]~regout\,
	datad => \ID|register_array[17][21]~regout\,
	combout => \ID|read_data_1[21]~465_combout\);

-- Location: LCCOMB_X27_Y12_N30
\ID|read_data_1[21]~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~466_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[21]~465_combout\ & ((\ID|register_array[29][21]~regout\))) # (!\ID|read_data_1[21]~465_combout\ & (\ID|register_array[21][21]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[21]~465_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][21]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[29][21]~regout\,
	datad => \ID|read_data_1[21]~465_combout\,
	combout => \ID|read_data_1[21]~466_combout\);

-- Location: LCFF_X23_Y12_N3
\ID|register_array[31][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][21]~regout\);

-- Location: LCFF_X23_Y12_N1
\ID|register_array[23][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][21]~regout\);

-- Location: LCFF_X25_Y12_N31
\ID|register_array[27][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][21]~regout\);

-- Location: LCFF_X25_Y12_N9
\ID|register_array[19][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][21]~regout\);

-- Location: LCCOMB_X25_Y12_N30
\ID|read_data_1[21]~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~472_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[27][21]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[19][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[27][21]~regout\,
	datad => \ID|register_array[19][21]~regout\,
	combout => \ID|read_data_1[21]~472_combout\);

-- Location: LCCOMB_X23_Y12_N0
\ID|read_data_1[21]~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~473_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[21]~472_combout\ & (\ID|register_array[31][21]~regout\)) # (!\ID|read_data_1[21]~472_combout\ & ((\ID|register_array[23][21]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[21]~472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[31][21]~regout\,
	datac => \ID|register_array[23][21]~regout\,
	datad => \ID|read_data_1[21]~472_combout\,
	combout => \ID|read_data_1[21]~473_combout\);

-- Location: LCCOMB_X22_Y13_N4
\ID|read_data_1[21]~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~474_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[21]~471_combout\ & ((\ID|read_data_1[21]~473_combout\))) # (!\ID|read_data_1[21]~471_combout\ & (\ID|read_data_1[21]~466_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[21]~471_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[21]~471_combout\,
	datac => \ID|read_data_1[21]~466_combout\,
	datad => \ID|read_data_1[21]~473_combout\,
	combout => \ID|read_data_1[21]~474_combout\);

-- Location: LCCOMB_X22_Y13_N18
\ID|read_data_1[21]~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~485_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[21]~474_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[21]~484_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[21]~484_combout\,
	datab => \ID|read_data_1[21]~474_combout\,
	datac => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[21]~485_combout\);

-- Location: LCCOMB_X21_Y16_N22
\read_data_1_B|N_dffs:21:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:21:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[21]~485_combout\) # ((\ID|write_data[21]~21_combout\ & \ID|read_data_1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[21]~21_combout\,
	datab => \ID|read_data_1[21]~485_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \read_data_1_B|N_dffs:21:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y16_N23
\read_data_1_B|N_dffs:21:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:21:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:21:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y18_N2
\EXE|Binput_signed[20]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[20]~18_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:20:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:20:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|Binput_signed[20]~18_combout\);

-- Location: LCCOMB_X21_Y19_N28
\EXE|Binput_signed[19]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[19]~17_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:15:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:19:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrc_control_B|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \read_data_2_B|N_dffs:19:stage_i|q~regout\,
	combout => \EXE|Binput_signed[19]~17_combout\);

-- Location: LCCOMB_X26_Y18_N0
\EXE|Binput_signed[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[18]~14_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:18:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:18:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|Binput_signed[18]~14_combout\);

-- Location: LCCOMB_X19_Y16_N28
\EXE|Binput_signed[17]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[17]~13_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:17:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:17:stage_i|q~regout\,
	datac => \ALUSrc_control_B|q~regout\,
	datad => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	combout => \EXE|Binput_signed[17]~13_combout\);

-- Location: LCCOMB_X18_Y16_N16
\ALU_result_D|N_dffs:22:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:22:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:22:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:22:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \ALU_result_D|N_dffs:22:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y16_N17
\ALU_result_D|N_dffs:22:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:22:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:22:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y16_N24
\ID|write_data[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[22]~22_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:22:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:22:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:22:stage_i|q~regout\,
	datac => \ALU_result_D|N_dffs:22:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[22]~22_combout\);

-- Location: LCCOMB_X18_Y16_N2
\read_data_2_B|N_dffs:22:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:22:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[22]~520_combout\) # ((\ID|write_data[22]~22_combout\ & \ID|read_data_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[22]~520_combout\,
	datab => \ID|write_data[22]~22_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \read_data_2_B|N_dffs:22:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y16_N3
\read_data_2_B|N_dffs:22:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:22:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:22:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y16_N0
\read_data_2_C|N_dffs:22:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:22:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:22:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \read_data_2_B|N_dffs:22:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:22:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y16_N1
\read_data_2_C|N_dffs:22:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:22:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:22:stage_i|q~regout\);

-- Location: LCFF_X21_Y12_N1
\ID|register_array[3][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][23]~regout\);

-- Location: LCFF_X21_Y12_N27
\ID|register_array[1][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][23]~regout\);

-- Location: LCCOMB_X21_Y12_N0
\ID|read_data_1[23]~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~523_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[3][23]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[1][23]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[3][23]~regout\,
	datad => \ID|register_array[1][23]~regout\,
	combout => \ID|read_data_1[23]~523_combout\);

-- Location: LCFF_X21_Y10_N27
\ID|register_array[2][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][23]~regout\);

-- Location: LCCOMB_X21_Y10_N26
\ID|read_data_1[23]~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~524_combout\ = (\ID|read_data_1[23]~523_combout\) # ((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[2][23]~regout\ & \Instruction_A|N_dffs:22:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[23]~523_combout\,
	datac => \ID|register_array[2][23]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[23]~524_combout\);

-- Location: LCFF_X23_Y10_N19
\ID|register_array[11][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][23]~regout\);

-- Location: LCFF_X23_Y10_N25
\ID|register_array[9][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][23]~regout\);

-- Location: LCFF_X24_Y10_N25
\ID|register_array[10][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][23]~regout\);

-- Location: LCCOMB_X24_Y10_N24
\ID|read_data_1[23]~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~521_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|register_array[10][23]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[8][23]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][23]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][23]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[23]~521_combout\);

-- Location: LCCOMB_X23_Y10_N24
\ID|read_data_1[23]~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~522_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[23]~521_combout\ & (\ID|register_array[11][23]~regout\)) # (!\ID|read_data_1[23]~521_combout\ & ((\ID|register_array[9][23]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[23]~521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][23]~regout\,
	datac => \ID|register_array[9][23]~regout\,
	datad => \ID|read_data_1[23]~521_combout\,
	combout => \ID|read_data_1[23]~522_combout\);

-- Location: LCCOMB_X23_Y10_N28
\ID|read_data_1[23]~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~525_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[23]~522_combout\) # (\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[23]~524_combout\ & 
-- ((!\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[23]~524_combout\,
	datac => \ID|read_data_1[23]~522_combout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[23]~525_combout\);

-- Location: LCFF_X24_Y8_N23
\ID|register_array[7][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][23]~regout\);

-- Location: LCFF_X24_Y8_N21
\ID|register_array[6][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][23]~regout\);

-- Location: LCCOMB_X24_Y8_N20
\ID|read_data_1[23]~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~520_combout\ = (\ID|read_data_1[23]~519_combout\ & ((\ID|register_array[7][23]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[23]~519_combout\ & (((\ID|register_array[6][23]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[23]~519_combout\,
	datab => \ID|register_array[7][23]~regout\,
	datac => \ID|register_array[6][23]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[23]~520_combout\);

-- Location: LCCOMB_X19_Y12_N2
\ID|read_data_1[23]~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~528_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[23]~525_combout\ & (\ID|read_data_1[23]~527_combout\)) # (!\ID|read_data_1[23]~525_combout\ & ((\ID|read_data_1[23]~520_combout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[23]~525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[23]~527_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|read_data_1[23]~525_combout\,
	datad => \ID|read_data_1[23]~520_combout\,
	combout => \ID|read_data_1[23]~528_combout\);

-- Location: LCCOMB_X19_Y12_N28
\ID|read_data_1[23]~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~529_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[23]~518_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[23]~528_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[23]~518_combout\,
	datab => \ID|read_data_1[23]~528_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	combout => \ID|read_data_1[23]~529_combout\);

-- Location: LCFF_X24_Y8_N13
\ID|register_array[6][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][25]~regout\);

-- Location: LCFF_X24_Y8_N31
\ID|register_array[7][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][25]~regout\);

-- Location: LCFF_X23_Y8_N27
\ID|register_array[4][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][25]~regout\);

-- Location: LCFF_X23_Y8_N9
\ID|register_array[5][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][25]~regout\);

-- Location: LCCOMB_X23_Y8_N26
\ID|read_data_2[25]~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~576_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[5][25]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[4][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[4][25]~regout\,
	datad => \ID|register_array[5][25]~regout\,
	combout => \ID|read_data_2[25]~576_combout\);

-- Location: LCCOMB_X24_Y8_N30
\ID|read_data_2[25]~577\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~577_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[25]~576_combout\ & ((\ID|register_array[7][25]~regout\))) # (!\ID|read_data_2[25]~576_combout\ & (\ID|register_array[6][25]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[25]~576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[6][25]~regout\,
	datac => \ID|register_array[7][25]~regout\,
	datad => \ID|read_data_2[25]~576_combout\,
	combout => \ID|read_data_2[25]~577_combout\);

-- Location: LCFF_X23_Y13_N1
\ID|register_array[12][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][25]~regout\);

-- Location: LCFF_X23_Y13_N7
\ID|register_array[13][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][25]~regout\);

-- Location: LCCOMB_X23_Y13_N0
\ID|read_data_2[25]~583\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~583_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[13][25]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[12][25]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[12][25]~regout\,
	datad => \ID|register_array[13][25]~regout\,
	combout => \ID|read_data_2[25]~583_combout\);

-- Location: LCFF_X23_Y9_N23
\ID|register_array[15][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][25]~regout\);

-- Location: LCFF_X23_Y9_N21
\ID|register_array[14][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][25]~regout\);

-- Location: LCCOMB_X23_Y9_N22
\ID|read_data_2[25]~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~584_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[25]~583_combout\ & (\ID|register_array[15][25]~regout\)) # (!\ID|read_data_2[25]~583_combout\ & ((\ID|register_array[14][25]~regout\))))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[25]~583_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[25]~583_combout\,
	datac => \ID|register_array[15][25]~regout\,
	datad => \ID|register_array[14][25]~regout\,
	combout => \ID|read_data_2[25]~584_combout\);

-- Location: LCCOMB_X23_Y11_N14
\ID|read_data_2[25]~585\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~585_combout\ = (\ID|read_data_2[25]~582_combout\ & (((\ID|read_data_2[25]~584_combout\) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[25]~582_combout\ & (\ID|read_data_2[25]~577_combout\ & 
-- (\Instruction_A|N_dffs:18:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[25]~582_combout\,
	datab => \ID|read_data_2[25]~577_combout\,
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \ID|read_data_2[25]~584_combout\,
	combout => \ID|read_data_2[25]~585_combout\);

-- Location: LCCOMB_X20_Y17_N28
\ID|read_data_2[25]~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~586_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[25]~575_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[25]~585_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[25]~575_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[25]~585_combout\,
	combout => \ID|read_data_2[25]~586_combout\);

-- Location: LCCOMB_X20_Y17_N12
\read_data_2_B|N_dffs:25:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:25:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[25]~586_combout\) # ((\ID|write_data[25]~25_combout\ & \ID|read_data_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[25]~25_combout\,
	datab => \ID|read_data_2[25]~586_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \reset~combout\,
	combout => \read_data_2_B|N_dffs:25:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y17_N13
\read_data_2_B|N_dffs:25:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:25:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:25:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y17_N4
\read_data_2_C|N_dffs:25:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:25:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:25:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \read_data_2_B|N_dffs:25:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:25:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y17_N5
\read_data_2_C|N_dffs:25:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:25:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:25:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y12_N22
\EXE|Binput_signed[26]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[26]~10_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:26:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:26:stage_i|q~regout\,
	datab => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|Binput_signed[26]~10_combout\);

-- Location: LCFF_X21_Y10_N25
\ID|register_array[2][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][26]~regout\);

-- Location: LCCOMB_X21_Y10_N24
\ID|read_data_1[26]~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~590_combout\ = (\ID|read_data_1[26]~589_combout\) # ((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[2][26]~regout\ & \Instruction_A|N_dffs:22:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[26]~589_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][26]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[26]~590_combout\);

-- Location: LCFF_X23_Y8_N31
\ID|register_array[4][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][26]~regout\);

-- Location: LCFF_X23_Y8_N5
\ID|register_array[5][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][26]~regout\);

-- Location: LCCOMB_X23_Y8_N4
\ID|read_data_1[26]~587\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~587_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[5][26]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[4][26]~regout\ & 
-- ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[4][26]~regout\,
	datac => \ID|register_array[5][26]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[26]~587_combout\);

-- Location: LCFF_X22_Y10_N17
\ID|register_array[6][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][26]~regout\);

-- Location: LCCOMB_X22_Y10_N16
\ID|read_data_1[26]~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~588_combout\ = (\ID|read_data_1[26]~587_combout\ & ((\ID|register_array[7][26]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[26]~587_combout\ & (((\ID|register_array[6][26]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][26]~regout\,
	datab => \ID|read_data_1[26]~587_combout\,
	datac => \ID|register_array[6][26]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[26]~588_combout\);

-- Location: LCCOMB_X23_Y10_N14
\ID|read_data_1[26]~591\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~591_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|read_data_1[26]~588_combout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[26]~590_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[26]~590_combout\,
	datac => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datad => \ID|read_data_1[26]~588_combout\,
	combout => \ID|read_data_1[26]~591_combout\);

-- Location: LCFF_X23_Y13_N9
\ID|register_array[12][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][26]~regout\);

-- Location: LCFF_X23_Y13_N31
\ID|register_array[13][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][26]~regout\);

-- Location: LCCOMB_X23_Y13_N30
\ID|read_data_1[26]~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~592_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[13][26]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[12][26]~regout\ 
-- & ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[12][26]~regout\,
	datac => \ID|register_array[13][26]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[26]~592_combout\);

-- Location: LCFF_X27_Y10_N23
\ID|register_array[14][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][26]~regout\);

-- Location: LCCOMB_X27_Y10_N22
\ID|read_data_1[26]~593\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~593_combout\ = (\ID|read_data_1[26]~592_combout\ & ((\ID|register_array[15][26]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[26]~592_combout\ & (((\ID|register_array[14][26]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][26]~regout\,
	datab => \ID|read_data_1[26]~592_combout\,
	datac => \ID|register_array[14][26]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[26]~593_combout\);

-- Location: LCCOMB_X23_Y10_N8
\ID|read_data_1[26]~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~594_combout\ = (\ID|read_data_1[26]~591_combout\ & (((\ID|read_data_1[26]~593_combout\) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[26]~591_combout\ & (\ID|read_data_1[26]~586_combout\ & 
-- ((\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[26]~586_combout\,
	datab => \ID|read_data_1[26]~591_combout\,
	datac => \ID|read_data_1[26]~593_combout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[26]~594_combout\);

-- Location: LCCOMB_X18_Y12_N20
\ID|read_data_1[26]~595\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~595_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[26]~584_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[26]~594_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[26]~584_combout\,
	datab => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[26]~594_combout\,
	combout => \ID|read_data_1[26]~595_combout\);

-- Location: LCCOMB_X18_Y12_N26
\read_data_1_B|N_dffs:26:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:26:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[26]~595_combout\) # ((\ID|write_data[26]~26_combout\ & \ID|read_data_1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[26]~26_combout\,
	datab => \ID|read_data_1[26]~595_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \reset~combout\,
	combout => \read_data_1_B|N_dffs:26:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y12_N27
\read_data_1_B|N_dffs:26:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:26:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:26:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y17_N14
\EXE|Binput_signed[25]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[25]~5_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:25:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:25:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|Binput_signed[25]~5_combout\);

-- Location: LCCOMB_X16_Y16_N18
\EXE|Binput_signed[23]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[23]~3_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:23:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:23:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|Binput_signed[23]~3_combout\);

-- Location: LCCOMB_X16_Y16_N6
\EXE|Binput_signed[24]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[24]~4_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:24:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:24:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|Binput_signed[24]~4_combout\);

-- Location: LCCOMB_X15_Y16_N6
\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\read_data_1_B|N_dffs:24:stage_i|q~regout\ & ((\EXE|Binput_signed[24]~4_combout\) # ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- \EXE|Binput_signed[23]~3_combout\)))) # (!\read_data_1_B|N_dffs:24:stage_i|q~regout\ & (\read_data_1_B|N_dffs:23:stage_i|q~regout\ & (\EXE|Binput_signed[23]~3_combout\ & \EXE|Binput_signed[24]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:24:stage_i|q~regout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \EXE|Binput_signed[23]~3_combout\,
	datad => \EXE|Binput_signed[24]~4_combout\,
	combout => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X15_Y16_N12
\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (\read_data_1_B|N_dffs:25:stage_i|q~regout\ & ((\EXE|Binput_signed[25]~5_combout\) # 
-- (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))) # (!\read_data_1_B|N_dffs:25:stage_i|q~regout\ & (\EXE|Binput_signed[25]~5_combout\ & 
-- \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_1_B|N_dffs:25:stage_i|q~regout\,
	datac => \EXE|Binput_signed[25]~5_combout\,
	datad => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X14_Y16_N2
\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ $ (\EXE|Binput_signed[26]~10_combout\ $ (\read_data_1_B|N_dffs:26:stage_i|q~regout\ 
-- $ (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datab => \EXE|Binput_signed[26]~10_combout\,
	datac => \read_data_1_B|N_dffs:26:stage_i|q~regout\,
	datad => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X16_Y16_N8
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ = \read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (((\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & 
-- (\read_data_2_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datab => \read_data_2_B|N_dffs:23:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\);

-- Location: LCCOMB_X15_Y16_N0
\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \read_data_1_B|N_dffs:25:stage_i|q~regout\ $ (\EXE|Binput_signed[25]~5_combout\ $ (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_1_B|N_dffs:25:stage_i|q~regout\,
	datac => \EXE|Binput_signed[25]~5_combout\,
	datad => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X14_Y16_N20
\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datac => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	combout => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X14_Y16_N14
\EXE|FPU|selector|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux5~2_combout\ = (\EXE|FPU|selector|Mux5~1_combout\) # ((\EXE|FPU|selector|Mux3~0_combout\ & (\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ $ 
-- (\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux5~1_combout\,
	datab => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|selector|Mux3~0_combout\,
	combout => \EXE|FPU|selector|Mux5~2_combout\);

-- Location: LCCOMB_X15_Y18_N30
\EXE|temp[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(26) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux5~2_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux5~2_combout\,
	datad => \EXE|temp\(26),
	combout => \EXE|temp\(26));

-- Location: LCCOMB_X15_Y18_N8
\ALU_result_C|N_dffs:26:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:26:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|Add0~52_combout\) # ((\ALU_result_C|N_dffs:1:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (((\EXE|temp\(26) & 
-- !\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~52_combout\,
	datab => \EXE|temp\(26),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:26:stage_i|q~1_combout\);

-- Location: LCCOMB_X15_Y18_N26
\ALU_result_C|N_dffs:26:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:26:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:26:stage_i|q~1_combout\ & (((\read_data_1_B|N_dffs:26:stage_i|q~regout\ & \EXE|Binput_signed[26]~10_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:26:stage_i|q~1_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:26:stage_i|q~regout\) # (\EXE|Binput_signed[26]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:26:stage_i|q~regout\,
	datab => \EXE|Binput_signed[26]~10_combout\,
	datac => \ALU_result_C|N_dffs:26:stage_i|q~1_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:26:stage_i|q~2_combout\);

-- Location: LCCOMB_X15_Y18_N24
\ALU_result_C|N_dffs:26:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:26:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:26:stage_i|q~2_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~52_combout\,
	datab => \ALU_result_C|N_dffs:26:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	combout => \ALU_result_C|N_dffs:26:stage_i|q~0_combout\);

-- Location: LCCOMB_X22_Y21_N16
\EXE|FPU|selector|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux31~4_combout\ = (\EXE|ALU_ctl[0]~0_combout\ & ((\ALUop_control_B|N_dffs:0:stage_i|q~regout\ & ((!\ALUop_control_B|N_dffs:1:stage_i|q~regout\))) # (!\ALUop_control_B|N_dffs:0:stage_i|q~regout\ & 
-- (\Instruction_B|N_dffs:1:stage_i|q~regout\ & \ALUop_control_B|N_dffs:1:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_B|N_dffs:1:stage_i|q~regout\,
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datac => \ALUop_control_B|N_dffs:0:stage_i|q~regout\,
	datad => \ALUop_control_B|N_dffs:1:stage_i|q~regout\,
	combout => \EXE|FPU|selector|Mux31~4_combout\);

-- Location: LCCOMB_X25_Y17_N6
\ALU_result_C|N_dffs:1:stage_i|q~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:1:stage_i|q~8_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~7_combout\) # ((\reset~combout\) # ((!\EXE|ALU_ctl\(1) & \EXE|FPU|selector|Mux31~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~7_combout\,
	datab => \reset~combout\,
	datac => \EXE|ALU_ctl\(1),
	datad => \EXE|FPU|selector|Mux31~4_combout\,
	combout => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\);

-- Location: LCCOMB_X23_Y21_N8
\ALU_result_C|N_dffs:1:stage_i|q~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:1:stage_i|q~9_combout\ = (\EXE|ALU_ctl[0]~0_combout\ & (\EXE|ALU_ctl[2]~1_combout\ $ (\EXE|ALU_ctl\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[2]~1_combout\,
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datad => \EXE|ALU_ctl\(1),
	combout => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\);

-- Location: LCFF_X15_Y18_N25
\ALU_result_C|N_dffs:26:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:26:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux5~2_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:26:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y12_N0
\ALU_result_D|N_dffs:26:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:26:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:26:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \ALU_result_C|N_dffs:26:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:26:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y12_N1
\ALU_result_D|N_dffs:26:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:26:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:26:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y12_N18
\ID|register_array~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~57_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:26:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:26:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:26:stage_i|q~regout\,
	datab => \ALU_result_D|N_dffs:26:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \reset~combout\,
	combout => \ID|register_array~57_combout\);

-- Location: LCFF_X30_Y13_N7
\ID|register_array[30][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][26]~regout\);

-- Location: LCFF_X29_Y13_N27
\ID|register_array[22][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][26]~regout\);

-- Location: LCCOMB_X30_Y13_N6
\ID|read_data_2[26]~591\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~591_combout\ = (\ID|read_data_2[26]~590_combout\ & (((\ID|register_array[30][26]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\))) # (!\ID|read_data_2[26]~590_combout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[22][26]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[26]~590_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[30][26]~regout\,
	datad => \ID|register_array[22][26]~regout\,
	combout => \ID|read_data_2[26]~591_combout\);

-- Location: LCCOMB_X24_Y13_N28
\ID|read_data_2[26]~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~594_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\) # (\ID|read_data_2[26]~591_combout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[26]~593_combout\ & 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[26]~593_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[26]~591_combout\,
	combout => \ID|read_data_2[26]~594_combout\);

-- Location: LCFF_X26_Y12_N29
\ID|register_array[27][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][26]~regout\);

-- Location: LCFF_X26_Y12_N7
\ID|register_array[31][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][26]~regout\);

-- Location: LCFF_X30_Y16_N1
\ID|register_array[19][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][26]~regout\);

-- Location: LCFF_X30_Y16_N31
\ID|register_array[23][26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~57_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][26]~regout\);

-- Location: LCCOMB_X30_Y16_N0
\ID|read_data_2[26]~595\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~595_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[23][26]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[19][26]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[19][26]~regout\,
	datad => \ID|register_array[23][26]~regout\,
	combout => \ID|read_data_2[26]~595_combout\);

-- Location: LCCOMB_X26_Y12_N6
\ID|read_data_2[26]~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~596_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[26]~595_combout\ & ((\ID|register_array[31][26]~regout\))) # (!\ID|read_data_2[26]~595_combout\ & (\ID|register_array[27][26]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[26]~595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[27][26]~regout\,
	datac => \ID|register_array[31][26]~regout\,
	datad => \ID|read_data_2[26]~595_combout\,
	combout => \ID|read_data_2[26]~596_combout\);

-- Location: LCCOMB_X24_Y13_N30
\ID|read_data_2[26]~597\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~597_combout\ = (\ID|read_data_2[26]~594_combout\ & (((\ID|read_data_2[26]~596_combout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[26]~594_combout\ & (\ID|read_data_2[26]~589_combout\ & 
-- (\Instruction_A|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[26]~589_combout\,
	datab => \ID|read_data_2[26]~594_combout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[26]~596_combout\,
	combout => \ID|read_data_2[26]~597_combout\);

-- Location: LCCOMB_X18_Y12_N28
\ID|read_data_2[26]~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~608_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[26]~597_combout\))) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[26]~607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[26]~607_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[26]~597_combout\,
	combout => \ID|read_data_2[26]~608_combout\);

-- Location: LCCOMB_X18_Y12_N12
\read_data_2_B|N_dffs:26:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:26:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[26]~608_combout\) # ((\ID|write_data[26]~26_combout\ & \ID|read_data_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[26]~26_combout\,
	datab => \ID|read_data_2[26]~608_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \reset~combout\,
	combout => \read_data_2_B|N_dffs:26:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y12_N13
\read_data_2_B|N_dffs:26:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:26:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:26:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y12_N8
\read_data_2_C|N_dffs:26:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:26:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:26:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \read_data_2_B|N_dffs:26:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:26:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y12_N9
\read_data_2_C|N_dffs:26:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:26:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:26:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y15_N0
\ALU_result_D|N_dffs:27:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:27:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:27:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:27:stage_i|q~regout\,
	datac => \reset~combout\,
	combout => \ALU_result_D|N_dffs:27:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y15_N1
\ALU_result_D|N_dffs:27:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:27:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:27:stage_i|q~regout\);

-- Location: LCCOMB_X14_Y16_N0
\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ = (\read_data_1_B|N_dffs:26:stage_i|q~regout\ & ((\EXE|Binput_signed[26]~10_combout\) # 
-- (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\))) # (!\read_data_1_B|N_dffs:26:stage_i|q~regout\ & (\EXE|Binput_signed[26]~10_combout\ & 
-- \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_1_B|N_dffs:26:stage_i|q~regout\,
	datac => \EXE|Binput_signed[26]~10_combout\,
	datad => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X19_Y15_N28
\ID|register_array~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~58_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:27:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:27:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ALU_result_D|N_dffs:27:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \read_data_D|N_dffs:27:stage_i|q~regout\,
	combout => \ID|register_array~58_combout\);

-- Location: LCFF_X26_Y16_N15
\ID|register_array[16][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][27]~regout\);

-- Location: LCFF_X26_Y16_N13
\ID|register_array[20][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][27]~regout\);

-- Location: LCCOMB_X26_Y16_N12
\ID|read_data_1[27]~601\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~601_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[20][27]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[16][27]~regout\ 
-- & ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[16][27]~regout\,
	datac => \ID|register_array[20][27]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[27]~601_combout\);

-- Location: LCFF_X25_Y16_N15
\ID|register_array[24][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][27]~regout\);

-- Location: LCCOMB_X25_Y16_N14
\ID|read_data_1[27]~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~602_combout\ = (\ID|read_data_1[27]~601_combout\ & ((\ID|register_array[28][27]~regout\) # ((!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[27]~601_combout\ & (((\ID|register_array[24][27]~regout\ & 
-- \Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][27]~regout\,
	datab => \ID|read_data_1[27]~601_combout\,
	datac => \ID|register_array[24][27]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[27]~602_combout\);

-- Location: LCCOMB_X22_Y15_N8
\ID|read_data_1[27]~603\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~603_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|read_data_1[27]~600_combout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[27]~602_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[27]~600_combout\,
	datab => \ID|read_data_1[27]~602_combout\,
	datac => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[27]~603_combout\);

-- Location: LCFF_X23_Y12_N19
\ID|register_array[31][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][27]~regout\);

-- Location: LCFF_X23_Y12_N17
\ID|register_array[23][27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~58_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][27]~regout\);

-- Location: LCCOMB_X23_Y12_N16
\ID|read_data_1[27]~605\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~605_combout\ = (\ID|read_data_1[27]~604_combout\ & ((\ID|register_array[31][27]~regout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[27]~604_combout\ & (((\ID|register_array[23][27]~regout\ & 
-- \Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[27]~604_combout\,
	datab => \ID|register_array[31][27]~regout\,
	datac => \ID|register_array[23][27]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[27]~605_combout\);

-- Location: LCCOMB_X22_Y15_N10
\ID|read_data_1[27]~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~606_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[27]~603_combout\ & ((\ID|read_data_1[27]~605_combout\))) # (!\ID|read_data_1[27]~603_combout\ & (\ID|read_data_1[27]~598_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[27]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[27]~598_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[27]~603_combout\,
	datad => \ID|read_data_1[27]~605_combout\,
	combout => \ID|read_data_1[27]~606_combout\);

-- Location: LCCOMB_X22_Y15_N0
\ID|read_data_1[27]~617\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~617_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[27]~606_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[27]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[27]~616_combout\,
	datab => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[27]~606_combout\,
	combout => \ID|read_data_1[27]~617_combout\);

-- Location: LCCOMB_X22_Y16_N26
\read_data_1_B|N_dffs:27:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:27:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[27]~617_combout\) # ((\ID|write_data[27]~27_combout\ & \ID|read_data_1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|write_data[27]~27_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[27]~617_combout\,
	combout => \read_data_1_B|N_dffs:27:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y16_N27
\read_data_1_B|N_dffs:27:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:27:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:27:stage_i|q~regout\);

-- Location: LCCOMB_X15_Y15_N10
\EXE|Binput_signed[27]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[27]~2_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:15:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:27:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datab => \ALUSrc_control_B|q~regout\,
	datac => \read_data_2_B|N_dffs:27:stage_i|q~regout\,
	combout => \EXE|Binput_signed[27]~2_combout\);

-- Location: LCCOMB_X15_Y15_N18
\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ = (\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ $ (\read_data_1_B|N_dffs:27:stage_i|q~regout\ $ (\EXE|Binput_signed[27]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datac => \read_data_1_B|N_dffs:27:stage_i|q~regout\,
	datad => \EXE|Binput_signed[27]~2_combout\,
	combout => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X15_Y15_N24
\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ = (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & ((\read_data_1_B|N_dffs:27:stage_i|q~regout\) # 
-- (\EXE|Binput_signed[27]~2_combout\))) # (!\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & (\read_data_1_B|N_dffs:27:stage_i|q~regout\ & \EXE|Binput_signed[27]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datac => \read_data_1_B|N_dffs:27:stage_i|q~regout\,
	datad => \EXE|Binput_signed[27]~2_combout\,
	combout => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X18_Y14_N2
\EXE|Binput_signed[28]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[28]~6_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:28:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:28:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|Binput_signed[28]~6_combout\);

-- Location: LCCOMB_X15_Y17_N4
\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ = \read_data_1_B|N_dffs:28:stage_i|q~regout\ $ (\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ $ 
-- (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ $ (\EXE|Binput_signed[28]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datab => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datad => \EXE|Binput_signed[28]~6_combout\,
	combout => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\);

-- Location: LCCOMB_X14_Y16_N18
\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ = (\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & (\EXE|Binput_signed[26]~10_combout\ $ 
-- (\read_data_1_B|N_dffs:26:stage_i|q~regout\ $ (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datab => \EXE|Binput_signed[26]~10_combout\,
	datac => \read_data_1_B|N_dffs:26:stage_i|q~regout\,
	datad => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X14_Y16_N12
\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ = \EXE|Binput_signed[27]~2_combout\ $ (\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ $ (\read_data_1_B|N_dffs:27:stage_i|q~regout\ $ 
-- (\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[27]~2_combout\,
	datab => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datac => \read_data_1_B|N_dffs:27:stage_i|q~regout\,
	datad => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\);

-- Location: LCCOMB_X14_Y16_N26
\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ = (\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- (\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	combout => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X14_Y16_N4
\EXE|FPU|selector|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux3~2_combout\ = (\EXE|FPU|selector|Mux3~1_combout\) # ((\EXE|FPU|selector|Mux3~0_combout\ & (\EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ $ 
-- (\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux3~1_combout\,
	datab => \EXE|FPU|mul_component|stage_3|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datac => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|selector|Mux3~0_combout\,
	combout => \EXE|FPU|selector|Mux3~2_combout\);

-- Location: LCCOMB_X14_Y17_N22
\EXE|temp[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(28) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux3~2_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux3~2_combout\,
	datad => \EXE|temp\(28),
	combout => \EXE|temp\(28));

-- Location: LCCOMB_X15_Y17_N22
\ALU_result_C|N_dffs:28:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:28:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- (\EXE|Add0~56_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|temp\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~56_combout\,
	datab => \EXE|temp\(28),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:28:stage_i|q~1_combout\);

-- Location: LCCOMB_X15_Y17_N0
\ALU_result_C|N_dffs:28:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:28:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:28:stage_i|q~1_combout\ & (((\read_data_1_B|N_dffs:28:stage_i|q~regout\ & \EXE|Binput_signed[28]~6_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:28:stage_i|q~1_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:28:stage_i|q~regout\) # (\EXE|Binput_signed[28]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:28:stage_i|q~1_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \EXE|Binput_signed[28]~6_combout\,
	combout => \ALU_result_C|N_dffs:28:stage_i|q~2_combout\);

-- Location: LCCOMB_X23_Y15_N18
\read_data_1_B|N_dffs:24:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:24:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[24]~551_combout\) # ((\ID|write_data[24]~24_combout\ & \ID|read_data_1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[24]~551_combout\,
	datab => \ID|write_data[24]~24_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \read_data_1_B|N_dffs:24:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y15_N19
\read_data_1_B|N_dffs:24:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:24:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:24:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y16_N30
\read_data_1_B|N_dffs:22:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:22:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[22]~507_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[22]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[22]~507_combout\,
	datab => \reset~combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|write_data[22]~22_combout\,
	combout => \read_data_1_B|N_dffs:22:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y16_N31
\read_data_1_B|N_dffs:22:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:22:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:22:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y16_N12
\EXE|Binput_signed[21]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[21]~9_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:21:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:21:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|Binput_signed[21]~9_combout\);

-- Location: LCCOMB_X20_Y19_N2
\EXE|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~34_combout\ = (\read_data_1_B|N_dffs:17:stage_i|q~regout\ & ((\EXE|Binput_signed[17]~13_combout\ & (!\EXE|Add1~33\)) # (!\EXE|Binput_signed[17]~13_combout\ & (\EXE|Add1~33\ & VCC)))) # (!\read_data_1_B|N_dffs:17:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[17]~13_combout\ & ((\EXE|Add1~33\) # (GND))) # (!\EXE|Binput_signed[17]~13_combout\ & (!\EXE|Add1~33\))))
-- \EXE|Add1~35\ = CARRY((\read_data_1_B|N_dffs:17:stage_i|q~regout\ & (\EXE|Binput_signed[17]~13_combout\ & !\EXE|Add1~33\)) # (!\read_data_1_B|N_dffs:17:stage_i|q~regout\ & ((\EXE|Binput_signed[17]~13_combout\) # (!\EXE|Add1~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:17:stage_i|q~regout\,
	datab => \EXE|Binput_signed[17]~13_combout\,
	datad => VCC,
	cin => \EXE|Add1~33\,
	combout => \EXE|Add1~34_combout\,
	cout => \EXE|Add1~35\);

-- Location: LCCOMB_X20_Y19_N12
\EXE|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~44_combout\ = ((\EXE|Binput_signed[22]~7_combout\ $ (\read_data_1_B|N_dffs:22:stage_i|q~regout\ $ (\EXE|Add1~43\)))) # (GND)
-- \EXE|Add1~45\ = CARRY((\EXE|Binput_signed[22]~7_combout\ & (\read_data_1_B|N_dffs:22:stage_i|q~regout\ & !\EXE|Add1~43\)) # (!\EXE|Binput_signed[22]~7_combout\ & ((\read_data_1_B|N_dffs:22:stage_i|q~regout\) # (!\EXE|Add1~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[22]~7_combout\,
	datab => \read_data_1_B|N_dffs:22:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add1~43\,
	combout => \EXE|Add1~44_combout\,
	cout => \EXE|Add1~45\);

-- Location: LCCOMB_X20_Y19_N16
\EXE|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~48_combout\ = ((\EXE|Binput_signed[24]~4_combout\ $ (\read_data_1_B|N_dffs:24:stage_i|q~regout\ $ (\EXE|Add1~47\)))) # (GND)
-- \EXE|Add1~49\ = CARRY((\EXE|Binput_signed[24]~4_combout\ & (\read_data_1_B|N_dffs:24:stage_i|q~regout\ & !\EXE|Add1~47\)) # (!\EXE|Binput_signed[24]~4_combout\ & ((\read_data_1_B|N_dffs:24:stage_i|q~regout\) # (!\EXE|Add1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[24]~4_combout\,
	datab => \read_data_1_B|N_dffs:24:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add1~47\,
	combout => \EXE|Add1~48_combout\,
	cout => \EXE|Add1~49\);

-- Location: LCCOMB_X20_Y19_N22
\EXE|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~54_combout\ = (\read_data_1_B|N_dffs:27:stage_i|q~regout\ & ((\EXE|Binput_signed[27]~2_combout\ & (!\EXE|Add1~53\)) # (!\EXE|Binput_signed[27]~2_combout\ & (\EXE|Add1~53\ & VCC)))) # (!\read_data_1_B|N_dffs:27:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[27]~2_combout\ & ((\EXE|Add1~53\) # (GND))) # (!\EXE|Binput_signed[27]~2_combout\ & (!\EXE|Add1~53\))))
-- \EXE|Add1~55\ = CARRY((\read_data_1_B|N_dffs:27:stage_i|q~regout\ & (\EXE|Binput_signed[27]~2_combout\ & !\EXE|Add1~53\)) # (!\read_data_1_B|N_dffs:27:stage_i|q~regout\ & ((\EXE|Binput_signed[27]~2_combout\) # (!\EXE|Add1~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:27:stage_i|q~regout\,
	datab => \EXE|Binput_signed[27]~2_combout\,
	datad => VCC,
	cin => \EXE|Add1~53\,
	combout => \EXE|Add1~54_combout\,
	cout => \EXE|Add1~55\);

-- Location: LCCOMB_X20_Y19_N24
\EXE|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~56_combout\ = ((\read_data_1_B|N_dffs:28:stage_i|q~regout\ $ (\EXE|Binput_signed[28]~6_combout\ $ (\EXE|Add1~55\)))) # (GND)
-- \EXE|Add1~57\ = CARRY((\read_data_1_B|N_dffs:28:stage_i|q~regout\ & ((!\EXE|Add1~55\) # (!\EXE|Binput_signed[28]~6_combout\))) # (!\read_data_1_B|N_dffs:28:stage_i|q~regout\ & (!\EXE|Binput_signed[28]~6_combout\ & !\EXE|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datab => \EXE|Binput_signed[28]~6_combout\,
	datad => VCC,
	cin => \EXE|Add1~55\,
	combout => \EXE|Add1~56_combout\,
	cout => \EXE|Add1~57\);

-- Location: LCCOMB_X15_Y17_N16
\ALU_result_C|N_dffs:28:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:28:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\ALU_result_C|N_dffs:28:stage_i|q~2_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\EXE|Add1~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \ALU_result_C|N_dffs:28:stage_i|q~2_combout\,
	datad => \EXE|Add1~56_combout\,
	combout => \ALU_result_C|N_dffs:28:stage_i|q~0_combout\);

-- Location: LCFF_X15_Y17_N17
\ALU_result_C|N_dffs:28:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:28:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux3~2_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:28:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y14_N0
\ALU_result_D|N_dffs:28:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:28:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:28:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_result_C|N_dffs:28:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \ALU_result_D|N_dffs:28:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y14_N1
\ALU_result_D|N_dffs:28:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:28:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:28:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y14_N24
\ID|write_data[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[28]~28_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:28:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:28:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:28:stage_i|q~regout\,
	datab => \ALU_result_D|N_dffs:28:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[28]~28_combout\);

-- Location: LCCOMB_X18_Y14_N8
\read_data_2_B|N_dffs:28:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:28:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[28]~652_combout\) # ((\ID|write_data[28]~28_combout\ & \ID|read_data_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[28]~652_combout\,
	datab => \ID|write_data[28]~28_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \reset~combout\,
	combout => \read_data_2_B|N_dffs:28:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y14_N9
\read_data_2_B|N_dffs:28:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:28:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:28:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y14_N4
\read_data_2_C|N_dffs:28:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:28:stage_i|q~0_combout\ = (\read_data_2_B|N_dffs:28:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \read_data_2_B|N_dffs:28:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \read_data_2_C|N_dffs:28:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y14_N5
\read_data_2_C|N_dffs:28:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:28:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:28:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y13_N4
\read_data_2_C|N_dffs:29:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:29:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:29:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \read_data_2_B|N_dffs:29:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:29:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y13_N5
\read_data_2_C|N_dffs:29:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:29:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:29:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y14_N20
\read_data_1_B|N_dffs:30:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:30:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[30]~683_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[30]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[30]~683_combout\,
	datab => \reset~combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|write_data[30]~30_combout\,
	combout => \read_data_1_B|N_dffs:30:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y14_N21
\read_data_1_B|N_dffs:30:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:30:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:30:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y16_N20
\EXE|Binput_signed[22]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[22]~7_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:15:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:22:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrc_control_B|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \read_data_2_B|N_dffs:22:stage_i|q~regout\,
	combout => \EXE|Binput_signed[22]~7_combout\);

-- Location: LCCOMB_X19_Y19_N10
\EXE|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~42_combout\ = (\EXE|Binput_signed[21]~9_combout\ & ((\read_data_1_B|N_dffs:21:stage_i|q~regout\ & (\EXE|Add0~41\ & VCC)) # (!\read_data_1_B|N_dffs:21:stage_i|q~regout\ & (!\EXE|Add0~41\)))) # (!\EXE|Binput_signed[21]~9_combout\ & 
-- ((\read_data_1_B|N_dffs:21:stage_i|q~regout\ & (!\EXE|Add0~41\)) # (!\read_data_1_B|N_dffs:21:stage_i|q~regout\ & ((\EXE|Add0~41\) # (GND)))))
-- \EXE|Add0~43\ = CARRY((\EXE|Binput_signed[21]~9_combout\ & (!\read_data_1_B|N_dffs:21:stage_i|q~regout\ & !\EXE|Add0~41\)) # (!\EXE|Binput_signed[21]~9_combout\ & ((!\EXE|Add0~41\) # (!\read_data_1_B|N_dffs:21:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[21]~9_combout\,
	datab => \read_data_1_B|N_dffs:21:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add0~41\,
	combout => \EXE|Add0~42_combout\,
	cout => \EXE|Add0~43\);

-- Location: LCCOMB_X19_Y19_N16
\EXE|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~48_combout\ = ((\read_data_1_B|N_dffs:24:stage_i|q~regout\ $ (\EXE|Binput_signed[24]~4_combout\ $ (!\EXE|Add0~47\)))) # (GND)
-- \EXE|Add0~49\ = CARRY((\read_data_1_B|N_dffs:24:stage_i|q~regout\ & ((\EXE|Binput_signed[24]~4_combout\) # (!\EXE|Add0~47\))) # (!\read_data_1_B|N_dffs:24:stage_i|q~regout\ & (\EXE|Binput_signed[24]~4_combout\ & !\EXE|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:24:stage_i|q~regout\,
	datab => \EXE|Binput_signed[24]~4_combout\,
	datad => VCC,
	cin => \EXE|Add0~47\,
	combout => \EXE|Add0~48_combout\,
	cout => \EXE|Add0~49\);

-- Location: LCCOMB_X19_Y19_N26
\EXE|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~58_combout\ = (\read_data_1_B|N_dffs:29:stage_i|q~regout\ & ((\EXE|Binput_signed[29]~8_combout\ & (\EXE|Add0~57\ & VCC)) # (!\EXE|Binput_signed[29]~8_combout\ & (!\EXE|Add0~57\)))) # (!\read_data_1_B|N_dffs:29:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[29]~8_combout\ & (!\EXE|Add0~57\)) # (!\EXE|Binput_signed[29]~8_combout\ & ((\EXE|Add0~57\) # (GND)))))
-- \EXE|Add0~59\ = CARRY((\read_data_1_B|N_dffs:29:stage_i|q~regout\ & (!\EXE|Binput_signed[29]~8_combout\ & !\EXE|Add0~57\)) # (!\read_data_1_B|N_dffs:29:stage_i|q~regout\ & ((!\EXE|Add0~57\) # (!\EXE|Binput_signed[29]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:29:stage_i|q~regout\,
	datab => \EXE|Binput_signed[29]~8_combout\,
	datad => VCC,
	cin => \EXE|Add0~57\,
	combout => \EXE|Add0~58_combout\,
	cout => \EXE|Add0~59\);

-- Location: LCCOMB_X19_Y19_N28
\EXE|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~60_combout\ = ((\EXE|Binput_signed[30]~31_combout\ $ (\read_data_1_B|N_dffs:30:stage_i|q~regout\ $ (!\EXE|Add0~59\)))) # (GND)
-- \EXE|Add0~61\ = CARRY((\EXE|Binput_signed[30]~31_combout\ & ((\read_data_1_B|N_dffs:30:stage_i|q~regout\) # (!\EXE|Add0~59\))) # (!\EXE|Binput_signed[30]~31_combout\ & (\read_data_1_B|N_dffs:30:stage_i|q~regout\ & !\EXE|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[30]~31_combout\,
	datab => \read_data_1_B|N_dffs:30:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add0~59\,
	combout => \EXE|Add0~60_combout\,
	cout => \EXE|Add0~61\);

-- Location: LCCOMB_X18_Y17_N2
\ALU_result_C|N_dffs:30:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:30:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- ((\EXE|Add0~60_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (\EXE|temp\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|temp\(30),
	datab => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datad => \EXE|Add0~60_combout\,
	combout => \ALU_result_C|N_dffs:30:stage_i|q~1_combout\);

-- Location: LCCOMB_X18_Y17_N28
\ALU_result_C|N_dffs:30:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:30:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:30:stage_i|q~1_combout\ & (((\EXE|Binput_signed[30]~31_combout\ & \read_data_1_B|N_dffs:30:stage_i|q~regout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:30:stage_i|q~1_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\EXE|Binput_signed[30]~31_combout\) # (\read_data_1_B|N_dffs:30:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[30]~31_combout\,
	datab => \ALU_result_C|N_dffs:30:stage_i|q~1_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \read_data_1_B|N_dffs:30:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:30:stage_i|q~2_combout\);

-- Location: LCCOMB_X18_Y17_N16
\ALU_result_C|N_dffs:30:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:30:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:30:stage_i|q~2_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~60_combout\,
	datab => \ALU_result_C|N_dffs:30:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	combout => \ALU_result_C|N_dffs:30:stage_i|q~0_combout\);

-- Location: LCCOMB_X22_Y21_N14
\EXE|FPU|selector|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux28~0_combout\ = (\Instruction_B|N_dffs:2:stage_i|q~regout\ & (\Instruction_B|N_dffs:1:stage_i|q~regout\ & (!\ALUop_control_B|N_dffs:0:stage_i|q~regout\ & \ALUop_control_B|N_dffs:1:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_B|N_dffs:2:stage_i|q~regout\,
	datab => \Instruction_B|N_dffs:1:stage_i|q~regout\,
	datac => \ALUop_control_B|N_dffs:0:stage_i|q~regout\,
	datad => \ALUop_control_B|N_dffs:1:stage_i|q~regout\,
	combout => \EXE|FPU|selector|Mux28~0_combout\);

-- Location: LCCOMB_X20_Y19_N26
\EXE|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~58_combout\ = (\read_data_1_B|N_dffs:29:stage_i|q~regout\ & ((\EXE|Binput_signed[29]~8_combout\ & (!\EXE|Add1~57\)) # (!\EXE|Binput_signed[29]~8_combout\ & (\EXE|Add1~57\ & VCC)))) # (!\read_data_1_B|N_dffs:29:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[29]~8_combout\ & ((\EXE|Add1~57\) # (GND))) # (!\EXE|Binput_signed[29]~8_combout\ & (!\EXE|Add1~57\))))
-- \EXE|Add1~59\ = CARRY((\read_data_1_B|N_dffs:29:stage_i|q~regout\ & (\EXE|Binput_signed[29]~8_combout\ & !\EXE|Add1~57\)) # (!\read_data_1_B|N_dffs:29:stage_i|q~regout\ & ((\EXE|Binput_signed[29]~8_combout\) # (!\EXE|Add1~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:29:stage_i|q~regout\,
	datab => \EXE|Binput_signed[29]~8_combout\,
	datad => VCC,
	cin => \EXE|Add1~57\,
	combout => \EXE|Add1~58_combout\,
	cout => \EXE|Add1~59\);

-- Location: LCCOMB_X15_Y15_N4
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\ = (\read_data_1_B|N_dffs:27:stage_i|q~regout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\) # 
-- ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2_combout\) # (!\EXE|Binput_signed[27]~2_combout\)))) # (!\read_data_1_B|N_dffs:27:stage_i|q~regout\ & (!\EXE|Binput_signed[27]~2_combout\ & 
-- ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\) # (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2_combout\,
	datac => \read_data_1_B|N_dffs:27:stage_i|q~regout\,
	datad => \EXE|Binput_signed[27]~2_combout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\);

-- Location: LCCOMB_X15_Y17_N30
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ = \read_data_1_B|N_dffs:28:stage_i|q~regout\ $ (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\ $ (\EXE|Binput_signed[28]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\,
	datad => \EXE|Binput_signed[28]~6_combout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\);

-- Location: LCCOMB_X15_Y17_N20
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~39_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ & 
-- !\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~39_combout\);

-- Location: LCCOMB_X15_Y16_N26
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\read_data_1_B|N_dffs:24:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\) # ((!\EXE|Binput_signed[24]~4_combout\) # 
-- (!\EXE|Binput_signed[23]~3_combout\)))) # (!\read_data_1_B|N_dffs:24:stage_i|q~regout\ & (!\EXE|Binput_signed[24]~4_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\) # (!\EXE|Binput_signed[23]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:24:stage_i|q~regout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \EXE|Binput_signed[23]~3_combout\,
	datad => \EXE|Binput_signed[24]~4_combout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X15_Y16_N28
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \read_data_1_B|N_dffs:25:stage_i|q~regout\ $ (\EXE|Binput_signed[25]~5_combout\ $ (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_1_B|N_dffs:25:stage_i|q~regout\,
	datac => \EXE|Binput_signed[25]~5_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X15_Y18_N2
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ $ (\EXE|Binput_signed[26]~10_combout\ $ 
-- (\read_data_1_B|N_dffs:26:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datac => \EXE|Binput_signed[26]~10_combout\,
	datad => \read_data_1_B|N_dffs:26:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X15_Y18_N4
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~35_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~35_combout\);

-- Location: LCCOMB_X19_Y18_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~17_combout\ = (\EXE|Binput_signed[16]~16_combout\ & ((\EXE|Binput_signed[17]~13_combout\) # (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\EXE|Binput_signed[16]~16_combout\ & (\EXE|Binput_signed[17]~13_combout\ & (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[16]~16_combout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datad => \EXE|Binput_signed[17]~13_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~17_combout\);

-- Location: LCCOMB_X19_Y16_N2
\ALU_result_C|N_dffs:17:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:17:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:17:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:17:stage_i|q~regout\,
	datac => \ALUSrc_control_B|q~regout\,
	datad => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:17:stage_i|q~1_combout\);

-- Location: LCCOMB_X19_Y16_N6
\ALU_result_C|N_dffs:17:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:17:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:17:stage_i|q~2_combout\ & (((\read_data_1_B|N_dffs:17:stage_i|q~regout\ & \ALU_result_C|N_dffs:17:stage_i|q~1_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:17:stage_i|q~2_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:17:stage_i|q~regout\) # (\ALU_result_C|N_dffs:17:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:17:stage_i|q~2_combout\,
	datab => \read_data_1_B|N_dffs:17:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:17:stage_i|q~1_combout\,
	combout => \ALU_result_C|N_dffs:17:stage_i|q~3_combout\);

-- Location: LCCOMB_X19_Y16_N8
\ALU_result_C|N_dffs:17:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:17:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:17:stage_i|q~3_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \EXE|Add1~34_combout\,
	datad => \ALU_result_C|N_dffs:17:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:17:stage_i|q~0_combout\);

-- Location: LCCOMB_X25_Y19_N18
\ID|register_array~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~45_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:14:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:14:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:14:stage_i|q~regout\,
	datab => \reset~combout\,
	datac => \ALU_result_D|N_dffs:14:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|register_array~45_combout\);

-- Location: LCFF_X25_Y11_N29
\ID|register_array[6][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][14]~regout\);

-- Location: LCFF_X29_Y11_N25
\ID|register_array[5][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][14]~regout\);

-- Location: LCFF_X29_Y11_N27
\ID|register_array[4][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][14]~regout\);

-- Location: LCCOMB_X29_Y11_N24
\ID|read_data_1[14]~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~323_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[5][14]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[4][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][14]~regout\,
	datad => \ID|register_array[4][14]~regout\,
	combout => \ID|read_data_1[14]~323_combout\);

-- Location: LCCOMB_X25_Y11_N28
\ID|read_data_1[14]~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~324_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[14]~323_combout\ & (\ID|register_array[7][14]~regout\)) # (!\ID|read_data_1[14]~323_combout\ & ((\ID|register_array[6][14]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[14]~323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][14]~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[6][14]~regout\,
	datad => \ID|read_data_1[14]~323_combout\,
	combout => \ID|read_data_1[14]~324_combout\);

-- Location: LCFF_X21_Y13_N19
\ID|register_array[1][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][14]~regout\);

-- Location: LCFF_X21_Y13_N1
\ID|register_array[3][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][14]~regout\);

-- Location: LCCOMB_X21_Y13_N0
\ID|read_data_1[14]~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~325_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][14]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[1][14]~regout\,
	datac => \ID|register_array[3][14]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[14]~325_combout\);

-- Location: LCFF_X25_Y13_N1
\ID|register_array[2][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][14]~regout\);

-- Location: LCCOMB_X25_Y13_N0
\ID|read_data_1[14]~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~326_combout\ = (\ID|read_data_1[14]~325_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[2][14]~regout\ & !\Instruction_A|N_dffs:21:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[14]~325_combout\,
	datac => \ID|register_array[2][14]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[14]~326_combout\);

-- Location: LCCOMB_X26_Y14_N28
\ID|read_data_1[14]~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~327_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[14]~324_combout\) # ((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:24:stage_i|q~regout\ & \ID|read_data_1[14]~326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[14]~324_combout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[14]~326_combout\,
	combout => \ID|read_data_1[14]~327_combout\);

-- Location: LCFF_X32_Y15_N15
\ID|register_array[8][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][14]~regout\);

-- Location: LCFF_X32_Y15_N13
\ID|register_array[10][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][14]~regout\);

-- Location: LCCOMB_X32_Y15_N12
\ID|read_data_1[14]~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~321_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|register_array[10][14]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[8][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[8][14]~regout\,
	datac => \ID|register_array[10][14]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[14]~321_combout\);

-- Location: LCFF_X31_Y15_N29
\ID|register_array[9][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][14]~regout\);

-- Location: LCFF_X31_Y15_N7
\ID|register_array[11][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][14]~regout\);

-- Location: LCCOMB_X31_Y15_N28
\ID|read_data_1[14]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~322_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[14]~321_combout\ & ((\ID|register_array[11][14]~regout\))) # (!\ID|read_data_1[14]~321_combout\ & (\ID|register_array[9][14]~regout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[14]~321_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[14]~321_combout\,
	datac => \ID|register_array[9][14]~regout\,
	datad => \ID|register_array[11][14]~regout\,
	combout => \ID|read_data_1[14]~322_combout\);

-- Location: LCCOMB_X26_Y14_N10
\ID|read_data_1[14]~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~330_combout\ = (\ID|read_data_1[14]~327_combout\ & ((\ID|read_data_1[14]~329_combout\) # ((!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[14]~327_combout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- \ID|read_data_1[14]~322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[14]~329_combout\,
	datab => \ID|read_data_1[14]~327_combout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[14]~322_combout\,
	combout => \ID|read_data_1[14]~330_combout\);

-- Location: LCFF_X22_Y14_N5
\ID|register_array[31][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][14]~regout\);

-- Location: LCFF_X22_Y14_N11
\ID|register_array[27][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][14]~regout\);

-- Location: LCFF_X23_Y14_N31
\ID|register_array[23][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][14]~regout\);

-- Location: LCFF_X23_Y14_N1
\ID|register_array[19][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][14]~regout\);

-- Location: LCCOMB_X23_Y14_N30
\ID|read_data_1[14]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~318_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[23][14]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[19][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[23][14]~regout\,
	datad => \ID|register_array[19][14]~regout\,
	combout => \ID|read_data_1[14]~318_combout\);

-- Location: LCCOMB_X22_Y14_N10
\ID|read_data_1[14]~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~319_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[14]~318_combout\ & (\ID|register_array[31][14]~regout\)) # (!\ID|read_data_1[14]~318_combout\ & ((\ID|register_array[27][14]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[14]~318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[31][14]~regout\,
	datac => \ID|register_array[27][14]~regout\,
	datad => \ID|read_data_1[14]~318_combout\,
	combout => \ID|read_data_1[14]~319_combout\);

-- Location: LCFF_X27_Y16_N11
\ID|register_array[28][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][14]~regout\);

-- Location: LCFF_X24_Y16_N9
\ID|register_array[20][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][14]~regout\);

-- Location: LCFF_X27_Y16_N17
\ID|register_array[24][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][14]~regout\);

-- Location: LCCOMB_X27_Y16_N16
\ID|read_data_1[14]~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~315_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[24][14]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[16][14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][14]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[24][14]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[14]~315_combout\);

-- Location: LCCOMB_X24_Y16_N8
\ID|read_data_1[14]~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~316_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[14]~315_combout\ & (\ID|register_array[28][14]~regout\)) # (!\ID|read_data_1[14]~315_combout\ & ((\ID|register_array[20][14]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[14]~315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[28][14]~regout\,
	datac => \ID|register_array[20][14]~regout\,
	datad => \ID|read_data_1[14]~315_combout\,
	combout => \ID|read_data_1[14]~316_combout\);

-- Location: LCCOMB_X24_Y16_N28
\ID|read_data_1[14]~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~317_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|read_data_1[14]~314_combout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[14]~316_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[14]~314_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[14]~316_combout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[14]~317_combout\);

-- Location: LCCOMB_X24_Y16_N30
\ID|read_data_1[14]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~320_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[14]~317_combout\ & ((\ID|read_data_1[14]~319_combout\))) # (!\ID|read_data_1[14]~317_combout\ & (\ID|read_data_1[14]~312_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[14]~317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[14]~312_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[14]~319_combout\,
	datad => \ID|read_data_1[14]~317_combout\,
	combout => \ID|read_data_1[14]~320_combout\);

-- Location: LCCOMB_X25_Y19_N12
\ID|read_data_1[14]~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~331_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[14]~320_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[14]~330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datab => \ID|read_data_1[14]~330_combout\,
	datac => \ID|read_data_1[14]~320_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[14]~331_combout\);

-- Location: LCCOMB_X25_Y19_N16
\read_data_1_B|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:14:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[14]~331_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|read_data_1~23_combout\,
	datac => \ID|write_data[14]~14_combout\,
	datad => \ID|read_data_1[14]~331_combout\,
	combout => \read_data_1_B|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y19_N17
\read_data_1_B|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:14:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y19_N28
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~3_combout\ = (\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:13:stage_i|q~regout\))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- (\read_data_1_B|N_dffs:14:stage_i|q~regout\)))) # (!\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & (\read_data_1_B|N_dffs:14:stage_i|q~regout\)) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- ((\read_data_1_B|N_dffs:13:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[23]~3_combout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \read_data_1_B|N_dffs:14:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:13:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~3_combout\);

-- Location: LCCOMB_X18_Y19_N18
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~2_combout\ = (\EXE|Binput_signed[13]~11_combout\ & ((\EXE|Binput_signed[14]~12_combout\) # (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (!\EXE|Binput_signed[23]~3_combout\)))) # 
-- (!\EXE|Binput_signed[13]~11_combout\ & (\EXE|Binput_signed[14]~12_combout\ & (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (\EXE|Binput_signed[23]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[13]~11_combout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \EXE|Binput_signed[14]~12_combout\,
	datad => \EXE|Binput_signed[23]~3_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~2_combout\);

-- Location: LCCOMB_X18_Y19_N14
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~4_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~2_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~3_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~2_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~4_combout\);

-- Location: LCCOMB_X20_Y20_N12
\EXE|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~12_combout\ = ((\EXE|Binput_signed[6]~25_combout\ $ (\read_data_1_B|N_dffs:6:stage_i|q~regout\ $ (\EXE|Add1~11\)))) # (GND)
-- \EXE|Add1~13\ = CARRY((\EXE|Binput_signed[6]~25_combout\ & (\read_data_1_B|N_dffs:6:stage_i|q~regout\ & !\EXE|Add1~11\)) # (!\EXE|Binput_signed[6]~25_combout\ & ((\read_data_1_B|N_dffs:6:stage_i|q~regout\) # (!\EXE|Add1~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[6]~25_combout\,
	datab => \read_data_1_B|N_dffs:6:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add1~11\,
	combout => \EXE|Add1~12_combout\,
	cout => \EXE|Add1~13\);

-- Location: LCCOMB_X20_Y20_N16
\EXE|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~16_combout\ = ((\read_data_1_B|N_dffs:8:stage_i|q~regout\ $ (\EXE|Binput_signed[8]~23_combout\ $ (\EXE|Add1~15\)))) # (GND)
-- \EXE|Add1~17\ = CARRY((\read_data_1_B|N_dffs:8:stage_i|q~regout\ & ((!\EXE|Add1~15\) # (!\EXE|Binput_signed[8]~23_combout\))) # (!\read_data_1_B|N_dffs:8:stage_i|q~regout\ & (!\EXE|Binput_signed[8]~23_combout\ & !\EXE|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:8:stage_i|q~regout\,
	datab => \EXE|Binput_signed[8]~23_combout\,
	datad => VCC,
	cin => \EXE|Add1~15\,
	combout => \EXE|Add1~16_combout\,
	cout => \EXE|Add1~17\);

-- Location: LCCOMB_X20_Y20_N18
\EXE|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~18_combout\ = (\read_data_1_B|N_dffs:9:stage_i|q~regout\ & ((\EXE|Binput_signed[9]~22_combout\ & (!\EXE|Add1~17\)) # (!\EXE|Binput_signed[9]~22_combout\ & (\EXE|Add1~17\ & VCC)))) # (!\read_data_1_B|N_dffs:9:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[9]~22_combout\ & ((\EXE|Add1~17\) # (GND))) # (!\EXE|Binput_signed[9]~22_combout\ & (!\EXE|Add1~17\))))
-- \EXE|Add1~19\ = CARRY((\read_data_1_B|N_dffs:9:stage_i|q~regout\ & (\EXE|Binput_signed[9]~22_combout\ & !\EXE|Add1~17\)) # (!\read_data_1_B|N_dffs:9:stage_i|q~regout\ & ((\EXE|Binput_signed[9]~22_combout\) # (!\EXE|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:9:stage_i|q~regout\,
	datab => \EXE|Binput_signed[9]~22_combout\,
	datad => VCC,
	cin => \EXE|Add1~17\,
	combout => \EXE|Add1~18_combout\,
	cout => \EXE|Add1~19\);

-- Location: LCCOMB_X20_Y20_N22
\EXE|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~22_combout\ = (\read_data_1_B|N_dffs:11:stage_i|q~regout\ & ((\EXE|Binput_signed[11]~20_combout\ & (!\EXE|Add1~21\)) # (!\EXE|Binput_signed[11]~20_combout\ & (\EXE|Add1~21\ & VCC)))) # (!\read_data_1_B|N_dffs:11:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[11]~20_combout\ & ((\EXE|Add1~21\) # (GND))) # (!\EXE|Binput_signed[11]~20_combout\ & (!\EXE|Add1~21\))))
-- \EXE|Add1~23\ = CARRY((\read_data_1_B|N_dffs:11:stage_i|q~regout\ & (\EXE|Binput_signed[11]~20_combout\ & !\EXE|Add1~21\)) # (!\read_data_1_B|N_dffs:11:stage_i|q~regout\ & ((\EXE|Binput_signed[11]~20_combout\) # (!\EXE|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:11:stage_i|q~regout\,
	datab => \EXE|Binput_signed[11]~20_combout\,
	datad => VCC,
	cin => \EXE|Add1~21\,
	combout => \EXE|Add1~22_combout\,
	cout => \EXE|Add1~23\);

-- Location: LCCOMB_X20_Y20_N24
\EXE|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~24_combout\ = ((\EXE|Binput_signed[12]~19_combout\ $ (\read_data_1_B|N_dffs:12:stage_i|q~regout\ $ (\EXE|Add1~23\)))) # (GND)
-- \EXE|Add1~25\ = CARRY((\EXE|Binput_signed[12]~19_combout\ & (\read_data_1_B|N_dffs:12:stage_i|q~regout\ & !\EXE|Add1~23\)) # (!\EXE|Binput_signed[12]~19_combout\ & ((\read_data_1_B|N_dffs:12:stage_i|q~regout\) # (!\EXE|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[12]~19_combout\,
	datab => \read_data_1_B|N_dffs:12:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add1~23\,
	combout => \EXE|Add1~24_combout\,
	cout => \EXE|Add1~25\);

-- Location: LCCOMB_X21_Y20_N30
\ALU_result_C|N_dffs:12:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:12:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:12:stage_i|q~1_combout\ & (((\read_data_1_B|N_dffs:12:stage_i|q~regout\ & \EXE|Binput_signed[12]~19_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:12:stage_i|q~1_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:12:stage_i|q~regout\) # (\EXE|Binput_signed[12]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:12:stage_i|q~1_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datac => \read_data_1_B|N_dffs:12:stage_i|q~regout\,
	datad => \EXE|Binput_signed[12]~19_combout\,
	combout => \ALU_result_C|N_dffs:12:stage_i|q~2_combout\);

-- Location: LCCOMB_X21_Y20_N16
\ALU_result_C|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:12:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:12:stage_i|q~2_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \EXE|Add1~24_combout\,
	datad => \ALU_result_C|N_dffs:12:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:12:stage_i|q~0_combout\);

-- Location: LCCOMB_X29_Y20_N24
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X23_Y15_N4
\read_data_1_B|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:11:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[11]~265_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[11]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[11]~265_combout\,
	datab => \ID|read_data_1~23_combout\,
	datac => \reset~combout\,
	datad => \ID|write_data[11]~11_combout\,
	combout => \read_data_1_B|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y15_N5
\read_data_1_B|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:11:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y17_N20
\ID|read_data_2[3]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~73_combout\ = (\ID|read_data_2~0_combout\ & (\ID|write_data[3]~3_combout\ & (\ID|read_data_2~1_combout\ & \ID|read_data_2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~0_combout\,
	datab => \ID|write_data[3]~3_combout\,
	datac => \ID|read_data_2~1_combout\,
	datad => \ID|read_data_2~2_combout\,
	combout => \ID|read_data_2[3]~73_combout\);

-- Location: LCFF_X21_Y9_N11
\ID|register_array[29][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][3]~regout\);

-- Location: LCFF_X22_Y11_N31
\ID|register_array[17][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][3]~regout\);

-- Location: LCFF_X22_Y11_N13
\ID|register_array[25][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][3]~regout\);

-- Location: LCCOMB_X22_Y11_N30
\ID|read_data_2[3]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~74_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[25][3]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[17][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[17][3]~regout\,
	datad => \ID|register_array[25][3]~regout\,
	combout => \ID|read_data_2[3]~74_combout\);

-- Location: LCCOMB_X21_Y9_N10
\ID|read_data_2[3]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~75_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[3]~74_combout\ & ((\ID|register_array[29][3]~regout\))) # (!\ID|read_data_2[3]~74_combout\ & (\ID|register_array[21][3]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[3]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][3]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[29][3]~regout\,
	datad => \ID|read_data_2[3]~74_combout\,
	combout => \ID|read_data_2[3]~75_combout\);

-- Location: LCFF_X30_Y14_N1
\ID|register_array[31][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][3]~regout\);

-- Location: LCFF_X30_Y16_N19
\ID|register_array[23][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][3]~regout\);

-- Location: LCCOMB_X30_Y14_N0
\ID|read_data_2[3]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~82_combout\ = (\ID|read_data_2[3]~81_combout\ & (((\ID|register_array[31][3]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\))) # (!\ID|read_data_2[3]~81_combout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[23][3]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[3]~81_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[31][3]~regout\,
	datad => \ID|register_array[23][3]~regout\,
	combout => \ID|read_data_2[3]~82_combout\);

-- Location: LCCOMB_X30_Y14_N22
\ID|read_data_2[3]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~83_combout\ = (\ID|read_data_2[3]~80_combout\ & (((\ID|read_data_2[3]~82_combout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\))) # (!\ID|read_data_2[3]~80_combout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|read_data_2[3]~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[3]~80_combout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[3]~75_combout\,
	datad => \ID|read_data_2[3]~82_combout\,
	combout => \ID|read_data_2[3]~83_combout\);

-- Location: LCFF_X26_Y10_N15
\ID|register_array[8][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][3]~regout\);

-- Location: LCCOMB_X26_Y10_N14
\ID|read_data_2[3]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~86_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|register_array[10][3]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[8][3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][3]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[8][3]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[3]~86_combout\);

-- Location: LCFF_X31_Y11_N23
\ID|register_array[11][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][3]~regout\);

-- Location: LCFF_X31_Y11_N13
\ID|register_array[9][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][3]~regout\);

-- Location: LCCOMB_X31_Y11_N22
\ID|read_data_2[3]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~87_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[3]~86_combout\ & (\ID|register_array[11][3]~regout\)) # (!\ID|read_data_2[3]~86_combout\ & ((\ID|register_array[9][3]~regout\))))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[3]~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[3]~86_combout\,
	datac => \ID|register_array[11][3]~regout\,
	datad => \ID|register_array[9][3]~regout\,
	combout => \ID|read_data_2[3]~87_combout\);

-- Location: LCCOMB_X30_Y14_N26
\ID|read_data_2[3]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~90_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\) # (\ID|read_data_2[3]~87_combout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[3]~89_combout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[3]~89_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \ID|read_data_2[3]~87_combout\,
	combout => \ID|read_data_2[3]~90_combout\);

-- Location: LCFF_X29_Y8_N15
\ID|register_array[4][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~34_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][3]~regout\);

-- Location: LCCOMB_X29_Y8_N14
\ID|read_data_2[3]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~84_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[5][3]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[4][3]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[4][3]~regout\,
	datad => \ID|register_array[5][3]~regout\,
	combout => \ID|read_data_2[3]~84_combout\);

-- Location: LCCOMB_X29_Y10_N2
\ID|read_data_2[3]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~85_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[3]~84_combout\ & ((\ID|register_array[7][3]~regout\))) # (!\ID|read_data_2[3]~84_combout\ & (\ID|register_array[6][3]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[3]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[6][3]~regout\,
	datac => \ID|register_array[7][3]~regout\,
	datad => \ID|read_data_2[3]~84_combout\,
	combout => \ID|read_data_2[3]~85_combout\);

-- Location: LCCOMB_X30_Y14_N4
\ID|read_data_2[3]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~93_combout\ = (\ID|read_data_2[3]~90_combout\ & ((\ID|read_data_2[3]~92_combout\) # ((!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[3]~90_combout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- \ID|read_data_2[3]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[3]~92_combout\,
	datab => \ID|read_data_2[3]~90_combout\,
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \ID|read_data_2[3]~85_combout\,
	combout => \ID|read_data_2[3]~93_combout\);

-- Location: LCCOMB_X30_Y14_N14
\ID|read_data_2[3]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~94_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[3]~83_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[3]~93_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~24_combout\,
	datab => \ID|read_data_2[3]~83_combout\,
	datac => \ID|read_data_2[3]~93_combout\,
	datad => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	combout => \ID|read_data_2[3]~94_combout\);

-- Location: LCCOMB_X19_Y21_N16
\read_data_2_B|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:3:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[3]~73_combout\) # (\ID|read_data_2[3]~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[3]~73_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_2[3]~94_combout\,
	combout => \read_data_2_B|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y21_N17
\read_data_2_B|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:3:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y21_N18
\EXE|Binput_signed[3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[3]~28_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:3:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:3:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_B|N_dffs:3:stage_i|q~regout\,
	datab => \ALUSrc_control_B|q~regout\,
	datac => \read_data_2_B|N_dffs:3:stage_i|q~regout\,
	combout => \EXE|Binput_signed[3]~28_combout\);

-- Location: DSPMULT_X28_Y17_N0
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X20_Y15_N27
\ID|register_array[30][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][19]~regout\);

-- Location: LCFF_X20_Y15_N17
\ID|register_array[26][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][19]~regout\);

-- Location: LCFF_X21_Y15_N25
\ID|register_array[22][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][19]~regout\);

-- Location: LCFF_X21_Y15_N3
\ID|register_array[18][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][19]~regout\);

-- Location: LCCOMB_X21_Y15_N24
\ID|read_data_1[19]~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~423_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[22][19]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[18][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][19]~regout\,
	datad => \ID|register_array[18][19]~regout\,
	combout => \ID|read_data_1[19]~423_combout\);

-- Location: LCCOMB_X20_Y15_N16
\ID|read_data_1[19]~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~424_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[19]~423_combout\ & (\ID|register_array[30][19]~regout\)) # (!\ID|read_data_1[19]~423_combout\ & ((\ID|register_array[26][19]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[19]~423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[30][19]~regout\,
	datac => \ID|register_array[26][19]~regout\,
	datad => \ID|read_data_1[19]~423_combout\,
	combout => \ID|read_data_1[19]~424_combout\);

-- Location: LCCOMB_X24_Y20_N4
\ID|read_data_1[19]~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~427_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[19]~424_combout\) # (\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[19]~426_combout\ & 
-- ((!\Instruction_A|N_dffs:21:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[19]~426_combout\,
	datab => \ID|read_data_1[19]~424_combout\,
	datac => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[19]~427_combout\);

-- Location: LCFF_X27_Y12_N5
\ID|register_array[29][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][19]~regout\);

-- Location: LCFF_X22_Y9_N27
\ID|register_array[25][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][19]~regout\);

-- Location: LCFF_X22_Y9_N13
\ID|register_array[17][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][19]~regout\);

-- Location: LCCOMB_X22_Y9_N26
\ID|read_data_1[19]~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~421_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[25][19]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[25][19]~regout\,
	datad => \ID|register_array[17][19]~regout\,
	combout => \ID|read_data_1[19]~421_combout\);

-- Location: LCCOMB_X27_Y12_N4
\ID|read_data_1[19]~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~422_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[19]~421_combout\ & ((\ID|register_array[29][19]~regout\))) # (!\ID|read_data_1[19]~421_combout\ & (\ID|register_array[21][19]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[19]~421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][19]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[29][19]~regout\,
	datad => \ID|read_data_1[19]~421_combout\,
	combout => \ID|read_data_1[19]~422_combout\);

-- Location: LCFF_X23_Y12_N31
\ID|register_array[31][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][19]~regout\);

-- Location: LCFF_X23_Y12_N21
\ID|register_array[23][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][19]~regout\);

-- Location: LCFF_X25_Y12_N11
\ID|register_array[27][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][19]~regout\);

-- Location: LCCOMB_X25_Y12_N10
\ID|read_data_1[19]~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~428_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[27][19]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[19][19]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[19][19]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[27][19]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[19]~428_combout\);

-- Location: LCCOMB_X23_Y12_N20
\ID|read_data_1[19]~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~429_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[19]~428_combout\ & (\ID|register_array[31][19]~regout\)) # (!\ID|read_data_1[19]~428_combout\ & ((\ID|register_array[23][19]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[19]~428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[31][19]~regout\,
	datac => \ID|register_array[23][19]~regout\,
	datad => \ID|read_data_1[19]~428_combout\,
	combout => \ID|read_data_1[19]~429_combout\);

-- Location: LCCOMB_X24_Y20_N14
\ID|read_data_1[19]~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~430_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[19]~427_combout\ & ((\ID|read_data_1[19]~429_combout\))) # (!\ID|read_data_1[19]~427_combout\ & (\ID|read_data_1[19]~422_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[19]~427_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[19]~427_combout\,
	datac => \ID|read_data_1[19]~422_combout\,
	datad => \ID|read_data_1[19]~429_combout\,
	combout => \ID|read_data_1[19]~430_combout\);

-- Location: LCFF_X26_Y11_N25
\ID|register_array[14][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][19]~regout\);

-- Location: LCFF_X26_Y11_N27
\ID|register_array[15][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][19]~regout\);

-- Location: LCCOMB_X26_Y11_N24
\ID|read_data_1[19]~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~439_combout\ = (\ID|read_data_1[19]~438_combout\ & (((\ID|register_array[15][19]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\))) # (!\ID|read_data_1[19]~438_combout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[14][19]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[19]~438_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[14][19]~regout\,
	datad => \ID|register_array[15][19]~regout\,
	combout => \ID|read_data_1[19]~439_combout\);

-- Location: LCFF_X25_Y10_N23
\ID|register_array[11][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][19]~regout\);

-- Location: LCFF_X25_Y10_N13
\ID|register_array[9][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][19]~regout\);

-- Location: LCFF_X26_Y10_N29
\ID|register_array[10][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][19]~regout\);

-- Location: LCFF_X26_Y10_N23
\ID|register_array[8][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][19]~regout\);

-- Location: LCCOMB_X26_Y10_N28
\ID|read_data_1[19]~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~433_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[10][19]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[8][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[10][19]~regout\,
	datad => \ID|register_array[8][19]~regout\,
	combout => \ID|read_data_1[19]~433_combout\);

-- Location: LCCOMB_X25_Y10_N12
\ID|read_data_1[19]~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~434_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[19]~433_combout\ & (\ID|register_array[11][19]~regout\)) # (!\ID|read_data_1[19]~433_combout\ & ((\ID|register_array[9][19]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[19]~433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][19]~regout\,
	datac => \ID|register_array[9][19]~regout\,
	datad => \ID|read_data_1[19]~433_combout\,
	combout => \ID|read_data_1[19]~434_combout\);

-- Location: LCCOMB_X29_Y12_N30
\ID|read_data_1[19]~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~437_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|read_data_1[19]~434_combout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[19]~436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[19]~436_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[19]~434_combout\,
	combout => \ID|read_data_1[19]~437_combout\);

-- Location: LCCOMB_X29_Y12_N16
\ID|read_data_1[19]~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~440_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[19]~437_combout\ & ((\ID|read_data_1[19]~439_combout\))) # (!\ID|read_data_1[19]~437_combout\ & (\ID|read_data_1[19]~432_combout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[19]~437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[19]~432_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|read_data_1[19]~439_combout\,
	datad => \ID|read_data_1[19]~437_combout\,
	combout => \ID|read_data_1[19]~440_combout\);

-- Location: LCCOMB_X21_Y19_N26
\ID|read_data_1[19]~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~441_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[19]~430_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[19]~440_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datab => \ID|read_data_1[19]~430_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[19]~440_combout\,
	combout => \ID|read_data_1[19]~441_combout\);

-- Location: LCCOMB_X21_Y19_N6
\read_data_1_B|N_dffs:19:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:19:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[19]~441_combout\) # ((\ID|write_data[19]~19_combout\ & \ID|read_data_1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[19]~19_combout\,
	datab => \reset~combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[19]~441_combout\,
	combout => \read_data_1_B|N_dffs:19:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y19_N7
\read_data_1_B|N_dffs:19:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:19:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:19:stage_i|q~regout\);

-- Location: LCFF_X25_Y13_N29
\ID|register_array[2][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][20]~regout\);

-- Location: LCFF_X24_Y9_N17
\ID|register_array[3][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][20]~regout\);

-- Location: LCCOMB_X24_Y9_N16
\ID|read_data_1[20]~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~457_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][20]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][20]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[3][20]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[20]~457_combout\);

-- Location: LCCOMB_X25_Y13_N28
\ID|read_data_1[20]~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~458_combout\ = (\ID|read_data_1[20]~457_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][20]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][20]~regout\,
	datad => \ID|read_data_1[20]~457_combout\,
	combout => \ID|read_data_1[20]~458_combout\);

-- Location: LCCOMB_X23_Y16_N22
\ID|read_data_1[20]~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~459_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[20]~456_combout\) # ((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:24:stage_i|q~regout\ & \ID|read_data_1[20]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[20]~456_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[20]~458_combout\,
	combout => \ID|read_data_1[20]~459_combout\);

-- Location: LCFF_X26_Y9_N21
\ID|register_array[13][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][20]~regout\);

-- Location: LCCOMB_X26_Y9_N20
\ID|read_data_1[20]~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~460_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][20]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][20]~regout\,
	datad => \ID|register_array[12][20]~regout\,
	combout => \ID|read_data_1[20]~460_combout\);

-- Location: LCFF_X26_Y11_N21
\ID|register_array[14][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][20]~regout\);

-- Location: LCCOMB_X26_Y11_N20
\ID|read_data_1[20]~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~461_combout\ = (\ID|read_data_1[20]~460_combout\ & ((\ID|register_array[15][20]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[20]~460_combout\ & (((\ID|register_array[14][20]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][20]~regout\,
	datab => \ID|read_data_1[20]~460_combout\,
	datac => \ID|register_array[14][20]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[20]~461_combout\);

-- Location: LCCOMB_X23_Y16_N24
\ID|read_data_1[20]~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~462_combout\ = (\ID|read_data_1[20]~459_combout\ & (((\ID|read_data_1[20]~461_combout\) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[20]~459_combout\ & (\ID|read_data_1[20]~454_combout\ & 
-- (\Instruction_A|N_dffs:24:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[20]~454_combout\,
	datab => \ID|read_data_1[20]~459_combout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[20]~461_combout\,
	combout => \ID|read_data_1[20]~462_combout\);

-- Location: LCFF_X19_Y14_N9
\ID|register_array[21][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][20]~regout\);

-- Location: LCCOMB_X19_Y14_N8
\ID|read_data_1[20]~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~443_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[21][20]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][20]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[21][20]~regout\,
	datad => \ID|register_array[17][20]~regout\,
	combout => \ID|read_data_1[20]~443_combout\);

-- Location: LCFF_X20_Y14_N27
\ID|register_array[29][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][20]~regout\);

-- Location: LCCOMB_X20_Y14_N26
\ID|read_data_1[20]~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~444_combout\ = (\ID|read_data_1[20]~443_combout\ & (((\ID|register_array[29][20]~regout\) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[20]~443_combout\ & (\ID|register_array[25][20]~regout\ & 
-- ((\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][20]~regout\,
	datab => \ID|read_data_1[20]~443_combout\,
	datac => \ID|register_array[29][20]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[20]~444_combout\);

-- Location: LCCOMB_X24_Y20_N0
\ID|read_data_1[20]~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~447_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[24][20]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[16][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][20]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[24][20]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[20]~447_combout\);

-- Location: LCFF_X23_Y20_N11
\ID|register_array[20][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][20]~regout\);

-- Location: LCCOMB_X23_Y20_N10
\ID|read_data_1[20]~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~448_combout\ = (\ID|read_data_1[20]~447_combout\ & ((\ID|register_array[28][20]~regout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[20]~447_combout\ & (((\ID|register_array[20][20]~regout\ & 
-- \Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][20]~regout\,
	datab => \ID|read_data_1[20]~447_combout\,
	datac => \ID|register_array[20][20]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[20]~448_combout\);

-- Location: LCFF_X19_Y14_N27
\ID|register_array[22][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][20]~regout\);

-- Location: LCFF_X31_Y13_N5
\ID|register_array[18][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][20]~regout\);

-- Location: LCFF_X20_Y15_N21
\ID|register_array[26][20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~51_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][20]~regout\);

-- Location: LCCOMB_X20_Y15_N20
\ID|read_data_1[20]~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~445_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[26][20]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[18][20]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[18][20]~regout\,
	datac => \ID|register_array[26][20]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[20]~445_combout\);

-- Location: LCCOMB_X19_Y14_N26
\ID|read_data_1[20]~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~446_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[20]~445_combout\ & (\ID|register_array[30][20]~regout\)) # (!\ID|read_data_1[20]~445_combout\ & ((\ID|register_array[22][20]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[20]~445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][20]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][20]~regout\,
	datad => \ID|read_data_1[20]~445_combout\,
	combout => \ID|read_data_1[20]~446_combout\);

-- Location: LCCOMB_X23_Y13_N16
\ID|read_data_1[20]~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~449_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|read_data_1[20]~446_combout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[20]~448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|read_data_1[20]~448_combout\,
	datad => \ID|read_data_1[20]~446_combout\,
	combout => \ID|read_data_1[20]~449_combout\);

-- Location: LCCOMB_X23_Y16_N12
\ID|read_data_1[20]~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~452_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[20]~449_combout\ & (\ID|read_data_1[20]~451_combout\)) # (!\ID|read_data_1[20]~449_combout\ & ((\ID|read_data_1[20]~444_combout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[20]~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[20]~451_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[20]~444_combout\,
	datad => \ID|read_data_1[20]~449_combout\,
	combout => \ID|read_data_1[20]~452_combout\);

-- Location: LCCOMB_X23_Y16_N26
\ID|read_data_1[20]~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~463_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[20]~452_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[20]~462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1~23_combout\,
	datab => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datac => \ID|read_data_1[20]~462_combout\,
	datad => \ID|read_data_1[20]~452_combout\,
	combout => \ID|read_data_1[20]~463_combout\);

-- Location: LCCOMB_X23_Y16_N2
\read_data_1_B|N_dffs:20:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:20:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[20]~463_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[20]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1~23_combout\,
	datab => \ID|write_data[20]~20_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_1[20]~463_combout\,
	combout => \read_data_1_B|N_dffs:20:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y16_N3
\read_data_1_B|N_dffs:20:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:20:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:20:stage_i|q~regout\);

-- Location: DSPMULT_X28_Y20_N0
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: DSPMULT_X28_Y19_N0
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => VCC,
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y19_N4
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[1]~3\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~4_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\);

-- Location: LCCOMB_X29_Y19_N6
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[2]~5\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~7\);

-- Location: LCCOMB_X29_Y19_N18
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~17\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~19\);

-- Location: LCCOMB_X29_Y19_N22
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~21\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\);

-- Location: LCCOMB_X29_Y19_N24
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~23\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\);

-- Location: LCCOMB_X30_Y19_N6
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~5\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~5\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~5\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~7\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~5\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~5\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[3]~6_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~5\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X30_Y19_N8
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~9\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~7\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[4]~8_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~7\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X30_Y19_N16
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~17\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~15\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[8]~16_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~15\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X30_Y19_N18
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~17\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~17\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~17\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~19\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~17\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~17\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[9]~18_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~17\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X30_Y19_N20
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~21\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~19\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[10]~20_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~19\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X30_Y19_N22
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~21\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~21\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~21\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~23\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~21\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~21\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[11]~22_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~21\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X30_Y19_N24
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~25\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~23\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~24_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~23\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X30_Y19_N26
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~25\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~25\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~25\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~25\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~27\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~25\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~25\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~25\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~27\);

-- Location: LCCOMB_X30_Y19_N28
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~27\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~29\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~27\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT32\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~27\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~29\);

-- Location: LCCOMB_X30_Y19_N30
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~29\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~29\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~29\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~29\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~31\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~29\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~29\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[15]~30_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT33\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~29\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~31\);

-- Location: LCCOMB_X32_Y19_N28
\EXE|FPU|mul_component|Mux22~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~88_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~88_combout\);

-- Location: LCCOMB_X30_Y18_N0
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~31\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~33\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~31\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[16]~32_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT34\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~31\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~33\);

-- Location: LCCOMB_X30_Y18_N2
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~33\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~33\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~33\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~33\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~35\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~33\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~33\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~34_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out2~DATAOUT35\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~33\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~35\);

-- Location: LCCOMB_X32_Y19_N24
\EXE|FPU|mul_component|Mux22~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~81_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~81_combout\);

-- Location: LCCOMB_X32_Y19_N22
\EXE|FPU|mul_component|Mux22~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~89_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~81_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~88_combout\,
	datac => \EXE|FPU|mul_component|Mux22~81_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~89_combout\);

-- Location: DSPMULT_X28_Y18_N0
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 9,
	datab_clock => "none",
	datab_width => 9,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAA_bus\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_mult7_DATAOUT_bus\);

-- Location: LCCOMB_X29_Y18_N26
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\) # (GND)))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\ = CARRY((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT11\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~59\);

-- Location: LCCOMB_X29_Y19_N26
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT13\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[12]~25\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~26_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\);

-- Location: LCCOMB_X29_Y19_N28
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT14\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT14\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[13]~27\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~28_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[14]~29\);

-- Location: LCCOMB_X29_Y18_N4
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT18\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~dataout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[17]~35\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\);

-- Location: LCCOMB_X29_Y18_N6
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT1\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT19\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~37\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~39\);

-- Location: LCCOMB_X29_Y18_N16
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\ $ 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT6\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out6~DATAOUT24\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~47\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\);

-- Location: LCCOMB_X29_Y18_N18
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\) # (GND)))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\ = CARRY((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT7\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~49\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~51\);

-- Location: LCCOMB_X29_Y18_N24
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\ $ (GND))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\ & VCC))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT10\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~55\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~57\);

-- Location: LCCOMB_X30_Y18_N4
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~35\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~37\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~35\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT18\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[18]~36_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~35\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~37\);

-- Location: LCCOMB_X30_Y18_N6
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~37\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~37\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~37\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~37\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~39\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~37\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~37\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT19\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[19]~38_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~37\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~39\);

-- Location: LCCOMB_X30_Y18_N8
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~39\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~41\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~39\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[20]~40_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT20\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~39\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~41\);

-- Location: LCCOMB_X30_Y18_N10
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~41\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~41\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~41\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~41\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~43\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~41\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~41\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[21]~42_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT21\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~41\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~43\);

-- Location: LCCOMB_X30_Y18_N12
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~43\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~45\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~43\))) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[22]~44_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT22\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~43\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~45\);

-- Location: LCCOMB_X30_Y18_N14
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~45\ & VCC)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~45\)))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~45\)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~45\) # (GND)))))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~47\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~45\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~45\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[23]~46_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT23\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~45\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~47\);

-- Location: LCCOMB_X30_Y18_N16
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\ $ 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~47\)))) # (GND)
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~49\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~47\)) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out4~DATAOUT24\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[24]~48_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~47\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~49\);

-- Location: LCCOMB_X30_Y18_N18
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~49\ & VCC)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~49\))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~51\ = CARRY((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[25]~50_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~49\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~51\);

-- Location: LCCOMB_X30_Y18_N20
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\ & ((GND) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~51\))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~51\ $ (GND)))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~53\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[26]~52_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~51\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~53\);

-- Location: LCCOMB_X30_Y18_N22
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~53\ & VCC)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~53\))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~55\ = CARRY((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[27]~54_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~53\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~55\);

-- Location: LCCOMB_X30_Y18_N24
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\ & ((GND) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~55\))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~55\ $ (GND)))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~57\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[28]~56_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~55\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~57\);

-- Location: LCCOMB_X30_Y18_N26
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~57\ & VCC)) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~57\))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~59\ = CARRY((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[29]~58_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~57\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~59\);

-- Location: LCCOMB_X30_Y18_N28
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\ & ((GND) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~59\))) # 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~59\ $ (GND)))
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~61\ = CARRY((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\) # (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[30]~60_combout\,
	datad => VCC,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~59\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	cout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~61\);

-- Location: LCCOMB_X30_Y18_N30
\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\ = \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~61\ $ 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|add9_result[31]~62_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|mac_out8~DATAOUT13\,
	cin => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~61\,
	combout => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\);

-- Location: LCCOMB_X34_Y18_N22
\EXE|FPU|mul_component|stage_1|Y[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ = (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\) # ((\EXE|FPU|mul_component|stage_1|Y[0]~16_combout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|Y[0]~16_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\);

-- Location: LCCOMB_X32_Y20_N26
\EXE|FPU|mul_component|Mux22~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~93_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~89_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~92_combout\,
	datab => \EXE|FPU|mul_component|Mux22~89_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|mul_component|Mux22~93_combout\);

-- Location: LCCOMB_X15_Y17_N8
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\);

-- Location: LCCOMB_X19_Y18_N30
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~12_combout\ = (\read_data_1_B|N_dffs:19:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:20:stage_i|q~regout\) # (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\read_data_1_B|N_dffs:19:stage_i|q~regout\ & (\read_data_1_B|N_dffs:20:stage_i|q~regout\ & (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:19:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:20:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~12_combout\);

-- Location: LCCOMB_X19_Y18_N24
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~13_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~11_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~11_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~12_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~13_combout\);

-- Location: LCCOMB_X16_Y18_N8
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~10_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~13_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~13_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~10_combout\);

-- Location: LCCOMB_X15_Y20_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & 
-- ((\EXE|Binput_signed[22]~7_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datab => \read_data_1_B|N_dffs:22:stage_i|q~regout\,
	datac => \EXE|Binput_signed[22]~7_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0_combout\);

-- Location: LCCOMB_X15_Y20_N12
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1_combout\ = (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & 
-- (\EXE|Binput_signed[21]~9_combout\)) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\read_data_1_B|N_dffs:21:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[21]~9_combout\,
	datad => \read_data_1_B|N_dffs:21:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1_combout\);

-- Location: LCCOMB_X15_Y20_N10
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~11_combout\ = (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0_combout\) # (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~11_combout\);

-- Location: LCCOMB_X16_Y18_N10
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~12_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~10_combout\) # (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~10_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~11_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~12_combout\);

-- Location: LCCOMB_X19_Y22_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~12_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\)) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~12_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~12_combout\);

-- Location: LCCOMB_X20_Y18_N30
\EXE|FPU|add_component|stage_2|Out1[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[11]~11_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\read_data_1_B|N_dffs:11:stage_i|q~regout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|Binput_signed[11]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[11]~20_combout\,
	datad => \read_data_1_B|N_dffs:11:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[11]~11_combout\);

-- Location: LCCOMB_X19_Y22_N28
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ $ (\EXE|FPU|add_component|SUBorADD~combout\ $ 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~12_combout\ $ (\EXE|FPU|add_component|stage_2|Out1[11]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|SUBorADD~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[11]~12_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[11]~11_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\);

-- Location: LCCOMB_X16_Y18_N20
\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[9]~3_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~37_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~37_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~31_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[9]~3_combout\);

-- Location: LCCOMB_X15_Y19_N0
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~14_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[9]~3_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[9]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[9]~17_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[9]~3_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~14_combout\);

-- Location: LCCOMB_X15_Y19_N18
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~15_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~14_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~21_combout\ & !\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~21_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~14_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~15_combout\);

-- Location: LCCOMB_X16_Y19_N22
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_2|Out1[9]~9_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\) # 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~15_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\)))) # (!\EXE|FPU|add_component|stage_2|Out1[9]~9_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~15_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_2|Out1[9]~9_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~15_combout\,
	datad => \EXE|FPU|add_component|SUBorADD~combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X19_Y22_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~13_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~14_combout\))) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~16_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~14_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~13_combout\);

-- Location: LCCOMB_X19_Y22_N30
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_2|Out1[10]~10_combout\ $ (\EXE|FPU|add_component|SUBorADD~combout\ $ 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\ $ (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_2|Out1[10]~10_combout\,
	datab => \EXE|FPU|add_component|SUBorADD~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[10]~13_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\);

-- Location: LCCOMB_X15_Y19_N30
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~11_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~10_combout\ & \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~10_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~11_combout\);

-- Location: LCCOMB_X21_Y20_N24
\EXE|FPU|add_component|stage_2|Out1[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[12]~12_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:12:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[12]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \read_data_1_B|N_dffs:12:stage_i|q~regout\,
	datad => \EXE|Binput_signed[12]~19_combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[12]~12_combout\);

-- Location: LCCOMB_X19_Y22_N26
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ $ (\EXE|FPU|add_component|SUBorADD~combout\ $ 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~11_combout\ $ (\EXE|FPU|add_component|stage_2|Out1[12]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|SUBorADD~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~11_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[12]~12_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\);

-- Location: LCCOMB_X20_Y22_N0
\EXE|FPU|add_component|stage_5|process_0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~3_combout\ = (((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\)) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~3_combout\);

-- Location: LCCOMB_X16_Y19_N10
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~20_combout\ $ (\EXE|FPU|add_component|stage_2|Out1[8]~8_combout\ $ 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ $ (\EXE|FPU|add_component|SUBorADD~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~20_combout\,
	datab => \EXE|FPU|add_component|stage_2|Out1[8]~8_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|SUBorADD~combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\);

-- Location: LCCOMB_X20_Y22_N26
\EXE|FPU|add_component|stage_5|process_0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~4_combout\ = ((\EXE|FPU|add_component|stage_5|process_0~3_combout\) # ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\))) # (!\EXE|FPU|add_component|stage_5|Y[2]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~9_combout\,
	datab => \EXE|FPU|add_component|stage_5|process_0~3_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~4_combout\);

-- Location: LCCOMB_X20_Y18_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~32_combout\ = (\EXE|Binput_signed[10]~21_combout\ & ((\EXE|Binput_signed[11]~20_combout\) # (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\EXE|Binput_signed[10]~21_combout\ & (\EXE|Binput_signed[11]~20_combout\ & (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[10]~21_combout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \EXE|Binput_signed[11]~20_combout\,
	datad => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~32_combout\);

-- Location: LCCOMB_X20_Y18_N28
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~33_combout\ = (\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:10:stage_i|q~regout\))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- (\read_data_1_B|N_dffs:11:stage_i|q~regout\)))) # (!\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & (\read_data_1_B|N_dffs:11:stage_i|q~regout\)) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- ((\read_data_1_B|N_dffs:10:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[23]~3_combout\,
	datab => \read_data_1_B|N_dffs:11:stage_i|q~regout\,
	datac => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:10:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~33_combout\);

-- Location: LCCOMB_X20_Y18_N14
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~34_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~32_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~32_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~33_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~34_combout\);

-- Location: LCCOMB_X14_Y18_N28
\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[10]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[10]~2_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~34_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~16_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~34_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[10]~2_combout\);

-- Location: LCCOMB_X15_Y20_N0
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\) # ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & 
-- ((\EXE|Binput_signed[22]~7_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:22:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datab => \read_data_1_B|N_dffs:22:stage_i|q~regout\,
	datac => \EXE|Binput_signed[22]~7_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\);

-- Location: LCCOMB_X14_Y20_N28
\EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[22]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[22]~2_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20_combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[22]~2_combout\);

-- Location: LCCOMB_X16_Y18_N26
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~3_combout\ $ 
-- (\EXE|Binput_signed[27]~2_combout\ $ (\read_data_1_B|N_dffs:27:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~3_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[27]~2_combout\,
	datad => \read_data_1_B|N_dffs:27:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\);

-- Location: LCCOMB_X14_Y18_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~25_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & (((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[10]~2_combout\)) # 
-- (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[22]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[10]~2_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[22]~2_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~25_combout\);

-- Location: LCCOMB_X16_Y19_N18
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~39_combout\ = (\read_data_1_B|N_dffs:8:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:9:stage_i|q~regout\) # (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\read_data_1_B|N_dffs:8:stage_i|q~regout\ & (\read_data_1_B|N_dffs:9:stage_i|q~regout\ & (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:8:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:9:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~39_combout\);

-- Location: LCCOMB_X16_Y19_N8
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~38_combout\ = (\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & (\EXE|Binput_signed[8]~23_combout\)) # (!\EXE|Binput_signed[23]~3_combout\ & 
-- ((\EXE|Binput_signed[9]~22_combout\))))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & ((\EXE|Binput_signed[9]~22_combout\))) # (!\EXE|Binput_signed[23]~3_combout\ & (\EXE|Binput_signed[8]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \EXE|Binput_signed[8]~23_combout\,
	datad => \EXE|Binput_signed[9]~22_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~38_combout\);

-- Location: LCCOMB_X16_Y19_N4
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~40_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~38_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~39_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~38_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~40_combout\);

-- Location: LCCOMB_X18_Y18_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~45_combout\ = (\read_data_1_B|N_dffs:6:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:7:stage_i|q~regout\) # (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\read_data_1_B|N_dffs:6:stage_i|q~regout\ & (\read_data_1_B|N_dffs:7:stage_i|q~regout\ & (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:6:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:7:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~45_combout\);

-- Location: LCCOMB_X18_Y18_N8
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~44_combout\ = (\EXE|Binput_signed[7]~24_combout\ & ((\EXE|Binput_signed[6]~25_combout\) # (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (\EXE|Binput_signed[23]~3_combout\)))) # 
-- (!\EXE|Binput_signed[7]~24_combout\ & (\EXE|Binput_signed[6]~25_combout\ & (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (!\EXE|Binput_signed[23]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[7]~24_combout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \EXE|Binput_signed[23]~3_combout\,
	datad => \EXE|Binput_signed[6]~25_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~44_combout\);

-- Location: LCCOMB_X18_Y18_N28
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~46_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~44_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~45_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~44_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~46_combout\);

-- Location: LCCOMB_X15_Y18_N12
\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~46_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~40_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~46_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\);

-- Location: LCCOMB_X19_Y18_N10
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~24_combout\ = (\read_data_1_B|N_dffs:19:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:18:stage_i|q~regout\) # (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\read_data_1_B|N_dffs:19:stage_i|q~regout\ & (\read_data_1_B|N_dffs:18:stage_i|q~regout\ & (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:19:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:18:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~24_combout\);

-- Location: LCCOMB_X19_Y18_N20
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~25_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~23_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~23_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~24_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~25_combout\);

-- Location: LCCOMB_X18_Y19_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~21_combout\ = (\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & (\read_data_1_B|N_dffs:14:stage_i|q~regout\)) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- ((\read_data_1_B|N_dffs:15:stage_i|q~regout\))))) # (!\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:15:stage_i|q~regout\))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- (\read_data_1_B|N_dffs:14:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[23]~3_combout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \read_data_1_B|N_dffs:14:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:15:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~21_combout\);

-- Location: LCCOMB_X18_Y19_N4
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~22_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~20_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~20_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~21_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~22_combout\);

-- Location: LCCOMB_X14_Y19_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~5_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~22_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~25_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~22_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~5_combout\);

-- Location: LCCOMB_X14_Y19_N0
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~29_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~28_combout\) # ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~5_combout\ & 
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~28_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~5_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~29_combout\);

-- Location: LCCOMB_X14_Y18_N20
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~26_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~25_combout\ & 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\)) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~25_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~29_combout\))))) # 
-- (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~25_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~29_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~26_combout\);

-- Location: LCCOMB_X15_Y17_N28
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~62_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~26_combout\ & (\read_data_1_B|N_dffs:28:stage_i|q~regout\ $ 
-- (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\ $ (\EXE|Binput_signed[28]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~26_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\,
	datad => \EXE|Binput_signed[28]~6_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~62_combout\);

-- Location: LCCOMB_X18_Y20_N14
\EXE|FPU|add_component|stage_2|Out1[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[6]~6_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:6:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[6]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \read_data_1_B|N_dffs:6:stage_i|q~regout\,
	datad => \EXE|Binput_signed[6]~25_combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[6]~6_combout\);

-- Location: LCCOMB_X20_Y18_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~14_combout\ = (\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & (\EXE|Binput_signed[12]~19_combout\)) # (!\EXE|Binput_signed[23]~3_combout\ & 
-- ((\EXE|Binput_signed[13]~11_combout\))))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & ((\EXE|Binput_signed[13]~11_combout\))) # (!\EXE|Binput_signed[23]~3_combout\ & (\EXE|Binput_signed[12]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \EXE|Binput_signed[12]~19_combout\,
	datad => \EXE|Binput_signed[13]~11_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~14_combout\);

-- Location: LCCOMB_X20_Y18_N26
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~15_combout\ = (\read_data_1_B|N_dffs:12:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:13:stage_i|q~regout\) # (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\read_data_1_B|N_dffs:12:stage_i|q~regout\ & (\read_data_1_B|N_dffs:13:stage_i|q~regout\ & (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:12:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:13:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~15_combout\);

-- Location: LCCOMB_X20_Y18_N4
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~16_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~14_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~14_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~15_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~16_combout\);

-- Location: LCCOMB_X14_Y19_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~4_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~16_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~19_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[12]~16_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~4_combout\);

-- Location: LCCOMB_X14_Y19_N28
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~6_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~4_combout\) # ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~5_combout\ & 
-- !\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~5_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~4_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~6_combout\);

-- Location: LCCOMB_X16_Y18_N4
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\);

-- Location: LCCOMB_X15_Y19_N22
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~31_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~6_combout\))) # 
-- (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[20]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[20]~5_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[12]~6_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~31_combout\);

-- Location: LCCOMB_X14_Y18_N0
\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[8]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[8]~4_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~40_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[10]~34_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[8]~40_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[8]~4_combout\);

-- Location: LCCOMB_X18_Y18_N20
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~50_combout\ = (\EXE|Binput_signed[4]~27_combout\ & ((\EXE|Binput_signed[5]~26_combout\) # (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\EXE|Binput_signed[4]~27_combout\ & (\EXE|Binput_signed[5]~26_combout\ & (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[4]~27_combout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \EXE|Binput_signed[5]~26_combout\,
	datad => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~50_combout\);

-- Location: LCCOMB_X18_Y18_N24
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~52_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~50_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~51_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~50_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~52_combout\);

-- Location: LCCOMB_X15_Y18_N14
\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[4]~8_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~52_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~52_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[6]~46_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[4]~8_combout\);

-- Location: LCCOMB_X16_Y21_N26
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~29_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[4]~8_combout\))) # 
-- (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[8]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[8]~4_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[4]~8_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~29_combout\);

-- Location: LCCOMB_X16_Y21_N4
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~32_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~29_combout\))) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~31_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~29_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~32_combout\);

-- Location: LCCOMB_X18_Y21_N6
\EXE|FPU|add_component|stage_2|Out1[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[4]~4_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\read_data_1_B|N_dffs:4:stage_i|q~regout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|Binput_signed[4]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[4]~27_combout\,
	datad => \read_data_1_B|N_dffs:4:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[4]~4_combout\);

-- Location: LCCOMB_X18_Y21_N24
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & ((\EXE|FPU|add_component|stage_2|Out1[4]~4_combout\) # 
-- (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~32_combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_2|Out1[4]~4_combout\ & (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~32_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[4]~4_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X18_Y21_N26
\EXE|FPU|add_component|stage_2|Out1[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[5]~5_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\read_data_1_B|N_dffs:5:stage_i|q~regout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|Binput_signed[5]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[5]~26_combout\,
	datad => \read_data_1_B|N_dffs:5:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[5]~5_combout\);

-- Location: LCCOMB_X18_Y21_N12
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ & ((\EXE|FPU|add_component|stage_2|Out1[5]~5_combout\) # 
-- (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~63_combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_2|Out1[5]~5_combout\ & (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~63_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[5]~5_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X18_Y21_N20
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ = \EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~62_combout\ $ 
-- (\EXE|FPU|add_component|stage_2|Out1[6]~6_combout\ $ (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~62_combout\,
	datac => \EXE|FPU|add_component|stage_2|Out1[6]~6_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\);

-- Location: LCCOMB_X20_Y21_N20
\EXE|FPU|add_component|stage_5|Y[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[2]~12_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ & (!\EXE|FPU|add_component|stage_5|process_0~4_combout\ & 
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~4_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[2]~12_combout\);

-- Location: LCCOMB_X16_Y18_N28
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~44_combout\ = (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~3_combout\ $ 
-- (\EXE|Binput_signed[27]~2_combout\ $ (\read_data_1_B|N_dffs:27:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~3_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[27]~2_combout\,
	datad => \read_data_1_B|N_dffs:27:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~44_combout\);

-- Location: LCCOMB_X15_Y19_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~0_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~44_combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[9]~3_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[9]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[9]~17_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~44_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[9]~3_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~0_combout\);

-- Location: LCCOMB_X16_Y18_N30
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~33_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~3_combout\ $ 
-- (\EXE|Binput_signed[27]~2_combout\ $ (!\read_data_1_B|N_dffs:27:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~3_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[27]~2_combout\,
	datad => \read_data_1_B|N_dffs:27:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~33_combout\);

-- Location: LCCOMB_X15_Y19_N28
\EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~4_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~3_combout\)) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[5]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~3_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[5]~7_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~4_combout\);

-- Location: LCCOMB_X15_Y19_N6
\EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~5_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~0_combout\) # ((\EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~4_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~21_combout\ & \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~21_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~0_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~33_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~4_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~5_combout\);

-- Location: LCCOMB_X16_Y21_N28
\EXE|FPU|add_component|stage_4|stage_0:1:stage_i|c~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_0:1:stage_i|c~0_combout\ = \EXE|FPU|add_component|SUBorADD~combout\ $ (((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ & 
-- \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit4:15:stage_i|Aout[1]~5_combout\,
	datad => \EXE|FPU|add_component|SUBorADD~combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_0:1:stage_i|c~0_combout\);

-- Location: LCFF_X22_Y11_N3
\ID|register_array[17][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][31]~regout\);

-- Location: LCCOMB_X22_Y11_N2
\ID|read_data_2[31]~698\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~698_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[25][31]~regout\) # ((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (((\ID|register_array[17][31]~regout\ & !\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][31]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][31]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[31]~698_combout\);

-- Location: LCFF_X26_Y17_N9
\ID|register_array[21][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~62_combout\,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][31]~regout\);

-- Location: LCCOMB_X27_Y14_N8
\ID|read_data_2[31]~699\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~699_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[31]~698_combout\ & (\ID|register_array[29][31]~regout\)) # (!\ID|read_data_2[31]~698_combout\ & ((\ID|register_array[21][31]~regout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[31]~698_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][31]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|read_data_2[31]~698_combout\,
	datad => \ID|register_array[21][31]~regout\,
	combout => \ID|read_data_2[31]~699_combout\);

-- Location: LCFF_X25_Y14_N27
\ID|register_array[31][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][31]~regout\);

-- Location: LCFF_X25_Y14_N9
\ID|register_array[23][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][31]~regout\);

-- Location: LCCOMB_X25_Y14_N26
\ID|read_data_2[31]~706\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~706_combout\ = (\ID|read_data_2[31]~705_combout\ & (((\ID|register_array[31][31]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\))) # (!\ID|read_data_2[31]~705_combout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[23][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[31]~705_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[31][31]~regout\,
	datad => \ID|register_array[23][31]~regout\,
	combout => \ID|read_data_2[31]~706_combout\);

-- Location: LCFF_X27_Y13_N31
\ID|register_array[30][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][31]~regout\);

-- Location: LCFF_X27_Y13_N29
\ID|register_array[26][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][31]~regout\);

-- Location: LCCOMB_X27_Y13_N30
\ID|read_data_2[31]~701\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~701_combout\ = (\ID|read_data_2[31]~700_combout\ & (((\ID|register_array[30][31]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[31]~700_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[26][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[31]~700_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[30][31]~regout\,
	datad => \ID|register_array[26][31]~regout\,
	combout => \ID|read_data_2[31]~701_combout\);

-- Location: LCCOMB_X27_Y14_N26
\ID|read_data_2[31]~704\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~704_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\) # (\ID|read_data_2[31]~701_combout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[31]~703_combout\ & 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[31]~703_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[31]~701_combout\,
	combout => \ID|read_data_2[31]~704_combout\);

-- Location: LCCOMB_X27_Y14_N12
\ID|read_data_2[31]~707\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~707_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[31]~704_combout\ & ((\ID|read_data_2[31]~706_combout\))) # (!\ID|read_data_2[31]~704_combout\ & (\ID|read_data_2[31]~699_combout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[31]~704_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[31]~699_combout\,
	datac => \ID|read_data_2[31]~706_combout\,
	datad => \ID|read_data_2[31]~704_combout\,
	combout => \ID|read_data_2[31]~707_combout\);

-- Location: LCCOMB_X27_Y14_N0
\ID|read_data_2[31]~718\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~718_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[31]~707_combout\))) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[31]~717_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[31]~717_combout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datad => \ID|read_data_2[31]~707_combout\,
	combout => \ID|read_data_2[31]~718_combout\);

-- Location: LCCOMB_X27_Y14_N14
\read_data_2_B|N_dffs:31:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:31:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[31]~718_combout\) # ((\ID|write_data[31]~31_combout\ & \ID|read_data_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[31]~31_combout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_2[31]~718_combout\,
	combout => \read_data_2_B|N_dffs:31:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y14_N15
\read_data_2_B|N_dffs:31:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:31:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:31:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y21_N24
\EXE|Binput_signed[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[31]~1_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:15:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:31:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrc_control_B|q~regout\,
	datab => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datac => \read_data_2_B|N_dffs:31:stage_i|q~regout\,
	combout => \EXE|Binput_signed[31]~1_combout\);

-- Location: LCCOMB_X16_Y21_N20
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~3_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~50_combout\) # (\EXE|ALU_ctl[2]~1_combout\ $ (\read_data_1_B|N_dffs:31:stage_i|q~regout\ $ 
-- (\EXE|Binput_signed[31]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~50_combout\,
	datab => \EXE|ALU_ctl[2]~1_combout\,
	datac => \read_data_1_B|N_dffs:31:stage_i|q~regout\,
	datad => \EXE|Binput_signed[31]~1_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~3_combout\);

-- Location: LCCOMB_X16_Y21_N22
\EXE|FPU|add_component|stage_2|Out1[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[1]~1_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:1:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[1]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:1:stage_i|q~regout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|Binput_signed[1]~30_combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[1]~1_combout\);

-- Location: LCCOMB_X16_Y21_N18
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_4|stage_0:1:stage_i|c~0_combout\ $ (\EXE|FPU|add_component|stage_2|Out1[1]~1_combout\ $ 
-- (((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~2_combout\) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~2_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_0:1:stage_i|c~0_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~3_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[1]~1_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\);

-- Location: LCCOMB_X21_Y16_N16
\EXE|FPU|add_component|stage_2|Out1[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[21]~21_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\read_data_1_B|N_dffs:21:stage_i|q~regout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|Binput_signed[21]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[21]~9_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \read_data_1_B|N_dffs:21:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[21]~21_combout\);

-- Location: LCCOMB_X15_Y18_N0
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ $ 
-- (\EXE|Binput_signed[26]~10_combout\ $ (\read_data_1_B|N_dffs:26:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[26]~10_combout\,
	datad => \read_data_1_B|N_dffs:26:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\);

-- Location: LCCOMB_X20_Y18_N8
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~27_combout\ = (\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & (\read_data_1_B|N_dffs:20:stage_i|q~regout\)) # (!\EXE|Binput_signed[23]~3_combout\ & 
-- ((\read_data_1_B|N_dffs:21:stage_i|q~regout\))))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:21:stage_i|q~regout\))) # (!\EXE|Binput_signed[23]~3_combout\ & 
-- (\read_data_1_B|N_dffs:20:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:20:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:21:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~27_combout\);

-- Location: LCCOMB_X20_Y18_N18
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~28_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~26_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~26_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~27_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~28_combout\);

-- Location: LCCOMB_X15_Y18_N10
\EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[20]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[20]~5_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~28_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~28_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[20]~5_combout\);

-- Location: LCCOMB_X14_Y20_N18
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~55_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[20]~5_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~55_combout\);

-- Location: LCCOMB_X18_Y20_N8
\EXE|FPU|add_component|stage_2|Out1[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[20]~20_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:20:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[20]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \read_data_1_B|N_dffs:20:stage_i|q~regout\,
	datad => \EXE|Binput_signed[20]~18_combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[20]~20_combout\);

-- Location: LCCOMB_X14_Y20_N12
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ & ((\EXE|FPU|add_component|stage_2|Out1[20]~20_combout\) # 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~55_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_2|Out1[20]~20_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~55_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~55_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[20]~20_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X14_Y20_N30
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_2|Out1[21]~21_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\) # 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~54_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\)))) # (!\EXE|FPU|add_component|stage_2|Out1[21]~21_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~54_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~54_combout\,
	datab => \EXE|FPU|add_component|stage_2|Out1[21]~21_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X15_Y20_N24
\EXE|FPU|add_component|stage_2|Out1[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[22]~22_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\read_data_1_B|N_dffs:22:stage_i|q~regout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|Binput_signed[22]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[22]~7_combout\,
	datab => \read_data_1_B|N_dffs:22:stage_i|q~regout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[22]~22_combout\);

-- Location: LCCOMB_X14_Y20_N26
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ & ((\EXE|FPU|add_component|stage_2|Out1[22]~22_combout\) # 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~53_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_2|Out1[22]~22_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~53_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[22]~53_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[22]~22_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X15_Y15_N14
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~17_combout\ = (\read_data_1_B|N_dffs:27:stage_i|q~regout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\) # 
-- ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2_combout\) # (!\EXE|Binput_signed[27]~2_combout\)))) # (!\read_data_1_B|N_dffs:27:stage_i|q~regout\ & (!\EXE|Binput_signed[27]~2_combout\ & 
-- ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\) # (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2_combout\,
	datac => \read_data_1_B|N_dffs:27:stage_i|q~regout\,
	datad => \EXE|Binput_signed[27]~2_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~17_combout\);

-- Location: LCCOMB_X16_Y18_N22
\EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~0_combout\ = (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~0_combout\);

-- Location: LCCOMB_X16_Y18_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~16_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~0_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~16_combout\);

-- Location: LCCOMB_X15_Y17_N26
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~18_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~16_combout\ & (\read_data_1_B|N_dffs:28:stage_i|q~regout\ $ 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~17_combout\ $ (\EXE|Binput_signed[28]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~17_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~16_combout\,
	datad => \EXE|Binput_signed[28]~6_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~18_combout\);

-- Location: LCCOMB_X14_Y20_N22
\EXE|FPU|add_component|stage_5|Y[2]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[2]~28_combout\ = (!\EXE|FPU|add_component|SUBorADD~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~54_combout\ $ (\EXE|FPU|add_component|stage_2|Out1[21]~21_combout\ $ 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~54_combout\,
	datab => \EXE|FPU|add_component|stage_2|Out1[21]~21_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[2]~28_combout\);

-- Location: LCCOMB_X14_Y20_N14
\EXE|FPU|add_component|stage_5|Y[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[2]~7_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_5|Y[2]~28_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~18_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[2]~28_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[2]~7_combout\);

-- Location: LCCOMB_X14_Y20_N8
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\ $ (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~55_combout\ 
-- $ (\EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_2|Out1[20]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[20]~55_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[20]~20_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\);

-- Location: LCCOMB_X18_Y19_N30
\EXE|FPU|add_component|stage_2|Out1[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[13]~13_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\read_data_1_B|N_dffs:13:stage_i|q~regout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|Binput_signed[13]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[13]~11_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \read_data_1_B|N_dffs:13:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[13]~13_combout\);

-- Location: LCCOMB_X19_Y22_N24
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ & ((\EXE|FPU|add_component|stage_2|Out1[12]~12_combout\) # 
-- (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~11_combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_2|Out1[12]~12_combout\ & (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|SUBorADD~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[12]~11_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[12]~12_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X18_Y19_N16
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~9_combout\ $ (\EXE|FPU|add_component|stage_2|Out1[13]~13_combout\ $ 
-- (\EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~9_combout\,
	datab => \EXE|FPU|add_component|stage_2|Out1[13]~13_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\);

-- Location: LCCOMB_X15_Y16_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:25:stage_i|q~regout\ $ (\EXE|Binput_signed[25]~5_combout\ $ 
-- (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \read_data_1_B|N_dffs:25:stage_i|q~regout\,
	datac => \EXE|Binput_signed[25]~5_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20_combout\);

-- Location: LCCOMB_X14_Y19_N4
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~51_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\ & (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & 
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~51_combout\);

-- Location: LCCOMB_X14_Y19_N22
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~52_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~51_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~51_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[14]~29_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~52_combout\);

-- Location: LCCOMB_X18_Y19_N10
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_2|Out1[13]~13_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\) # 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~9_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\)))) # (!\EXE|FPU|add_component|stage_2|Out1[13]~13_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~9_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~9_combout\,
	datab => \EXE|FPU|add_component|stage_2|Out1[13]~13_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X18_Y19_N22
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_2|Out1[14]~14_combout\ $ (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~52_combout\ $ 
-- (\EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_2|Out1[14]~14_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~52_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\);

-- Location: LCCOMB_X18_Y22_N8
\EXE|FPU|add_component|stage_5|Y[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[2]~6_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[2]~6_combout\);

-- Location: LCCOMB_X19_Y18_N8
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~5_combout\ = (\EXE|Binput_signed[18]~14_combout\ & ((\EXE|Binput_signed[17]~13_combout\) # (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\EXE|Binput_signed[18]~14_combout\ & (\EXE|Binput_signed[17]~13_combout\ & (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[18]~14_combout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datad => \EXE|Binput_signed[17]~13_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~5_combout\);

-- Location: LCCOMB_X19_Y18_N26
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~6_combout\ = (\read_data_1_B|N_dffs:18:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:17:stage_i|q~regout\) # (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\read_data_1_B|N_dffs:18:stage_i|q~regout\ & (\read_data_1_B|N_dffs:17:stage_i|q~regout\ & (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:18:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:17:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~6_combout\);

-- Location: LCCOMB_X19_Y18_N4
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~7_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~5_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~5_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~6_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~7_combout\);

-- Location: LCCOMB_X15_Y20_N18
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~26_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~7_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1_combout\) # ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~7_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~26_combout\);

-- Location: LCCOMB_X14_Y18_N26
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~27_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~2_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~2_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~26_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~27_combout\);

-- Location: LCCOMB_X14_Y18_N14
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~60_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~27_combout\)) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[15]~27_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~7_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout~0_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~60_combout\);

-- Location: LCCOMB_X18_Y19_N0
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_2|Out1[14]~14_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\) # 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~52_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\)))) # (!\EXE|FPU|add_component|stage_2|Out1[14]~14_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~52_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_2|Out1[14]~14_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[14]~52_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X19_Y18_N22
\EXE|FPU|add_component|stage_2|Out1[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[15]~15_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:15:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[15]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_1_B|N_dffs:15:stage_i|q~regout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|Binput_signed[15]~15_combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[15]~15_combout\);

-- Location: LCCOMB_X16_Y20_N18
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ = \EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~60_combout\ $ 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ $ (\EXE|FPU|add_component|stage_2|Out1[15]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~60_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[15]~15_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\);

-- Location: LCCOMB_X16_Y20_N22
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ & ((\EXE|FPU|add_component|stage_2|Out1[15]~15_combout\) # 
-- (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~60_combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_2|Out1[15]~15_combout\ & (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[15]~60_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[15]~15_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X21_Y20_N10
\EXE|FPU|add_component|stage_2|Out1[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[16]~16_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\read_data_1_B|N_dffs:16:stage_i|q~regout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|Binput_signed[16]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[16]~16_combout\,
	datab => \read_data_1_B|N_dffs:16:stage_i|q~regout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[16]~16_combout\);

-- Location: LCCOMB_X16_Y20_N0
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[16]~59_combout\ $ (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ 
-- $ (\EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_2|Out1[16]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[16]~59_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[16]~16_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\);

-- Location: LCCOMB_X18_Y22_N2
\EXE|FPU|add_component|stage_5|Y[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[2]~8_combout\ = (\EXE|FPU|add_component|stage_5|process_0~0_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~0_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[2]~8_combout\);

-- Location: LCCOMB_X18_Y22_N12
\EXE|FPU|add_component|stage_5|Y[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[2]~9_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~7_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_5|Y[2]~6_combout\ & 
-- \EXE|FPU|add_component|stage_5|Y[2]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~7_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~6_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[2]~8_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[2]~9_combout\);

-- Location: LCCOMB_X19_Y22_N14
\EXE|FPU|add_component|stage_5|Y[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[2]~13_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~9_combout\ & (((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\)))) # (!\EXE|FPU|add_component|stage_5|Y[2]~9_combout\ & 
-- (!\EXE|FPU|add_component|stage_5|process_0~7_combout\ & ((\EXE|FPU|add_component|stage_5|Y[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~7_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~7_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[2]~9_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[2]~13_combout\);

-- Location: LCCOMB_X20_Y22_N20
\EXE|FPU|add_component|stage_5|process_0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~5_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ & 
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~5_combout\);

-- Location: LCCOMB_X20_Y22_N14
\EXE|FPU|add_component|stage_5|process_0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~6_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~9_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\ & !\EXE|FPU|add_component|stage_5|process_0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~9_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~5_combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~6_combout\);

-- Location: LCCOMB_X20_Y21_N6
\EXE|FPU|add_component|stage_5|Y[2]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[2]~14_combout\ = (\EXE|FPU|add_component|stage_5|process_0~4_combout\ & ((\EXE|FPU|add_component|stage_5|Y[2]~13_combout\) # (\EXE|FPU|add_component|stage_5|process_0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_5|Y[2]~13_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~4_combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~6_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[2]~14_combout\);

-- Location: LCCOMB_X20_Y21_N10
\EXE|FPU|add_component|stage_5|Y[2]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[2]~15_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~5_combout\ & (((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\)))) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~5_combout\ & ((\EXE|FPU|add_component|stage_5|Y[2]~12_combout\) # ((\EXE|FPU|add_component|stage_5|Y[2]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~5_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[2]~12_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[2]~14_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\);

-- Location: LCCOMB_X21_Y21_N16
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~22_combout\ = (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & 
-- ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\))) # (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~22_combout\);

-- Location: LCCOMB_X18_Y21_N30
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_2|Out1[6]~6_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\) # 
-- (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~62_combout\)))) # (!\EXE|FPU|add_component|stage_2|Out1[6]~6_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ & (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[6]~62_combout\,
	datac => \EXE|FPU|add_component|stage_2|Out1[6]~6_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X16_Y19_N20
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~61_combout\ $ (\EXE|FPU|add_component|stage_2|Out1[7]~7_combout\ $ 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ $ (\EXE|FPU|add_component|SUBorADD~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~61_combout\,
	datab => \EXE|FPU|add_component|stage_2|Out1[7]~7_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|SUBorADD~combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\);

-- Location: LCCOMB_X21_Y21_N2
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~23_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~23_combout\);

-- Location: LCCOMB_X21_Y21_N20
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~24_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~22_combout\) # ((\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & 
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~22_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~23_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~24_combout\);

-- Location: LCCOMB_X20_Y22_N8
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~31_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~31_combout\);

-- Location: LCCOMB_X20_Y22_N28
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~27_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~27_combout\);

-- Location: LCCOMB_X20_Y22_N10
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~32_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~31_combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~31_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~27_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~32_combout\);

-- Location: LCCOMB_X26_Y21_N0
\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~24_combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~24_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~32_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\);

-- Location: LCCOMB_X26_Y21_N18
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~14_combout\ = (\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~14_combout\ & 
-- (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\))) # (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (((!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~14_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~14_combout\);

-- Location: LCCOMB_X18_Y18_N12
\EXE|FPU|add_component|stage_2|Out1[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[2]~2_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:2:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[2]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:2:stage_i|q~regout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[2]~29_combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[2]~2_combout\);

-- Location: LCCOMB_X16_Y21_N8
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_0:1:stage_i|c~0_combout\ & (\EXE|FPU|add_component|stage_2|Out1[1]~1_combout\ & 
-- ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~2_combout\) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~3_combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_0:1:stage_i|c~0_combout\ & 
-- ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~2_combout\) # ((\EXE|FPU|add_component|stage_2|Out1[1]~1_combout\) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~2_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_0:1:stage_i|c~0_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|Cout~3_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[1]~1_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X18_Y21_N18
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~42_combout\ $ 
-- (\EXE|FPU|add_component|stage_2|Out1[2]~2_combout\ $ (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~42_combout\,
	datac => \EXE|FPU|add_component|stage_2|Out1[2]~2_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X18_Y21_N2
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~10_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\)) # (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~10_combout\);

-- Location: LCCOMB_X18_Y21_N4
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~10_combout\) # ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & !\EXE|FPU|add_component|stage_5|Y[1]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~10_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11_combout\);

-- Location: LCCOMB_X21_Y21_N26
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~19_combout\ = (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & 
-- ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\))) # (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~19_combout\);

-- Location: LCCOMB_X21_Y21_N22
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~21_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~19_combout\) # ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~20_combout\ & 
-- \EXE|FPU|add_component|stage_5|Y[1]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~20_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~19_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~21_combout\);

-- Location: LCCOMB_X20_Y22_N30
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~29_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~29_combout\);

-- Location: LCCOMB_X21_Y21_N6
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~25_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~25_combout\);

-- Location: LCCOMB_X21_Y21_N28
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~30_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~29_combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~29_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~25_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~30_combout\);

-- Location: LCCOMB_X27_Y21_N18
\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~8_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~21_combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~21_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~30_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~8_combout\);

-- Location: LCCOMB_X26_Y21_N14
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~13_combout\ = (\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11_combout\ & 
-- (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\))) # (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (((!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[10]~8_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~13_combout\);

-- Location: LCCOMB_X24_Y21_N16
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:3:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ & (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~9_combout\) # (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~9_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X21_Y21_N4
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~16_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & 
-- ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\))) # (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~16_combout\);

-- Location: LCCOMB_X21_Y21_N12
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~20_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~20_combout\);

-- Location: LCCOMB_X21_Y21_N8
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~26_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~25_combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~25_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~20_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~26_combout\);

-- Location: LCCOMB_X25_Y21_N10
\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[8]~6_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~15_combout\) # 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~16_combout\)))) # (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~15_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~16_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~26_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[8]~6_combout\);

-- Location: LCCOMB_X26_Y21_N20
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~11_combout\ = (\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~10_combout\ & 
-- (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\))) # (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (((!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[8]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~10_combout\,
	datab => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[8]~6_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~11_combout\);

-- Location: LCCOMB_X21_Y21_N18
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~13_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\)) # (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~13_combout\);

-- Location: LCCOMB_X14_Y19_N30
\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~28_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[22]~7_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[20]~28_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\);

-- Location: LCCOMB_X14_Y19_N24
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~22_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~19_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~19_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[18]~25_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~22_combout\);

-- Location: LCCOMB_X14_Y19_N18
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~43_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~33_combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~22_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[20]~0_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[16]~22_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~33_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~43_combout\);

-- Location: LCCOMB_X16_Y21_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~47_combout\ = (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & 
-- ((\read_data_1_B|N_dffs:1:stage_i|q~regout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & (\read_data_1_B|N_dffs:0:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \read_data_1_B|N_dffs:0:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:1:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~47_combout\);

-- Location: LCCOMB_X18_Y18_N22
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~56_combout\ = (\EXE|Binput_signed[3]~28_combout\ & ((\EXE|Binput_signed[2]~29_combout\) # (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (\EXE|Binput_signed[23]~3_combout\)))) # 
-- (!\EXE|Binput_signed[3]~28_combout\ & (\EXE|Binput_signed[2]~29_combout\ & (\read_data_1_B|N_dffs:23:stage_i|q~regout\ $ (!\EXE|Binput_signed[23]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[3]~28_combout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \EXE|Binput_signed[2]~29_combout\,
	datad => \EXE|Binput_signed[23]~3_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~56_combout\);

-- Location: LCCOMB_X18_Y18_N0
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~57_combout\ = (\read_data_1_B|N_dffs:2:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:3:stage_i|q~regout\) # (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\read_data_1_B|N_dffs:2:stage_i|q~regout\ & (\read_data_1_B|N_dffs:3:stage_i|q~regout\ & (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:2:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:3:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~57_combout\);

-- Location: LCCOMB_X18_Y18_N26
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~58_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~56_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~56_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~57_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~58_combout\);

-- Location: LCCOMB_X16_Y21_N24
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~46_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & 
-- ((\EXE|Binput_signed[1]~30_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & (\EXE|Binput_signed[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datab => \EXE|Binput_signed[0]~0_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|Binput_signed[1]~30_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~46_combout\);

-- Location: LCCOMB_X16_Y21_N12
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~48_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~47_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~46_combout\)))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~47_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~58_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~46_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~48_combout\);

-- Location: LCCOMB_X16_Y21_N6
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~49_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~48_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[4]~8_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~48_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~49_combout\);

-- Location: LCCOMB_X16_Y21_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~50_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~45_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~43_combout\) # (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~45_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~43_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~49_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~50_combout\);

-- Location: LCCOMB_X16_Y21_N14
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\ = \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~50_combout\ $ (((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & 
-- (\read_data_1_B|N_dffs:0:stage_i|q~regout\)) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:0:stage_i|q~regout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[0]~50_combout\,
	datad => \EXE|Binput_signed[0]~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\);

-- Location: LCCOMB_X22_Y22_N6
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~12_combout\ = (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\)) # (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~12_combout\);

-- Location: LCCOMB_X26_Y21_N22
\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~13_combout\) # 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~12_combout\)))) # (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~24_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~13_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~12_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\);

-- Location: LCCOMB_X27_Y21_N0
\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11_combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & ((!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~21_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\);

-- Location: LCCOMB_X30_Y21_N30
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~2_combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~11_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\ & \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~2_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~11_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X29_Y21_N8
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~12_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~13_combout\ & 
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~12_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~13_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X25_Y21_N8
\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (((\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~15_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~15_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[4]~16_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\);

-- Location: LCCOMB_X21_Y21_N14
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~34_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~33_combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~33_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~29_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~34_combout\);

-- Location: LCCOMB_X25_Y21_N4
\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~26_combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~34_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[8]~26_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\);

-- Location: LCCOMB_X29_Y21_N2
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~15_combout\ = (\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & ((!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~15_combout\);

-- Location: LCCOMB_X29_Y21_N26
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:13:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[13]~16_combout\ $ (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~14_combout\ & 
-- (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\ & \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[13]~16_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~14_combout\,
	datac => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:10:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[12]~15_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\);

-- Location: LCCOMB_X30_Y17_N0
\EXE|FPU|mul_component|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~12_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(12))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(12),
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(14),
	combout => \EXE|FPU|mul_component|Mux22~12_combout\);

-- Location: LCCOMB_X32_Y17_N26
\EXE|FPU|mul_component|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~10_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(15))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(15),
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(17),
	combout => \EXE|FPU|mul_component|Mux22~10_combout\);

-- Location: LCCOMB_X31_Y19_N0
\EXE|FPU|mul_component|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~1_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~1_combout\);

-- Location: LCCOMB_X31_Y19_N4
\EXE|FPU|mul_component|Mux22~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~54_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (((\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\)))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & 
-- ((\EXE|FPU|mul_component|Mux22~1_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~4_combout\,
	datab => \EXE|FPU|mul_component|Mux22~1_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|mul_component|Mux22~54_combout\);

-- Location: LCCOMB_X31_Y18_N16
\EXE|FPU|mul_component|Mux22~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~55_combout\ = (\EXE|FPU|mul_component|Mux22~54_combout\ & (((\EXE|FPU|mul_component|Mux22~10_combout\) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\)))) # (!\EXE|FPU|mul_component|Mux22~54_combout\ & 
-- (\EXE|FPU|mul_component|Mux22~13_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~13_combout\,
	datab => \EXE|FPU|mul_component|Mux22~10_combout\,
	datac => \EXE|FPU|mul_component|Mux22~54_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~55_combout\);

-- Location: LCCOMB_X29_Y17_N12
\EXE|FPU|selector|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux28~3_combout\ = (!\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\,
	combout => \EXE|FPU|selector|Mux28~3_combout\);

-- Location: LCCOMB_X31_Y18_N22
\EXE|FPU|selector|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux19~0_combout\ = (\EXE|FPU|selector|Mux28~4_combout\ & (((\EXE|FPU|selector|Mux28~3_combout\)))) # (!\EXE|FPU|selector|Mux28~4_combout\ & ((\EXE|FPU|selector|Mux28~3_combout\ & (\EXE|FPU|mul_component|Mux22~12_combout\)) # 
-- (!\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|mul_component|Mux22~55_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~4_combout\,
	datab => \EXE|FPU|mul_component|Mux22~12_combout\,
	datac => \EXE|FPU|mul_component|Mux22~55_combout\,
	datad => \EXE|FPU|selector|Mux28~3_combout\,
	combout => \EXE|FPU|selector|Mux19~0_combout\);

-- Location: LCCOMB_X30_Y20_N18
\EXE|FPU|selector|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux28~4_combout\ = (!\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\ & \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|selector|Mux28~4_combout\);

-- Location: LCCOMB_X32_Y20_N20
\EXE|FPU|selector|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux19~1_combout\ = (\EXE|FPU|selector|Mux19~0_combout\ & (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\) # (!\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux19~0_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(13) & (\EXE|FPU|selector|Mux28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(13),
	datab => \EXE|FPU|selector|Mux19~0_combout\,
	datac => \EXE|FPU|selector|Mux28~4_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	combout => \EXE|FPU|selector|Mux19~1_combout\);

-- Location: LCCOMB_X33_Y20_N2
\EXE|FPU|mul_component|stage_1|process_0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|process_0~5_combout\ = (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\ & 
-- !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	combout => \EXE|FPU|mul_component|stage_1|process_0~5_combout\);

-- Location: LCCOMB_X33_Y20_N22
\EXE|FPU|selector|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux20~0_combout\ = (\EXE|FPU|selector|Mux31~4_combout\ & (\EXE|ALU_ctl\(1) & ((\EXE|FPU|mul_component|stage_1|process_0~4_combout\) # (!\EXE|FPU|mul_component|stage_1|process_0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux31~4_combout\,
	datab => \EXE|ALU_ctl\(1),
	datac => \EXE|FPU|mul_component|stage_1|process_0~4_combout\,
	datad => \EXE|FPU|mul_component|stage_1|process_0~5_combout\,
	combout => \EXE|FPU|selector|Mux20~0_combout\);

-- Location: LCCOMB_X32_Y20_N22
\EXE|FPU|selector|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux20~1_combout\ = (!\EXE|FPU|selector|Mux20~0_combout\ & ((\EXE|FPU|selector|Mux28~0_combout\) # (!\EXE|FPU|selector|Mux30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux30~2_combout\,
	datab => \EXE|FPU|selector|Mux28~0_combout\,
	datad => \EXE|FPU|selector|Mux20~0_combout\,
	combout => \EXE|FPU|selector|Mux20~1_combout\);

-- Location: LCCOMB_X32_Y20_N6
\EXE|FPU|selector|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux19~2_combout\ = (\EXE|FPU|selector|Mux20~2_combout\ & (((\EXE|FPU|selector|Mux19~1_combout\ & \EXE|FPU|selector|Mux20~1_combout\)))) # (!\EXE|FPU|selector|Mux20~2_combout\ & 
-- ((\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\) # ((!\EXE|FPU|selector|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux20~2_combout\,
	datab => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datac => \EXE|FPU|selector|Mux19~1_combout\,
	datad => \EXE|FPU|selector|Mux20~1_combout\,
	combout => \EXE|FPU|selector|Mux19~2_combout\);

-- Location: LCCOMB_X32_Y20_N24
\EXE|FPU|selector|Mux19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux19~combout\ = (\EXE|FPU|selector|Mux19~2_combout\ & ((\EXE|FPU|mul_component|Mux22~59_combout\) # ((!\EXE|FPU|selector|Mux20~0_combout\)))) # (!\EXE|FPU|selector|Mux19~2_combout\ & (((\EXE|FPU|mul_component|Mux22~93_combout\ & 
-- \EXE|FPU|selector|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~59_combout\,
	datab => \EXE|FPU|mul_component|Mux22~93_combout\,
	datac => \EXE|FPU|selector|Mux19~2_combout\,
	datad => \EXE|FPU|selector|Mux20~0_combout\,
	combout => \EXE|FPU|selector|Mux19~combout\);

-- Location: LCFF_X21_Y20_N17
\ALU_result_C|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:12:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux19~combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y19_N0
\ALU_result_D|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:12:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:12:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \ALU_result_C|N_dffs:12:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:12:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y19_N1
\ALU_result_D|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:12:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y19_N10
\ID|register_array~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~43_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:12:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:12:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:12:stage_i|q~regout\,
	datab => \ALU_result_D|N_dffs:12:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \reset~combout\,
	combout => \ID|register_array~43_combout\);

-- Location: LCFF_X20_Y14_N13
\ID|register_array[29][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][12]~regout\);

-- Location: LCFF_X24_Y19_N11
\ID|register_array[25][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~43_combout\,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][12]~regout\);

-- Location: LCCOMB_X20_Y14_N12
\ID|read_data_1[12]~268\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~268_combout\ = (\ID|read_data_1[12]~267_combout\ & (((\ID|register_array[29][12]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\))) # (!\ID|read_data_1[12]~267_combout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[25][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[12]~267_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[29][12]~regout\,
	datad => \ID|register_array[25][12]~regout\,
	combout => \ID|read_data_1[12]~268_combout\);

-- Location: LCFF_X25_Y14_N7
\ID|register_array[31][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][12]~regout\);

-- Location: LCFF_X26_Y12_N11
\ID|register_array[27][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][12]~regout\);

-- Location: LCFF_X25_Y14_N21
\ID|register_array[23][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][12]~regout\);

-- Location: LCFF_X24_Y14_N9
\ID|register_array[19][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][12]~regout\);

-- Location: LCCOMB_X25_Y14_N20
\ID|read_data_1[12]~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~274_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[23][12]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[19][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[23][12]~regout\,
	datad => \ID|register_array[19][12]~regout\,
	combout => \ID|read_data_1[12]~274_combout\);

-- Location: LCCOMB_X26_Y12_N10
\ID|read_data_1[12]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~275_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[12]~274_combout\ & (\ID|register_array[31][12]~regout\)) # (!\ID|read_data_1[12]~274_combout\ & ((\ID|register_array[27][12]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[12]~274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[31][12]~regout\,
	datac => \ID|register_array[27][12]~regout\,
	datad => \ID|read_data_1[12]~274_combout\,
	combout => \ID|read_data_1[12]~275_combout\);

-- Location: LCCOMB_X24_Y16_N2
\ID|read_data_1[12]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~276_combout\ = (\ID|read_data_1[12]~273_combout\ & (((\ID|read_data_1[12]~275_combout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\))) # (!\ID|read_data_1[12]~273_combout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|read_data_1[12]~268_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[12]~273_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[12]~268_combout\,
	datad => \ID|read_data_1[12]~275_combout\,
	combout => \ID|read_data_1[12]~276_combout\);

-- Location: LCFF_X25_Y13_N21
\ID|register_array[2][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][12]~regout\);

-- Location: LCFF_X21_Y13_N25
\ID|register_array[3][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][12]~regout\);

-- Location: LCFF_X21_Y13_N11
\ID|register_array[1][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][12]~regout\);

-- Location: LCCOMB_X21_Y13_N24
\ID|read_data_1[12]~281\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~281_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[3][12]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[1][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[3][12]~regout\,
	datad => \ID|register_array[1][12]~regout\,
	combout => \ID|read_data_1[12]~281_combout\);

-- Location: LCCOMB_X25_Y13_N20
\ID|read_data_1[12]~282\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~282_combout\ = (\ID|read_data_1[12]~281_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][12]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][12]~regout\,
	datad => \ID|read_data_1[12]~281_combout\,
	combout => \ID|read_data_1[12]~282_combout\);

-- Location: LCCOMB_X27_Y10_N30
\ID|read_data_1[12]~283\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~283_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|read_data_1[12]~280_combout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[12]~282_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[12]~280_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|read_data_1[12]~282_combout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[12]~283_combout\);

-- Location: LCFF_X31_Y15_N23
\ID|register_array[11][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][12]~regout\);

-- Location: LCFF_X31_Y15_N13
\ID|register_array[9][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][12]~regout\);

-- Location: LCFF_X32_Y15_N5
\ID|register_array[10][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][12]~regout\);

-- Location: LCFF_X32_Y15_N23
\ID|register_array[8][12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~43_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][12]~regout\);

-- Location: LCCOMB_X32_Y15_N4
\ID|read_data_1[12]~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~277_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[10][12]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[8][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[10][12]~regout\,
	datad => \ID|register_array[8][12]~regout\,
	combout => \ID|read_data_1[12]~277_combout\);

-- Location: LCCOMB_X31_Y15_N12
\ID|read_data_1[12]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~278_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[12]~277_combout\ & (\ID|register_array[11][12]~regout\)) # (!\ID|read_data_1[12]~277_combout\ & ((\ID|register_array[9][12]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[12]~277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][12]~regout\,
	datac => \ID|register_array[9][12]~regout\,
	datad => \ID|read_data_1[12]~277_combout\,
	combout => \ID|read_data_1[12]~278_combout\);

-- Location: LCCOMB_X27_Y10_N4
\ID|read_data_1[12]~286\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~286_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[12]~283_combout\ & (\ID|read_data_1[12]~285_combout\)) # (!\ID|read_data_1[12]~283_combout\ & ((\ID|read_data_1[12]~278_combout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[12]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[12]~285_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|read_data_1[12]~283_combout\,
	datad => \ID|read_data_1[12]~278_combout\,
	combout => \ID|read_data_1[12]~286_combout\);

-- Location: LCCOMB_X24_Y19_N28
\ID|read_data_1[12]~287\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~287_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[12]~276_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[12]~286_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datab => \ID|read_data_1~23_combout\,
	datac => \ID|read_data_1[12]~276_combout\,
	datad => \ID|read_data_1[12]~286_combout\,
	combout => \ID|read_data_1[12]~287_combout\);

-- Location: LCCOMB_X24_Y19_N4
\read_data_1_B|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:12:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[12]~287_combout\) # ((\ID|write_data[12]~12_combout\ & \ID|read_data_1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[12]~12_combout\,
	datab => \ID|read_data_1[12]~287_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \read_data_1_B|N_dffs:12:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y19_N5
\read_data_1_B|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:12:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y18_N22
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~30_combout\ = (\read_data_1_B|N_dffs:11:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:12:stage_i|q~regout\) # (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\read_data_1_B|N_dffs:11:stage_i|q~regout\ & (\read_data_1_B|N_dffs:12:stage_i|q~regout\ & (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:11:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:12:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~30_combout\);

-- Location: LCCOMB_X20_Y18_N24
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~31_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~29_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~29_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~30_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~31_combout\);

-- Location: LCCOMB_X14_Y18_N24
\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[11]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[11]~1_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~31_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[13]~4_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[11]~31_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[11]~1_combout\);

-- Location: LCCOMB_X14_Y18_N18
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~8_combout\) # ((\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[11]~1_combout\ & 
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~8_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[11]~1_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\);

-- Location: LCCOMB_X16_Y19_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~42_combout\ = (\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & (\read_data_1_B|N_dffs:7:stage_i|q~regout\)) # (!\EXE|Binput_signed[23]~3_combout\ & 
-- ((\read_data_1_B|N_dffs:8:stage_i|q~regout\))))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:8:stage_i|q~regout\))) # (!\EXE|Binput_signed[23]~3_combout\ & 
-- (\read_data_1_B|N_dffs:7:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:7:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:8:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~42_combout\);

-- Location: LCCOMB_X16_Y19_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~43_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~41_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~41_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~42_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~43_combout\);

-- Location: LCCOMB_X20_Y18_N0
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~35_combout\ = (\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & (\EXE|Binput_signed[9]~22_combout\)) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- ((\EXE|Binput_signed[10]~21_combout\))))) # (!\EXE|Binput_signed[23]~3_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & ((\EXE|Binput_signed[10]~21_combout\))) # (!\read_data_1_B|N_dffs:23:stage_i|q~regout\ & 
-- (\EXE|Binput_signed[9]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[23]~3_combout\,
	datab => \EXE|Binput_signed[9]~22_combout\,
	datac => \EXE|Binput_signed[10]~21_combout\,
	datad => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~35_combout\);

-- Location: LCCOMB_X20_Y18_N20
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~37_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~35_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~36_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~35_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~37_combout\);

-- Location: LCCOMB_X14_Y18_N30
\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[7]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[7]~5_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~43_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~43_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[9]~37_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[7]~5_combout\);

-- Location: LCCOMB_X15_Y18_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~37_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~36_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\)))) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~36_combout\ & (((\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[7]~5_combout\ & 
-- !\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~36_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[7]~5_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~37_combout\);

-- Location: LCCOMB_X16_Y18_N0
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~34_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~33_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~11_combout\) # 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~11_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[19]~10_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~33_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~34_combout\);

-- Location: LCCOMB_X16_Y18_N18
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~38_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~34_combout\) # 
-- ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~37_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~34_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~38_combout\);

-- Location: LCCOMB_X18_Y21_N10
\EXE|FPU|add_component|stage_2|Out1[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[3]~3_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:3:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[3]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:3:stage_i|q~regout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|Binput_signed[3]~28_combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[3]~3_combout\);

-- Location: LCCOMB_X18_Y21_N16
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = \EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ $ 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~38_combout\ $ (\EXE|FPU|add_component|stage_2|Out1[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~38_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[3]~3_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X20_Y21_N24
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~2_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~2_combout\);

-- Location: LCCOMB_X20_Y21_N26
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- (!\EXE|FPU|add_component|stage_5|process_0~4_combout\ & \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~4_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~2_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\);

-- Location: LCCOMB_X19_Y22_N0
\EXE|FPU|add_component|stage_5|process_0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~1_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~9_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~9_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:10:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~1_combout\);

-- Location: LCCOMB_X24_Y22_N16
\EXE|FPU|add_component|stage_5|Y[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[3]~11_combout\ = (\EXE|FPU|add_component|stage_5|process_0~4_combout\ & ((\EXE|FPU|add_component|stage_5|Y[3]~10_combout\) # (\EXE|FPU|add_component|stage_5|process_0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_5|Y[3]~10_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~6_combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~4_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[3]~11_combout\);

-- Location: LCCOMB_X25_Y21_N26
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ = (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\ & (!\EXE|FPU|add_component|stage_5|Y[3]~11_combout\ & 
-- ((!\EXE|FPU|add_component|stage_5|process_0~1_combout\) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~1_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[3]~11_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\);

-- Location: LCCOMB_X21_Y22_N20
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~43_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~43_combout\);

-- Location: LCCOMB_X20_Y22_N2
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~39_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~39_combout\);

-- Location: LCCOMB_X21_Y22_N6
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~44_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~43_combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~43_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[15]~39_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~44_combout\);

-- Location: LCCOMB_X20_Y22_N22
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~35_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~35_combout\);

-- Location: LCCOMB_X20_Y22_N16
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~36_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~35_combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[11]~31_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~35_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~36_combout\);

-- Location: LCCOMB_X25_Y21_N30
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~21_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ & (((!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~36_combout\)))) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~44_combout\ & 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~44_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~36_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~21_combout\);

-- Location: LCCOMB_X21_Y21_N10
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~28_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~27_combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~27_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[7]~23_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~28_combout\);

-- Location: LCCOMB_X21_Y21_N24
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~18_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & 
-- ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\))) # (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~18_combout\);

-- Location: LCCOMB_X29_Y21_N18
\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~7_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~17_combout\) # 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~18_combout\)))) # (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~17_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~28_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~18_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~7_combout\);

-- Location: LCCOMB_X25_Y21_N16
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~22_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~21_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~21_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~12_combout\)) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~21_combout\ & ((!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~12_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~21_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~7_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~22_combout\);

-- Location: LCCOMB_X25_Y20_N22
\EXE|FPU|selector|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux14~0_combout\ = (!\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~24_combout\ $ (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~22_combout\ & 
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~24_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~22_combout\,
	datac => \EXE|FPU|selector|Mux30~2_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~4_combout\,
	combout => \EXE|FPU|selector|Mux14~0_combout\);

-- Location: LCCOMB_X33_Y18_N0
\EXE|FPU|mul_component|Mux22~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~102_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~102_combout\);

-- Location: LCCOMB_X33_Y18_N18
\EXE|FPU|mul_component|Mux22~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~103_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~97_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~102_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~97_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|Mux22~102_combout\,
	combout => \EXE|FPU|mul_component|Mux22~103_combout\);

-- Location: LCCOMB_X33_Y19_N24
\EXE|FPU|mul_component|Mux22~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~71_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~71_combout\);

-- Location: LCCOMB_X33_Y19_N0
\EXE|FPU|mul_component|Mux22~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~79_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~71_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~78_combout\,
	datac => \EXE|FPU|mul_component|Mux22~71_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~79_combout\);

-- Location: LCCOMB_X31_Y20_N0
\EXE|FPU|mul_component|Mux22~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~83_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~79_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~82_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|Mux22~79_combout\,
	combout => \EXE|FPU|mul_component|Mux22~83_combout\);

-- Location: LCCOMB_X33_Y20_N28
\EXE|FPU|mul_component|stage_1|process_0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|process_0~6_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\) # ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\) # ((\EXE|FPU|mul_component|stage_1|process_0~4_combout\) 
-- # (!\EXE|FPU|mul_component|stage_1|process_0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~30_combout\,
	datac => \EXE|FPU|mul_component|stage_1|process_0~4_combout\,
	datad => \EXE|FPU|mul_component|stage_1|process_0~5_combout\,
	combout => \EXE|FPU|mul_component|stage_1|process_0~6_combout\);

-- Location: LCCOMB_X33_Y20_N8
\EXE|FPU|selector|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux10~1_combout\ = (\EXE|FPU|mul_component|stage_1|process_0~4_combout\ & (((\EXE|FPU|mul_component|stage_1|Y[3]~18_combout\) # (!\EXE|FPU|mul_component|stage_1|process_0~6_combout\)))) # 
-- (!\EXE|FPU|mul_component|stage_1|process_0~4_combout\ & (!\EXE|FPU|mul_component|stage_1|process_0~5_combout\ & ((!\EXE|FPU|mul_component|stage_1|process_0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~5_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[3]~18_combout\,
	datac => \EXE|FPU|mul_component|stage_1|process_0~4_combout\,
	datad => \EXE|FPU|mul_component|stage_1|process_0~6_combout\,
	combout => \EXE|FPU|selector|Mux10~1_combout\);

-- Location: LCCOMB_X32_Y18_N8
\EXE|FPU|selector|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux14~3_combout\ = (\EXE|FPU|selector|Mux10~0_combout\ & (((\EXE|FPU|selector|Mux10~1_combout\)))) # (!\EXE|FPU|selector|Mux10~0_combout\ & ((\EXE|FPU|selector|Mux10~1_combout\ & (\EXE|FPU|mul_component|Mux22~105_combout\)) # 
-- (!\EXE|FPU|selector|Mux10~1_combout\ & ((\EXE|FPU|mul_component|Mux22~83_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux10~0_combout\,
	datab => \EXE|FPU|mul_component|Mux22~105_combout\,
	datac => \EXE|FPU|mul_component|Mux22~83_combout\,
	datad => \EXE|FPU|selector|Mux10~1_combout\,
	combout => \EXE|FPU|selector|Mux14~3_combout\);

-- Location: LCCOMB_X29_Y17_N14
\EXE|FPU|selector|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux10~0_combout\ = ((\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\ & \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\)) # (!\EXE|FPU|mul_component|stage_1|process_0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~7_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|selector|Mux10~0_combout\);

-- Location: LCCOMB_X32_Y18_N18
\EXE|FPU|selector|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux14~4_combout\ = (\EXE|FPU|selector|Mux14~3_combout\ & (((\EXE|FPU|mul_component|Mux22~103_combout\) # (!\EXE|FPU|selector|Mux10~0_combout\)))) # (!\EXE|FPU|selector|Mux14~3_combout\ & (\EXE|FPU|selector|Mux14~2_combout\ & 
-- ((\EXE|FPU|selector|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux14~2_combout\,
	datab => \EXE|FPU|mul_component|Mux22~103_combout\,
	datac => \EXE|FPU|selector|Mux14~3_combout\,
	datad => \EXE|FPU|selector|Mux10~0_combout\,
	combout => \EXE|FPU|selector|Mux14~4_combout\);

-- Location: LCCOMB_X25_Y20_N8
\EXE|FPU|selector|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux14~5_combout\ = (\EXE|FPU|selector|Mux14~0_combout\) # ((\EXE|FPU|selector|Mux28~0_combout\ & (\EXE|FPU|selector|Mux30~2_combout\ & \EXE|FPU|selector|Mux14~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~0_combout\,
	datab => \EXE|FPU|selector|Mux14~0_combout\,
	datac => \EXE|FPU|selector|Mux30~2_combout\,
	datad => \EXE|FPU|selector|Mux14~4_combout\,
	combout => \EXE|FPU|selector|Mux14~5_combout\);

-- Location: LCFF_X19_Y16_N9
\ALU_result_C|N_dffs:17:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:17:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux14~5_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:17:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y16_N16
\ALU_result_D|N_dffs:17:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:17:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:17:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \ALU_result_C|N_dffs:17:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:17:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y16_N17
\ALU_result_D|N_dffs:17:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:17:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:17:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y20_N20
\read_data_2_C|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:11:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:11:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \read_data_2_B|N_dffs:11:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCFF_X26_Y20_N21
\read_data_2_C|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:11:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y19_N14
\read_data_2_C|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:12:stage_i|q~0_combout\ = (\read_data_2_B|N_dffs:12:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:12:stage_i|q~regout\,
	datac => \reset~combout\,
	combout => \read_data_2_C|N_dffs:12:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y19_N15
\read_data_2_C|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:12:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y18_N20
\read_data_2_C|N_dffs:13:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:13:stage_i|q~0_combout\ = (\read_data_2_B|N_dffs:13:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:13:stage_i|q~regout\,
	datac => \reset~combout\,
	combout => \read_data_2_C|N_dffs:13:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y18_N21
\read_data_2_C|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:13:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y19_N10
\read_data_2_C|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:14:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:14:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \read_data_2_B|N_dffs:14:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y19_N11
\read_data_2_C|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:14:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y13_N2
\read_data_2_C|N_dffs:16:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:16:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:16:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \read_data_2_B|N_dffs:16:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:16:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y13_N3
\read_data_2_C|N_dffs:16:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:16:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:16:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y16_N18
\ID|write_data[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[17]~17_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:17:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:17:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_result_D|N_dffs:17:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:17:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[17]~17_combout\);

-- Location: LCFF_X26_Y9_N19
\ID|register_array[12][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][17]~regout\);

-- Location: LCCOMB_X26_Y9_N18
\ID|read_data_2[17]~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~407_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[13][17]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (((\ID|register_array[12][17]~regout\ & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][17]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][17]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[17]~407_combout\);

-- Location: LCFF_X26_Y11_N11
\ID|register_array[15][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][17]~regout\);

-- Location: LCCOMB_X26_Y11_N10
\ID|read_data_2[17]~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~408_combout\ = (\ID|read_data_2[17]~407_combout\ & (((\ID|register_array[15][17]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[17]~407_combout\ & (\ID|register_array[14][17]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][17]~regout\,
	datab => \ID|read_data_2[17]~407_combout\,
	datac => \ID|register_array[15][17]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[17]~408_combout\);

-- Location: LCFF_X26_Y10_N7
\ID|register_array[8][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][17]~regout\);

-- Location: LCFF_X26_Y10_N13
\ID|register_array[10][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][17]~regout\);

-- Location: LCCOMB_X26_Y10_N6
\ID|read_data_2[17]~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~402_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\) # ((\ID|register_array[10][17]~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[8][17]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[8][17]~regout\,
	datad => \ID|register_array[10][17]~regout\,
	combout => \ID|read_data_2[17]~402_combout\);

-- Location: LCFF_X25_Y10_N11
\ID|register_array[11][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][17]~regout\);

-- Location: LCCOMB_X25_Y10_N10
\ID|read_data_2[17]~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~403_combout\ = (\ID|read_data_2[17]~402_combout\ & (((\ID|register_array[11][17]~regout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[17]~402_combout\ & (\ID|register_array[9][17]~regout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][17]~regout\,
	datab => \ID|read_data_2[17]~402_combout\,
	datac => \ID|register_array[11][17]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[17]~403_combout\);

-- Location: LCFF_X24_Y13_N5
\ID|register_array[3][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][17]~regout\);

-- Location: LCFF_X24_Y13_N23
\ID|register_array[1][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][17]~regout\);

-- Location: LCCOMB_X24_Y13_N22
\ID|read_data_2[17]~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~404_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][17]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[3][17]~regout\,
	datac => \ID|register_array[1][17]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[17]~404_combout\);

-- Location: LCCOMB_X25_Y13_N16
\ID|read_data_2[17]~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~405_combout\ = (\ID|read_data_2[17]~404_combout\) # ((\ID|register_array[2][17]~regout\ & (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \Instruction_A|N_dffs:17:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[2][17]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \ID|read_data_2[17]~404_combout\,
	combout => \ID|read_data_2[17]~405_combout\);

-- Location: LCCOMB_X31_Y13_N2
\ID|read_data_2[17]~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~406_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|read_data_2[17]~403_combout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[17]~405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|read_data_2[17]~403_combout\,
	datad => \ID|read_data_2[17]~405_combout\,
	combout => \ID|read_data_2[17]~406_combout\);

-- Location: LCCOMB_X31_Y13_N12
\ID|read_data_2[17]~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~409_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[17]~406_combout\ & ((\ID|read_data_2[17]~408_combout\))) # (!\ID|read_data_2[17]~406_combout\ & (\ID|read_data_2[17]~401_combout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[17]~406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[17]~401_combout\,
	datab => \ID|read_data_2[17]~408_combout\,
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \ID|read_data_2[17]~406_combout\,
	combout => \ID|read_data_2[17]~409_combout\);

-- Location: LCCOMB_X19_Y16_N30
\ID|read_data_2[17]~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~410_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[17]~399_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[17]~409_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[17]~399_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[17]~409_combout\,
	combout => \ID|read_data_2[17]~410_combout\);

-- Location: LCCOMB_X19_Y16_N10
\read_data_2_B|N_dffs:17:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:17:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[17]~410_combout\) # ((\ID|read_data_2~24_combout\ & \ID|write_data[17]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \ID|write_data[17]~17_combout\,
	datad => \ID|read_data_2[17]~410_combout\,
	combout => \read_data_2_B|N_dffs:17:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y16_N11
\read_data_2_B|N_dffs:17:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:17:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:17:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y16_N0
\read_data_2_C|N_dffs:17:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:17:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:17:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \read_data_2_B|N_dffs:17:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:17:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y16_N1
\read_data_2_C|N_dffs:17:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:17:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:17:stage_i|q~regout\);

-- Location: LCCOMB_X29_Y16_N0
\read_data_D|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:15:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(15),
	combout => \read_data_D|N_dffs:15:stage_i|q~0_combout\);

-- Location: LCFF_X29_Y16_N1
\read_data_D|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:15:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:15:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y15_N26
\ID|register_array~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~46_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:15:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:15:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemtoReg_control_D|q~regout\,
	datab => \read_data_D|N_dffs:15:stage_i|q~regout\,
	datac => \reset~combout\,
	datad => \ALU_result_D|N_dffs:15:stage_i|q~regout\,
	combout => \ID|register_array~46_combout\);

-- Location: LCFF_X23_Y20_N1
\ID|register_array[28][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][15]~regout\);

-- Location: LCFF_X24_Y20_N17
\ID|register_array[24][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][15]~regout\);

-- Location: LCCOMB_X23_Y20_N0
\ID|read_data_2[15]~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~351_combout\ = (\ID|read_data_2[15]~350_combout\ & (((\ID|register_array[28][15]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[15]~350_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[24][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[15]~350_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[28][15]~regout\,
	datad => \ID|register_array[24][15]~regout\,
	combout => \ID|read_data_2[15]~351_combout\);

-- Location: LCFF_X20_Y15_N19
\ID|register_array[30][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][15]~regout\);

-- Location: LCFF_X20_Y15_N1
\ID|register_array[26][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][15]~regout\);

-- Location: LCCOMB_X20_Y15_N18
\ID|read_data_2[15]~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~349_combout\ = (\ID|read_data_2[15]~348_combout\ & (((\ID|register_array[30][15]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[15]~348_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[26][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[15]~348_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[30][15]~regout\,
	datad => \ID|register_array[26][15]~regout\,
	combout => \ID|read_data_2[15]~349_combout\);

-- Location: LCCOMB_X19_Y15_N2
\ID|read_data_2[15]~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~352_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|read_data_2[15]~349_combout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[15]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[15]~351_combout\,
	datad => \ID|read_data_2[15]~349_combout\,
	combout => \ID|read_data_2[15]~352_combout\);

-- Location: LCFF_X20_Y11_N19
\ID|register_array[17][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][15]~regout\);

-- Location: LCCOMB_X20_Y11_N18
\ID|read_data_2[15]~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~346_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[25][15]~regout\) # ((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (((\ID|register_array[17][15]~regout\ & !\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][15]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][15]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[15]~346_combout\);

-- Location: LCFF_X21_Y11_N23
\ID|register_array[29][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][15]~regout\);

-- Location: LCCOMB_X19_Y15_N16
\ID|read_data_2[15]~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~347_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[15]~346_combout\ & ((\ID|register_array[29][15]~regout\))) # (!\ID|read_data_2[15]~346_combout\ & (\ID|register_array[21][15]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[15]~346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][15]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|read_data_2[15]~346_combout\,
	datad => \ID|register_array[29][15]~regout\,
	combout => \ID|read_data_2[15]~347_combout\);

-- Location: LCFF_X22_Y14_N25
\ID|register_array[31][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][15]~regout\);

-- Location: LCFF_X23_Y14_N29
\ID|register_array[23][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][15]~regout\);

-- Location: LCCOMB_X22_Y14_N24
\ID|read_data_2[15]~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~354_combout\ = (\ID|read_data_2[15]~353_combout\ & (((\ID|register_array[31][15]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\))) # (!\ID|read_data_2[15]~353_combout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[23][15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[15]~353_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[31][15]~regout\,
	datad => \ID|register_array[23][15]~regout\,
	combout => \ID|read_data_2[15]~354_combout\);

-- Location: LCCOMB_X19_Y15_N20
\ID|read_data_2[15]~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~355_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[15]~352_combout\ & ((\ID|read_data_2[15]~354_combout\))) # (!\ID|read_data_2[15]~352_combout\ & (\ID|read_data_2[15]~347_combout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[15]~352_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[15]~352_combout\,
	datac => \ID|read_data_2[15]~347_combout\,
	datad => \ID|read_data_2[15]~354_combout\,
	combout => \ID|read_data_2[15]~355_combout\);

-- Location: LCFF_X29_Y11_N5
\ID|register_array[5][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][15]~regout\);

-- Location: LCFF_X29_Y11_N31
\ID|register_array[4][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][15]~regout\);

-- Location: LCCOMB_X29_Y11_N30
\ID|read_data_2[15]~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~356_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][15]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][15]~regout\ 
-- & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[5][15]~regout\,
	datac => \ID|register_array[4][15]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[15]~356_combout\);

-- Location: LCFF_X25_Y11_N3
\ID|register_array[7][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][15]~regout\);

-- Location: LCCOMB_X25_Y11_N2
\ID|read_data_2[15]~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~357_combout\ = (\ID|read_data_2[15]~356_combout\ & (((\ID|register_array[7][15]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[15]~356_combout\ & (\ID|register_array[6][15]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][15]~regout\,
	datab => \ID|read_data_2[15]~356_combout\,
	datac => \ID|register_array[7][15]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[15]~357_combout\);

-- Location: LCFF_X26_Y11_N1
\ID|register_array[14][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][15]~regout\);

-- Location: LCFF_X26_Y11_N19
\ID|register_array[15][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][15]~regout\);

-- Location: LCFF_X26_Y13_N1
\ID|register_array[13][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][15]~regout\);

-- Location: LCFF_X26_Y13_N19
\ID|register_array[12][15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~46_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][15]~regout\);

-- Location: LCCOMB_X26_Y13_N18
\ID|read_data_2[15]~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~363_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|register_array[13][15]~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[12][15]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[13][15]~regout\,
	datac => \ID|register_array[12][15]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[15]~363_combout\);

-- Location: LCCOMB_X26_Y11_N18
\ID|read_data_2[15]~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~364_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[15]~363_combout\ & ((\ID|register_array[15][15]~regout\))) # (!\ID|read_data_2[15]~363_combout\ & (\ID|register_array[14][15]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[15]~363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[14][15]~regout\,
	datac => \ID|register_array[15][15]~regout\,
	datad => \ID|read_data_2[15]~363_combout\,
	combout => \ID|read_data_2[15]~364_combout\);

-- Location: LCCOMB_X24_Y15_N18
\ID|read_data_2[15]~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~365_combout\ = (\ID|read_data_2[15]~362_combout\ & (((\ID|read_data_2[15]~364_combout\) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[15]~362_combout\ & (\ID|read_data_2[15]~357_combout\ & 
-- ((\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[15]~362_combout\,
	datab => \ID|read_data_2[15]~357_combout\,
	datac => \ID|read_data_2[15]~364_combout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[15]~365_combout\);

-- Location: LCCOMB_X21_Y18_N2
\ID|read_data_2[15]~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~366_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[15]~355_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[15]~365_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datab => \ID|read_data_2[15]~355_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[15]~365_combout\,
	combout => \ID|read_data_2[15]~366_combout\);

-- Location: LCCOMB_X21_Y18_N16
\read_data_2_B|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:15:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[15]~366_combout\) # ((\ID|read_data_2~24_combout\ & \ID|write_data[15]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|read_data_2[15]~366_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|write_data[15]~15_combout\,
	combout => \read_data_2_B|N_dffs:15:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y18_N17
\read_data_2_B|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:15:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:15:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y18_N20
\read_data_2_C|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:15:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:15:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \read_data_2_B|N_dffs:15:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:15:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y18_N21
\read_data_2_C|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:15:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:15:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y16_N0
\read_data_D|N_dffs:17:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:17:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(17),
	combout => \read_data_D|N_dffs:17:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y16_N1
\read_data_D|N_dffs:17:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:17:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:17:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y16_N6
\ID|register_array~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~48_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:17:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ALU_result_D|N_dffs:17:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:17:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|register_array~48_combout\);

-- Location: LCFF_X21_Y15_N1
\ID|register_array[22][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][17]~regout\);

-- Location: LCFF_X21_Y15_N19
\ID|register_array[18][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][17]~regout\);

-- Location: LCCOMB_X21_Y15_N0
\ID|read_data_1[17]~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~379_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[22][17]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[18][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][17]~regout\,
	datad => \ID|register_array[18][17]~regout\,
	combout => \ID|read_data_1[17]~379_combout\);

-- Location: LCFF_X20_Y15_N25
\ID|register_array[26][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][17]~regout\);

-- Location: LCCOMB_X20_Y15_N24
\ID|read_data_1[17]~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~380_combout\ = (\ID|read_data_1[17]~379_combout\ & ((\ID|register_array[30][17]~regout\) # ((!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[17]~379_combout\ & (((\ID|register_array[26][17]~regout\ & 
-- \Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][17]~regout\,
	datab => \ID|read_data_1[17]~379_combout\,
	datac => \ID|register_array[26][17]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[17]~380_combout\);

-- Location: LCFF_X24_Y20_N9
\ID|register_array[16][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][17]~regout\);

-- Location: LCFF_X23_Y20_N23
\ID|register_array[20][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][17]~regout\);

-- Location: LCCOMB_X23_Y20_N22
\ID|read_data_1[17]~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~381_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[20][17]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[16][17]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[16][17]~regout\,
	datac => \ID|register_array[20][17]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[17]~381_combout\);

-- Location: LCFF_X24_Y20_N23
\ID|register_array[24][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][17]~regout\);

-- Location: LCCOMB_X24_Y20_N22
\ID|read_data_1[17]~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~382_combout\ = (\ID|read_data_1[17]~381_combout\ & ((\ID|register_array[28][17]~regout\) # ((!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[17]~381_combout\ & (((\ID|register_array[24][17]~regout\ & 
-- \Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][17]~regout\,
	datab => \ID|read_data_1[17]~381_combout\,
	datac => \ID|register_array[24][17]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[17]~382_combout\);

-- Location: LCCOMB_X24_Y20_N18
\ID|read_data_1[17]~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~383_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|read_data_1[17]~380_combout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[17]~382_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[17]~380_combout\,
	datac => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datad => \ID|read_data_1[17]~382_combout\,
	combout => \ID|read_data_1[17]~383_combout\);

-- Location: LCFF_X23_Y14_N13
\ID|register_array[19][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][17]~regout\);

-- Location: LCFF_X23_Y18_N17
\ID|register_array[27][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][17]~regout\);

-- Location: LCCOMB_X23_Y18_N16
\ID|read_data_1[17]~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~384_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|register_array[27][17]~regout\) # (\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[19][17]~regout\ 
-- & ((!\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[19][17]~regout\,
	datac => \ID|register_array[27][17]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[17]~384_combout\);

-- Location: LCFF_X24_Y12_N27
\ID|register_array[23][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][17]~regout\);

-- Location: LCFF_X26_Y12_N21
\ID|register_array[31][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][17]~regout\);

-- Location: LCCOMB_X24_Y12_N26
\ID|read_data_1[17]~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~385_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[17]~384_combout\ & ((\ID|register_array[31][17]~regout\))) # (!\ID|read_data_1[17]~384_combout\ & (\ID|register_array[23][17]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[17]~384_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[17]~384_combout\,
	datac => \ID|register_array[23][17]~regout\,
	datad => \ID|register_array[31][17]~regout\,
	combout => \ID|read_data_1[17]~385_combout\);

-- Location: LCCOMB_X24_Y12_N12
\ID|read_data_1[17]~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~386_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[17]~383_combout\ & ((\ID|read_data_1[17]~385_combout\))) # (!\ID|read_data_1[17]~383_combout\ & (\ID|read_data_1[17]~378_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[17]~383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[17]~378_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[17]~383_combout\,
	datad => \ID|read_data_1[17]~385_combout\,
	combout => \ID|read_data_1[17]~386_combout\);

-- Location: LCFF_X26_Y11_N17
\ID|register_array[14][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][17]~regout\);

-- Location: LCFF_X26_Y9_N25
\ID|register_array[13][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][17]~regout\);

-- Location: LCCOMB_X26_Y9_N24
\ID|read_data_1[17]~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~394_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][17]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][17]~regout\,
	datad => \ID|register_array[12][17]~regout\,
	combout => \ID|read_data_1[17]~394_combout\);

-- Location: LCCOMB_X26_Y11_N16
\ID|read_data_1[17]~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~395_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[17]~394_combout\ & (\ID|register_array[15][17]~regout\)) # (!\ID|read_data_1[17]~394_combout\ & ((\ID|register_array[14][17]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[17]~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[15][17]~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[14][17]~regout\,
	datad => \ID|read_data_1[17]~394_combout\,
	combout => \ID|read_data_1[17]~395_combout\);

-- Location: LCFF_X25_Y8_N29
\ID|register_array[5][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][17]~regout\);

-- Location: LCFF_X25_Y8_N23
\ID|register_array[4][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][17]~regout\);

-- Location: LCCOMB_X25_Y8_N28
\ID|read_data_1[17]~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~387_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[5][17]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[4][17]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[5][17]~regout\,
	datad => \ID|register_array[4][17]~regout\,
	combout => \ID|read_data_1[17]~387_combout\);

-- Location: LCFF_X24_Y8_N1
\ID|register_array[6][17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~48_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][17]~regout\);

-- Location: LCCOMB_X24_Y8_N0
\ID|read_data_1[17]~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~388_combout\ = (\ID|read_data_1[17]~387_combout\ & ((\ID|register_array[7][17]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[17]~387_combout\ & (((\ID|register_array[6][17]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][17]~regout\,
	datab => \ID|read_data_1[17]~387_combout\,
	datac => \ID|register_array[6][17]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[17]~388_combout\);

-- Location: LCCOMB_X25_Y9_N26
\ID|read_data_1[17]~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~396_combout\ = (\ID|read_data_1[17]~393_combout\ & (((\ID|read_data_1[17]~395_combout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\))) # (!\ID|read_data_1[17]~393_combout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|read_data_1[17]~388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[17]~393_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|read_data_1[17]~395_combout\,
	datad => \ID|read_data_1[17]~388_combout\,
	combout => \ID|read_data_1[17]~396_combout\);

-- Location: LCCOMB_X19_Y16_N26
\ID|read_data_1[17]~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~397_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[17]~386_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[17]~396_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datab => \ID|read_data_1[17]~386_combout\,
	datac => \ID|read_data_1[17]~396_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[17]~397_combout\);

-- Location: LCCOMB_X19_Y16_N22
\read_data_1_B|N_dffs:17:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:17:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[17]~397_combout\) # ((\ID|write_data[17]~17_combout\ & \ID|read_data_1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|read_data_1[17]~397_combout\,
	datac => \ID|write_data[17]~17_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \read_data_1_B|N_dffs:17:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y16_N23
\read_data_1_B|N_dffs:17:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:17:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:17:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y18_N28
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~18_combout\ = (\read_data_1_B|N_dffs:16:stage_i|q~regout\ & ((\read_data_1_B|N_dffs:17:stage_i|q~regout\) # (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\read_data_1_B|N_dffs:16:stage_i|q~regout\ & (\read_data_1_B|N_dffs:17:stage_i|q~regout\ & (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:16:stage_i|q~regout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datad => \read_data_1_B|N_dffs:17:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~18_combout\);

-- Location: LCCOMB_X19_Y18_N14
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~19_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~17_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~17_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~18_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~19_combout\);

-- Location: LCCOMB_X14_Y19_N8
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~13_combout\ = (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~22_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[16]~19_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[14]~22_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~13_combout\);

-- Location: LCCOMB_X14_Y19_N26
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~14_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~13_combout\) # ((\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[10]~2_combout\ & 
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[10]~2_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~13_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~14_combout\);

-- Location: LCCOMB_X15_Y18_N18
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~40_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~35_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\)))) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~35_combout\ & (((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~14_combout\ & 
-- !\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[6]~6_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~35_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[10]~14_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~40_combout\);

-- Location: LCCOMB_X15_Y18_N28
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~41_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~40_combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~58_combout\))) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~40_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~52_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~30_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~40_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[4]~52_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[2]~58_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~41_combout\);

-- Location: LCCOMB_X15_Y18_N22
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~42_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~16_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~39_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~41_combout\)))) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~16_combout\ & 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[18]~16_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~39_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~41_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~42_combout\);

-- Location: LCCOMB_X18_Y21_N0
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_2|Out1[2]~2_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) # 
-- (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~42_combout\)))) # (!\EXE|FPU|add_component|stage_2|Out1[2]~2_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ & (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[2]~42_combout\,
	datac => \EXE|FPU|add_component|stage_2|Out1[2]~2_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X18_Y21_N28
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & ((\EXE|FPU|add_component|stage_2|Out1[3]~3_combout\) # 
-- (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~38_combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_2|Out1[3]~3_combout\ & (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[3]~38_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[3]~3_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X18_Y21_N8
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ = \EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ $ 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~32_combout\ $ (\EXE|FPU|add_component|stage_2|Out1[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~32_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[4]~4_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\);

-- Location: LCCOMB_X20_Y21_N14
\EXE|FPU|add_component|stage_5|Y[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[1]~20_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ & (!\EXE|FPU|add_component|stage_5|process_0~4_combout\ & 
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~4_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[1]~20_combout\);

-- Location: LCCOMB_X20_Y21_N0
\EXE|FPU|add_component|stage_5|Y[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[1]~21_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~20_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- !\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\)) # (!\EXE|FPU|add_component|stage_5|Y[1]~20_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[1]~20_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[1]~21_combout\);

-- Location: LCCOMB_X20_Y21_N18
\EXE|FPU|add_component|stage_5|Y[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[1]~22_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~20_combout\ & (((!\EXE|FPU|add_component|stage_5|Y[1]~21_combout\) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\)))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~20_combout\ & ((\EXE|FPU|add_component|stage_5|Y[1]~19_combout\) # ((\EXE|FPU|add_component|stage_5|Y[1]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[1]~19_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[1]~20_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~21_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\);

-- Location: LCCOMB_X14_Y17_N4
\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\) # ((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\) # ((\EXE|FPU|add_component|stage_5|Y[3]~29_combout\) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\);

-- Location: LCCOMB_X16_Y17_N22
\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\ = (\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\ $ (((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_5|process_0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~1_combout\,
	combout => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\);

-- Location: LCCOMB_X16_Y17_N20
\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:4:stage_i|Cout\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\ = (\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\) # 
-- ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_5|process_0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~1_combout\,
	combout => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\);

-- Location: LCCOMB_X16_Y18_N14
\EXE|FPU|add_component|stage_1|Y[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_1|Y[4]~4_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\read_data_1_B|N_dffs:27:stage_i|q~regout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|Binput_signed[27]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[27]~2_combout\,
	datad => \read_data_1_B|N_dffs:27:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_1|Y[4]~4_combout\);

-- Location: LCCOMB_X14_Y17_N24
\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_5|Y[3]~29_combout\ $ (((\EXE|FPU|add_component|stage_5|Y[2]~15_combout\) # ((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\);

-- Location: LCCOMB_X15_Y18_N20
\EXE|FPU|add_component|stage_1|Y[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_1|Y[3]~3_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:26:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[26]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:26:stage_i|q~regout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[26]~10_combout\,
	combout => \EXE|FPU|add_component|stage_1|Y[3]~3_combout\);

-- Location: LCCOMB_X14_Y17_N10
\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & 
-- ((\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\) # (\EXE|FPU|add_component|stage_1|Y[3]~3_combout\))) # (!\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_1|Y[3]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_1|Y[3]~3_combout\,
	combout => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X16_Y17_N12
\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\ = (\EXE|FPU|add_component|stage_1|Y[4]~4_combout\ & ((\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\) # 
-- (\EXE|FPU|add_component|stage_5|process_0~2_combout\ $ (!\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	datab => \EXE|FPU|add_component|stage_1|Y[4]~4_combout\,
	datac => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\,
	datad => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\);

-- Location: LCCOMB_X16_Y17_N2
\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_1|Y[5]~5_combout\ & ((\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\) # 
-- ((\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\) # (\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\)))) # (!\EXE|FPU|add_component|stage_1|Y[5]~5_combout\ & 
-- (\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\ & ((\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\) # 
-- (\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_1|Y[5]~5_combout\,
	datab => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~3_combout\,
	datac => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\,
	datad => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|Cout~2_combout\,
	combout => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X18_Y14_N18
\ID|register_array~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~59_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:28:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:28:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:28:stage_i|q~regout\,
	datab => \reset~combout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \ALU_result_D|N_dffs:28:stage_i|q~regout\,
	combout => \ID|register_array~59_combout\);

-- Location: LCFF_X20_Y9_N25
\ID|register_array[21][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][28]~regout\);

-- Location: LCFF_X20_Y9_N3
\ID|register_array[17][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][28]~regout\);

-- Location: LCCOMB_X20_Y9_N24
\ID|read_data_1[28]~619\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~619_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[21][28]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[17][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[21][28]~regout\,
	datad => \ID|register_array[17][28]~regout\,
	combout => \ID|read_data_1[28]~619_combout\);

-- Location: LCFF_X19_Y10_N25
\ID|register_array[29][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][28]~regout\);

-- Location: LCFF_X18_Y14_N19
\ID|register_array[25][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~59_combout\,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][28]~regout\);

-- Location: LCCOMB_X19_Y10_N24
\ID|read_data_1[28]~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~620_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[28]~619_combout\ & (\ID|register_array[29][28]~regout\)) # (!\ID|read_data_1[28]~619_combout\ & ((\ID|register_array[25][28]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[28]~619_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[28]~619_combout\,
	datac => \ID|register_array[29][28]~regout\,
	datad => \ID|register_array[25][28]~regout\,
	combout => \ID|read_data_1[28]~620_combout\);

-- Location: LCFF_X24_Y20_N13
\ID|register_array[24][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][28]~regout\);

-- Location: LCCOMB_X24_Y20_N12
\ID|read_data_1[28]~623\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~623_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[24][28]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[16][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][28]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[24][28]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[28]~623_combout\);

-- Location: LCFF_X23_Y20_N31
\ID|register_array[20][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][28]~regout\);

-- Location: LCCOMB_X23_Y20_N30
\ID|read_data_1[28]~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~624_combout\ = (\ID|read_data_1[28]~623_combout\ & ((\ID|register_array[28][28]~regout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[28]~623_combout\ & (((\ID|register_array[20][28]~regout\ & 
-- \Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][28]~regout\,
	datab => \ID|read_data_1[28]~623_combout\,
	datac => \ID|register_array[20][28]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[28]~624_combout\);

-- Location: LCFF_X22_Y13_N31
\ID|register_array[26][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][28]~regout\);

-- Location: LCFF_X22_Y13_N1
\ID|register_array[18][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][28]~regout\);

-- Location: LCCOMB_X22_Y13_N30
\ID|read_data_1[28]~621\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~621_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[26][28]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[18][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[26][28]~regout\,
	datad => \ID|register_array[18][28]~regout\,
	combout => \ID|read_data_1[28]~621_combout\);

-- Location: LCFF_X26_Y15_N31
\ID|register_array[22][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][28]~regout\);

-- Location: LCCOMB_X26_Y15_N30
\ID|read_data_1[28]~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~622_combout\ = (\ID|read_data_1[28]~621_combout\ & ((\ID|register_array[30][28]~regout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[28]~621_combout\ & (((\ID|register_array[22][28]~regout\ & 
-- \Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][28]~regout\,
	datab => \ID|read_data_1[28]~621_combout\,
	datac => \ID|register_array[22][28]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[28]~622_combout\);

-- Location: LCCOMB_X22_Y14_N30
\ID|read_data_1[28]~625\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~625_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|read_data_1[28]~622_combout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[28]~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|read_data_1[28]~624_combout\,
	datad => \ID|read_data_1[28]~622_combout\,
	combout => \ID|read_data_1[28]~625_combout\);

-- Location: LCCOMB_X22_Y14_N28
\ID|read_data_1[28]~628\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~628_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[28]~625_combout\ & (\ID|read_data_1[28]~627_combout\)) # (!\ID|read_data_1[28]~625_combout\ & ((\ID|read_data_1[28]~620_combout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[28]~625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[28]~627_combout\,
	datab => \ID|read_data_1[28]~620_combout\,
	datac => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datad => \ID|read_data_1[28]~625_combout\,
	combout => \ID|read_data_1[28]~628_combout\);

-- Location: LCCOMB_X18_Y14_N20
\ID|read_data_1[28]~639\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~639_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[28]~628_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[28]~638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[28]~638_combout\,
	datab => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datac => \ID|read_data_1[28]~628_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[28]~639_combout\);

-- Location: LCCOMB_X18_Y14_N22
\read_data_1_B|N_dffs:28:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:28:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[28]~639_combout\) # ((\ID|write_data[28]~28_combout\ & \ID|read_data_1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[28]~28_combout\,
	datab => \reset~combout\,
	datac => \ID|read_data_1[28]~639_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \read_data_1_B|N_dffs:28:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y14_N23
\read_data_1_B|N_dffs:28:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:28:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:28:stage_i|q~regout\);

-- Location: LCCOMB_X15_Y17_N10
\EXE|FPU|add_component|stage_1|Y[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_1|Y[5]~5_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:28:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[28]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datad => \EXE|Binput_signed[28]~6_combout\,
	combout => \EXE|FPU|add_component|stage_1|Y[5]~5_combout\);

-- Location: LCCOMB_X16_Y17_N24
\EXE|FPU|selector|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux2~1_combout\ = (\EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ & (\EXE|FPU|add_component|stage_1|Y[4]~4_combout\ & \EXE|FPU|add_component|stage_1|Y[5]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_1|Y[4]~4_combout\,
	datad => \EXE|FPU|add_component|stage_1|Y[5]~5_combout\,
	combout => \EXE|FPU|selector|Mux2~1_combout\);

-- Location: LCCOMB_X16_Y17_N28
\EXE|FPU|selector|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux2~2_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & (!\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\)) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & ((\EXE|FPU|selector|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datab => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|selector|Mux2~1_combout\,
	combout => \EXE|FPU|selector|Mux2~2_combout\);

-- Location: LCCOMB_X18_Y17_N24
\EXE|FPU|add_component|stage_1|Y[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_1|Y[6]~6_combout\ = (\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\ & (\EXE|Binput_signed[29]~8_combout\ & \read_data_1_B|N_dffs:29:stage_i|q~regout\)) # 
-- (!\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\ & ((\EXE|Binput_signed[29]~8_combout\) # (\read_data_1_B|N_dffs:29:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\,
	datab => \EXE|Binput_signed[29]~8_combout\,
	datac => \read_data_1_B|N_dffs:29:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_1|Y[6]~6_combout\);

-- Location: LCCOMB_X16_Y17_N14
\EXE|FPU|selector|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux2~3_combout\ = (\EXE|FPU|selector|Mux2~0_combout\) # ((!\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|selector|Mux2~2_combout\ $ (\EXE|FPU|add_component|stage_1|Y[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux2~0_combout\,
	datab => \EXE|FPU|selector|Mux2~2_combout\,
	datac => \EXE|FPU|add_component|stage_1|Y[6]~6_combout\,
	datad => \EXE|FPU|selector|Mux30~2_combout\,
	combout => \EXE|FPU|selector|Mux2~3_combout\);

-- Location: LCCOMB_X19_Y17_N18
\EXE|temp[29]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(29) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux2~3_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux2~3_combout\,
	datad => \EXE|temp\(29),
	combout => \EXE|temp\(29));

-- Location: LCCOMB_X18_Y17_N4
\ALU_result_C|N_dffs:29:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:29:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- ((\EXE|Add0~58_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (\EXE|temp\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datab => \EXE|temp\(29),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datad => \EXE|Add0~58_combout\,
	combout => \ALU_result_C|N_dffs:29:stage_i|q~2_combout\);

-- Location: LCCOMB_X18_Y17_N10
\ALU_result_C|N_dffs:29:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:29:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:15:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:29:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrc_control_B|q~regout\,
	datab => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datac => \read_data_2_B|N_dffs:29:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:29:stage_i|q~1_combout\);

-- Location: LCCOMB_X18_Y17_N14
\ALU_result_C|N_dffs:29:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:29:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:29:stage_i|q~2_combout\ & (((\read_data_1_B|N_dffs:29:stage_i|q~regout\ & \ALU_result_C|N_dffs:29:stage_i|q~1_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:29:stage_i|q~2_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:29:stage_i|q~regout\) # (\ALU_result_C|N_dffs:29:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:29:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:29:stage_i|q~2_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:29:stage_i|q~1_combout\,
	combout => \ALU_result_C|N_dffs:29:stage_i|q~3_combout\);

-- Location: LCCOMB_X19_Y17_N14
\ALU_result_C|N_dffs:29:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:29:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:29:stage_i|q~3_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \EXE|Add1~58_combout\,
	datad => \ALU_result_C|N_dffs:29:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:29:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y17_N15
\ALU_result_C|N_dffs:29:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:29:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux2~3_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:29:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y13_N16
\ALU_result_D|N_dffs:29:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:29:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:29:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \ALU_result_C|N_dffs:29:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:29:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y13_N17
\ALU_result_D|N_dffs:29:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:29:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:29:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y13_N8
\ID|write_data[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[29]~29_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:29:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:29:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_D|N_dffs:29:stage_i|q~regout\,
	datac => \ALU_result_D|N_dffs:29:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[29]~29_combout\);

-- Location: LCCOMB_X19_Y13_N18
\read_data_1_B|N_dffs:29:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:29:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[29]~661_combout\) # ((\ID|write_data[29]~29_combout\ & \ID|read_data_1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[29]~661_combout\,
	datab => \ID|write_data[29]~29_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \reset~combout\,
	combout => \read_data_1_B|N_dffs:29:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y13_N19
\read_data_1_B|N_dffs:29:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:29:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:29:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y17_N8
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ & ((\read_data_1_B|N_dffs:29:stage_i|q~regout\) # 
-- (!\EXE|Binput_signed[29]~8_combout\))) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ & (!\EXE|Binput_signed[29]~8_combout\ & \read_data_1_B|N_dffs:29:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datab => \EXE|Binput_signed[29]~8_combout\,
	datac => \read_data_1_B|N_dffs:29:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X16_Y17_N10
\EXE|FPU|add_component|stage_10|Y[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_10|Y[7]~0_combout\ = (\EXE|FPU|add_component|stage_1|Y[6]~6_combout\ & (((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\)) # (!\EXE|FPU|selector|Mux2~1_combout\))) # 
-- (!\EXE|FPU|add_component|stage_1|Y[6]~6_combout\ & (((\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux2~1_combout\,
	datab => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_1|Y[6]~6_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	combout => \EXE|FPU|add_component|stage_10|Y[7]~0_combout\);

-- Location: LCCOMB_X18_Y17_N26
\EXE|FPU|add_component|stage_10|Y[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_10|Y[7]~1_combout\ = \EXE|FPU|add_component|stage_10|Y[7]~0_combout\ $ (((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ & (\EXE|Binput_signed[30]~31_combout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ & ((\read_data_1_B|N_dffs:30:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[30]~31_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_10|Y[7]~0_combout\,
	datad => \read_data_1_B|N_dffs:30:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_10|Y[7]~1_combout\);

-- Location: LCCOMB_X18_Y17_N20
\EXE|FPU|selector|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux1~0_combout\ = (\EXE|FPU|selector|Mux30~2_combout\ & (!\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|selector|Mux28~0_combout\))) # (!\EXE|FPU|selector|Mux30~2_combout\ & 
-- (((!\EXE|FPU|add_component|stage_10|Y[7]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datab => \EXE|FPU|selector|Mux28~0_combout\,
	datac => \EXE|FPU|selector|Mux30~2_combout\,
	datad => \EXE|FPU|add_component|stage_10|Y[7]~1_combout\,
	combout => \EXE|FPU|selector|Mux1~0_combout\);

-- Location: LCFF_X18_Y17_N17
\ALU_result_C|N_dffs:30:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:30:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux1~0_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:30:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y14_N0
\ALU_result_D|N_dffs:30:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:30:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:30:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datac => \ALU_result_C|N_dffs:30:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:30:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y14_N1
\ALU_result_D|N_dffs:30:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:30:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:30:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y14_N30
\ID|write_data[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[30]~30_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:30:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:30:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:30:stage_i|q~regout\,
	datab => \ALU_result_D|N_dffs:30:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[30]~30_combout\);

-- Location: LCCOMB_X21_Y14_N18
\ID|register_array~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~61_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:30:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:30:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:30:stage_i|q~regout\,
	datab => \ALU_result_D|N_dffs:30:stage_i|q~regout\,
	datac => \reset~combout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|register_array~61_combout\);

-- Location: LCFF_X20_Y11_N13
\ID|register_array[17][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][30]~regout\);

-- Location: LCCOMB_X20_Y11_N12
\ID|read_data_2[30]~676\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~676_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[21][30]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[17][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][30]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][30]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[30]~676_combout\);

-- Location: LCFF_X21_Y14_N19
\ID|register_array[25][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~61_combout\,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][30]~regout\);

-- Location: LCCOMB_X21_Y14_N8
\ID|read_data_2[30]~677\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~677_combout\ = (\ID|read_data_2[30]~676_combout\ & ((\ID|register_array[29][30]~regout\) # ((!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[30]~676_combout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- \ID|register_array[25][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][30]~regout\,
	datab => \ID|read_data_2[30]~676_combout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|register_array[25][30]~regout\,
	combout => \ID|read_data_2[30]~677_combout\);

-- Location: LCFF_X22_Y15_N31
\ID|register_array[31][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][30]~regout\);

-- Location: LCFF_X30_Y11_N23
\ID|register_array[19][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][30]~regout\);

-- Location: LCFF_X30_Y11_N13
\ID|register_array[23][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][30]~regout\);

-- Location: LCCOMB_X30_Y11_N22
\ID|read_data_2[30]~683\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~683_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[23][30]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[19][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[19][30]~regout\,
	datad => \ID|register_array[23][30]~regout\,
	combout => \ID|read_data_2[30]~683_combout\);

-- Location: LCCOMB_X22_Y15_N30
\ID|read_data_2[30]~684\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~684_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[30]~683_combout\ & ((\ID|register_array[31][30]~regout\))) # (!\ID|read_data_2[30]~683_combout\ & (\ID|register_array[27][30]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[30]~683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][30]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[31][30]~regout\,
	datad => \ID|read_data_2[30]~683_combout\,
	combout => \ID|read_data_2[30]~684_combout\);

-- Location: LCFF_X30_Y13_N3
\ID|register_array[30][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][30]~regout\);

-- Location: LCFF_X27_Y15_N23
\ID|register_array[18][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][30]~regout\);

-- Location: LCFF_X27_Y15_N13
\ID|register_array[26][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][30]~regout\);

-- Location: LCCOMB_X27_Y15_N22
\ID|read_data_2[30]~678\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~678_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[26][30]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][30]~regout\,
	datad => \ID|register_array[26][30]~regout\,
	combout => \ID|read_data_2[30]~678_combout\);

-- Location: LCCOMB_X30_Y13_N2
\ID|read_data_2[30]~679\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~679_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[30]~678_combout\ & ((\ID|register_array[30][30]~regout\))) # (!\ID|read_data_2[30]~678_combout\ & (\ID|register_array[22][30]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[30]~678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][30]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[30][30]~regout\,
	datad => \ID|read_data_2[30]~678_combout\,
	combout => \ID|read_data_2[30]~679_combout\);

-- Location: LCFF_X31_Y14_N7
\ID|register_array[16][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][30]~regout\);

-- Location: LCFF_X31_Y14_N29
\ID|register_array[24][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][30]~regout\);

-- Location: LCCOMB_X31_Y14_N6
\ID|read_data_2[30]~680\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~680_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[24][30]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[16][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[16][30]~regout\,
	datad => \ID|register_array[24][30]~regout\,
	combout => \ID|read_data_2[30]~680_combout\);

-- Location: LCFF_X32_Y14_N21
\ID|register_array[28][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][30]~regout\);

-- Location: LCFF_X32_Y14_N11
\ID|register_array[20][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][30]~regout\);

-- Location: LCCOMB_X32_Y14_N20
\ID|read_data_2[30]~681\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~681_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[30]~680_combout\ & (\ID|register_array[28][30]~regout\)) # (!\ID|read_data_2[30]~680_combout\ & ((\ID|register_array[20][30]~regout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[30]~680_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[30]~680_combout\,
	datac => \ID|register_array[28][30]~regout\,
	datad => \ID|register_array[20][30]~regout\,
	combout => \ID|read_data_2[30]~681_combout\);

-- Location: LCCOMB_X21_Y14_N26
\ID|read_data_2[30]~682\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~682_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|read_data_2[30]~679_combout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[30]~681_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[30]~679_combout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \ID|read_data_2[30]~681_combout\,
	combout => \ID|read_data_2[30]~682_combout\);

-- Location: LCCOMB_X21_Y14_N28
\ID|read_data_2[30]~685\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~685_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[30]~682_combout\ & ((\ID|read_data_2[30]~684_combout\))) # (!\ID|read_data_2[30]~682_combout\ & (\ID|read_data_2[30]~677_combout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[30]~682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[30]~677_combout\,
	datac => \ID|read_data_2[30]~684_combout\,
	datad => \ID|read_data_2[30]~682_combout\,
	combout => \ID|read_data_2[30]~685_combout\);

-- Location: LCCOMB_X21_Y14_N4
\ID|read_data_2[30]~696\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~696_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[30]~685_combout\))) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[30]~695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[30]~695_combout\,
	datab => \ID|read_data_2[30]~685_combout\,
	datac => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[30]~696_combout\);

-- Location: LCCOMB_X21_Y14_N2
\read_data_2_B|N_dffs:30:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:30:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[30]~696_combout\) # ((\ID|read_data_2~24_combout\ & \ID|write_data[30]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~24_combout\,
	datab => \ID|write_data[30]~30_combout\,
	datac => \ID|read_data_2[30]~696_combout\,
	datad => \reset~combout\,
	combout => \read_data_2_B|N_dffs:30:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y14_N3
\read_data_2_B|N_dffs:30:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:30:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:30:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y13_N22
\read_data_2_C|N_dffs:30:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:30:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:30:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \read_data_2_B|N_dffs:30:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:30:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y13_N23
\read_data_2_C|N_dffs:30:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:30:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:30:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y14_N28
\read_data_2_C|N_dffs:31:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:31:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:31:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \read_data_2_B|N_dffs:31:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:31:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y14_N29
\read_data_2_C|N_dffs:31:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:31:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:31:stage_i|q~regout\);

-- Location: M4K_X17_Y16
\MEM|data_memory|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dmemory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "dmemory:MEM|altsyncram:data_memory|altsyncram_pmp3:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MemWrite_C|q~regout\,
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portadatain => \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \MEM|data_memory|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \MEM|data_memory|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X18_Y15_N28
\read_data_D|N_dffs:27:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:27:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(27),
	combout => \read_data_D|N_dffs:27:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y15_N29
\read_data_D|N_dffs:27:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:27:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:27:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y15_N6
\ID|write_data[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[27]~27_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:27:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:27:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemtoReg_control_D|q~regout\,
	datab => \ALU_result_D|N_dffs:27:stage_i|q~regout\,
	datad => \read_data_D|N_dffs:27:stage_i|q~regout\,
	combout => \ID|write_data[27]~27_combout\);

-- Location: LCCOMB_X22_Y16_N16
\read_data_2_B|N_dffs:27:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:27:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[27]~630_combout\) # ((\ID|write_data[27]~27_combout\ & \ID|read_data_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[27]~630_combout\,
	datab => \ID|write_data[27]~27_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \reset~combout\,
	combout => \read_data_2_B|N_dffs:27:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y16_N17
\read_data_2_B|N_dffs:27:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:27:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:27:stage_i|q~regout\);

-- Location: LCCOMB_X15_Y15_N20
\read_data_2_C|N_dffs:27:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:27:stage_i|q~0_combout\ = (\read_data_2_B|N_dffs:27:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:27:stage_i|q~regout\,
	datac => \reset~combout\,
	combout => \read_data_2_C|N_dffs:27:stage_i|q~0_combout\);

-- Location: LCFF_X15_Y15_N21
\read_data_2_C|N_dffs:27:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:27:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:27:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y12_N28
\read_data_D|N_dffs:23:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:23:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(23),
	combout => \read_data_D|N_dffs:23:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y12_N29
\read_data_D|N_dffs:23:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:23:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:23:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y12_N30
\ID|write_data[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[23]~23_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:23:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:23:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:23:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \read_data_D|N_dffs:23:stage_i|q~regout\,
	combout => \ID|write_data[23]~23_combout\);

-- Location: LCCOMB_X19_Y12_N4
\read_data_1_B|N_dffs:23:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:23:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[23]~529_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[23]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1~23_combout\,
	datab => \ID|read_data_1[23]~529_combout\,
	datac => \reset~combout\,
	datad => \ID|write_data[23]~23_combout\,
	combout => \read_data_1_B|N_dffs:23:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y12_N5
\read_data_1_B|N_dffs:23:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:23:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:23:stage_i|q~regout\);

-- Location: LCCOMB_X15_Y16_N30
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ = \read_data_1_B|N_dffs:24:stage_i|q~regout\ $ (\EXE|Binput_signed[24]~4_combout\ $ (((\read_data_1_B|N_dffs:23:stage_i|q~regout\) # (!\EXE|Binput_signed[23]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:24:stage_i|q~regout\,
	datab => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datac => \EXE|Binput_signed[23]~3_combout\,
	datad => \EXE|Binput_signed[24]~4_combout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\);

-- Location: LCCOMB_X18_Y18_N30
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~47_combout\ = (\EXE|Binput_signed[5]~26_combout\ & ((\EXE|Binput_signed[6]~25_combout\) # (\EXE|Binput_signed[23]~3_combout\ $ (!\read_data_1_B|N_dffs:23:stage_i|q~regout\)))) # 
-- (!\EXE|Binput_signed[5]~26_combout\ & (\EXE|Binput_signed[6]~25_combout\ & (\EXE|Binput_signed[23]~3_combout\ $ (\read_data_1_B|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[5]~26_combout\,
	datab => \EXE|Binput_signed[23]~3_combout\,
	datac => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datad => \EXE|Binput_signed[6]~25_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~47_combout\);

-- Location: LCCOMB_X18_Y18_N18
\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~49_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~47_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~48_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~47_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~49_combout\);

-- Location: LCCOMB_X15_Y19_N26
\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[5]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[5]~7_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~49_combout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[7]~43_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[5]~49_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[5]~7_combout\);

-- Location: LCCOMB_X15_Y19_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~27_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & (((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[9]~3_combout\))) # 
-- (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[21]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit3:7:stage_i|Aout[21]~4_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~21_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[9]~3_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~27_combout\);

-- Location: LCCOMB_X15_Y19_N4
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~28_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & ((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~27_combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[5]~7_combout\))) # (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~27_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~3_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\ & (((\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[13]~3_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit1:1:stage_i|Aout[5]~7_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[4]~22_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~27_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~28_combout\);

-- Location: LCCOMB_X15_Y17_N6
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~63_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~28_combout\ & (\read_data_1_B|N_dffs:28:stage_i|q~regout\ $ 
-- (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\ $ (\EXE|Binput_signed[28]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~28_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\,
	datad => \EXE|Binput_signed[28]~6_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~63_combout\);

-- Location: LCCOMB_X18_Y21_N22
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ = \EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~63_combout\ $ 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\ $ (\EXE|FPU|add_component|stage_2|Out1[5]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[5]~63_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[5]~5_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\);

-- Location: LCCOMB_X20_Y21_N28
\EXE|FPU|add_component|stage_5|Y[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[0]~23_combout\ = ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ & !\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[0]~23_combout\);

-- Location: LCCOMB_X20_Y21_N22
\EXE|FPU|add_component|stage_5|Y[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[0]~24_combout\ = (\EXE|FPU|add_component|stage_5|process_0~4_combout\ & (\EXE|FPU|add_component|stage_5|process_0~14_combout\)) # (!\EXE|FPU|add_component|stage_5|process_0~4_combout\ & 
-- (((\EXE|FPU|add_component|stage_5|Y[0]~23_combout\ & \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~14_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[0]~23_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~4_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[0]~24_combout\);

-- Location: LCCOMB_X21_Y21_N0
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~4_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~4_combout\);

-- Location: LCCOMB_X20_Y21_N16
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~5_combout\ = (!\EXE|FPU|add_component|stage_5|process_0~4_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~4_combout\ & \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~4_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~4_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~5_combout\);

-- Location: LCCOMB_X20_Y21_N8
\EXE|FPU|add_component|stage_5|Y[0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[0]~25_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~5_combout\ & (((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\)) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\))) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~5_combout\ & (((\EXE|FPU|add_component|stage_5|Y[0]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[0]~24_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~5_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\);

-- Location: LCCOMB_X14_Y17_N26
\EXE|FPU|selector|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux7~1_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ $ (((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\) # 
-- (!\EXE|FPU|add_component|stage_1|Y[0]~0_combout\))))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & (\EXE|FPU|add_component|stage_1|Y[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_1|Y[0]~0_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|selector|Mux7~1_combout\);

-- Location: LCCOMB_X15_Y16_N10
\EXE|FPU|add_component|stage_1|Y[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_1|Y[1]~1_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:24:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[24]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:24:stage_i|q~regout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|Binput_signed[24]~4_combout\,
	combout => \EXE|FPU|add_component|stage_1|Y[1]~1_combout\);

-- Location: LCCOMB_X14_Y17_N20
\EXE|FPU|selector|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux7~2_combout\ = (\EXE|FPU|selector|Mux7~0_combout\) # ((!\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|selector|Mux7~1_combout\ $ (\EXE|FPU|add_component|stage_1|Y[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux7~0_combout\,
	datab => \EXE|FPU|selector|Mux7~1_combout\,
	datac => \EXE|FPU|add_component|stage_1|Y[1]~1_combout\,
	datad => \EXE|FPU|selector|Mux30~2_combout\,
	combout => \EXE|FPU|selector|Mux7~2_combout\);

-- Location: LCCOMB_X15_Y16_N22
\EXE|temp[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(24) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux7~2_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux7~2_combout\,
	datad => \EXE|temp\(24),
	combout => \EXE|temp\(24));

-- Location: LCCOMB_X15_Y16_N14
\ALU_result_C|N_dffs:24:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:24:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- ((\EXE|Add0~48_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (\EXE|temp\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datab => \EXE|temp\(24),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datad => \EXE|Add0~48_combout\,
	combout => \ALU_result_C|N_dffs:24:stage_i|q~1_combout\);

-- Location: LCCOMB_X15_Y16_N8
\ALU_result_C|N_dffs:24:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:24:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:24:stage_i|q~1_combout\ & (((\EXE|Binput_signed[24]~4_combout\ & \read_data_1_B|N_dffs:24:stage_i|q~regout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:24:stage_i|q~1_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\EXE|Binput_signed[24]~4_combout\) # (\read_data_1_B|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[24]~4_combout\,
	datab => \ALU_result_C|N_dffs:24:stage_i|q~1_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \read_data_1_B|N_dffs:24:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:24:stage_i|q~2_combout\);

-- Location: LCCOMB_X15_Y16_N16
\ALU_result_C|N_dffs:24:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:24:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\ALU_result_C|N_dffs:24:stage_i|q~2_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\EXE|Add1~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \ALU_result_C|N_dffs:24:stage_i|q~2_combout\,
	datad => \EXE|Add1~48_combout\,
	combout => \ALU_result_C|N_dffs:24:stage_i|q~0_combout\);

-- Location: LCFF_X15_Y16_N17
\ALU_result_C|N_dffs:24:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:24:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux7~2_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:24:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y15_N24
\ALU_result_D|N_dffs:24:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:24:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:24:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \ALU_result_C|N_dffs:24:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:24:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y15_N25
\ALU_result_D|N_dffs:24:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:24:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:24:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y15_N0
\read_data_D|N_dffs:24:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:24:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(24),
	combout => \read_data_D|N_dffs:24:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y15_N1
\read_data_D|N_dffs:24:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:24:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:24:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y15_N18
\ID|write_data[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[24]~24_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:24:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:24:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemtoReg_control_D|q~regout\,
	datac => \ALU_result_D|N_dffs:24:stage_i|q~regout\,
	datad => \read_data_D|N_dffs:24:stage_i|q~regout\,
	combout => \ID|write_data[24]~24_combout\);

-- Location: LCCOMB_X18_Y15_N14
\ID|register_array~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~55_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:24:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:24:stage_i|q~regout\,
	datab => \MemtoReg_control_D|q~regout\,
	datac => \reset~combout\,
	datad => \read_data_D|N_dffs:24:stage_i|q~regout\,
	combout => \ID|register_array~55_combout\);

-- Location: LCFF_X18_Y15_N15
\ID|register_array[25][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~55_combout\,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][24]~regout\);

-- Location: LCFF_X23_Y11_N29
\ID|register_array[29][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][24]~regout\);

-- Location: LCCOMB_X23_Y11_N18
\ID|read_data_2[24]~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~545_combout\ = (\ID|read_data_2[24]~544_combout\ & (((\ID|register_array[29][24]~regout\) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[24]~544_combout\ & (\ID|register_array[25][24]~regout\ & 
-- (\Instruction_A|N_dffs:19:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[24]~544_combout\,
	datab => \ID|register_array[25][24]~regout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|register_array[29][24]~regout\,
	combout => \ID|read_data_2[24]~545_combout\);

-- Location: LCFF_X30_Y16_N29
\ID|register_array[19][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][24]~regout\);

-- Location: LCFF_X30_Y16_N11
\ID|register_array[23][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][24]~regout\);

-- Location: LCCOMB_X30_Y16_N28
\ID|read_data_2[24]~551\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~551_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[23][24]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[19][24]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[19][24]~regout\,
	datad => \ID|register_array[23][24]~regout\,
	combout => \ID|read_data_2[24]~551_combout\);

-- Location: LCFF_X26_Y12_N3
\ID|register_array[31][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][24]~regout\);

-- Location: LCFF_X26_Y12_N1
\ID|register_array[27][24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~55_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][24]~regout\);

-- Location: LCCOMB_X26_Y12_N2
\ID|read_data_2[24]~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~552_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[24]~551_combout\ & (\ID|register_array[31][24]~regout\)) # (!\ID|read_data_2[24]~551_combout\ & ((\ID|register_array[27][24]~regout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[24]~551_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|read_data_2[24]~551_combout\,
	datac => \ID|register_array[31][24]~regout\,
	datad => \ID|register_array[27][24]~regout\,
	combout => \ID|read_data_2[24]~552_combout\);

-- Location: LCCOMB_X23_Y11_N4
\ID|read_data_2[24]~553\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~553_combout\ = (\ID|read_data_2[24]~550_combout\ & (((\ID|read_data_2[24]~552_combout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[24]~550_combout\ & (\ID|read_data_2[24]~545_combout\ & 
-- (\Instruction_A|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[24]~550_combout\,
	datab => \ID|read_data_2[24]~545_combout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[24]~552_combout\,
	combout => \ID|read_data_2[24]~553_combout\);

-- Location: LCCOMB_X23_Y11_N2
\ID|read_data_2[24]~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~564_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[24]~553_combout\))) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[24]~563_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[24]~563_combout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \ID|read_data_2[24]~553_combout\,
	datad => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	combout => \ID|read_data_2[24]~564_combout\);

-- Location: LCCOMB_X16_Y16_N28
\read_data_2_B|N_dffs:24:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:24:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[24]~564_combout\) # ((\ID|read_data_2~24_combout\ & \ID|write_data[24]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~24_combout\,
	datab => \ID|write_data[24]~24_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_2[24]~564_combout\,
	combout => \read_data_2_B|N_dffs:24:stage_i|q~0_combout\);

-- Location: LCFF_X16_Y16_N29
\read_data_2_B|N_dffs:24:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:24:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:24:stage_i|q~regout\);

-- Location: LCCOMB_X16_Y16_N12
\read_data_2_C|N_dffs:24:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:24:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:24:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \read_data_2_B|N_dffs:24:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:24:stage_i|q~0_combout\);

-- Location: LCFF_X16_Y16_N13
\read_data_2_C|N_dffs:24:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:24:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:24:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y17_N12
\read_data_D|N_dffs:31:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:31:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(31),
	combout => \read_data_D|N_dffs:31:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y17_N13
\read_data_D|N_dffs:31:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:31:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:31:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y17_N8
\ID|register_array~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~62_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:31:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:31:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:31:stage_i|q~regout\,
	datab => \MemtoReg_control_D|q~regout\,
	datac => \reset~combout\,
	datad => \read_data_D|N_dffs:31:stage_i|q~regout\,
	combout => \ID|register_array~62_combout\);

-- Location: LCFF_X22_Y11_N17
\ID|register_array[25][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][31]~regout\);

-- Location: LCCOMB_X22_Y11_N16
\ID|read_data_1[31]~685\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~685_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[25][31]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[25][31]~regout\,
	datad => \ID|register_array[17][31]~regout\,
	combout => \ID|read_data_1[31]~685_combout\);

-- Location: LCFF_X27_Y14_N25
\ID|register_array[29][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][31]~regout\);

-- Location: LCCOMB_X27_Y14_N24
\ID|read_data_1[31]~686\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~686_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[31]~685_combout\ & (\ID|register_array[29][31]~regout\)) # (!\ID|read_data_1[31]~685_combout\ & ((\ID|register_array[21][31]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[31]~685_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[31]~685_combout\,
	datac => \ID|register_array[29][31]~regout\,
	datad => \ID|register_array[21][31]~regout\,
	combout => \ID|read_data_1[31]~686_combout\);

-- Location: LCFF_X33_Y12_N27
\ID|register_array[24][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][31]~regout\);

-- Location: LCFF_X33_Y12_N29
\ID|register_array[28][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][31]~regout\);

-- Location: LCCOMB_X33_Y12_N26
\ID|read_data_1[31]~690\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~690_combout\ = (\ID|read_data_1[31]~689_combout\ & (((\ID|register_array[28][31]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\))) # (!\ID|read_data_1[31]~689_combout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[24][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[31]~689_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[24][31]~regout\,
	datad => \ID|register_array[28][31]~regout\,
	combout => \ID|read_data_1[31]~690_combout\);

-- Location: LCCOMB_X33_Y12_N14
\ID|read_data_1[31]~691\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~691_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[31]~688_combout\) # ((\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|read_data_1[31]~690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[31]~688_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datad => \ID|read_data_1[31]~690_combout\,
	combout => \ID|read_data_1[31]~691_combout\);

-- Location: LCCOMB_X27_Y14_N2
\ID|read_data_1[31]~694\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~694_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[31]~691_combout\ & (\ID|read_data_1[31]~693_combout\)) # (!\ID|read_data_1[31]~691_combout\ & ((\ID|read_data_1[31]~686_combout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[31]~691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[31]~693_combout\,
	datab => \ID|read_data_1[31]~686_combout\,
	datac => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datad => \ID|read_data_1[31]~691_combout\,
	combout => \ID|read_data_1[31]~694_combout\);

-- Location: LCFF_X29_Y11_N15
\ID|register_array[4][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][31]~regout\);

-- Location: LCFF_X29_Y11_N21
\ID|register_array[5][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][31]~regout\);

-- Location: LCCOMB_X29_Y11_N20
\ID|read_data_1[31]~695\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~695_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|register_array[5][31]~regout\) # (\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[4][31]~regout\ & 
-- ((!\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[4][31]~regout\,
	datac => \ID|register_array[5][31]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[31]~695_combout\);

-- Location: LCFF_X30_Y12_N17
\ID|register_array[6][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][31]~regout\);

-- Location: LCFF_X30_Y12_N3
\ID|register_array[7][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][31]~regout\);

-- Location: LCCOMB_X30_Y12_N16
\ID|read_data_1[31]~696\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~696_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[31]~695_combout\ & ((\ID|register_array[7][31]~regout\))) # (!\ID|read_data_1[31]~695_combout\ & (\ID|register_array[6][31]~regout\)))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[31]~695_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[31]~695_combout\,
	datac => \ID|register_array[6][31]~regout\,
	datad => \ID|register_array[7][31]~regout\,
	combout => \ID|read_data_1[31]~696_combout\);

-- Location: LCFF_X30_Y10_N13
\ID|register_array[2][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][31]~regout\);

-- Location: LCFF_X31_Y10_N21
\ID|register_array[3][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][31]~regout\);

-- Location: LCFF_X31_Y10_N7
\ID|register_array[1][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][31]~regout\);

-- Location: LCCOMB_X31_Y10_N20
\ID|read_data_1[31]~699\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~699_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[3][31]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[1][31]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[3][31]~regout\,
	datad => \ID|register_array[1][31]~regout\,
	combout => \ID|read_data_1[31]~699_combout\);

-- Location: LCCOMB_X30_Y10_N12
\ID|read_data_1[31]~700\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~700_combout\ = (\ID|read_data_1[31]~699_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][31]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][31]~regout\,
	datad => \ID|read_data_1[31]~699_combout\,
	combout => \ID|read_data_1[31]~700_combout\);

-- Location: LCFF_X32_Y10_N27
\ID|register_array[11][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][31]~regout\);

-- Location: LCFF_X32_Y10_N9
\ID|register_array[9][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][31]~regout\);

-- Location: LCFF_X32_Y11_N21
\ID|register_array[10][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][31]~regout\);

-- Location: LCFF_X32_Y11_N23
\ID|register_array[8][31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~62_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][31]~regout\);

-- Location: LCCOMB_X32_Y11_N20
\ID|read_data_1[31]~697\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~697_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|register_array[10][31]~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[8][31]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][31]~regout\,
	datad => \ID|register_array[8][31]~regout\,
	combout => \ID|read_data_1[31]~697_combout\);

-- Location: LCCOMB_X32_Y10_N8
\ID|read_data_1[31]~698\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~698_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[31]~697_combout\ & (\ID|register_array[11][31]~regout\)) # (!\ID|read_data_1[31]~697_combout\ & ((\ID|register_array[9][31]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[31]~697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][31]~regout\,
	datac => \ID|register_array[9][31]~regout\,
	datad => \ID|read_data_1[31]~697_combout\,
	combout => \ID|read_data_1[31]~698_combout\);

-- Location: LCCOMB_X31_Y9_N24
\ID|read_data_1[31]~701\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~701_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|read_data_1[31]~698_combout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[31]~700_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|read_data_1[31]~700_combout\,
	datad => \ID|read_data_1[31]~698_combout\,
	combout => \ID|read_data_1[31]~701_combout\);

-- Location: LCCOMB_X31_Y9_N6
\ID|read_data_1[31]~704\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~704_combout\ = (\ID|read_data_1[31]~701_combout\ & ((\ID|read_data_1[31]~703_combout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[31]~701_combout\ & (((\ID|read_data_1[31]~696_combout\ & 
-- \Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[31]~703_combout\,
	datab => \ID|read_data_1[31]~696_combout\,
	datac => \ID|read_data_1[31]~701_combout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[31]~704_combout\);

-- Location: LCCOMB_X27_Y14_N4
\ID|read_data_1[31]~705\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~705_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[31]~694_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[31]~704_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datab => \ID|read_data_1[31]~694_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[31]~704_combout\,
	combout => \ID|read_data_1[31]~705_combout\);

-- Location: LCCOMB_X27_Y14_N16
\read_data_1_B|N_dffs:31:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:31:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[31]~705_combout\) # ((\ID|write_data[31]~31_combout\ & \ID|read_data_1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[31]~31_combout\,
	datab => \ID|read_data_1[31]~705_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \reset~combout\,
	combout => \read_data_1_B|N_dffs:31:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y14_N17
\read_data_1_B|N_dffs:31:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:31:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:31:stage_i|q~regout\);

-- Location: LCCOMB_X16_Y21_N0
\EXE|FPU|add_component|SUBorADD\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|SUBorADD~combout\ = \EXE|ALU_ctl[2]~1_combout\ $ (\read_data_1_B|N_dffs:31:stage_i|q~regout\ $ (\EXE|Binput_signed[31]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|ALU_ctl[2]~1_combout\,
	datac => \read_data_1_B|N_dffs:31:stage_i|q~regout\,
	datad => \EXE|Binput_signed[31]~1_combout\,
	combout => \EXE|FPU|add_component|SUBorADD~combout\);

-- Location: LCCOMB_X14_Y20_N10
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ & ((!\EXE|FPU|add_component|SUBorADD~combout\))) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ & (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~18_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\);

-- Location: LCCOMB_X14_Y17_N16
\EXE|FPU|selector|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux8~1_combout\ = (!\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|add_component|stage_1|Y[0]~0_combout\ $ (((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & 
-- \EXE|FPU|add_component|stage_5|Y[0]~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_1|Y[0]~0_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|selector|Mux30~2_combout\,
	combout => \EXE|FPU|selector|Mux8~1_combout\);

-- Location: LCCOMB_X14_Y16_N8
\EXE|FPU|selector|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux8~0_combout\ = (\EXE|FPU|selector|Mux30~2_combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ $ (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\)) # 
-- (!\EXE|FPU|selector|Mux28~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datab => \EXE|FPU|selector|Mux30~2_combout\,
	datac => \EXE|FPU|selector|Mux28~0_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	combout => \EXE|FPU|selector|Mux8~0_combout\);

-- Location: LCCOMB_X16_Y16_N24
\EXE|FPU|selector|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux8~2_combout\ = (!\EXE|FPU|selector|Mux8~1_combout\ & !\EXE|FPU|selector|Mux8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|selector|Mux8~1_combout\,
	datad => \EXE|FPU|selector|Mux8~0_combout\,
	combout => \EXE|FPU|selector|Mux8~2_combout\);

-- Location: LCCOMB_X16_Y16_N30
\EXE|temp[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(23) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux8~2_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux8~2_combout\,
	datad => \EXE|temp\(23),
	combout => \EXE|temp\(23));

-- Location: LCCOMB_X16_Y16_N4
\ALU_result_C|N_dffs:23:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:23:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- (\EXE|Add0~46_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|temp\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~46_combout\,
	datab => \EXE|temp\(23),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:23:stage_i|q~2_combout\);

-- Location: LCCOMB_X16_Y16_N2
\ALU_result_C|N_dffs:23:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:23:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:23:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:23:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \ALU_result_C|N_dffs:23:stage_i|q~1_combout\);

-- Location: LCCOMB_X16_Y16_N22
\ALU_result_C|N_dffs:23:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:23:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:23:stage_i|q~2_combout\ & (((\read_data_1_B|N_dffs:23:stage_i|q~regout\ & \ALU_result_C|N_dffs:23:stage_i|q~1_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:23:stage_i|q~2_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:23:stage_i|q~regout\) # (\ALU_result_C|N_dffs:23:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:23:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:23:stage_i|q~2_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:23:stage_i|q~1_combout\,
	combout => \ALU_result_C|N_dffs:23:stage_i|q~3_combout\);

-- Location: LCCOMB_X16_Y16_N16
\ALU_result_C|N_dffs:23:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:23:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:23:stage_i|q~3_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~46_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datad => \ALU_result_C|N_dffs:23:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:23:stage_i|q~0_combout\);

-- Location: LCFF_X16_Y16_N17
\ALU_result_C|N_dffs:23:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:23:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux8~2_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:23:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y12_N2
\ALU_result_D|N_dffs:23:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:23:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:23:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \ALU_result_C|N_dffs:23:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:23:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y12_N3
\ALU_result_D|N_dffs:23:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:23:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:23:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y12_N18
\ID|register_array~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~54_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:23:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ALU_result_D|N_dffs:23:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \read_data_D|N_dffs:23:stage_i|q~regout\,
	combout => \ID|register_array~54_combout\);

-- Location: LCFF_X20_Y12_N19
\ID|register_array[21][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~54_combout\,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][23]~regout\);

-- Location: LCFF_X21_Y11_N21
\ID|register_array[29][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][23]~regout\);

-- Location: LCCOMB_X20_Y12_N14
\ID|read_data_2[23]~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~523_combout\ = (\ID|read_data_2[23]~522_combout\ & (((\ID|register_array[29][23]~regout\) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[23]~522_combout\ & (\ID|register_array[21][23]~regout\ & 
-- ((\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[23]~522_combout\,
	datab => \ID|register_array[21][23]~regout\,
	datac => \ID|register_array[29][23]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[23]~523_combout\);

-- Location: LCFF_X30_Y16_N17
\ID|register_array[23][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][23]~regout\);

-- Location: LCFF_X26_Y12_N23
\ID|register_array[31][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][23]~regout\);

-- Location: LCFF_X25_Y12_N25
\ID|register_array[19][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][23]~regout\);

-- Location: LCFF_X25_Y12_N7
\ID|register_array[27][23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~54_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][23]~regout\);

-- Location: LCCOMB_X25_Y12_N24
\ID|read_data_2[23]~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~529_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[27][23]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[19][23]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[19][23]~regout\,
	datad => \ID|register_array[27][23]~regout\,
	combout => \ID|read_data_2[23]~529_combout\);

-- Location: LCCOMB_X26_Y12_N22
\ID|read_data_2[23]~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~530_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[23]~529_combout\ & ((\ID|register_array[31][23]~regout\))) # (!\ID|read_data_2[23]~529_combout\ & (\ID|register_array[23][23]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[23]~529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[23][23]~regout\,
	datac => \ID|register_array[31][23]~regout\,
	datad => \ID|read_data_2[23]~529_combout\,
	combout => \ID|read_data_2[23]~530_combout\);

-- Location: LCCOMB_X20_Y12_N10
\ID|read_data_2[23]~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~531_combout\ = (\ID|read_data_2[23]~528_combout\ & (((\ID|read_data_2[23]~530_combout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\))) # (!\ID|read_data_2[23]~528_combout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|read_data_2[23]~523_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[23]~528_combout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[23]~523_combout\,
	datad => \ID|read_data_2[23]~530_combout\,
	combout => \ID|read_data_2[23]~531_combout\);

-- Location: LCCOMB_X16_Y16_N26
\ID|read_data_2[23]~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~542_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[23]~531_combout\))) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[23]~541_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[23]~541_combout\,
	datab => \ID|read_data_2[23]~531_combout\,
	datac => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[23]~542_combout\);

-- Location: LCCOMB_X16_Y16_N0
\read_data_2_B|N_dffs:23:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:23:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[23]~542_combout\) # ((\ID|write_data[23]~23_combout\ & \ID|read_data_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[23]~23_combout\,
	datab => \ID|read_data_2[23]~542_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \read_data_2_B|N_dffs:23:stage_i|q~0_combout\);

-- Location: LCFF_X16_Y16_N1
\read_data_2_B|N_dffs:23:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:23:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:23:stage_i|q~regout\);

-- Location: LCCOMB_X16_Y16_N10
\read_data_2_C|N_dffs:23:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:23:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:23:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \read_data_2_B|N_dffs:23:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:23:stage_i|q~0_combout\);

-- Location: LCFF_X16_Y16_N11
\read_data_2_C|N_dffs:23:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:23:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:23:stage_i|q~regout\);

-- Location: LCCOMB_X16_Y15_N2
\read_data_D|N_dffs:25:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:25:stage_i|q~0_combout\ = (\MEM|data_memory|auto_generated|q_a\(25) & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|data_memory|auto_generated|q_a\(25),
	datac => \reset~combout\,
	combout => \read_data_D|N_dffs:25:stage_i|q~0_combout\);

-- Location: LCFF_X16_Y15_N3
\read_data_D|N_dffs:25:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:25:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:25:stage_i|q~regout\);

-- Location: LCCOMB_X16_Y15_N12
\ALU_result_D|N_dffs:25:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:25:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:25:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:25:stage_i|q~regout\,
	datac => \reset~combout\,
	combout => \ALU_result_D|N_dffs:25:stage_i|q~0_combout\);

-- Location: LCFF_X16_Y15_N13
\ALU_result_D|N_dffs:25:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:25:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:25:stage_i|q~regout\);

-- Location: LCCOMB_X16_Y15_N14
\ID|register_array~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~56_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:25:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:25:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \read_data_D|N_dffs:25:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \ALU_result_D|N_dffs:25:stage_i|q~regout\,
	combout => \ID|register_array~56_combout\);

-- Location: LCFF_X21_Y10_N7
\ID|register_array[2][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][25]~regout\);

-- Location: LCCOMB_X21_Y10_N6
\ID|read_data_1[25]~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~568_combout\ = (\ID|read_data_1[25]~567_combout\) # ((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[2][25]~regout\ & \Instruction_A|N_dffs:22:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[25]~567_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][25]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[25]~568_combout\);

-- Location: LCFF_X24_Y10_N9
\ID|register_array[10][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][25]~regout\);

-- Location: LCFF_X24_Y10_N27
\ID|register_array[8][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][25]~regout\);

-- Location: LCCOMB_X24_Y10_N8
\ID|read_data_1[25]~565\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~565_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|register_array[10][25]~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[8][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][25]~regout\,
	datad => \ID|register_array[8][25]~regout\,
	combout => \ID|read_data_1[25]~565_combout\);

-- Location: LCFF_X23_Y10_N11
\ID|register_array[9][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][25]~regout\);

-- Location: LCFF_X23_Y10_N13
\ID|register_array[11][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][25]~regout\);

-- Location: LCCOMB_X23_Y10_N10
\ID|read_data_1[25]~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~566_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[25]~565_combout\ & ((\ID|register_array[11][25]~regout\))) # (!\ID|read_data_1[25]~565_combout\ & (\ID|register_array[9][25]~regout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[25]~565_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[25]~565_combout\,
	datac => \ID|register_array[9][25]~regout\,
	datad => \ID|register_array[11][25]~regout\,
	combout => \ID|read_data_1[25]~566_combout\);

-- Location: LCCOMB_X23_Y10_N30
\ID|read_data_1[25]~569\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~569_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\) # (\ID|read_data_1[25]~566_combout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[25]~568_combout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[25]~568_combout\,
	datac => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datad => \ID|read_data_1[25]~566_combout\,
	combout => \ID|read_data_1[25]~569_combout\);

-- Location: LCCOMB_X24_Y8_N12
\ID|read_data_1[25]~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~564_combout\ = (\ID|read_data_1[25]~563_combout\ & ((\ID|register_array[7][25]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[25]~563_combout\ & (((\ID|register_array[6][25]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[25]~563_combout\,
	datab => \ID|register_array[7][25]~regout\,
	datac => \ID|register_array[6][25]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[25]~564_combout\);

-- Location: LCCOMB_X23_Y10_N0
\ID|read_data_1[25]~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~572_combout\ = (\ID|read_data_1[25]~569_combout\ & ((\ID|read_data_1[25]~571_combout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[25]~569_combout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- \ID|read_data_1[25]~564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[25]~571_combout\,
	datab => \ID|read_data_1[25]~569_combout\,
	datac => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datad => \ID|read_data_1[25]~564_combout\,
	combout => \ID|read_data_1[25]~572_combout\);

-- Location: LCFF_X25_Y16_N29
\ID|register_array[28][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][25]~regout\);

-- Location: LCFF_X25_Y16_N27
\ID|register_array[24][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][25]~regout\);

-- Location: LCFF_X26_Y16_N5
\ID|register_array[20][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][25]~regout\);

-- Location: LCFF_X26_Y16_N31
\ID|register_array[16][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][25]~regout\);

-- Location: LCCOMB_X26_Y16_N4
\ID|read_data_1[25]~557\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~557_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[20][25]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[16][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[20][25]~regout\,
	datad => \ID|register_array[16][25]~regout\,
	combout => \ID|read_data_1[25]~557_combout\);

-- Location: LCCOMB_X25_Y16_N26
\ID|read_data_1[25]~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~558_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[25]~557_combout\ & (\ID|register_array[28][25]~regout\)) # (!\ID|read_data_1[25]~557_combout\ & ((\ID|register_array[24][25]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[25]~557_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[28][25]~regout\,
	datac => \ID|register_array[24][25]~regout\,
	datad => \ID|read_data_1[25]~557_combout\,
	combout => \ID|read_data_1[25]~558_combout\);

-- Location: LCFF_X27_Y12_N25
\ID|register_array[30][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][25]~regout\);

-- Location: LCFF_X31_Y12_N11
\ID|register_array[26][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][25]~regout\);

-- Location: LCFF_X29_Y13_N15
\ID|register_array[22][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][25]~regout\);

-- Location: LCCOMB_X29_Y13_N14
\ID|read_data_1[25]~555\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~555_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[22][25]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[18][25]~regout\ 
-- & ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][25]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][25]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[25]~555_combout\);

-- Location: LCCOMB_X31_Y12_N10
\ID|read_data_1[25]~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~556_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[25]~555_combout\ & (\ID|register_array[30][25]~regout\)) # (!\ID|read_data_1[25]~555_combout\ & ((\ID|register_array[26][25]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[25]~555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[30][25]~regout\,
	datac => \ID|register_array[26][25]~regout\,
	datad => \ID|read_data_1[25]~555_combout\,
	combout => \ID|read_data_1[25]~556_combout\);

-- Location: LCCOMB_X23_Y13_N2
\ID|read_data_1[25]~559\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~559_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|read_data_1[25]~556_combout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[25]~558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|read_data_1[25]~558_combout\,
	datad => \ID|read_data_1[25]~556_combout\,
	combout => \ID|read_data_1[25]~559_combout\);

-- Location: LCFF_X23_Y12_N15
\ID|register_array[31][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][25]~regout\);

-- Location: LCFF_X23_Y12_N5
\ID|register_array[23][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][25]~regout\);

-- Location: LCFF_X32_Y16_N1
\ID|register_array[27][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][25]~regout\);

-- Location: LCFF_X32_Y16_N27
\ID|register_array[19][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][25]~regout\);

-- Location: LCCOMB_X32_Y16_N0
\ID|read_data_1[25]~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~560_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[27][25]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[19][25]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[27][25]~regout\,
	datad => \ID|register_array[19][25]~regout\,
	combout => \ID|read_data_1[25]~560_combout\);

-- Location: LCCOMB_X23_Y12_N4
\ID|read_data_1[25]~561\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~561_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[25]~560_combout\ & (\ID|register_array[31][25]~regout\)) # (!\ID|read_data_1[25]~560_combout\ & ((\ID|register_array[23][25]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[25]~560_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[31][25]~regout\,
	datac => \ID|register_array[23][25]~regout\,
	datad => \ID|read_data_1[25]~560_combout\,
	combout => \ID|read_data_1[25]~561_combout\);

-- Location: LCFF_X22_Y11_N21
\ID|register_array[17][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][25]~regout\);

-- Location: LCFF_X21_Y11_N15
\ID|register_array[25][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][25]~regout\);

-- Location: LCCOMB_X21_Y11_N14
\ID|read_data_1[25]~553\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~553_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|register_array[25][25]~regout\) # (\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[17][25]~regout\ 
-- & ((!\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[17][25]~regout\,
	datac => \ID|register_array[25][25]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[25]~553_combout\);

-- Location: LCFF_X21_Y11_N17
\ID|register_array[29][25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~56_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][25]~regout\);

-- Location: LCCOMB_X21_Y11_N16
\ID|read_data_1[25]~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~554_combout\ = (\ID|read_data_1[25]~553_combout\ & (((\ID|register_array[29][25]~regout\) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[25]~553_combout\ & (\ID|register_array[21][25]~regout\ & 
-- ((\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][25]~regout\,
	datab => \ID|read_data_1[25]~553_combout\,
	datac => \ID|register_array[29][25]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[25]~554_combout\);

-- Location: LCCOMB_X23_Y13_N28
\ID|read_data_1[25]~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~562_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[25]~559_combout\ & (\ID|read_data_1[25]~561_combout\)) # (!\ID|read_data_1[25]~559_combout\ & ((\ID|read_data_1[25]~554_combout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[25]~559_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[25]~559_combout\,
	datac => \ID|read_data_1[25]~561_combout\,
	datad => \ID|read_data_1[25]~554_combout\,
	combout => \ID|read_data_1[25]~562_combout\);

-- Location: LCCOMB_X16_Y15_N8
\ID|read_data_1[25]~573\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~573_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[25]~562_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[25]~572_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datab => \ID|read_data_1[25]~572_combout\,
	datac => \ID|read_data_1[25]~562_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[25]~573_combout\);

-- Location: LCCOMB_X16_Y15_N10
\read_data_1_B|N_dffs:25:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:25:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[25]~573_combout\) # ((\ID|write_data[25]~25_combout\ & \ID|read_data_1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[25]~25_combout\,
	datab => \ID|read_data_1[25]~573_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \read_data_1_B|N_dffs:25:stage_i|q~0_combout\);

-- Location: LCFF_X16_Y15_N11
\read_data_1_B|N_dffs:25:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:25:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:25:stage_i|q~regout\);

-- Location: LCCOMB_X15_Y15_N0
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~1_combout\ & ((\read_data_1_B|N_dffs:25:stage_i|q~regout\ & 
-- ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\) # (!\EXE|Binput_signed[25]~5_combout\))) # (!\read_data_1_B|N_dffs:25:stage_i|q~regout\ & (!\EXE|Binput_signed[25]~5_combout\ & 
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~1_combout\,
	datab => \read_data_1_B|N_dffs:25:stage_i|q~regout\,
	datac => \EXE|Binput_signed[25]~5_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2_combout\);

-- Location: LCCOMB_X15_Y15_N2
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ = \read_data_1_B|N_dffs:27:stage_i|q~regout\ $ (\EXE|Binput_signed[27]~2_combout\ $ 
-- (((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\) # (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|Cout~2_combout\,
	datac => \read_data_1_B|N_dffs:27:stage_i|q~regout\,
	datad => \EXE|Binput_signed[27]~2_combout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\);

-- Location: LCCOMB_X15_Y17_N18
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:28:stage_i|q~regout\ $ 
-- (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\ $ (\EXE|Binput_signed[28]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\,
	datad => \EXE|Binput_signed[28]~6_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\);

-- Location: LCCOMB_X15_Y20_N22
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~19_combout\ = (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~13_combout\)) # (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & ((!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[19]~13_combout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~19_combout\);

-- Location: LCCOMB_X15_Y20_N20
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~18_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\ & (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0_combout\) # (\EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~0_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[21]~1_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~18_combout\);

-- Location: LCCOMB_X15_Y20_N16
\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~21_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~19_combout\) # ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~18_combout\) # 
-- ((\EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20_combout\ & \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~20_combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~19_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~18_combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit0|Aout[17]~7_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~21_combout\);

-- Location: LCCOMB_X16_Y20_N2
\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~58_combout\ = (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[13]~6_combout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_3|shift_loop_bit2:3:stage_i|Aout[17]~21_combout\,
	combout => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~58_combout\);

-- Location: LCCOMB_X19_Y16_N16
\EXE|FPU|add_component|stage_2|Out1[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[17]~17_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:17:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[17]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_1_B|N_dffs:17:stage_i|q~regout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|Binput_signed[17]~13_combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[17]~17_combout\);

-- Location: LCCOMB_X16_Y20_N8
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ & ((\EXE|FPU|add_component|stage_2|Out1[16]~16_combout\) # 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[16]~59_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_2|Out1[16]~16_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[16]~59_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[16]~59_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:15:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[16]~16_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X16_Y20_N26
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_2|Out1[17]~17_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\) # 
-- (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~58_combout\)))) # (!\EXE|FPU|add_component|stage_2|Out1[17]~17_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\ & (\EXE|FPU|add_component|SUBorADD~combout\ $ (!\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~58_combout\,
	datac => \EXE|FPU|add_component|stage_2|Out1[17]~17_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X22_Y20_N8
\EXE|FPU|add_component|stage_2|Out1[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[18]~18_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:18:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[18]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \read_data_1_B|N_dffs:18:stage_i|q~regout\,
	datad => \EXE|Binput_signed[18]~14_combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[18]~18_combout\);

-- Location: LCCOMB_X16_Y20_N28
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ & ((\EXE|FPU|add_component|stage_2|Out1[18]~18_combout\) # 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~57_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\)))) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_2|Out1[18]~18_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~57_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~57_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_2|Out1[18]~18_combout\,
	datad => \EXE|FPU|add_component|SUBorADD~combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X21_Y19_N0
\EXE|FPU|add_component|stage_2|Out1[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[19]~19_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\read_data_1_B|N_dffs:19:stage_i|q~regout\))) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\EXE|Binput_signed[19]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datac => \EXE|Binput_signed[19]~17_combout\,
	datad => \read_data_1_B|N_dffs:19:stage_i|q~regout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[19]~19_combout\);

-- Location: LCCOMB_X16_Y20_N20
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~56_combout\ $ (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\ 
-- $ (\EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_2|Out1[19]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[19]~56_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_2|Out1[19]~19_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\);

-- Location: LCCOMB_X16_Y20_N30
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~57_combout\ $ (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\ 
-- $ (\EXE|FPU|add_component|stage_2|Out1[18]~18_combout\ $ (\EXE|FPU|add_component|SUBorADD~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[18]~57_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_2|Out1[18]~18_combout\,
	datad => \EXE|FPU|add_component|SUBorADD~combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\);

-- Location: LCCOMB_X16_Y20_N24
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\ = \EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~58_combout\ $ 
-- (\EXE|FPU|add_component|stage_2|Out1[17]~17_combout\ $ (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUBorADD~combout\,
	datab => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[17]~58_combout\,
	datac => \EXE|FPU|add_component|stage_2|Out1[17]~17_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:16:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\);

-- Location: LCCOMB_X16_Y20_N10
\EXE|FPU|add_component|stage_5|process_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~0_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:17:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~0_combout\);

-- Location: LCCOMB_X18_Y22_N30
\EXE|FPU|add_component|stage_5|process_0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~7_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~7_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_5|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~7_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~0_combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~7_combout\);

-- Location: LCCOMB_X19_Y22_N20
\EXE|FPU|add_component|stage_5|Y[3]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[3]~10_combout\ = (\EXE|FPU|add_component|stage_5|process_0~7_combout\ & ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\) # (!\EXE|FPU|add_component|stage_5|Y[2]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~9_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~7_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[3]~10_combout\);

-- Location: LCCOMB_X24_Y22_N4
\EXE|FPU|add_component|stage_5|Y[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|Y[3]~29_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\) # ((\EXE|FPU|add_component|stage_5|process_0~4_combout\ & ((\EXE|FPU|add_component|stage_5|Y[3]~10_combout\) # 
-- (\EXE|FPU|add_component|stage_5|process_0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[3]~10_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~6_combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~4_combout\,
	combout => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\);

-- Location: LCCOMB_X18_Y22_N0
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~37_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:13:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~37_combout\);

-- Location: LCCOMB_X20_Y22_N4
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~33_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:11:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~33_combout\);

-- Location: LCCOMB_X18_Y22_N18
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~38_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~37_combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~37_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~33_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~38_combout\);

-- Location: LCCOMB_X27_Y21_N20
\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[14]~12_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~30_combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~38_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[10]~30_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[14]~12_combout\);

-- Location: LCCOMB_X27_Y21_N14
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[14]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[14]~17_combout\ = (\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & ((!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[14]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[14]~12_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[14]~17_combout\);

-- Location: LCCOMB_X29_Y21_N30
\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~11_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~28_combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[13]~36_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[9]~28_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~11_combout\);

-- Location: LCCOMB_X22_Y22_N4
\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\)) # (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2_combout\);

-- Location: LCCOMB_X29_Y21_N0
\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4_combout\ = (\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~17_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~17_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[5]~18_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4_combout\);

-- Location: LCCOMB_X29_Y21_N28
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~2_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~13_combout\ & ((\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4_combout\))) # (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~11_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[10]~13_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~2_combout\);

-- Location: LCCOMB_X29_Y21_N14
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~3_combout\ = (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~5_combout\ & 
-- (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~2_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~14_combout\ & 
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~5_combout\,
	datab => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~2_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[11]~14_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~3_combout\);

-- Location: LCCOMB_X25_Y21_N20
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:16:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~20_combout\ $ (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[15]~18_combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[14]~17_combout\ & \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[15]~18_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~20_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[14]~17_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~3_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\);

-- Location: LCCOMB_X33_Y18_N22
\EXE|FPU|mul_component|Mux22~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~101_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~94_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~94_combout\,
	datab => \EXE|FPU|mul_component|Mux22~100_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~101_combout\);

-- Location: LCCOMB_X32_Y18_N0
\EXE|FPU|selector|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux16~2_combout\ = (\EXE|FPU|selector|Mux10~0_combout\ & (((\EXE|FPU|selector|Mux10~1_combout\)))) # (!\EXE|FPU|selector|Mux10~0_combout\ & ((\EXE|FPU|selector|Mux10~1_combout\ & ((\EXE|FPU|mul_component|Mux22~101_combout\))) # 
-- (!\EXE|FPU|selector|Mux10~1_combout\ & (\EXE|FPU|mul_component|Mux22~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~77_combout\,
	datab => \EXE|FPU|mul_component|Mux22~101_combout\,
	datac => \EXE|FPU|selector|Mux10~0_combout\,
	datad => \EXE|FPU|selector|Mux10~1_combout\,
	combout => \EXE|FPU|selector|Mux16~2_combout\);

-- Location: LCCOMB_X33_Y18_N16
\EXE|FPU|mul_component|Mux22~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~91_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~91_combout\);

-- Location: LCCOMB_X33_Y18_N26
\EXE|FPU|mul_component|Mux22~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~98_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~91_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~97_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datac => \EXE|FPU|mul_component|Mux22~91_combout\,
	combout => \EXE|FPU|mul_component|Mux22~98_combout\);

-- Location: LCCOMB_X32_Y18_N26
\EXE|FPU|selector|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux16~3_combout\ = (\EXE|FPU|selector|Mux16~2_combout\ & (((\EXE|FPU|mul_component|Mux22~98_combout\) # (!\EXE|FPU|selector|Mux10~0_combout\)))) # (!\EXE|FPU|selector|Mux16~2_combout\ & (\EXE|FPU|selector|Mux16~1_combout\ & 
-- ((\EXE|FPU|selector|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux16~1_combout\,
	datab => \EXE|FPU|selector|Mux16~2_combout\,
	datac => \EXE|FPU|mul_component|Mux22~98_combout\,
	datad => \EXE|FPU|selector|Mux10~0_combout\,
	combout => \EXE|FPU|selector|Mux16~3_combout\);

-- Location: LCCOMB_X25_Y20_N0
\EXE|FPU|selector|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux16~4_combout\ = (\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|selector|Mux28~0_combout\ & ((\EXE|FPU|selector|Mux16~3_combout\)))) # (!\EXE|FPU|selector|Mux30~2_combout\ & 
-- (((\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~0_combout\,
	datab => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:16:stage_i|sum~combout\,
	datac => \EXE|FPU|selector|Mux30~2_combout\,
	datad => \EXE|FPU|selector|Mux16~3_combout\,
	combout => \EXE|FPU|selector|Mux16~4_combout\);

-- Location: LCCOMB_X21_Y18_N6
\EXE|temp[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(15) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux16~4_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux16~4_combout\,
	datad => \EXE|temp\(15),
	combout => \EXE|temp\(15));

-- Location: LCCOMB_X21_Y18_N0
\ALU_result_C|N_dffs:15:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:15:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- (\EXE|Add0~30_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|temp\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~30_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datad => \EXE|temp\(15),
	combout => \ALU_result_C|N_dffs:15:stage_i|q~2_combout\);

-- Location: LCCOMB_X21_Y18_N14
\ALU_result_C|N_dffs:15:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:15:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:15:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:15:stage_i|q~regout\,
	datab => \ALUSrc_control_B|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:15:stage_i|q~1_combout\);

-- Location: LCCOMB_X21_Y18_N26
\ALU_result_C|N_dffs:15:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:15:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:15:stage_i|q~2_combout\ & (((\read_data_1_B|N_dffs:15:stage_i|q~regout\ & \ALU_result_C|N_dffs:15:stage_i|q~1_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:15:stage_i|q~2_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:15:stage_i|q~regout\) # (\ALU_result_C|N_dffs:15:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:15:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:15:stage_i|q~2_combout\,
	datac => \ALU_result_C|N_dffs:15:stage_i|q~1_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:15:stage_i|q~3_combout\);

-- Location: LCCOMB_X21_Y18_N24
\ALU_result_C|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:15:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:15:stage_i|q~3_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \EXE|Add1~30_combout\,
	datad => \ALU_result_C|N_dffs:15:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:15:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y18_N25
\ALU_result_C|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:15:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux16~4_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:15:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y18_N18
\ALU_result_D|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:15:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:15:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \ALU_result_C|N_dffs:15:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:15:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y18_N19
\ALU_result_D|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:15:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:15:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y18_N22
\ID|write_data[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[15]~15_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:15:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:15:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemtoReg_control_D|q~regout\,
	datab => \ALU_result_D|N_dffs:15:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:15:stage_i|q~regout\,
	combout => \ID|write_data[15]~15_combout\);

-- Location: LCCOMB_X21_Y18_N28
\read_data_1_B|N_dffs:15:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:15:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[15]~353_combout\) # ((\ID|write_data[15]~15_combout\ & \ID|read_data_1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[15]~353_combout\,
	datab => \ID|write_data[15]~15_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \reset~combout\,
	combout => \read_data_1_B|N_dffs:15:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y18_N29
\read_data_1_B|N_dffs:15:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:15:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:15:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y19_N8
\EXE|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~40_combout\ = ((\read_data_1_B|N_dffs:20:stage_i|q~regout\ $ (\EXE|Binput_signed[20]~18_combout\ $ (!\EXE|Add0~39\)))) # (GND)
-- \EXE|Add0~41\ = CARRY((\read_data_1_B|N_dffs:20:stage_i|q~regout\ & ((\EXE|Binput_signed[20]~18_combout\) # (!\EXE|Add0~39\))) # (!\read_data_1_B|N_dffs:20:stage_i|q~regout\ & (\EXE|Binput_signed[20]~18_combout\ & !\EXE|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:20:stage_i|q~regout\,
	datab => \EXE|Binput_signed[20]~18_combout\,
	datad => VCC,
	cin => \EXE|Add0~39\,
	combout => \EXE|Add0~40_combout\,
	cout => \EXE|Add0~41\);

-- Location: LCCOMB_X21_Y16_N28
\ALU_result_C|N_dffs:21:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:21:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- ((\EXE|Add0~42_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (\EXE|temp\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|temp\(21),
	datab => \EXE|Add0~42_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:21:stage_i|q~2_combout\);

-- Location: LCCOMB_X21_Y16_N26
\ALU_result_C|N_dffs:21:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:21:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:21:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:21:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \ALU_result_C|N_dffs:21:stage_i|q~1_combout\);

-- Location: LCCOMB_X21_Y16_N6
\ALU_result_C|N_dffs:21:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:21:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:21:stage_i|q~2_combout\ & (((\read_data_1_B|N_dffs:21:stage_i|q~regout\ & \ALU_result_C|N_dffs:21:stage_i|q~1_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:21:stage_i|q~2_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:21:stage_i|q~regout\) # (\ALU_result_C|N_dffs:21:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:21:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:21:stage_i|q~2_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:21:stage_i|q~1_combout\,
	combout => \ALU_result_C|N_dffs:21:stage_i|q~3_combout\);

-- Location: LCCOMB_X21_Y16_N24
\ALU_result_C|N_dffs:21:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:21:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:21:stage_i|q~3_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~42_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datad => \ALU_result_C|N_dffs:21:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:21:stage_i|q~0_combout\);

-- Location: LCCOMB_X19_Y22_N10
\EXE|FPU|add_component|stage_5|process_0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~2_combout\ = (!\EXE|FPU|add_component|stage_5|process_0~1_combout\) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~1_combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~2_combout\);

-- Location: LCCOMB_X27_Y21_N2
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~39_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~38_combout\) # ((\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[14]~12_combout\ & \EXE|FPU|add_component|stage_5|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~38_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[14]~12_combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~39_combout\);

-- Location: LCCOMB_X24_Y21_N20
\EXE|FPU|selector|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux10~6_combout\ = \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\ $ (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~39_combout\ & 
-- ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:22:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[22]~39_combout\,
	combout => \EXE|FPU|selector|Mux10~6_combout\);

-- Location: LCCOMB_X33_Y18_N20
\EXE|FPU|mul_component|Mux22~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~94_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	combout => \EXE|FPU|mul_component|Mux22~94_combout\);

-- Location: LCCOMB_X33_Y18_N6
\EXE|FPU|mul_component|Mux22~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~95_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~88_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~88_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datac => \EXE|FPU|mul_component|Mux22~94_combout\,
	combout => \EXE|FPU|mul_component|Mux22~95_combout\);

-- Location: LCCOMB_X32_Y20_N2
\EXE|FPU|mul_component|Mux22~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~96_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~92_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~92_combout\,
	datac => \EXE|FPU|mul_component|Mux22~95_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|mul_component|Mux22~96_combout\);

-- Location: LCCOMB_X34_Y18_N30
\EXE|FPU|mul_component|Mux22~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~112_combout\ = (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\) # ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\ & 
-- \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	combout => \EXE|FPU|mul_component|Mux22~112_combout\);

-- Location: LCCOMB_X34_Y18_N24
\EXE|FPU|mul_component|Mux22~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~108_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	combout => \EXE|FPU|mul_component|Mux22~108_combout\);

-- Location: LCCOMB_X34_Y18_N16
\EXE|FPU|mul_component|Mux22~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~113_combout\ = (\EXE|FPU|mul_component|Mux22~112_combout\) # ((\EXE|FPU|mul_component|Mux22~108_combout\ & \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~112_combout\,
	datac => \EXE|FPU|mul_component|Mux22~108_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~113_combout\);

-- Location: LCCOMB_X32_Y18_N28
\EXE|FPU|selector|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux10~4_combout\ = (\EXE|FPU|selector|Mux10~0_combout\ & (\EXE|FPU|selector|Mux10~1_combout\)) # (!\EXE|FPU|selector|Mux10~0_combout\ & ((\EXE|FPU|selector|Mux10~1_combout\ & ((\EXE|FPU|mul_component|Mux22~113_combout\))) # 
-- (!\EXE|FPU|selector|Mux10~1_combout\ & (\EXE|FPU|mul_component|Mux22~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux10~0_combout\,
	datab => \EXE|FPU|selector|Mux10~1_combout\,
	datac => \EXE|FPU|mul_component|Mux22~96_combout\,
	datad => \EXE|FPU|mul_component|Mux22~113_combout\,
	combout => \EXE|FPU|selector|Mux10~4_combout\);

-- Location: LCCOMB_X31_Y17_N4
\EXE|FPU|selector|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux10~2_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|selector|Mux28~4_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\))) # (!\EXE|FPU|selector|Mux28~4_combout\ & (\EXE|FPU|mul_component|Mux22~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~65_combout\,
	datab => \EXE|FPU|selector|Mux28~3_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux10~2_combout\);

-- Location: LCCOMB_X31_Y17_N30
\EXE|FPU|selector|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux10~3_combout\ = (\EXE|FPU|selector|Mux10~2_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\) # ((!\EXE|FPU|selector|Mux28~3_combout\)))) # (!\EXE|FPU|selector|Mux10~2_combout\ & 
-- (((\EXE|FPU|selector|Mux28~3_combout\ & \EXE|FPU|mul_component|Mux22~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	datab => \EXE|FPU|selector|Mux10~2_combout\,
	datac => \EXE|FPU|selector|Mux28~3_combout\,
	datad => \EXE|FPU|mul_component|Mux22~26_combout\,
	combout => \EXE|FPU|selector|Mux10~3_combout\);

-- Location: LCCOMB_X29_Y17_N0
\EXE|FPU|mul_component|Mux22~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~106_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	combout => \EXE|FPU|mul_component|Mux22~106_combout\);

-- Location: LCCOMB_X32_Y18_N30
\EXE|FPU|mul_component|Mux22~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~111_combout\ = (\EXE|FPU|mul_component|Mux22~110_combout\) # ((\EXE|FPU|mul_component|Mux22~106_combout\ & \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~110_combout\,
	datab => \EXE|FPU|mul_component|Mux22~106_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~111_combout\);

-- Location: LCCOMB_X32_Y18_N22
\EXE|FPU|selector|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux10~5_combout\ = (\EXE|FPU|selector|Mux10~0_combout\ & ((\EXE|FPU|selector|Mux10~4_combout\ & ((\EXE|FPU|mul_component|Mux22~111_combout\))) # (!\EXE|FPU|selector|Mux10~4_combout\ & (\EXE|FPU|selector|Mux10~3_combout\)))) # 
-- (!\EXE|FPU|selector|Mux10~0_combout\ & (\EXE|FPU|selector|Mux10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux10~0_combout\,
	datab => \EXE|FPU|selector|Mux10~4_combout\,
	datac => \EXE|FPU|selector|Mux10~3_combout\,
	datad => \EXE|FPU|mul_component|Mux22~111_combout\,
	combout => \EXE|FPU|selector|Mux10~5_combout\);

-- Location: LCCOMB_X25_Y20_N20
\EXE|FPU|selector|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux10~7_combout\ = (\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|selector|Mux28~0_combout\ & ((\EXE|FPU|selector|Mux10~5_combout\)))) # (!\EXE|FPU|selector|Mux30~2_combout\ & (((\EXE|FPU|selector|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~0_combout\,
	datab => \EXE|FPU|selector|Mux10~6_combout\,
	datac => \EXE|FPU|selector|Mux30~2_combout\,
	datad => \EXE|FPU|selector|Mux10~5_combout\,
	combout => \EXE|FPU|selector|Mux10~7_combout\);

-- Location: LCFF_X21_Y16_N25
\ALU_result_C|N_dffs:21:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:21:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux10~7_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:21:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y16_N28
\ALU_result_D|N_dffs:21:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:21:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:21:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \ALU_result_C|N_dffs:21:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:21:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y16_N29
\ALU_result_D|N_dffs:21:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:21:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:21:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y16_N4
\read_data_D|N_dffs:21:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:21:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(21),
	combout => \read_data_D|N_dffs:21:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y16_N5
\read_data_D|N_dffs:21:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:21:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:21:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y16_N2
\ID|register_array~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~52_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:21:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:21:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ALU_result_D|N_dffs:21:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:21:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|register_array~52_combout\);

-- Location: LCFF_X22_Y9_N1
\ID|register_array[17][21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~52_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][21]~regout\);

-- Location: LCCOMB_X22_Y9_N0
\ID|read_data_2[21]~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~478_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[25][21]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[17][21]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][21]~regout\,
	datad => \ID|register_array[25][21]~regout\,
	combout => \ID|read_data_2[21]~478_combout\);

-- Location: LCCOMB_X27_Y12_N10
\ID|read_data_2[21]~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~479_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[21]~478_combout\ & ((\ID|register_array[29][21]~regout\))) # (!\ID|read_data_2[21]~478_combout\ & (\ID|register_array[21][21]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[21]~478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][21]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|read_data_2[21]~478_combout\,
	datad => \ID|register_array[29][21]~regout\,
	combout => \ID|read_data_2[21]~479_combout\);

-- Location: LCCOMB_X25_Y12_N8
\ID|read_data_2[21]~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~485_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[27][21]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[19][21]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[19][21]~regout\,
	datad => \ID|register_array[27][21]~regout\,
	combout => \ID|read_data_2[21]~485_combout\);

-- Location: LCCOMB_X23_Y12_N2
\ID|read_data_2[21]~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~486_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[21]~485_combout\ & (\ID|register_array[31][21]~regout\)) # (!\ID|read_data_2[21]~485_combout\ & ((\ID|register_array[23][21]~regout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[21]~485_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[21]~485_combout\,
	datac => \ID|register_array[31][21]~regout\,
	datad => \ID|register_array[23][21]~regout\,
	combout => \ID|read_data_2[21]~486_combout\);

-- Location: LCCOMB_X22_Y12_N8
\ID|read_data_2[21]~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~487_combout\ = (\ID|read_data_2[21]~484_combout\ & (((\ID|read_data_2[21]~486_combout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\))) # (!\ID|read_data_2[21]~484_combout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|read_data_2[21]~479_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[21]~484_combout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[21]~479_combout\,
	datad => \ID|read_data_2[21]~486_combout\,
	combout => \ID|read_data_2[21]~487_combout\);

-- Location: LCCOMB_X21_Y16_N30
\ID|read_data_2[21]~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~498_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[21]~487_combout\))) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[21]~497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[21]~497_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \ID|read_data_2[21]~487_combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[21]~498_combout\);

-- Location: LCCOMB_X21_Y16_N2
\read_data_2_B|N_dffs:21:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:21:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[21]~498_combout\) # ((\ID|write_data[21]~21_combout\ & \ID|read_data_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[21]~21_combout\,
	datab => \ID|read_data_2[21]~498_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \read_data_2_B|N_dffs:21:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y16_N3
\read_data_2_B|N_dffs:21:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:21:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:21:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y16_N0
\read_data_2_C|N_dffs:21:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:21:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:21:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \read_data_2_B|N_dffs:21:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:21:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y16_N1
\read_data_2_C|N_dffs:21:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:21:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:21:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y16_N22
\read_data_D|N_dffs:19:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:19:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(19),
	combout => \read_data_D|N_dffs:19:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y16_N23
\read_data_D|N_dffs:19:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:19:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:19:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y16_N20
\ID|register_array~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~50_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:19:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:19:stage_i|q~regout\,
	datab => \read_data_D|N_dffs:19:stage_i|q~regout\,
	datac => \reset~combout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|register_array~50_combout\);

-- Location: LCFF_X24_Y8_N5
\ID|register_array[6][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][19]~regout\);

-- Location: LCFF_X24_Y8_N15
\ID|register_array[7][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][19]~regout\);

-- Location: LCFF_X25_Y8_N31
\ID|register_array[4][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][19]~regout\);

-- Location: LCCOMB_X25_Y8_N30
\ID|read_data_2[19]~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~444_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[5][19]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[4][19]~regout\ 
-- & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[5][19]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[4][19]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[19]~444_combout\);

-- Location: LCCOMB_X24_Y8_N14
\ID|read_data_2[19]~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~445_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[19]~444_combout\ & ((\ID|register_array[7][19]~regout\))) # (!\ID|read_data_2[19]~444_combout\ & (\ID|register_array[6][19]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[19]~444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[6][19]~regout\,
	datac => \ID|register_array[7][19]~regout\,
	datad => \ID|read_data_2[19]~444_combout\,
	combout => \ID|read_data_2[19]~445_combout\);

-- Location: LCFF_X26_Y9_N9
\ID|register_array[13][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][19]~regout\);

-- Location: LCFF_X26_Y9_N11
\ID|register_array[12][19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~50_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][19]~regout\);

-- Location: LCCOMB_X26_Y9_N10
\ID|read_data_2[19]~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~451_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|register_array[13][19]~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[12][19]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[13][19]~regout\,
	datac => \ID|register_array[12][19]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[19]~451_combout\);

-- Location: LCCOMB_X26_Y11_N26
\ID|read_data_2[19]~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~452_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[19]~451_combout\ & ((\ID|register_array[15][19]~regout\))) # (!\ID|read_data_2[19]~451_combout\ & (\ID|register_array[14][19]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[19]~451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][19]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[15][19]~regout\,
	datad => \ID|read_data_2[19]~451_combout\,
	combout => \ID|read_data_2[19]~452_combout\);

-- Location: LCCOMB_X21_Y12_N22
\ID|read_data_2[19]~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~453_combout\ = (\ID|read_data_2[19]~450_combout\ & (((\ID|read_data_2[19]~452_combout\) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[19]~450_combout\ & (\ID|read_data_2[19]~445_combout\ & 
-- ((\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[19]~450_combout\,
	datab => \ID|read_data_2[19]~445_combout\,
	datac => \ID|read_data_2[19]~452_combout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[19]~453_combout\);

-- Location: LCCOMB_X21_Y19_N14
\ID|read_data_2[19]~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~454_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[19]~443_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[19]~453_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[19]~443_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \ID|read_data_2[19]~453_combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[19]~454_combout\);

-- Location: LCCOMB_X21_Y19_N2
\read_data_2_B|N_dffs:19:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:19:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[19]~454_combout\) # ((\ID|write_data[19]~19_combout\ & \ID|read_data_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[19]~19_combout\,
	datab => \reset~combout\,
	datac => \ID|read_data_2[19]~454_combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \read_data_2_B|N_dffs:19:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y19_N3
\read_data_2_B|N_dffs:19:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:19:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:19:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y19_N16
\read_data_2_C|N_dffs:19:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:19:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:19:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \read_data_2_B|N_dffs:19:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:19:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y19_N17
\read_data_2_C|N_dffs:19:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:19:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:19:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y13_N30
\read_data_D|N_dffs:29:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:29:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(29),
	combout => \read_data_D|N_dffs:29:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y13_N31
\read_data_D|N_dffs:29:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:29:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:29:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y13_N10
\ID|register_array~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~60_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:29:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:29:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \read_data_D|N_dffs:29:stage_i|q~regout\,
	datac => \ALU_result_D|N_dffs:29:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|register_array~60_combout\);

-- Location: LCFF_X19_Y13_N11
\ID|register_array[6][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~60_combout\,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][29]~regout\);

-- Location: LCFF_X21_Y10_N31
\ID|register_array[7][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][29]~regout\);

-- Location: LCCOMB_X21_Y10_N8
\ID|read_data_2[29]~665\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~665_combout\ = (\ID|read_data_2[29]~664_combout\ & (((\ID|register_array[7][29]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[29]~664_combout\ & (\ID|register_array[6][29]~regout\ & 
-- (\Instruction_A|N_dffs:17:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[29]~664_combout\,
	datab => \ID|register_array[6][29]~regout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \ID|register_array[7][29]~regout\,
	combout => \ID|read_data_2[29]~665_combout\);

-- Location: LCFF_X26_Y13_N27
\ID|register_array[12][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][29]~regout\);

-- Location: LCCOMB_X26_Y13_N26
\ID|read_data_2[29]~671\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~671_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[13][29]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (((\ID|register_array[12][29]~regout\ & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][29]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][29]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[29]~671_combout\);

-- Location: LCFF_X27_Y10_N7
\ID|register_array[15][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][29]~regout\);

-- Location: LCFF_X27_Y10_N29
\ID|register_array[14][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][29]~regout\);

-- Location: LCCOMB_X27_Y10_N6
\ID|read_data_2[29]~672\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~672_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[29]~671_combout\ & (\ID|register_array[15][29]~regout\)) # (!\ID|read_data_2[29]~671_combout\ & ((\ID|register_array[14][29]~regout\))))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[29]~671_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[29]~671_combout\,
	datac => \ID|register_array[15][29]~regout\,
	datad => \ID|register_array[14][29]~regout\,
	combout => \ID|read_data_2[29]~672_combout\);

-- Location: LCCOMB_X19_Y13_N24
\ID|read_data_2[29]~673\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~673_combout\ = (\ID|read_data_2[29]~670_combout\ & (((\ID|read_data_2[29]~672_combout\) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[29]~670_combout\ & (\ID|read_data_2[29]~665_combout\ & 
-- ((\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[29]~670_combout\,
	datab => \ID|read_data_2[29]~665_combout\,
	datac => \ID|read_data_2[29]~672_combout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[29]~673_combout\);

-- Location: LCCOMB_X19_Y13_N26
\ID|read_data_2[29]~674\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~674_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[29]~663_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[29]~673_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[29]~663_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \ID|read_data_2[29]~673_combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[29]~674_combout\);

-- Location: LCCOMB_X19_Y13_N0
\read_data_2_B|N_dffs:29:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:29:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[29]~674_combout\) # ((\ID|write_data[29]~29_combout\ & \ID|read_data_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|read_data_2[29]~674_combout\,
	datac => \ID|write_data[29]~29_combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \read_data_2_B|N_dffs:29:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y13_N1
\read_data_2_B|N_dffs:29:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:29:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:29:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y17_N18
\EXE|Binput_signed[29]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[29]~8_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:15:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:29:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrc_control_B|q~regout\,
	datab => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datac => \read_data_2_B|N_dffs:29:stage_i|q~regout\,
	combout => \EXE|Binput_signed[29]~8_combout\);

-- Location: LCCOMB_X15_Y17_N12
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\ = (\read_data_1_B|N_dffs:28:stage_i|q~regout\ & ((\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\) # 
-- (!\EXE|Binput_signed[28]~6_combout\))) # (!\read_data_1_B|N_dffs:28:stage_i|q~regout\ & (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\ & !\EXE|Binput_signed[28]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:28:stage_i|q~regout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:4:stage_i|Cout~combout\,
	datad => \EXE|Binput_signed[28]~6_combout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X18_Y17_N30
\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ = \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\ $ (((\EXE|Binput_signed[29]~8_combout\ & (\read_data_1_B|N_dffs:29:stage_i|q~regout\ 
-- & \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\)) # (!\EXE|Binput_signed[29]~8_combout\ & ((\read_data_1_B|N_dffs:29:stage_i|q~regout\) # 
-- (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|sum~0_combout\,
	datab => \EXE|Binput_signed[29]~8_combout\,
	datac => \read_data_1_B|N_dffs:29:stage_i|q~regout\,
	datad => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:5:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\);

-- Location: LCCOMB_X16_Y19_N28
\EXE|FPU|add_component|stage_2|Out1[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_2|Out1[7]~7_combout\ = (\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & (\read_data_1_B|N_dffs:7:stage_i|q~regout\)) # 
-- (!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\ & ((\EXE|Binput_signed[7]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_1_B|N_dffs:7:stage_i|q~regout\,
	datac => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:7:stage_i|sum~combout\,
	datad => \EXE|Binput_signed[7]~24_combout\,
	combout => \EXE|FPU|add_component|stage_2|Out1[7]~7_combout\);

-- Location: LCCOMB_X16_Y19_N14
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_2|Out1[7]~7_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\) # 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~61_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\)))) # (!\EXE|FPU|add_component|stage_2|Out1[7]~7_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~61_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[7]~61_combout\,
	datab => \EXE|FPU|add_component|stage_2|Out1[7]~7_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:6:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|SUBorADD~combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X16_Y19_N26
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_2|Out1[8]~8_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\) # 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~20_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\)))) # (!\EXE|FPU|add_component|stage_2|Out1[8]~8_combout\ & 
-- (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\ & (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~20_combout\ $ (!\EXE|FPU|add_component|SUBorADD~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[8]~20_combout\,
	datab => \EXE|FPU|add_component|stage_2|Out1[8]~8_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:7:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|SUBorADD~combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X16_Y19_N24
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_2|Out1[9]~9_combout\ $ (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ $ 
-- (\EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~15_combout\ $ (\EXE|FPU|add_component|SUBorADD~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_2|Out1[9]~9_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[9]~15_combout\,
	datad => \EXE|FPU|add_component|SUBorADD~combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\);

-- Location: LCCOMB_X20_Y21_N30
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~47_combout\ = (\EXE|FPU|add_component|stage_5|process_0~4_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~8_combout\) # 
-- ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ & \EXE|FPU|add_component|stage_5|process_0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~8_combout\,
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~4_combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~1_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~47_combout\);

-- Location: LCCOMB_X20_Y21_N4
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~9_combout\ = (\EXE|FPU|add_component|stage_5|process_0~15_combout\ & (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\ & 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~47_combout\) # (\EXE|FPU|add_component|stage_5|Y[2]~12_combout\)))) # (!\EXE|FPU|add_component|stage_5|process_0~15_combout\ & 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~47_combout\) # ((\EXE|FPU|add_component|stage_5|Y[2]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~15_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~47_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~12_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:3:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~9_combout\);

-- Location: LCCOMB_X24_Y21_N18
\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~15_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~10_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~9_combout\ & 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & !\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~10_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~9_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~15_combout\);

-- Location: LCCOMB_X18_Y22_N4
\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~42_combout\ = (\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~41_combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~41_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[14]~37_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~42_combout\);

-- Location: LCCOMB_X25_Y21_N0
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~19_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\)) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~42_combout\)) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & ((!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[8]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~42_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[8]~6_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~19_combout\);

-- Location: LCCOMB_X25_Y21_N2
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~20_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~19_combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~15_combout\)) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~19_combout\ & ((!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~34_combout\))))) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~46_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~15_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~19_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[12]~34_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~20_combout\);

-- Location: LCCOMB_X25_Y21_N18
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~4_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[15]~18_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~20_combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[14]~17_combout\ & \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[15]~18_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[16]~20_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[14]~17_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~3_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~4_combout\);

-- Location: LCCOMB_X25_Y20_N28
\EXE|FPU|selector|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux15~5_combout\ = (\EXE|FPU|selector|Mux15~4_combout\) # ((!\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~4_combout\ $ 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux15~4_combout\,
	datab => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~4_combout\,
	datac => \EXE|FPU|selector|Mux30~2_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~22_combout\,
	combout => \EXE|FPU|selector|Mux15~5_combout\);

-- Location: LCFF_X21_Y20_N5
\ALU_result_C|N_dffs:16:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:16:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux15~5_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:16:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y13_N0
\ALU_result_D|N_dffs:16:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:16:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:16:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datac => \ALU_result_C|N_dffs:16:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:16:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y13_N1
\ALU_result_D|N_dffs:16:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:16:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:16:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y13_N24
\read_data_D|N_dffs:16:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:16:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(16),
	combout => \read_data_D|N_dffs:16:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y13_N25
\read_data_D|N_dffs:16:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:16:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:16:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y13_N10
\ID|write_data[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[16]~16_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:16:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:16:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemtoReg_control_D|q~regout\,
	datab => \ALU_result_D|N_dffs:16:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:16:stage_i|q~regout\,
	combout => \ID|write_data[16]~16_combout\);

-- Location: LCCOMB_X18_Y13_N28
\read_data_2_B|N_dffs:16:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:16:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[16]~388_combout\) # ((\ID|read_data_2~24_combout\ & \ID|write_data[16]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[16]~388_combout\,
	datab => \reset~combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|write_data[16]~16_combout\,
	combout => \read_data_2_B|N_dffs:16:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y13_N29
\read_data_2_B|N_dffs:16:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:16:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:16:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y13_N14
\EXE|Binput_signed[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[16]~16_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:16:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:16:stage_i|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|Binput_signed[16]~16_combout\);

-- Location: LCCOMB_X32_Y19_N6
\EXE|FPU|mul_component|Mux22~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~26_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~10_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~26_combout\);

-- Location: LCCOMB_X32_Y19_N0
\EXE|FPU|mul_component|Mux22~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~27_combout\ = (\EXE|FPU|mul_component|Mux22~25_combout\) # ((\EXE|FPU|mul_component|Mux22~26_combout\ & \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~25_combout\,
	datac => \EXE|FPU|mul_component|Mux22~26_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~27_combout\);

-- Location: LCCOMB_X33_Y19_N14
\EXE|FPU|mul_component|Mux22~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~40_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\))) # 
-- (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~8_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~40_combout\);

-- Location: LCCOMB_X33_Y19_N8
\EXE|FPU|mul_component|Mux22~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~41_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~41_combout\);

-- Location: LCCOMB_X33_Y19_N10
\EXE|FPU|mul_component|Mux22~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~42_combout\ = (\EXE|FPU|mul_component|Mux22~40_combout\) # ((\EXE|FPU|mul_component|Mux22~41_combout\ & !\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~40_combout\,
	datac => \EXE|FPU|mul_component|Mux22~41_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~42_combout\);

-- Location: LCCOMB_X31_Y20_N30
\EXE|FPU|mul_component|Mux22~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~87_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~27_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datab => \EXE|FPU|mul_component|Mux22~27_combout\,
	datac => \EXE|FPU|mul_component|Mux22~42_combout\,
	combout => \EXE|FPU|mul_component|Mux22~87_combout\);

-- Location: LCCOMB_X32_Y19_N10
\EXE|FPU|mul_component|Mux22~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~82_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~75_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~75_combout\,
	datac => \EXE|FPU|mul_component|Mux22~81_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~82_combout\);

-- Location: LCCOMB_X31_Y20_N28
\EXE|FPU|mul_component|Mux22~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~86_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~82_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~85_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|Mux22~82_combout\,
	combout => \EXE|FPU|mul_component|Mux22~86_combout\);

-- Location: LCCOMB_X31_Y20_N16
\EXE|FPU|selector|Mux21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux21~combout\ = (\EXE|FPU|selector|Mux21~2_combout\ & ((\EXE|FPU|mul_component|Mux22~87_combout\) # ((!\EXE|FPU|selector|Mux20~0_combout\)))) # (!\EXE|FPU|selector|Mux21~2_combout\ & (((\EXE|FPU|selector|Mux20~0_combout\ & 
-- \EXE|FPU|mul_component|Mux22~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux21~2_combout\,
	datab => \EXE|FPU|mul_component|Mux22~87_combout\,
	datac => \EXE|FPU|selector|Mux20~0_combout\,
	datad => \EXE|FPU|mul_component|Mux22~86_combout\,
	combout => \EXE|FPU|selector|Mux21~combout\);

-- Location: LCFF_X22_Y20_N25
\ALU_result_C|N_dffs:10:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:10:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux21~combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:10:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y18_N0
\ALU_result_D|N_dffs:10:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:10:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:10:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datac => \ALU_result_C|N_dffs:10:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:10:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y18_N1
\ALU_result_D|N_dffs:10:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:10:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:10:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y18_N22
\ID|write_data[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[10]~10_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:10:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:10:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:10:stage_i|q~regout\,
	datab => \ALU_result_D|N_dffs:10:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[10]~10_combout\);

-- Location: LCCOMB_X22_Y17_N22
\ID|read_data_2[10]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~234_combout\ = (\ID|read_data_2~0_combout\ & (\ID|write_data[10]~10_combout\ & (\ID|read_data_2~1_combout\ & \ID|read_data_2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~0_combout\,
	datab => \ID|write_data[10]~10_combout\,
	datac => \ID|read_data_2~1_combout\,
	datad => \ID|read_data_2~2_combout\,
	combout => \ID|read_data_2[10]~234_combout\);

-- Location: LCFF_X25_Y11_N11
\ID|register_array[7][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][10]~regout\);

-- Location: LCCOMB_X29_Y8_N22
\ID|read_data_2[10]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~247_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|register_array[5][10]~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[4][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[5][10]~regout\,
	datac => \ID|register_array[4][10]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[10]~247_combout\);

-- Location: LCCOMB_X25_Y11_N10
\ID|read_data_2[10]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~248_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[10]~247_combout\ & ((\ID|register_array[7][10]~regout\))) # (!\ID|read_data_2[10]~247_combout\ & (\ID|register_array[6][10]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[10]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[6][10]~regout\,
	datac => \ID|register_array[7][10]~regout\,
	datad => \ID|read_data_2[10]~247_combout\,
	combout => \ID|read_data_2[10]~248_combout\);

-- Location: LCCOMB_X24_Y15_N26
\ID|read_data_2[10]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~251_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|read_data_2[10]~248_combout\))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[10]~250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[10]~250_combout\,
	datab => \ID|read_data_2[10]~248_combout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[10]~251_combout\);

-- Location: LCCOMB_X32_Y15_N6
\ID|read_data_2[10]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~245_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|register_array[10][10]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[8][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[8][10]~regout\,
	datad => \ID|register_array[10][10]~regout\,
	combout => \ID|read_data_2[10]~245_combout\);

-- Location: LCCOMB_X31_Y15_N30
\ID|read_data_2[10]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~246_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[10]~245_combout\ & ((\ID|register_array[11][10]~regout\))) # (!\ID|read_data_2[10]~245_combout\ & (\ID|register_array[9][10]~regout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[10]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][10]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[11][10]~regout\,
	datad => \ID|read_data_2[10]~245_combout\,
	combout => \ID|read_data_2[10]~246_combout\);

-- Location: LCCOMB_X24_Y15_N4
\ID|read_data_2[10]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~254_combout\ = (\ID|read_data_2[10]~251_combout\ & ((\ID|read_data_2[10]~253_combout\) # ((!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[10]~251_combout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- \ID|read_data_2[10]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[10]~253_combout\,
	datab => \ID|read_data_2[10]~251_combout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[10]~246_combout\,
	combout => \ID|read_data_2[10]~254_combout\);

-- Location: LCFF_X20_Y11_N1
\ID|register_array[21][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][10]~regout\);

-- Location: LCFF_X20_Y11_N3
\ID|register_array[17][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][10]~regout\);

-- Location: LCCOMB_X20_Y11_N2
\ID|read_data_2[10]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~235_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[21][10]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[17][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[21][10]~regout\,
	datac => \ID|register_array[17][10]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[10]~235_combout\);

-- Location: LCFF_X24_Y18_N11
\ID|register_array[25][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~41_combout\,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][10]~regout\);

-- Location: LCCOMB_X20_Y14_N18
\ID|read_data_2[10]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~236_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[10]~235_combout\ & (\ID|register_array[29][10]~regout\)) # (!\ID|read_data_2[10]~235_combout\ & ((\ID|register_array[25][10]~regout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[10]~235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][10]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[10]~235_combout\,
	datad => \ID|register_array[25][10]~regout\,
	combout => \ID|read_data_2[10]~236_combout\);

-- Location: LCFF_X24_Y12_N1
\ID|register_array[31][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][10]~regout\);

-- Location: LCFF_X23_Y14_N11
\ID|register_array[19][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][10]~regout\);

-- Location: LCCOMB_X23_Y14_N10
\ID|read_data_2[10]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~242_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[23][10]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[19][10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][10]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[19][10]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[10]~242_combout\);

-- Location: LCCOMB_X24_Y12_N0
\ID|read_data_2[10]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~243_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[10]~242_combout\ & ((\ID|register_array[31][10]~regout\))) # (!\ID|read_data_2[10]~242_combout\ & (\ID|register_array[27][10]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[10]~242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[27][10]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[31][10]~regout\,
	datad => \ID|read_data_2[10]~242_combout\,
	combout => \ID|read_data_2[10]~243_combout\);

-- Location: LCFF_X26_Y15_N9
\ID|register_array[22][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][10]~regout\);

-- Location: LCFF_X26_Y15_N3
\ID|register_array[30][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][10]~regout\);

-- Location: LCFF_X27_Y15_N5
\ID|register_array[26][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][10]~regout\);

-- Location: LCFF_X27_Y15_N31
\ID|register_array[18][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][10]~regout\);

-- Location: LCCOMB_X27_Y15_N30
\ID|read_data_2[10]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~237_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[26][10]~regout\) # ((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (((\ID|register_array[18][10]~regout\ & !\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[26][10]~regout\,
	datac => \ID|register_array[18][10]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[10]~237_combout\);

-- Location: LCCOMB_X26_Y15_N2
\ID|read_data_2[10]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~238_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[10]~237_combout\ & ((\ID|register_array[30][10]~regout\))) # (!\ID|read_data_2[10]~237_combout\ & (\ID|register_array[22][10]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[10]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[22][10]~regout\,
	datac => \ID|register_array[30][10]~regout\,
	datad => \ID|read_data_2[10]~237_combout\,
	combout => \ID|read_data_2[10]~238_combout\);

-- Location: LCFF_X31_Y14_N19
\ID|register_array[16][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][10]~regout\);

-- Location: LCFF_X27_Y16_N9
\ID|register_array[24][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][10]~regout\);

-- Location: LCCOMB_X31_Y14_N18
\ID|read_data_2[10]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~239_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[24][10]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[16][10]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[16][10]~regout\,
	datad => \ID|register_array[24][10]~regout\,
	combout => \ID|read_data_2[10]~239_combout\);

-- Location: LCFF_X27_Y16_N27
\ID|register_array[28][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][10]~regout\);

-- Location: LCFF_X31_Y16_N9
\ID|register_array[20][10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~41_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][10]~regout\);

-- Location: LCCOMB_X27_Y16_N26
\ID|read_data_2[10]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~240_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[10]~239_combout\ & (\ID|register_array[28][10]~regout\)) # (!\ID|read_data_2[10]~239_combout\ & ((\ID|register_array[20][10]~regout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[10]~239_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[10]~239_combout\,
	datac => \ID|register_array[28][10]~regout\,
	datad => \ID|register_array[20][10]~regout\,
	combout => \ID|read_data_2[10]~240_combout\);

-- Location: LCCOMB_X24_Y15_N12
\ID|read_data_2[10]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~241_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|read_data_2[10]~238_combout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[10]~240_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[10]~238_combout\,
	datad => \ID|read_data_2[10]~240_combout\,
	combout => \ID|read_data_2[10]~241_combout\);

-- Location: LCCOMB_X24_Y15_N14
\ID|read_data_2[10]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~244_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[10]~241_combout\ & ((\ID|read_data_2[10]~243_combout\))) # (!\ID|read_data_2[10]~241_combout\ & (\ID|read_data_2[10]~236_combout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[10]~241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[10]~236_combout\,
	datac => \ID|read_data_2[10]~243_combout\,
	datad => \ID|read_data_2[10]~241_combout\,
	combout => \ID|read_data_2[10]~244_combout\);

-- Location: LCCOMB_X22_Y19_N10
\ID|read_data_2[10]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~255_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[10]~244_combout\))) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[10]~254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \ID|read_data_2[10]~254_combout\,
	datad => \ID|read_data_2[10]~244_combout\,
	combout => \ID|read_data_2[10]~255_combout\);

-- Location: LCCOMB_X22_Y19_N6
\read_data_2_B|N_dffs:10:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:10:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[10]~234_combout\) # (\ID|read_data_2[10]~255_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|read_data_2[10]~234_combout\,
	datad => \ID|read_data_2[10]~255_combout\,
	combout => \read_data_2_B|N_dffs:10:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y19_N7
\read_data_2_B|N_dffs:10:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:10:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:10:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y19_N14
\read_data_2_C|N_dffs:10:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:10:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:10:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \read_data_2_B|N_dffs:10:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:10:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y19_N15
\read_data_2_C|N_dffs:10:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:10:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:10:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y18_N16
\read_data_D|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:2:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(2),
	combout => \read_data_D|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y18_N17
\read_data_D|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:2:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y18_N12
\ID|register_array~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~33_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:2:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:2:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:2:stage_i|q~regout\,
	datab => \reset~combout\,
	datac => \read_data_D|N_dffs:2:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|register_array~33_combout\);

-- Location: LCFF_X30_Y13_N27
\ID|register_array[30][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][2]~regout\);

-- Location: LCFF_X31_Y13_N25
\ID|register_array[18][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][2]~regout\);

-- Location: LCCOMB_X31_Y13_N24
\ID|read_data_2[2]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~53_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[26][2]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[18][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][2]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][2]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[2]~53_combout\);

-- Location: LCCOMB_X30_Y13_N26
\ID|read_data_2[2]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~54_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[2]~53_combout\ & ((\ID|register_array[30][2]~regout\))) # (!\ID|read_data_2[2]~53_combout\ & (\ID|register_array[22][2]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[2]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][2]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[30][2]~regout\,
	datad => \ID|read_data_2[2]~53_combout\,
	combout => \ID|read_data_2[2]~54_combout\);

-- Location: LCFF_X33_Y12_N19
\ID|register_array[28][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][2]~regout\);

-- Location: LCFF_X32_Y12_N19
\ID|register_array[16][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][2]~regout\);

-- Location: LCFF_X33_Y12_N1
\ID|register_array[24][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][2]~regout\);

-- Location: LCCOMB_X32_Y12_N18
\ID|read_data_2[2]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~55_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[24][2]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[16][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[16][2]~regout\,
	datad => \ID|register_array[24][2]~regout\,
	combout => \ID|read_data_2[2]~55_combout\);

-- Location: LCCOMB_X33_Y12_N18
\ID|read_data_2[2]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~56_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[2]~55_combout\ & ((\ID|register_array[28][2]~regout\))) # (!\ID|read_data_2[2]~55_combout\ & (\ID|register_array[20][2]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[2]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[20][2]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[28][2]~regout\,
	datad => \ID|read_data_2[2]~55_combout\,
	combout => \ID|read_data_2[2]~56_combout\);

-- Location: LCCOMB_X22_Y12_N0
\ID|read_data_2[2]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~57_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[2]~54_combout\)) 
-- # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[2]~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[2]~54_combout\,
	datad => \ID|read_data_2[2]~56_combout\,
	combout => \ID|read_data_2[2]~57_combout\);

-- Location: LCFF_X21_Y11_N1
\ID|register_array[29][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][2]~regout\);

-- Location: LCFF_X20_Y9_N11
\ID|register_array[17][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][2]~regout\);

-- Location: LCFF_X20_Y9_N1
\ID|register_array[21][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][2]~regout\);

-- Location: LCCOMB_X20_Y9_N10
\ID|read_data_2[2]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~51_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|register_array[21][2]~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[17][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][2]~regout\,
	datad => \ID|register_array[21][2]~regout\,
	combout => \ID|read_data_2[2]~51_combout\);

-- Location: LCCOMB_X22_Y12_N30
\ID|read_data_2[2]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~52_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[2]~51_combout\ & ((\ID|register_array[29][2]~regout\))) # (!\ID|read_data_2[2]~51_combout\ & (\ID|register_array[25][2]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[2]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][2]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[29][2]~regout\,
	datad => \ID|read_data_2[2]~51_combout\,
	combout => \ID|read_data_2[2]~52_combout\);

-- Location: LCCOMB_X22_Y12_N18
\ID|read_data_2[2]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~60_combout\ = (\ID|read_data_2[2]~57_combout\ & ((\ID|read_data_2[2]~59_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[2]~57_combout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- \ID|read_data_2[2]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[2]~59_combout\,
	datab => \ID|read_data_2[2]~57_combout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[2]~52_combout\,
	combout => \ID|read_data_2[2]~60_combout\);

-- Location: LCFF_X26_Y10_N21
\ID|register_array[8][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][2]~regout\);

-- Location: LCCOMB_X26_Y10_N20
\ID|read_data_2[2]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~61_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|register_array[10][2]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[8][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][2]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[8][2]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[2]~61_combout\);

-- Location: LCFF_X31_Y11_N11
\ID|register_array[11][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][2]~regout\);

-- Location: LCFF_X31_Y11_N9
\ID|register_array[9][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][2]~regout\);

-- Location: LCCOMB_X31_Y11_N10
\ID|read_data_2[2]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~62_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[2]~61_combout\ & (\ID|register_array[11][2]~regout\)) # (!\ID|read_data_2[2]~61_combout\ & ((\ID|register_array[9][2]~regout\))))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[2]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[2]~61_combout\,
	datac => \ID|register_array[11][2]~regout\,
	datad => \ID|register_array[9][2]~regout\,
	combout => \ID|read_data_2[2]~62_combout\);

-- Location: LCFF_X30_Y9_N27
\ID|register_array[12][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][2]~regout\);

-- Location: LCCOMB_X30_Y9_N26
\ID|read_data_2[2]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~68_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|register_array[13][2]~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[12][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][2]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[12][2]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[2]~68_combout\);

-- Location: LCFF_X29_Y9_N23
\ID|register_array[15][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][2]~regout\);

-- Location: LCCOMB_X29_Y9_N22
\ID|read_data_2[2]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~69_combout\ = (\ID|read_data_2[2]~68_combout\ & (((\ID|register_array[15][2]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[2]~68_combout\ & (\ID|register_array[14][2]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][2]~regout\,
	datab => \ID|read_data_2[2]~68_combout\,
	datac => \ID|register_array[15][2]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[2]~69_combout\);

-- Location: LCCOMB_X30_Y11_N18
\ID|read_data_2[2]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~70_combout\ = (\ID|read_data_2[2]~67_combout\ & (((\ID|read_data_2[2]~69_combout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[2]~67_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|read_data_2[2]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[2]~67_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[2]~62_combout\,
	datad => \ID|read_data_2[2]~69_combout\,
	combout => \ID|read_data_2[2]~70_combout\);

-- Location: LCCOMB_X30_Y11_N4
\ID|read_data_2[2]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~71_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[2]~60_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[2]~70_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \ID|read_data_2[2]~60_combout\,
	datad => \ID|read_data_2[2]~70_combout\,
	combout => \ID|read_data_2[2]~71_combout\);

-- Location: LCCOMB_X22_Y18_N22
\read_data_2_B|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:2:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[2]~50_combout\) # (\ID|read_data_2[2]~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[2]~50_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_2[2]~71_combout\,
	combout => \read_data_2_B|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y18_N23
\read_data_2_B|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:2:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y18_N20
\read_data_2_C|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:2:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:2:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \read_data_2_B|N_dffs:2:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y18_N21
\read_data_2_C|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:2:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y17_N8
\read_data_D|N_dffs:9:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:9:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(9),
	combout => \read_data_D|N_dffs:9:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y17_N9
\read_data_D|N_dffs:9:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:9:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:9:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y17_N20
\ID|register_array~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~40_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:9:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:9:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \read_data_D|N_dffs:9:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \ALU_result_D|N_dffs:9:stage_i|q~regout\,
	combout => \ID|register_array~40_combout\);

-- Location: LCFF_X24_Y9_N31
\ID|register_array[1][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][9]~regout\);

-- Location: LCFF_X24_Y9_N13
\ID|register_array[3][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][9]~regout\);

-- Location: LCCOMB_X24_Y9_N12
\ID|read_data_1[9]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~215_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][9]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[1][9]~regout\,
	datac => \ID|register_array[3][9]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[9]~215_combout\);

-- Location: LCFF_X30_Y10_N27
\ID|register_array[2][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][9]~regout\);

-- Location: LCCOMB_X30_Y10_N26
\ID|read_data_1[9]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~216_combout\ = (\ID|read_data_1[9]~215_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[2][9]~regout\ & !\Instruction_A|N_dffs:21:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[9]~215_combout\,
	datac => \ID|register_array[2][9]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[9]~216_combout\);

-- Location: LCFF_X31_Y15_N17
\ID|register_array[9][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][9]~regout\);

-- Location: LCFF_X32_Y15_N25
\ID|register_array[10][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][9]~regout\);

-- Location: LCCOMB_X32_Y15_N24
\ID|read_data_1[9]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~213_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[10][9]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[8][9]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[10][9]~regout\,
	datad => \ID|register_array[8][9]~regout\,
	combout => \ID|read_data_1[9]~213_combout\);

-- Location: LCCOMB_X31_Y15_N16
\ID|read_data_1[9]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~214_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[9]~213_combout\ & (\ID|register_array[11][9]~regout\)) # (!\ID|read_data_1[9]~213_combout\ & ((\ID|register_array[9][9]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[9]~213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][9]~regout\,
	datac => \ID|register_array[9][9]~regout\,
	datad => \ID|read_data_1[9]~213_combout\,
	combout => \ID|read_data_1[9]~214_combout\);

-- Location: LCCOMB_X24_Y17_N30
\ID|read_data_1[9]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~217_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[9]~214_combout\) # (\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[9]~216_combout\ & 
-- ((!\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[9]~216_combout\,
	datac => \ID|read_data_1[9]~214_combout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[9]~217_combout\);

-- Location: LCFF_X23_Y9_N3
\ID|register_array[15][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][9]~regout\);

-- Location: LCFF_X23_Y9_N1
\ID|register_array[14][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][9]~regout\);

-- Location: LCCOMB_X23_Y9_N0
\ID|read_data_1[9]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~219_combout\ = (\ID|read_data_1[9]~218_combout\ & ((\ID|register_array[15][9]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[9]~218_combout\ & (((\ID|register_array[14][9]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[9]~218_combout\,
	datab => \ID|register_array[15][9]~regout\,
	datac => \ID|register_array[14][9]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[9]~219_combout\);

-- Location: LCCOMB_X24_Y17_N24
\ID|read_data_1[9]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~220_combout\ = (\ID|read_data_1[9]~217_combout\ & (((\ID|read_data_1[9]~219_combout\) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[9]~217_combout\ & (\ID|read_data_1[9]~212_combout\ & 
-- ((\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[9]~212_combout\,
	datab => \ID|read_data_1[9]~217_combout\,
	datac => \ID|read_data_1[9]~219_combout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[9]~220_combout\);

-- Location: LCFF_X24_Y14_N27
\ID|register_array[27][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][9]~regout\);

-- Location: LCFF_X24_Y14_N13
\ID|register_array[19][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][9]~regout\);

-- Location: LCCOMB_X24_Y14_N26
\ID|read_data_1[9]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~208_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[27][9]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[19][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[27][9]~regout\,
	datad => \ID|register_array[19][9]~regout\,
	combout => \ID|read_data_1[9]~208_combout\);

-- Location: LCCOMB_X23_Y12_N24
\ID|read_data_1[9]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~209_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[9]~208_combout\ & ((\ID|register_array[31][9]~regout\))) # (!\ID|read_data_1[9]~208_combout\ & (\ID|register_array[23][9]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[9]~208_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[9]~208_combout\,
	datac => \ID|register_array[23][9]~regout\,
	datad => \ID|register_array[31][9]~regout\,
	combout => \ID|read_data_1[9]~209_combout\);

-- Location: LCFF_X31_Y14_N5
\ID|register_array[16][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][9]~regout\);

-- Location: LCFF_X32_Y14_N7
\ID|register_array[20][9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~40_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][9]~regout\);

-- Location: LCCOMB_X32_Y14_N6
\ID|read_data_1[9]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~205_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[20][9]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[16][9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[16][9]~regout\,
	datac => \ID|register_array[20][9]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[9]~205_combout\);

-- Location: LCCOMB_X31_Y14_N26
\ID|read_data_1[9]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~206_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[9]~205_combout\ & (\ID|register_array[28][9]~regout\)) # (!\ID|read_data_1[9]~205_combout\ & ((\ID|register_array[24][9]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[9]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][9]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[24][9]~regout\,
	datad => \ID|read_data_1[9]~205_combout\,
	combout => \ID|read_data_1[9]~206_combout\);

-- Location: LCCOMB_X31_Y14_N30
\ID|read_data_1[9]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~207_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[9]~204_combout\) # ((\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|read_data_1[9]~206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[9]~204_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datad => \ID|read_data_1[9]~206_combout\,
	combout => \ID|read_data_1[9]~207_combout\);

-- Location: LCCOMB_X31_Y14_N0
\ID|read_data_1[9]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~210_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[9]~207_combout\ & ((\ID|read_data_1[9]~209_combout\))) # (!\ID|read_data_1[9]~207_combout\ & (\ID|read_data_1[9]~202_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[9]~207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[9]~202_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[9]~209_combout\,
	datad => \ID|read_data_1[9]~207_combout\,
	combout => \ID|read_data_1[9]~210_combout\);

-- Location: LCCOMB_X24_Y17_N2
\ID|read_data_1[9]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~221_combout\ = (\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[9]~210_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[9]~220_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datac => \ID|read_data_1[9]~220_combout\,
	datad => \ID|read_data_1[9]~210_combout\,
	combout => \ID|read_data_1[9]~221_combout\);

-- Location: LCCOMB_X24_Y17_N10
\read_data_1_B|N_dffs:9:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:9:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1~23_combout\ & ((\ID|write_data[9]~9_combout\))) # (!\ID|read_data_1~23_combout\ & (\ID|read_data_1[9]~221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|read_data_1[9]~221_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|write_data[9]~9_combout\,
	combout => \read_data_1_B|N_dffs:9:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y17_N11
\read_data_1_B|N_dffs:9:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:9:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:9:stage_i|q~regout\);

-- Location: LCCOMB_X31_Y19_N26
\EXE|FPU|mul_component|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~3_combout\ = (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\)) # 
-- (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~12_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~16_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~3_combout\);

-- Location: LCCOMB_X31_Y19_N30
\EXE|FPU|mul_component|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~5_combout\ = (\EXE|FPU|mul_component|Mux22~3_combout\) # ((\EXE|FPU|mul_component|Mux22~4_combout\ & \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~4_combout\,
	datab => \EXE|FPU|mul_component|Mux22~3_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~5_combout\);

-- Location: LCCOMB_X31_Y20_N26
\EXE|FPU|mul_component|Mux22~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~28_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~5_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~5_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|Mux22~27_combout\,
	combout => \EXE|FPU|mul_component|Mux22~28_combout\);

-- Location: LCCOMB_X31_Y20_N18
\EXE|FPU|selector|Mux22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux22~combout\ = (\EXE|FPU|selector|Mux22~2_combout\ & (((\EXE|FPU|mul_component|Mux22~28_combout\) # (!\EXE|FPU|selector|Mux20~0_combout\)))) # (!\EXE|FPU|selector|Mux22~2_combout\ & (\EXE|FPU|mul_component|Mux22~83_combout\ & 
-- (\EXE|FPU|selector|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux22~2_combout\,
	datab => \EXE|FPU|mul_component|Mux22~83_combout\,
	datac => \EXE|FPU|selector|Mux20~0_combout\,
	datad => \EXE|FPU|mul_component|Mux22~28_combout\,
	combout => \EXE|FPU|selector|Mux22~combout\);

-- Location: LCCOMB_X19_Y17_N0
\EXE|temp[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(9) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux22~combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux22~combout\,
	datad => \EXE|temp\(9),
	combout => \EXE|temp\(9));

-- Location: LCCOMB_X19_Y17_N24
\ALU_result_C|N_dffs:9:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:9:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|Add0~18_combout\) # ((\ALU_result_C|N_dffs:1:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (((\EXE|temp\(9) & 
-- !\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~18_combout\,
	datab => \EXE|temp\(9),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:9:stage_i|q~2_combout\);

-- Location: LCCOMB_X19_Y17_N26
\ALU_result_C|N_dffs:9:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:9:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:9:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:9:stage_i|q~1_combout\ & \read_data_1_B|N_dffs:9:stage_i|q~regout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:9:stage_i|q~2_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:9:stage_i|q~1_combout\) # (\read_data_1_B|N_dffs:9:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:9:stage_i|q~1_combout\,
	datab => \read_data_1_B|N_dffs:9:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:9:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:9:stage_i|q~3_combout\);

-- Location: LCCOMB_X19_Y17_N4
\ALU_result_C|N_dffs:9:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:9:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\ALU_result_C|N_dffs:9:stage_i|q~3_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\EXE|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \ALU_result_C|N_dffs:9:stage_i|q~3_combout\,
	datad => \EXE|Add1~18_combout\,
	combout => \ALU_result_C|N_dffs:9:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y17_N5
\ALU_result_C|N_dffs:9:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:9:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux22~combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:9:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y15_N12
\read_data_D|N_dffs:8:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:8:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(8),
	combout => \read_data_D|N_dffs:8:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y15_N13
\read_data_D|N_dffs:8:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:8:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:8:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y15_N30
\ID|write_data[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[8]~8_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:8:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:8:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemtoReg_control_D|q~regout\,
	datac => \ALU_result_D|N_dffs:8:stage_i|q~regout\,
	datad => \read_data_D|N_dffs:8:stage_i|q~regout\,
	combout => \ID|write_data[8]~8_combout\);

-- Location: LCCOMB_X22_Y17_N2
\ID|read_data_2[8]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~188_combout\ = (\ID|read_data_2~0_combout\ & (\ID|write_data[8]~8_combout\ & (\ID|read_data_2~1_combout\ & \ID|read_data_2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~0_combout\,
	datab => \ID|write_data[8]~8_combout\,
	datac => \ID|read_data_2~1_combout\,
	datad => \ID|read_data_2~2_combout\,
	combout => \ID|read_data_2[8]~188_combout\);

-- Location: LCCOMB_X23_Y17_N8
\read_data_2_B|N_dffs:8:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:8:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[8]~209_combout\) # (\ID|read_data_2[8]~188_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[8]~209_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_2[8]~188_combout\,
	combout => \read_data_2_B|N_dffs:8:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y17_N9
\read_data_2_B|N_dffs:8:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:8:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:8:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y17_N2
\EXE|Binput_signed[8]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[8]~23_combout\ = (\ALUSrc_control_B|q~regout\ & (\Sign_Extend_2_B|N_dffs:8:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:8:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Sign_Extend_2_B|N_dffs:8:stage_i|q~regout\,
	datac => \read_data_2_B|N_dffs:8:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \EXE|Binput_signed[8]~23_combout\);

-- Location: LCCOMB_X18_Y20_N18
\ALU_result_C|N_dffs:8:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:8:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\ALU_result_C|N_dffs:8:stage_i|q~2_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\EXE|Add1~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:8:stage_i|q~2_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datad => \EXE|Add1~16_combout\,
	combout => \ALU_result_C|N_dffs:8:stage_i|q~0_combout\);

-- Location: LCCOMB_X33_Y19_N2
\EXE|FPU|mul_component|Mux22~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~80_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~76_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~76_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|Mux22~79_combout\,
	combout => \EXE|FPU|mul_component|Mux22~80_combout\);

-- Location: LCCOMB_X29_Y21_N12
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~12_combout\ = (\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2_combout\ & 
-- ((!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\)))) # (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (((!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[9]~7_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~12_combout\);

-- Location: LCCOMB_X29_Y21_N10
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:9:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\ $ 
-- (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~12_combout\ & ((!\EXE|FPU|add_component|stage_5|process_0~1_combout\) # (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~1_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[9]~12_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\);

-- Location: LCCOMB_X31_Y18_N18
\EXE|FPU|mul_component|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~14_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|Mux22~12_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|Mux22~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~13_combout\,
	datab => \EXE|FPU|mul_component|Mux22~12_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~14_combout\);

-- Location: LCCOMB_X29_Y17_N28
\EXE|FPU|mul_component|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~15_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~11_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~11_combout\,
	datab => \EXE|FPU|mul_component|Mux22~14_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|mul_component|Mux22~15_combout\);

-- Location: LCCOMB_X30_Y17_N24
\EXE|FPU|selector|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux23~0_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|mul_component|Mux22~21_combout\) # ((\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|mul_component|Mux22~15_combout\ & 
-- !\EXE|FPU|selector|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~21_combout\,
	datab => \EXE|FPU|mul_component|Mux22~15_combout\,
	datac => \EXE|FPU|selector|Mux28~3_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux23~0_combout\);

-- Location: LCCOMB_X30_Y17_N2
\EXE|FPU|selector|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux23~1_combout\ = (\EXE|FPU|selector|Mux23~0_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\) # ((!\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux23~0_combout\ & 
-- (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(9) & \EXE|FPU|selector|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(9),
	datac => \EXE|FPU|selector|Mux23~0_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux23~1_combout\);

-- Location: LCCOMB_X32_Y20_N16
\EXE|FPU|selector|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux23~2_combout\ = (\EXE|FPU|selector|Mux20~2_combout\ & (((\EXE|FPU|selector|Mux23~1_combout\ & \EXE|FPU|selector|Mux20~1_combout\)))) # (!\EXE|FPU|selector|Mux20~2_combout\ & 
-- ((\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\) # ((!\EXE|FPU|selector|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux20~2_combout\,
	datab => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	datac => \EXE|FPU|selector|Mux23~1_combout\,
	datad => \EXE|FPU|selector|Mux20~1_combout\,
	combout => \EXE|FPU|selector|Mux23~2_combout\);

-- Location: LCCOMB_X32_Y20_N18
\EXE|FPU|selector|Mux23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux23~combout\ = (\EXE|FPU|selector|Mux23~2_combout\ & ((\EXE|FPU|mul_component|Mux22~6_combout\) # ((!\EXE|FPU|selector|Mux20~0_combout\)))) # (!\EXE|FPU|selector|Mux23~2_combout\ & (((\EXE|FPU|mul_component|Mux22~80_combout\ & 
-- \EXE|FPU|selector|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~6_combout\,
	datab => \EXE|FPU|mul_component|Mux22~80_combout\,
	datac => \EXE|FPU|selector|Mux23~2_combout\,
	datad => \EXE|FPU|selector|Mux20~0_combout\,
	combout => \EXE|FPU|selector|Mux23~combout\);

-- Location: LCFF_X18_Y20_N19
\ALU_result_C|N_dffs:8:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:8:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux23~combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:8:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N20
\read_data_D|N_dffs:7:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:7:stage_i|q~0_combout\ = (\MEM|data_memory|auto_generated|q_a\(7) & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM|data_memory|auto_generated|q_a\(7),
	datad => \reset~combout\,
	combout => \read_data_D|N_dffs:7:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y17_N21
\read_data_D|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N2
\ALU_result_D|N_dffs:7:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:7:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:7:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_result_C|N_dffs:7:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \ALU_result_D|N_dffs:7:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y17_N3
\ALU_result_D|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y17_N12
\ID|register_array~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~38_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:7:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:7:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \read_data_D|N_dffs:7:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \ALU_result_D|N_dffs:7:stage_i|q~regout\,
	combout => \ID|register_array~38_combout\);

-- Location: LCFF_X32_Y14_N23
\ID|register_array[28][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][7]~regout\);

-- Location: LCFF_X31_Y14_N13
\ID|register_array[24][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][7]~regout\);

-- Location: LCCOMB_X32_Y14_N22
\ID|read_data_2[7]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~171_combout\ = (\ID|read_data_2[7]~170_combout\ & (((\ID|register_array[28][7]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[7]~170_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[24][7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[7]~170_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[28][7]~regout\,
	datad => \ID|register_array[24][7]~regout\,
	combout => \ID|read_data_2[7]~171_combout\);

-- Location: LCCOMB_X29_Y16_N14
\ID|read_data_2[7]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~172_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[7]~169_combout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & \ID|read_data_2[7]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[7]~169_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[7]~171_combout\,
	combout => \ID|read_data_2[7]~172_combout\);

-- Location: LCCOMB_X22_Y11_N22
\ID|read_data_2[7]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~166_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[25][7]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[17][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[17][7]~regout\,
	datad => \ID|register_array[25][7]~regout\,
	combout => \ID|read_data_2[7]~166_combout\);

-- Location: LCCOMB_X29_Y16_N20
\ID|read_data_2[7]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~167_combout\ = (\ID|read_data_2[7]~166_combout\ & (((\ID|register_array[29][7]~regout\) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[7]~166_combout\ & (\ID|register_array[21][7]~regout\ & 
-- (\Instruction_A|N_dffs:18:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][7]~regout\,
	datab => \ID|read_data_2[7]~166_combout\,
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \ID|register_array[29][7]~regout\,
	combout => \ID|read_data_2[7]~167_combout\);

-- Location: LCCOMB_X29_Y16_N8
\ID|read_data_2[7]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~175_combout\ = (\ID|read_data_2[7]~172_combout\ & ((\ID|read_data_2[7]~174_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[7]~172_combout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- \ID|read_data_2[7]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[7]~174_combout\,
	datab => \ID|read_data_2[7]~172_combout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[7]~167_combout\,
	combout => \ID|read_data_2[7]~175_combout\);

-- Location: LCFF_X27_Y9_N23
\ID|register_array[12][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][7]~regout\);

-- Location: LCCOMB_X27_Y9_N22
\ID|read_data_2[7]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~183_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[13][7]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|register_array[12][7]~regout\ & 
-- !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][7]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][7]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[7]~183_combout\);

-- Location: LCCOMB_X31_Y9_N28
\ID|read_data_2[7]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~184_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[7]~183_combout\ & (\ID|register_array[15][7]~regout\)) # (!\ID|read_data_2[7]~183_combout\ & ((\ID|register_array[14][7]~regout\))))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[7]~183_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[7]~183_combout\,
	datac => \ID|register_array[15][7]~regout\,
	datad => \ID|register_array[14][7]~regout\,
	combout => \ID|read_data_2[7]~184_combout\);

-- Location: LCFF_X30_Y10_N15
\ID|register_array[2][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][7]~regout\);

-- Location: LCFF_X31_Y10_N9
\ID|register_array[3][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][7]~regout\);

-- Location: LCFF_X31_Y10_N27
\ID|register_array[1][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][7]~regout\);

-- Location: LCCOMB_X31_Y10_N26
\ID|read_data_2[7]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~180_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][7]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][7]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[3][7]~regout\,
	datac => \ID|register_array[1][7]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[7]~180_combout\);

-- Location: LCCOMB_X32_Y10_N28
\ID|read_data_2[7]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~181_combout\ = (\ID|read_data_2[7]~180_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[2][7]~regout\ & \Instruction_A|N_dffs:17:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[2][7]~regout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \ID|read_data_2[7]~180_combout\,
	combout => \ID|read_data_2[7]~181_combout\);

-- Location: LCFF_X32_Y10_N19
\ID|register_array[11][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][7]~regout\);

-- Location: LCCOMB_X32_Y11_N14
\ID|read_data_2[7]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~178_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\) # ((\ID|register_array[10][7]~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[8][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[8][7]~regout\,
	datad => \ID|register_array[10][7]~regout\,
	combout => \ID|read_data_2[7]~178_combout\);

-- Location: LCCOMB_X32_Y10_N18
\ID|read_data_2[7]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~179_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[7]~178_combout\ & ((\ID|register_array[11][7]~regout\))) # (!\ID|read_data_2[7]~178_combout\ & (\ID|register_array[9][7]~regout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[7]~178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[9][7]~regout\,
	datac => \ID|register_array[11][7]~regout\,
	datad => \ID|read_data_2[7]~178_combout\,
	combout => \ID|read_data_2[7]~179_combout\);

-- Location: LCCOMB_X32_Y10_N14
\ID|read_data_2[7]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~182_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|read_data_2[7]~179_combout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[7]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[7]~181_combout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[7]~179_combout\,
	combout => \ID|read_data_2[7]~182_combout\);

-- Location: LCFF_X29_Y10_N29
\ID|register_array[6][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][7]~regout\);

-- Location: LCFF_X29_Y10_N7
\ID|register_array[7][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][7]~regout\);

-- Location: LCFF_X29_Y8_N29
\ID|register_array[4][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][7]~regout\);

-- Location: LCFF_X30_Y8_N21
\ID|register_array[5][7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~38_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][7]~regout\);

-- Location: LCCOMB_X29_Y8_N28
\ID|read_data_2[7]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~176_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[5][7]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[4][7]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[4][7]~regout\,
	datad => \ID|register_array[5][7]~regout\,
	combout => \ID|read_data_2[7]~176_combout\);

-- Location: LCCOMB_X29_Y10_N6
\ID|read_data_2[7]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~177_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[7]~176_combout\ & ((\ID|register_array[7][7]~regout\))) # (!\ID|read_data_2[7]~176_combout\ & (\ID|register_array[6][7]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[7]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[6][7]~regout\,
	datac => \ID|register_array[7][7]~regout\,
	datad => \ID|read_data_2[7]~176_combout\,
	combout => \ID|read_data_2[7]~177_combout\);

-- Location: LCCOMB_X32_Y10_N24
\ID|read_data_2[7]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~185_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[7]~182_combout\ & (\ID|read_data_2[7]~184_combout\)) # (!\ID|read_data_2[7]~182_combout\ & ((\ID|read_data_2[7]~177_combout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[7]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[7]~184_combout\,
	datac => \ID|read_data_2[7]~182_combout\,
	datad => \ID|read_data_2[7]~177_combout\,
	combout => \ID|read_data_2[7]~185_combout\);

-- Location: LCCOMB_X23_Y19_N22
\ID|read_data_2[7]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~186_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[7]~175_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[7]~185_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~24_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \ID|read_data_2[7]~175_combout\,
	datad => \ID|read_data_2[7]~185_combout\,
	combout => \ID|read_data_2[7]~186_combout\);

-- Location: LCCOMB_X23_Y19_N0
\read_data_2_B|N_dffs:7:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:7:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[7]~165_combout\) # (\ID|read_data_2[7]~186_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[7]~165_combout\,
	datab => \reset~combout\,
	datad => \ID|read_data_2[7]~186_combout\,
	combout => \read_data_2_B|N_dffs:7:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y19_N1
\read_data_2_B|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y19_N30
\ALU_result_C|N_dffs:7:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:7:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & (\Sign_Extend_2_B|N_dffs:7:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:7:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Sign_Extend_2_B|N_dffs:7:stage_i|q~regout\,
	datab => \read_data_2_B|N_dffs:7:stage_i|q~regout\,
	datad => \ALUSrc_control_B|q~regout\,
	combout => \ALU_result_C|N_dffs:7:stage_i|q~1_combout\);

-- Location: LCCOMB_X32_Y19_N18
\EXE|FPU|mul_component|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~2_combout\ = (\EXE|FPU|mul_component|Mux22~0_combout\) # ((\EXE|FPU|mul_component|Mux22~1_combout\ & \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~0_combout\,
	datac => \EXE|FPU|mul_component|Mux22~1_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~2_combout\);

-- Location: LCCOMB_X31_Y20_N10
\EXE|FPU|mul_component|Mux22~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~74_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~68_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~68_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|Mux22~2_combout\,
	combout => \EXE|FPU|mul_component|Mux22~74_combout\);

-- Location: LCCOMB_X32_Y17_N6
\EXE|FPU|mul_component|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~18_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(7))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(7),
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(9),
	combout => \EXE|FPU|mul_component|Mux22~18_combout\);

-- Location: LCCOMB_X32_Y17_N8
\EXE|FPU|mul_component|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~9_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(11)))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(13),
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(11),
	combout => \EXE|FPU|mul_component|Mux22~9_combout\);

-- Location: LCCOMB_X32_Y17_N20
\EXE|FPU|mul_component|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~11_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|Mux22~9_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|Mux22~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~9_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|Mux22~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~11_combout\);

-- Location: LCCOMB_X31_Y20_N12
\EXE|FPU|selector|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux24~0_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & (\EXE|FPU|selector|Mux28~4_combout\)) # (!\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|selector|Mux28~4_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(8))) # (!\EXE|FPU|selector|Mux28~4_combout\ & ((\EXE|FPU|mul_component|Mux22~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~3_combout\,
	datab => \EXE|FPU|selector|Mux28~4_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(8),
	datad => \EXE|FPU|mul_component|Mux22~11_combout\,
	combout => \EXE|FPU|selector|Mux24~0_combout\);

-- Location: LCCOMB_X31_Y20_N14
\EXE|FPU|selector|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux24~1_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|selector|Mux24~0_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\)) # (!\EXE|FPU|selector|Mux24~0_combout\ & 
-- ((\EXE|FPU|mul_component|Mux22~18_combout\))))) # (!\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|selector|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~3_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	datac => \EXE|FPU|mul_component|Mux22~18_combout\,
	datad => \EXE|FPU|selector|Mux24~0_combout\,
	combout => \EXE|FPU|selector|Mux24~1_combout\);

-- Location: LCCOMB_X33_Y20_N26
\EXE|FPU|mul_component|stage_1|process_0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|process_0~7_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\) # ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\) # ((\EXE|FPU|mul_component|stage_1|process_0~4_combout\) 
-- # (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datac => \EXE|FPU|mul_component|stage_1|process_0~4_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	combout => \EXE|FPU|mul_component|stage_1|process_0~7_combout\);

-- Location: LCCOMB_X30_Y21_N6
\EXE|FPU|selector|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux24~2_combout\ = (\EXE|FPU|selector|Mux28~2_combout\ & (((!\EXE|FPU|mul_component|stage_1|process_0~7_combout\)))) # (!\EXE|FPU|selector|Mux28~2_combout\ & ((\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & 
-- (\EXE|FPU|mul_component|Mux22~77_combout\)) # (!\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & ((\EXE|FPU|selector|Mux24~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~77_combout\,
	datab => \EXE|FPU|selector|Mux28~2_combout\,
	datac => \EXE|FPU|selector|Mux24~1_combout\,
	datad => \EXE|FPU|mul_component|stage_1|process_0~7_combout\,
	combout => \EXE|FPU|selector|Mux24~2_combout\);

-- Location: LCCOMB_X30_Y21_N8
\EXE|FPU|selector|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux24~3_combout\ = (\EXE|FPU|selector|Mux28~2_combout\ & ((\EXE|FPU|selector|Mux24~2_combout\ & (\EXE|FPU|mul_component|Mux22~70_combout\)) # (!\EXE|FPU|selector|Mux24~2_combout\ & ((\EXE|FPU|mul_component|Mux22~74_combout\))))) # 
-- (!\EXE|FPU|selector|Mux28~2_combout\ & (((\EXE|FPU|selector|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~70_combout\,
	datab => \EXE|FPU|selector|Mux28~2_combout\,
	datac => \EXE|FPU|mul_component|Mux22~74_combout\,
	datad => \EXE|FPU|selector|Mux24~2_combout\,
	combout => \EXE|FPU|selector|Mux24~3_combout\);

-- Location: LCCOMB_X24_Y21_N28
\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~11_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~10_combout\ & (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~9_combout\) # (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~10_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~9_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~11_combout\);

-- Location: LCCOMB_X27_Y21_N10
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:2:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~11_combout\ & \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~11_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X26_Y21_N10
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~2_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~14_combout\ & 
-- (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4_combout\ & \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~14_combout\,
	datab => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~2_combout\);

-- Location: LCCOMB_X27_Y21_N6
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:6:stage_i|Cout~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:6:stage_i|Cout~2_combout\ = (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~2_combout\ & ((\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11_combout\)) # (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & ((!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[6]~21_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~2_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:6:stage_i|Cout~2_combout\);

-- Location: LCCOMB_X30_Y21_N26
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\ & (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:6:stage_i|Cout~2_combout\ 
-- $ (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~11_combout\ & \EXE|FPU|add_component|stage_5|process_0~2_combout\))))) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~11_combout\ & (\EXE|FPU|add_component|stage_5|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[8]~11_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:6:stage_i|Cout~2_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\);

-- Location: LCCOMB_X30_Y21_N28
\EXE|FPU|selector|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux24~4_combout\ = (\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|selector|Mux28~0_combout\ & (\EXE|FPU|selector|Mux24~3_combout\))) # (!\EXE|FPU|selector|Mux30~2_combout\ & 
-- (((\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~0_combout\,
	datab => \EXE|FPU|selector|Mux30~2_combout\,
	datac => \EXE|FPU|selector|Mux24~3_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:8:stage_i|sum~combout\,
	combout => \EXE|FPU|selector|Mux24~4_combout\);

-- Location: LCCOMB_X23_Y19_N14
\EXE|temp[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(7) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux24~4_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|selector|Mux24~4_combout\,
	datac => \EXE|temp\(7),
	datad => \EXE|Mux1~0clkctrl_outclk\,
	combout => \EXE|temp\(7));

-- Location: LCCOMB_X23_Y19_N24
\ALU_result_C|N_dffs:7:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:7:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|Add0~14_combout\) # ((\ALU_result_C|N_dffs:1:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (((\EXE|temp\(7) & 
-- !\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~14_combout\,
	datab => \EXE|temp\(7),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:7:stage_i|q~2_combout\);

-- Location: LCCOMB_X23_Y19_N2
\ALU_result_C|N_dffs:7:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:7:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:7:stage_i|q~2_combout\ & (((\read_data_1_B|N_dffs:7:stage_i|q~regout\ & \ALU_result_C|N_dffs:7:stage_i|q~1_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:7:stage_i|q~2_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:7:stage_i|q~regout\) # (\ALU_result_C|N_dffs:7:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:7:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:7:stage_i|q~1_combout\,
	datac => \ALU_result_C|N_dffs:7:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:7:stage_i|q~3_combout\);

-- Location: LCCOMB_X23_Y19_N16
\ALU_result_C|N_dffs:7:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:7:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:7:stage_i|q~3_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~14_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datad => \ALU_result_C|N_dffs:7:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:7:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y19_N17
\ALU_result_C|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:7:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux24~4_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N14
\read_data_D|N_dffs:6:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:6:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(6),
	combout => \read_data_D|N_dffs:6:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y17_N15
\read_data_D|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:6:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:6:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N16
\ALU_result_D|N_dffs:6:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:6:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:6:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \ALU_result_C|N_dffs:6:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:6:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y17_N17
\ALU_result_D|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:6:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:6:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N26
\ID|register_array~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~37_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:6:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:6:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemtoReg_control_D|q~regout\,
	datab => \read_data_D|N_dffs:6:stage_i|q~regout\,
	datac => \ALU_result_D|N_dffs:6:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \ID|register_array~37_combout\);

-- Location: LCFF_X20_Y9_N9
\ID|register_array[21][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][6]~regout\);

-- Location: LCFF_X20_Y9_N27
\ID|register_array[17][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][6]~regout\);

-- Location: LCCOMB_X20_Y9_N8
\ID|read_data_1[6]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~135_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[21][6]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[17][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[21][6]~regout\,
	datad => \ID|register_array[17][6]~regout\,
	combout => \ID|read_data_1[6]~135_combout\);

-- Location: LCFF_X21_Y9_N23
\ID|register_array[25][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][6]~regout\);

-- Location: LCCOMB_X21_Y9_N22
\ID|read_data_1[6]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~136_combout\ = (\ID|read_data_1[6]~135_combout\ & ((\ID|register_array[29][6]~regout\) # ((!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[6]~135_combout\ & (((\ID|register_array[25][6]~regout\ & 
-- \Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][6]~regout\,
	datab => \ID|read_data_1[6]~135_combout\,
	datac => \ID|register_array[25][6]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[6]~136_combout\);

-- Location: LCCOMB_X30_Y16_N4
\ID|read_data_1[6]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~142_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[23][6]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[19][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[23][6]~regout\,
	datad => \ID|register_array[19][6]~regout\,
	combout => \ID|read_data_1[6]~142_combout\);

-- Location: LCFF_X29_Y14_N19
\ID|register_array[27][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][6]~regout\);

-- Location: LCCOMB_X29_Y14_N18
\ID|read_data_1[6]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~143_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[6]~142_combout\ & ((\ID|register_array[31][6]~regout\))) # (!\ID|read_data_1[6]~142_combout\ & (\ID|register_array[27][6]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[6]~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[6]~142_combout\,
	datac => \ID|register_array[27][6]~regout\,
	datad => \ID|register_array[31][6]~regout\,
	combout => \ID|read_data_1[6]~143_combout\);

-- Location: LCCOMB_X29_Y14_N20
\ID|read_data_1[6]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~144_combout\ = (\ID|read_data_1[6]~141_combout\ & (((\ID|read_data_1[6]~143_combout\) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\ID|read_data_1[6]~141_combout\ & (\ID|read_data_1[6]~136_combout\ & 
-- (\Instruction_A|N_dffs:21:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[6]~141_combout\,
	datab => \ID|read_data_1[6]~136_combout\,
	datac => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datad => \ID|read_data_1[6]~143_combout\,
	combout => \ID|read_data_1[6]~144_combout\);

-- Location: LCFF_X27_Y9_N17
\ID|register_array[13][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][6]~regout\);

-- Location: LCFF_X27_Y9_N27
\ID|register_array[12][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][6]~regout\);

-- Location: LCCOMB_X27_Y9_N16
\ID|read_data_1[6]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~152_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][6]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][6]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][6]~regout\,
	datad => \ID|register_array[12][6]~regout\,
	combout => \ID|read_data_1[6]~152_combout\);

-- Location: LCCOMB_X29_Y9_N12
\ID|read_data_1[6]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~153_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[6]~152_combout\ & ((\ID|register_array[15][6]~regout\))) # (!\ID|read_data_1[6]~152_combout\ & (\ID|register_array[14][6]~regout\)))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[6]~152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[6]~152_combout\,
	datac => \ID|register_array[14][6]~regout\,
	datad => \ID|register_array[15][6]~regout\,
	combout => \ID|read_data_1[6]~153_combout\);

-- Location: LCFF_X31_Y10_N15
\ID|register_array[1][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][6]~regout\);

-- Location: LCFF_X31_Y10_N13
\ID|register_array[3][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][6]~regout\);

-- Location: LCCOMB_X31_Y10_N12
\ID|read_data_1[6]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~149_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][6]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[1][6]~regout\,
	datac => \ID|register_array[3][6]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[6]~149_combout\);

-- Location: LCFF_X30_Y10_N5
\ID|register_array[2][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][6]~regout\);

-- Location: LCCOMB_X30_Y10_N4
\ID|read_data_1[6]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~150_combout\ = (\ID|read_data_1[6]~149_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[2][6]~regout\ & !\Instruction_A|N_dffs:21:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[6]~149_combout\,
	datac => \ID|register_array[2][6]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[6]~150_combout\);

-- Location: LCFF_X29_Y10_N9
\ID|register_array[7][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][6]~regout\);

-- Location: LCFF_X27_Y17_N27
\ID|register_array[6][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~37_combout\,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][6]~regout\);

-- Location: LCCOMB_X29_Y10_N8
\ID|read_data_1[6]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~148_combout\ = (\ID|read_data_1[6]~147_combout\ & (((\ID|register_array[7][6]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\))) # (!\ID|read_data_1[6]~147_combout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|register_array[6][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[6]~147_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[7][6]~regout\,
	datad => \ID|register_array[6][6]~regout\,
	combout => \ID|read_data_1[6]~148_combout\);

-- Location: LCCOMB_X29_Y10_N10
\ID|read_data_1[6]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~151_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|read_data_1[6]~148_combout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[6]~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|read_data_1[6]~150_combout\,
	datad => \ID|read_data_1[6]~148_combout\,
	combout => \ID|read_data_1[6]~151_combout\);

-- Location: LCFF_X32_Y11_N1
\ID|register_array[10][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][6]~regout\);

-- Location: LCCOMB_X32_Y11_N0
\ID|read_data_1[6]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~145_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|register_array[10][6]~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[8][6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][6]~regout\,
	datad => \ID|register_array[8][6]~regout\,
	combout => \ID|read_data_1[6]~145_combout\);

-- Location: LCFF_X31_Y11_N25
\ID|register_array[9][6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~37_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][6]~regout\);

-- Location: LCCOMB_X31_Y11_N24
\ID|read_data_1[6]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~146_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[6]~145_combout\ & ((\ID|register_array[11][6]~regout\))) # (!\ID|read_data_1[6]~145_combout\ & (\ID|register_array[9][6]~regout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[6]~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[6]~145_combout\,
	datac => \ID|register_array[9][6]~regout\,
	datad => \ID|register_array[11][6]~regout\,
	combout => \ID|read_data_1[6]~146_combout\);

-- Location: LCCOMB_X29_Y14_N30
\ID|read_data_1[6]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~154_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[6]~151_combout\ & (\ID|read_data_1[6]~153_combout\)) # (!\ID|read_data_1[6]~151_combout\ & ((\ID|read_data_1[6]~146_combout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[6]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[6]~153_combout\,
	datac => \ID|read_data_1[6]~151_combout\,
	datad => \ID|read_data_1[6]~146_combout\,
	combout => \ID|read_data_1[6]~154_combout\);

-- Location: LCCOMB_X29_Y14_N16
\ID|read_data_1[6]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~155_combout\ = (\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[6]~144_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[6]~154_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datac => \ID|read_data_1[6]~144_combout\,
	datad => \ID|read_data_1[6]~154_combout\,
	combout => \ID|read_data_1[6]~155_combout\);

-- Location: LCCOMB_X27_Y17_N8
\ID|write_data[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[6]~6_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:6:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:6:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:6:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:6:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[6]~6_combout\);

-- Location: LCCOMB_X22_Y17_N0
\read_data_1_B|N_dffs:6:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:6:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1~23_combout\ & ((\ID|write_data[6]~6_combout\))) # (!\ID|read_data_1~23_combout\ & (\ID|read_data_1[6]~155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1~23_combout\,
	datab => \reset~combout\,
	datac => \ID|read_data_1[6]~155_combout\,
	datad => \ID|write_data[6]~6_combout\,
	combout => \read_data_1_B|N_dffs:6:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y17_N1
\read_data_1_B|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:6:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:6:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y20_N24
\ALU_result_C|N_dffs:6:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:6:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\ALU_result_C|N_dffs:6:stage_i|q~2_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\EXE|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:6:stage_i|q~2_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datad => \EXE|Add1~12_combout\,
	combout => \ALU_result_C|N_dffs:6:stage_i|q~0_combout\);

-- Location: LCCOMB_X30_Y21_N22
\EXE|FPU|selector|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux25~0_combout\ = (!\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:6:stage_i|Cout~2_combout\ $ (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & 
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\,
	datab => \EXE|FPU|selector|Mux30~2_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[7]~14_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:6:stage_i|Cout~2_combout\,
	combout => \EXE|FPU|selector|Mux25~0_combout\);

-- Location: LCCOMB_X31_Y18_N4
\EXE|FPU|mul_component|Mux22~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~66_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|Mux22~34_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|Mux22~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~34_combout\,
	datab => \EXE|FPU|mul_component|Mux22~26_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~66_combout\);

-- Location: LCCOMB_X31_Y19_N20
\EXE|FPU|mul_component|Mux22~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~69_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~66_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~68_combout\,
	datab => \EXE|FPU|mul_component|Mux22~66_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|mul_component|Mux22~69_combout\);

-- Location: LCCOMB_X32_Y17_N0
\EXE|FPU|mul_component|Mux22~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~32_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(13)))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(15),
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(13),
	combout => \EXE|FPU|mul_component|Mux22~32_combout\);

-- Location: LCCOMB_X32_Y17_N28
\EXE|FPU|mul_component|Mux22~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~30_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(9))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(9),
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(11),
	combout => \EXE|FPU|mul_component|Mux22~30_combout\);

-- Location: LCCOMB_X32_Y17_N30
\EXE|FPU|mul_component|Mux22~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~62_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|Mux22~30_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|Mux22~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~32_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|Mux22~30_combout\,
	combout => \EXE|FPU|mul_component|Mux22~62_combout\);

-- Location: LCCOMB_X30_Y21_N10
\EXE|FPU|selector|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux25~4_combout\ = (\EXE|FPU|selector|Mux25~3_combout\ & (((\EXE|FPU|mul_component|Mux22~62_combout\)) # (!\EXE|FPU|selector|Mux28~2_combout\))) # (!\EXE|FPU|selector|Mux25~3_combout\ & (\EXE|FPU|selector|Mux28~2_combout\ & 
-- (\EXE|FPU|mul_component|Mux22~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux25~3_combout\,
	datab => \EXE|FPU|selector|Mux28~2_combout\,
	datac => \EXE|FPU|mul_component|Mux22~69_combout\,
	datad => \EXE|FPU|mul_component|Mux22~62_combout\,
	combout => \EXE|FPU|selector|Mux25~4_combout\);

-- Location: LCCOMB_X30_Y21_N4
\EXE|FPU|selector|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux25~5_combout\ = (\EXE|FPU|selector|Mux25~0_combout\) # ((\EXE|FPU|selector|Mux28~0_combout\ & (\EXE|FPU|selector|Mux25~4_combout\ & \EXE|FPU|selector|Mux30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~0_combout\,
	datab => \EXE|FPU|selector|Mux25~0_combout\,
	datac => \EXE|FPU|selector|Mux25~4_combout\,
	datad => \EXE|FPU|selector|Mux30~2_combout\,
	combout => \EXE|FPU|selector|Mux25~5_combout\);

-- Location: LCFF_X18_Y20_N25
\ALU_result_C|N_dffs:6:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:6:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux25~5_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:6:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y18_N30
\read_data_D|N_dffs:13:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:13:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(13),
	combout => \read_data_D|N_dffs:13:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y18_N31
\read_data_D|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:13:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y18_N26
\ID|register_array~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~44_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:13:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:13:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemtoReg_control_D|q~regout\,
	datab => \reset~combout\,
	datac => \ALU_result_D|N_dffs:13:stage_i|q~regout\,
	datad => \read_data_D|N_dffs:13:stage_i|q~regout\,
	combout => \ID|register_array~44_combout\);

-- Location: LCFF_X21_Y11_N9
\ID|register_array[25][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][13]~regout\);

-- Location: LCCOMB_X21_Y11_N8
\ID|read_data_1[13]~289\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~289_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[25][13]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[17][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[17][13]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[25][13]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[13]~289_combout\);

-- Location: LCFF_X21_Y11_N19
\ID|register_array[29][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][13]~regout\);

-- Location: LCCOMB_X21_Y11_N18
\ID|read_data_1[13]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~290_combout\ = (\ID|read_data_1[13]~289_combout\ & (((\ID|register_array[29][13]~regout\) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[13]~289_combout\ & (\ID|register_array[21][13]~regout\ & 
-- ((\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][13]~regout\,
	datab => \ID|read_data_1[13]~289_combout\,
	datac => \ID|register_array[29][13]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[13]~290_combout\);

-- Location: LCFF_X22_Y14_N9
\ID|register_array[27][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][13]~regout\);

-- Location: LCFF_X23_Y14_N5
\ID|register_array[19][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][13]~regout\);

-- Location: LCCOMB_X22_Y14_N8
\ID|read_data_1[13]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~296_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[27][13]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[19][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[27][13]~regout\,
	datad => \ID|register_array[19][13]~regout\,
	combout => \ID|read_data_1[13]~296_combout\);

-- Location: LCFF_X23_Y12_N9
\ID|register_array[23][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][13]~regout\);

-- Location: LCFF_X23_Y12_N27
\ID|register_array[31][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][13]~regout\);

-- Location: LCCOMB_X23_Y12_N8
\ID|read_data_1[13]~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~297_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[13]~296_combout\ & ((\ID|register_array[31][13]~regout\))) # (!\ID|read_data_1[13]~296_combout\ & (\ID|register_array[23][13]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[13]~296_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[13]~296_combout\,
	datac => \ID|register_array[23][13]~regout\,
	datad => \ID|register_array[31][13]~regout\,
	combout => \ID|read_data_1[13]~297_combout\);

-- Location: LCCOMB_X21_Y12_N2
\ID|read_data_1[13]~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~298_combout\ = (\ID|read_data_1[13]~295_combout\ & (((\ID|read_data_1[13]~297_combout\) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\ID|read_data_1[13]~295_combout\ & (\ID|read_data_1[13]~290_combout\ & 
-- ((\Instruction_A|N_dffs:21:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[13]~295_combout\,
	datab => \ID|read_data_1[13]~290_combout\,
	datac => \ID|read_data_1[13]~297_combout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[13]~298_combout\);

-- Location: LCCOMB_X25_Y18_N28
\ID|read_data_1[13]~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~309_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[13]~298_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[13]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[13]~308_combout\,
	datab => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datac => \ID|read_data_1[13]~298_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[13]~309_combout\);

-- Location: LCCOMB_X25_Y18_N2
\read_data_1_B|N_dffs:13:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:13:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[13]~309_combout\) # ((\ID|write_data[13]~13_combout\ & \ID|read_data_1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[13]~13_combout\,
	datab => \ID|read_data_1[13]~309_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \read_data_1_B|N_dffs:13:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y18_N3
\read_data_1_B|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:13:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y20_N26
\EXE|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~26_combout\ = (\EXE|Binput_signed[13]~11_combout\ & ((\read_data_1_B|N_dffs:13:stage_i|q~regout\ & (!\EXE|Add1~25\)) # (!\read_data_1_B|N_dffs:13:stage_i|q~regout\ & ((\EXE|Add1~25\) # (GND))))) # (!\EXE|Binput_signed[13]~11_combout\ & 
-- ((\read_data_1_B|N_dffs:13:stage_i|q~regout\ & (\EXE|Add1~25\ & VCC)) # (!\read_data_1_B|N_dffs:13:stage_i|q~regout\ & (!\EXE|Add1~25\))))
-- \EXE|Add1~27\ = CARRY((\EXE|Binput_signed[13]~11_combout\ & ((!\EXE|Add1~25\) # (!\read_data_1_B|N_dffs:13:stage_i|q~regout\))) # (!\EXE|Binput_signed[13]~11_combout\ & (!\read_data_1_B|N_dffs:13:stage_i|q~regout\ & !\EXE|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[13]~11_combout\,
	datab => \read_data_1_B|N_dffs:13:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add1~25\,
	combout => \EXE|Add1~26_combout\,
	cout => \EXE|Add1~27\);

-- Location: LCCOMB_X18_Y19_N8
\ALU_result_C|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:14:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\ALU_result_C|N_dffs:14:stage_i|q~2_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\EXE|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:14:stage_i|q~2_combout\,
	datab => \EXE|Add1~28_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	combout => \ALU_result_C|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCCOMB_X30_Y20_N0
\EXE|FPU|mul_component|Mux22~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~99_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~95_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~95_combout\,
	datac => \EXE|FPU|mul_component|Mux22~98_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|mul_component|Mux22~99_combout\);

-- Location: LCCOMB_X30_Y17_N14
\EXE|FPU|mul_component|Mux22~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~43_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(14)))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(16),
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(14),
	combout => \EXE|FPU|mul_component|Mux22~43_combout\);

-- Location: LCCOMB_X30_Y20_N26
\EXE|FPU|selector|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux17~0_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & (((\EXE|FPU|mul_component|Mux22~43_combout\) # (\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & (\EXE|FPU|mul_component|Mux22~69_combout\ & 
-- ((!\EXE|FPU|selector|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~69_combout\,
	datab => \EXE|FPU|mul_component|Mux22~43_combout\,
	datac => \EXE|FPU|selector|Mux28~3_combout\,
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux17~0_combout\);

-- Location: LCCOMB_X30_Y20_N4
\EXE|FPU|selector|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux17~1_combout\ = (\EXE|FPU|selector|Mux17~0_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\) # ((!\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux17~0_combout\ & 
-- (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(15) & \EXE|FPU|selector|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datab => \EXE|FPU|selector|Mux17~0_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(15),
	datad => \EXE|FPU|selector|Mux28~4_combout\,
	combout => \EXE|FPU|selector|Mux17~1_combout\);

-- Location: LCCOMB_X25_Y21_N22
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:15:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[15]~18_combout\ & (\EXE|FPU|add_component|stage_5|process_0~2_combout\ $ 
-- (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[14]~17_combout\ & \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~3_combout\))))) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[15]~18_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[14]~17_combout\ & 
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[15]~18_combout\,
	datab => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[14]~17_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~3_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\);

-- Location: LCCOMB_X30_Y20_N30
\EXE|FPU|selector|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux17~2_combout\ = (\EXE|FPU|selector|Mux20~2_combout\ & (\EXE|FPU|selector|Mux17~1_combout\ & (\EXE|FPU|selector|Mux20~1_combout\))) # (!\EXE|FPU|selector|Mux20~2_combout\ & 
-- (((\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\) # (!\EXE|FPU|selector|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux20~2_combout\,
	datab => \EXE|FPU|selector|Mux17~1_combout\,
	datac => \EXE|FPU|selector|Mux20~1_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:15:stage_i|sum~combout\,
	combout => \EXE|FPU|selector|Mux17~2_combout\);

-- Location: LCCOMB_X30_Y20_N16
\EXE|FPU|selector|Mux17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux17~combout\ = (\EXE|FPU|selector|Mux20~0_combout\ & ((\EXE|FPU|selector|Mux17~2_combout\ & (\EXE|FPU|mul_component|Mux22~73_combout\)) # (!\EXE|FPU|selector|Mux17~2_combout\ & ((\EXE|FPU|mul_component|Mux22~99_combout\))))) # 
-- (!\EXE|FPU|selector|Mux20~0_combout\ & (((\EXE|FPU|selector|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~73_combout\,
	datab => \EXE|FPU|mul_component|Mux22~99_combout\,
	datac => \EXE|FPU|selector|Mux20~0_combout\,
	datad => \EXE|FPU|selector|Mux17~2_combout\,
	combout => \EXE|FPU|selector|Mux17~combout\);

-- Location: LCFF_X18_Y19_N9
\ALU_result_C|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:14:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux17~combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y19_N24
\ALU_result_D|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:14:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:14:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \ALU_result_C|N_dffs:14:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y19_N25
\ALU_result_D|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:14:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y19_N8
\ID|write_data[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[14]~14_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:14:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:14:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:14:stage_i|q~regout\,
	datac => \ALU_result_D|N_dffs:14:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[14]~14_combout\);

-- Location: LCFF_X24_Y16_N11
\ID|register_array[16][14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~45_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][14]~regout\);

-- Location: LCCOMB_X24_Y16_N10
\ID|read_data_2[14]~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~328_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[24][14]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[16][14]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[24][14]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][14]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[14]~328_combout\);

-- Location: LCCOMB_X27_Y16_N10
\ID|read_data_2[14]~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~329_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[14]~328_combout\ & (\ID|register_array[28][14]~regout\)) # (!\ID|read_data_2[14]~328_combout\ & ((\ID|register_array[20][14]~regout\))))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|read_data_2[14]~328_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[14]~328_combout\,
	datac => \ID|register_array[28][14]~regout\,
	datad => \ID|register_array[20][14]~regout\,
	combout => \ID|read_data_2[14]~329_combout\);

-- Location: LCCOMB_X27_Y13_N22
\ID|read_data_2[14]~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~330_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|read_data_2[14]~327_combout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[14]~329_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[14]~327_combout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[14]~329_combout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[14]~330_combout\);

-- Location: LCCOMB_X23_Y14_N0
\ID|read_data_2[14]~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~331_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[23][14]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[19][14]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[23][14]~regout\,
	datac => \ID|register_array[19][14]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[14]~331_combout\);

-- Location: LCCOMB_X22_Y14_N4
\ID|read_data_2[14]~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~332_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[14]~331_combout\ & (\ID|register_array[31][14]~regout\)) # (!\ID|read_data_2[14]~331_combout\ & ((\ID|register_array[27][14]~regout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[14]~331_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|read_data_2[14]~331_combout\,
	datac => \ID|register_array[31][14]~regout\,
	datad => \ID|register_array[27][14]~regout\,
	combout => \ID|read_data_2[14]~332_combout\);

-- Location: LCCOMB_X27_Y13_N16
\ID|read_data_2[14]~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~333_combout\ = (\ID|read_data_2[14]~330_combout\ & (((\ID|read_data_2[14]~332_combout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[14]~330_combout\ & (\ID|read_data_2[14]~325_combout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[14]~325_combout\,
	datab => \ID|read_data_2[14]~330_combout\,
	datac => \ID|read_data_2[14]~332_combout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[14]~333_combout\);

-- Location: LCCOMB_X25_Y19_N28
\ID|read_data_2[14]~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~344_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[14]~333_combout\))) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[14]~343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[14]~343_combout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datad => \ID|read_data_2[14]~333_combout\,
	combout => \ID|read_data_2[14]~344_combout\);

-- Location: LCCOMB_X25_Y19_N4
\read_data_2_B|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:14:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[14]~344_combout\) # ((\ID|read_data_2~24_combout\ & \ID|write_data[14]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \ID|write_data[14]~14_combout\,
	datad => \ID|read_data_2[14]~344_combout\,
	combout => \read_data_2_B|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y19_N5
\read_data_2_B|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:14:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y19_N30
\EXE|Binput_signed[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[14]~12_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:14:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:14:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_2_B|N_dffs:14:stage_i|q~regout\,
	datac => \ALUSrc_control_B|q~regout\,
	datad => \Instruction_B|N_dffs:14:stage_i|q~regout\,
	combout => \EXE|Binput_signed[14]~12_combout\);

-- Location: LCCOMB_X32_Y17_N2
\EXE|FPU|mul_component|Mux22~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~29_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(5))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(5),
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(7),
	combout => \EXE|FPU|mul_component|Mux22~29_combout\);

-- Location: LCCOMB_X32_Y17_N18
\EXE|FPU|selector|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux26~2_combout\ = (\EXE|FPU|selector|Mux26~1_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\) # ((!\EXE|FPU|selector|Mux28~3_combout\)))) # (!\EXE|FPU|selector|Mux26~1_combout\ & 
-- (((\EXE|FPU|selector|Mux28~3_combout\ & \EXE|FPU|mul_component|Mux22~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux26~1_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	datac => \EXE|FPU|selector|Mux28~3_combout\,
	datad => \EXE|FPU|mul_component|Mux22~29_combout\,
	combout => \EXE|FPU|selector|Mux26~2_combout\);

-- Location: LCCOMB_X31_Y17_N8
\EXE|FPU|selector|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux26~3_combout\ = (\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & (\EXE|FPU|mul_component|Mux22~65_combout\ & ((!\EXE|FPU|selector|Mux28~2_combout\)))) # (!\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & 
-- (((\EXE|FPU|selector|Mux26~2_combout\) # (\EXE|FPU|selector|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~65_combout\,
	datab => \EXE|FPU|selector|Mux26~2_combout\,
	datac => \EXE|FPU|mul_component|stage_1|process_0~7_combout\,
	datad => \EXE|FPU|selector|Mux28~2_combout\,
	combout => \EXE|FPU|selector|Mux26~3_combout\);

-- Location: LCCOMB_X31_Y18_N6
\EXE|FPU|mul_component|Mux22~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~34_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(17)))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~2_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(17),
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~34_combout\);

-- Location: LCCOMB_X31_Y18_N0
\EXE|FPU|mul_component|Mux22~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~35_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~13_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~13_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|Mux22~34_combout\,
	combout => \EXE|FPU|mul_component|Mux22~35_combout\);

-- Location: LCCOMB_X31_Y18_N2
\EXE|FPU|mul_component|Mux22~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~61_combout\ = (\EXE|FPU|mul_component|Mux22~60_combout\) # ((\EXE|FPU|mul_component|Mux22~35_combout\ & \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~60_combout\,
	datab => \EXE|FPU|mul_component|Mux22~35_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~61_combout\);

-- Location: LCCOMB_X31_Y17_N26
\EXE|FPU|selector|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux26~4_combout\ = (\EXE|FPU|selector|Mux28~2_combout\ & ((\EXE|FPU|selector|Mux26~3_combout\ & (\EXE|FPU|mul_component|Mux22~56_combout\)) # (!\EXE|FPU|selector|Mux26~3_combout\ & ((\EXE|FPU|mul_component|Mux22~61_combout\))))) # 
-- (!\EXE|FPU|selector|Mux28~2_combout\ & (((\EXE|FPU|selector|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~56_combout\,
	datab => \EXE|FPU|selector|Mux28~2_combout\,
	datac => \EXE|FPU|selector|Mux26~3_combout\,
	datad => \EXE|FPU|mul_component|Mux22~61_combout\,
	combout => \EXE|FPU|selector|Mux26~4_combout\);

-- Location: LCCOMB_X30_Y21_N18
\EXE|FPU|selector|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux26~0_combout\ = (!\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~2_combout\ $ (((\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\ & 
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~2_combout\,
	datab => \EXE|FPU|selector|Mux30~2_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[6]~5_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\,
	combout => \EXE|FPU|selector|Mux26~0_combout\);

-- Location: LCCOMB_X30_Y21_N12
\EXE|FPU|selector|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux26~5_combout\ = (\EXE|FPU|selector|Mux26~0_combout\) # ((\EXE|FPU|selector|Mux28~0_combout\ & (\EXE|FPU|selector|Mux30~2_combout\ & \EXE|FPU|selector|Mux26~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~0_combout\,
	datab => \EXE|FPU|selector|Mux30~2_combout\,
	datac => \EXE|FPU|selector|Mux26~4_combout\,
	datad => \EXE|FPU|selector|Mux26~0_combout\,
	combout => \EXE|FPU|selector|Mux26~5_combout\);

-- Location: LCFF_X19_Y17_N11
\ALU_result_C|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:5:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux26~5_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:5:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y17_N8
\read_data_D|N_dffs:5:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:5:stage_i|q~0_combout\ = (\MEM|data_memory|auto_generated|q_a\(5) & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM|data_memory|auto_generated|q_a\(5),
	datad => \reset~combout\,
	combout => \read_data_D|N_dffs:5:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y17_N9
\read_data_D|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:5:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:5:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y17_N24
\ID|register_array~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~36_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:5:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:5:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:5:stage_i|q~regout\,
	datab => \MemtoReg_control_D|q~regout\,
	datac => \reset~combout\,
	datad => \read_data_D|N_dffs:5:stage_i|q~regout\,
	combout => \ID|register_array~36_combout\);

-- Location: LCFF_X30_Y10_N3
\ID|register_array[2][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][5]~regout\);

-- Location: LCCOMB_X30_Y10_N2
\ID|read_data_1[5]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~128_combout\ = (\ID|read_data_1[5]~127_combout\) # ((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[2][5]~regout\ & \Instruction_A|N_dffs:22:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[5]~127_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][5]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[5]~128_combout\);

-- Location: LCCOMB_X31_Y12_N24
\ID|read_data_1[5]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~129_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[5]~126_combout\) # ((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[5]~128_combout\ & 
-- !\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[5]~126_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|read_data_1[5]~128_combout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[5]~129_combout\);

-- Location: LCFF_X29_Y9_N27
\ID|register_array[15][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][5]~regout\);

-- Location: LCFF_X29_Y9_N1
\ID|register_array[14][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][5]~regout\);

-- Location: LCFF_X30_Y9_N21
\ID|register_array[13][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][5]~regout\);

-- Location: LCFF_X30_Y9_N31
\ID|register_array[12][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][5]~regout\);

-- Location: LCCOMB_X30_Y9_N20
\ID|read_data_1[5]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~130_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[13][5]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[12][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[13][5]~regout\,
	datad => \ID|register_array[12][5]~regout\,
	combout => \ID|read_data_1[5]~130_combout\);

-- Location: LCCOMB_X29_Y9_N0
\ID|read_data_1[5]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~131_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[5]~130_combout\ & (\ID|register_array[15][5]~regout\)) # (!\ID|read_data_1[5]~130_combout\ & ((\ID|register_array[14][5]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[5]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[15][5]~regout\,
	datac => \ID|register_array[14][5]~regout\,
	datad => \ID|read_data_1[5]~130_combout\,
	combout => \ID|read_data_1[5]~131_combout\);

-- Location: LCCOMB_X31_Y12_N26
\ID|read_data_1[5]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~132_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[5]~129_combout\ & ((\ID|read_data_1[5]~131_combout\))) # (!\ID|read_data_1[5]~129_combout\ & (\ID|read_data_1[5]~124_combout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[5]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[5]~124_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|read_data_1[5]~129_combout\,
	datad => \ID|read_data_1[5]~131_combout\,
	combout => \ID|read_data_1[5]~132_combout\);

-- Location: LCFF_X29_Y12_N9
\ID|register_array[26][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][5]~regout\);

-- Location: LCFF_X27_Y12_N9
\ID|register_array[30][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][5]~regout\);

-- Location: LCCOMB_X29_Y12_N8
\ID|read_data_1[5]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~116_combout\ = (\ID|read_data_1[5]~115_combout\ & (((\ID|register_array[30][5]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\))) # (!\ID|read_data_1[5]~115_combout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[5]~115_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][5]~regout\,
	datad => \ID|register_array[30][5]~regout\,
	combout => \ID|read_data_1[5]~116_combout\);

-- Location: LCCOMB_X26_Y17_N4
\ID|read_data_1[5]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~119_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[5]~116_combout\) # (\Instruction_A|N_dffs:21:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[5]~118_combout\ & 
-- ((!\Instruction_A|N_dffs:21:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[5]~118_combout\,
	datab => \ID|read_data_1[5]~116_combout\,
	datac => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[5]~119_combout\);

-- Location: LCFF_X29_Y16_N29
\ID|register_array[31][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][5]~regout\);

-- Location: LCFF_X30_Y16_N27
\ID|register_array[23][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][5]~regout\);

-- Location: LCFF_X29_Y14_N23
\ID|register_array[19][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][5]~regout\);

-- Location: LCFF_X29_Y14_N29
\ID|register_array[27][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][5]~regout\);

-- Location: LCCOMB_X29_Y14_N28
\ID|read_data_1[5]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~120_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|register_array[27][5]~regout\) # (\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[19][5]~regout\ & 
-- ((!\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[19][5]~regout\,
	datac => \ID|register_array[27][5]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[5]~120_combout\);

-- Location: LCCOMB_X30_Y16_N26
\ID|read_data_1[5]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~121_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[5]~120_combout\ & (\ID|register_array[31][5]~regout\)) # (!\ID|read_data_1[5]~120_combout\ & ((\ID|register_array[23][5]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[5]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[31][5]~regout\,
	datac => \ID|register_array[23][5]~regout\,
	datad => \ID|read_data_1[5]~120_combout\,
	combout => \ID|read_data_1[5]~121_combout\);

-- Location: LCFF_X22_Y11_N9
\ID|register_array[25][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][5]~regout\);

-- Location: LCFF_X22_Y11_N19
\ID|register_array[17][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][5]~regout\);

-- Location: LCCOMB_X22_Y11_N8
\ID|read_data_1[5]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~113_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[25][5]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[25][5]~regout\,
	datad => \ID|register_array[17][5]~regout\,
	combout => \ID|read_data_1[5]~113_combout\);

-- Location: LCFF_X26_Y17_N11
\ID|register_array[29][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][5]~regout\);

-- Location: LCCOMB_X26_Y17_N10
\ID|read_data_1[5]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~114_combout\ = (\ID|read_data_1[5]~113_combout\ & (((\ID|register_array[29][5]~regout\) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[5]~113_combout\ & (\ID|register_array[21][5]~regout\ & 
-- ((\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][5]~regout\,
	datab => \ID|read_data_1[5]~113_combout\,
	datac => \ID|register_array[29][5]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[5]~114_combout\);

-- Location: LCCOMB_X26_Y17_N6
\ID|read_data_1[5]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~122_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[5]~119_combout\ & (\ID|read_data_1[5]~121_combout\)) # (!\ID|read_data_1[5]~119_combout\ & ((\ID|read_data_1[5]~114_combout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[5]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[5]~119_combout\,
	datac => \ID|read_data_1[5]~121_combout\,
	datad => \ID|read_data_1[5]~114_combout\,
	combout => \ID|read_data_1[5]~122_combout\);

-- Location: LCCOMB_X26_Y17_N16
\ID|read_data_1[5]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~133_combout\ = (\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[5]~122_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[5]~132_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datac => \ID|read_data_1[5]~132_combout\,
	datad => \ID|read_data_1[5]~122_combout\,
	combout => \ID|read_data_1[5]~133_combout\);

-- Location: LCCOMB_X22_Y17_N18
\read_data_1_B|N_dffs:5:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:5:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1~23_combout\ & (\ID|write_data[5]~5_combout\)) # (!\ID|read_data_1~23_combout\ & ((\ID|read_data_1[5]~133_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[5]~5_combout\,
	datab => \reset~combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[5]~133_combout\,
	combout => \read_data_1_B|N_dffs:5:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y17_N19
\read_data_1_B|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:5:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:5:stage_i|q~regout\);

-- Location: LCCOMB_X33_Y19_N16
\EXE|FPU|mul_component|stage_1|Y[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[1]~0_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\) # ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\) # 
-- ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[1]~0_combout\);

-- Location: LCCOMB_X33_Y20_N14
\EXE|FPU|mul_component|stage_1|Y[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[1]~2_combout\ = (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\) # (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~32_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~34_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[1]~2_combout\);

-- Location: LCCOMB_X33_Y18_N2
\EXE|FPU|mul_component|stage_1|Y[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[1]~3_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\) # ((\EXE|FPU|mul_component|stage_1|Y[1]~2_combout\) # (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~2_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[1]~3_combout\);

-- Location: LCCOMB_X33_Y18_N12
\EXE|FPU|mul_component|stage_1|Y[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[1]~4_combout\ = (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\) # ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\ & 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\ & \EXE|FPU|mul_component|stage_1|Y[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~3_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[1]~4_combout\);

-- Location: LCCOMB_X34_Y18_N28
\EXE|FPU|mul_component|stage_1|Y[1]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[1]~5_combout\ = (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\) # (\EXE|FPU|mul_component|stage_1|Y[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~54_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~4_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[1]~5_combout\);

-- Location: LCCOMB_X34_Y18_N6
\EXE|FPU|mul_component|stage_1|Y[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[1]~6_combout\ = (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\) # 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\) # (\EXE|FPU|mul_component|stage_1|Y[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~5_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[1]~6_combout\);

-- Location: LCCOMB_X34_Y18_N0
\EXE|FPU|mul_component|stage_1|Y[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ = (\EXE|FPU|mul_component|stage_1|process_0~6_combout\ & (((\EXE|FPU|mul_component|stage_1|Y[1]~6_combout\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\)))) # 
-- (!\EXE|FPU|mul_component|stage_1|process_0~6_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[1]~0_combout\) # ((\EXE|FPU|mul_component|stage_1|Y[1]~6_combout\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~6_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[1]~0_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~6_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\);

-- Location: LCCOMB_X33_Y18_N28
\EXE|FPU|mul_component|Mux22~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~104_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~50_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~104_combout\);

-- Location: LCCOMB_X33_Y18_N30
\EXE|FPU|mul_component|Mux22~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~105_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~100_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~100_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|Mux22~104_combout\,
	combout => \EXE|FPU|mul_component|Mux22~105_combout\);

-- Location: LCCOMB_X32_Y18_N14
\EXE|FPU|selector|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux13~2_combout\ = (\EXE|FPU|selector|Mux10~0_combout\ & ((\EXE|FPU|selector|Mux13~1_combout\) # ((\EXE|FPU|selector|Mux10~1_combout\)))) # (!\EXE|FPU|selector|Mux10~0_combout\ & (((\EXE|FPU|mul_component|Mux22~86_combout\ & 
-- !\EXE|FPU|selector|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux13~1_combout\,
	datab => \EXE|FPU|selector|Mux10~0_combout\,
	datac => \EXE|FPU|mul_component|Mux22~86_combout\,
	datad => \EXE|FPU|selector|Mux10~1_combout\,
	combout => \EXE|FPU|selector|Mux13~2_combout\);

-- Location: LCCOMB_X32_Y18_N16
\EXE|FPU|selector|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux13~3_combout\ = (\EXE|FPU|selector|Mux13~2_combout\ & (((\EXE|FPU|mul_component|Mux22~105_combout\) # (!\EXE|FPU|selector|Mux10~1_combout\)))) # (!\EXE|FPU|selector|Mux13~2_combout\ & (\EXE|FPU|mul_component|Mux22~107_combout\ & 
-- ((\EXE|FPU|selector|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~107_combout\,
	datab => \EXE|FPU|mul_component|Mux22~105_combout\,
	datac => \EXE|FPU|selector|Mux13~2_combout\,
	datad => \EXE|FPU|selector|Mux10~1_combout\,
	combout => \EXE|FPU|selector|Mux13~3_combout\);

-- Location: LCCOMB_X26_Y21_N2
\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[3]~14_combout\ = (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~12_combout\) # (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~12_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~13_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[3]~14_combout\);

-- Location: LCCOMB_X26_Y21_N8
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~26_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~25_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\) # 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[3]~14_combout\)))) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~25_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\ & 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~25_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[11]~9_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[3]~14_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~26_combout\);

-- Location: LCCOMB_X25_Y20_N26
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:19:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~26_combout\ $ (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~24_combout\ & 
-- (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~4_combout\ & \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[18]~24_combout\,
	datab => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~4_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[19]~26_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[17]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y20_N4
\EXE|FPU|selector|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux13~4_combout\ = (\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|selector|Mux28~0_combout\ & (\EXE|FPU|selector|Mux13~3_combout\))) # (!\EXE|FPU|selector|Mux30~2_combout\ & 
-- (((\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~0_combout\,
	datab => \EXE|FPU|selector|Mux30~2_combout\,
	datac => \EXE|FPU|selector|Mux13~3_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	combout => \EXE|FPU|selector|Mux13~4_combout\);

-- Location: LCCOMB_X22_Y20_N26
\EXE|temp[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(18) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux13~4_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux13~4_combout\,
	datad => \EXE|temp\(18),
	combout => \EXE|temp\(18));

-- Location: LCCOMB_X22_Y20_N10
\ALU_result_C|N_dffs:18:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:18:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|Add0~36_combout\) # ((\ALU_result_C|N_dffs:1:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (((\EXE|temp\(18) & 
-- !\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~36_combout\,
	datab => \EXE|temp\(18),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:18:stage_i|q~1_combout\);

-- Location: LCCOMB_X22_Y20_N28
\ALU_result_C|N_dffs:18:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:18:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:18:stage_i|q~1_combout\ & (\read_data_1_B|N_dffs:18:stage_i|q~regout\ & \EXE|Binput_signed[18]~14_combout\)) # 
-- (!\ALU_result_C|N_dffs:18:stage_i|q~1_combout\ & ((\read_data_1_B|N_dffs:18:stage_i|q~regout\) # (\EXE|Binput_signed[18]~14_combout\))))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (\ALU_result_C|N_dffs:18:stage_i|q~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datab => \ALU_result_C|N_dffs:18:stage_i|q~1_combout\,
	datac => \read_data_1_B|N_dffs:18:stage_i|q~regout\,
	datad => \EXE|Binput_signed[18]~14_combout\,
	combout => \ALU_result_C|N_dffs:18:stage_i|q~2_combout\);

-- Location: LCCOMB_X22_Y20_N4
\ALU_result_C|N_dffs:18:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:18:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:18:stage_i|q~2_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~36_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datad => \ALU_result_C|N_dffs:18:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:18:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y20_N5
\ALU_result_C|N_dffs:18:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:18:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux13~4_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:18:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y15_N0
\ALU_result_D|N_dffs:18:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:18:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:18:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \ALU_result_C|N_dffs:18:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:18:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y15_N1
\ALU_result_D|N_dffs:18:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:18:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:18:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y15_N6
\ID|write_data[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[18]~18_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:18:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:18:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_D|N_dffs:18:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \ALU_result_D|N_dffs:18:stage_i|q~regout\,
	combout => \ID|write_data[18]~18_combout\);

-- Location: LCCOMB_X25_Y15_N2
\read_data_1_B|N_dffs:18:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:18:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1[18]~419_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[18]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[18]~419_combout\,
	datab => \ID|read_data_1~23_combout\,
	datac => \reset~combout\,
	datad => \ID|write_data[18]~18_combout\,
	combout => \read_data_1_B|N_dffs:18:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y15_N3
\read_data_1_B|N_dffs:18:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:18:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:18:stage_i|q~regout\);

-- Location: LCCOMB_X34_Y18_N18
\EXE|FPU|mul_component|stage_1|Y[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[2]~1_combout\ = (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\ & 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~62_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[2]~1_combout\);

-- Location: LCCOMB_X33_Y20_N24
\EXE|FPU|mul_component|stage_1|Y[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[2]~8_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~1_combout\ & (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\ & \EXE|FPU|mul_component|stage_1|process_0~3_combout\)) # 
-- (!\EXE|FPU|mul_component|stage_1|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~2_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datac => \EXE|FPU|mul_component|stage_1|process_0~3_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~1_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[2]~8_combout\);

-- Location: LCCOMB_X33_Y20_N18
\EXE|FPU|mul_component|stage_1|Y[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[2]~9_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~8_combout\) # ((!\EXE|FPU|mul_component|stage_1|process_0~4_combout\ & !\EXE|FPU|mul_component|stage_1|process_0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~4_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~8_combout\,
	datad => \EXE|FPU|mul_component|stage_1|process_0~5_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[2]~9_combout\);

-- Location: LCCOMB_X33_Y19_N18
\EXE|FPU|mul_component|stage_1|Y[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ = (\EXE|FPU|mul_component|stage_1|process_0~6_combout\ & (((\EXE|FPU|mul_component|stage_1|Y[2]~9_combout\)))) # (!\EXE|FPU|mul_component|stage_1|process_0~6_combout\ & 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\ & ((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[2]~9_combout\,
	datac => \EXE|FPU|mul_component|stage_1|process_0~6_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\);

-- Location: LCCOMB_X29_Y17_N26
\EXE|FPU|selector|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux30~10_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\))) # 
-- (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(2))))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(2),
	datab => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~20_combout\,
	combout => \EXE|FPU|selector|Mux30~10_combout\);

-- Location: LCCOMB_X32_Y17_N14
\EXE|FPU|mul_component|Mux22~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~31_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|Mux22~29_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|Mux22~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~29_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|Mux22~30_combout\,
	combout => \EXE|FPU|mul_component|Mux22~31_combout\);

-- Location: LCCOMB_X31_Y20_N20
\EXE|FPU|selector|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux30~5_combout\ = (\EXE|FPU|selector|Mux30~4_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\) # ((\EXE|FPU|mul_component|Mux22~31_combout\)))) # (!\EXE|FPU|selector|Mux30~4_combout\ & 
-- (((\EXE|FPU|mul_component|Mux22~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datab => \EXE|FPU|mul_component|Mux22~28_combout\,
	datac => \EXE|FPU|mul_component|Mux22~31_combout\,
	datad => \EXE|FPU|selector|Mux30~4_combout\,
	combout => \EXE|FPU|selector|Mux30~5_combout\);

-- Location: LCCOMB_X30_Y17_N10
\EXE|FPU|mul_component|Mux22~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~20_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(4)))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(6),
	datac => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(4),
	combout => \EXE|FPU|mul_component|Mux22~20_combout\);

-- Location: LCCOMB_X30_Y17_N6
\EXE|FPU|mul_component|Mux22~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~22_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|Mux22~20_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|Mux22~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~21_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|Mux22~20_combout\,
	combout => \EXE|FPU|mul_component|Mux22~22_combout\);

-- Location: LCCOMB_X29_Y17_N30
\EXE|FPU|selector|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux30~7_combout\ = (\EXE|FPU|selector|Mux30~6_combout\ & ((\EXE|FPU|selector|Mux30~5_combout\ & ((\EXE|FPU|mul_component|Mux22~22_combout\))) # (!\EXE|FPU|selector|Mux30~5_combout\ & (\EXE|FPU|selector|Mux30~10_combout\)))) # 
-- (!\EXE|FPU|selector|Mux30~6_combout\ & (((\EXE|FPU|selector|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux30~6_combout\,
	datab => \EXE|FPU|selector|Mux30~10_combout\,
	datac => \EXE|FPU|selector|Mux30~5_combout\,
	datad => \EXE|FPU|mul_component|Mux22~22_combout\,
	combout => \EXE|FPU|selector|Mux30~7_combout\);

-- Location: LCCOMB_X31_Y18_N28
\EXE|FPU|mul_component|Mux22~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~33_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~12_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & 
-- ((\EXE|FPU|mul_component|Mux22~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datab => \EXE|FPU|mul_component|Mux22~12_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|Mux22~32_combout\,
	combout => \EXE|FPU|mul_component|Mux22~33_combout\);

-- Location: LCCOMB_X31_Y18_N10
\EXE|FPU|mul_component|Mux22~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~36_combout\ = (\EXE|FPU|mul_component|Mux22~33_combout\) # ((!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & \EXE|FPU|mul_component|Mux22~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datab => \EXE|FPU|mul_component|Mux22~33_combout\,
	datad => \EXE|FPU|mul_component|Mux22~35_combout\,
	combout => \EXE|FPU|mul_component|Mux22~36_combout\);

-- Location: LCCOMB_X29_Y17_N8
\EXE|FPU|selector|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux30~8_combout\ = (\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\ & (\EXE|FPU|selector|Mux30~7_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\ & 
-- ((\EXE|FPU|mul_component|Mux22~36_combout\))))) # (!\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & (\EXE|FPU|selector|Mux30~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~7_combout\,
	datab => \EXE|FPU|selector|Mux30~7_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\,
	datad => \EXE|FPU|mul_component|Mux22~36_combout\,
	combout => \EXE|FPU|selector|Mux30~8_combout\);

-- Location: LCCOMB_X27_Y21_N8
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~11_combout\ & 
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~11_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X27_Y21_N28
\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~13_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11_combout\ & (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & 
-- !\EXE|FPU|add_component|stage_5|Y[3]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[2]~11_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~13_combout\);

-- Location: LCCOMB_X27_Y21_N4
\EXE|FPU|selector|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux30~3_combout\ = (!\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ $ (((\EXE|FPU|add_component|stage_5|process_0~2_combout\ & 
-- \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	datab => \EXE|FPU|selector|Mux30~2_combout\,
	datac => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[2]~13_combout\,
	combout => \EXE|FPU|selector|Mux30~3_combout\);

-- Location: LCCOMB_X27_Y21_N24
\EXE|FPU|selector|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux30~9_combout\ = (\EXE|FPU|selector|Mux30~3_combout\) # ((\EXE|FPU|selector|Mux3~0_combout\ & \EXE|FPU|selector|Mux30~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|selector|Mux3~0_combout\,
	datac => \EXE|FPU|selector|Mux30~8_combout\,
	datad => \EXE|FPU|selector|Mux30~3_combout\,
	combout => \EXE|FPU|selector|Mux30~9_combout\);

-- Location: LCFF_X22_Y21_N1
\ALU_result_C|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:1:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux30~9_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y12_N0
\ALU_result_D|N_dffs:1:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:1:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_result_C|N_dffs:1:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \ALU_result_D|N_dffs:1:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y12_N1
\ALU_result_D|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:1:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y12_N6
\ID|register_array~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~32_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:1:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:1:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \read_data_D|N_dffs:1:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \ALU_result_D|N_dffs:1:stage_i|q~regout\,
	combout => \ID|register_array~32_combout\);

-- Location: LCFF_X30_Y12_N23
\ID|register_array[7][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][1]~regout\);

-- Location: LCFF_X30_Y12_N13
\ID|register_array[6][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][1]~regout\);

-- Location: LCCOMB_X30_Y12_N22
\ID|read_data_2[1]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~39_combout\ = (\ID|read_data_2[1]~38_combout\ & (((\ID|register_array[7][1]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\))) # (!\ID|read_data_2[1]~38_combout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|register_array[6][1]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[1]~38_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[7][1]~regout\,
	datad => \ID|register_array[6][1]~regout\,
	combout => \ID|read_data_2[1]~39_combout\);

-- Location: LCFF_X30_Y10_N23
\ID|register_array[2][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][1]~regout\);

-- Location: LCFF_X31_Y10_N19
\ID|register_array[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][1]~regout\);

-- Location: LCCOMB_X31_Y10_N18
\ID|read_data_2[1]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~42_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][1]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][1]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][1]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[1]~42_combout\);

-- Location: LCCOMB_X22_Y16_N22
\ID|read_data_2[1]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~43_combout\ = (\ID|read_data_2[1]~42_combout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[2][1]~regout\ & !\Instruction_A|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[2][1]~regout\,
	datac => \ID|read_data_2[1]~42_combout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[1]~43_combout\);

-- Location: LCFF_X31_Y11_N29
\ID|register_array[9][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][1]~regout\);

-- Location: LCFF_X31_Y11_N7
\ID|register_array[11][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][1]~regout\);

-- Location: LCFF_X26_Y10_N3
\ID|register_array[8][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][1]~regout\);

-- Location: LCFF_X30_Y10_N21
\ID|register_array[10][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~32_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][1]~regout\);

-- Location: LCCOMB_X26_Y10_N2
\ID|read_data_2[1]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~40_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\) # ((\ID|register_array[10][1]~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[8][1]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[8][1]~regout\,
	datad => \ID|register_array[10][1]~regout\,
	combout => \ID|read_data_2[1]~40_combout\);

-- Location: LCCOMB_X31_Y11_N6
\ID|read_data_2[1]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~41_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[1]~40_combout\ & ((\ID|register_array[11][1]~regout\))) # (!\ID|read_data_2[1]~40_combout\ & (\ID|register_array[9][1]~regout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\ID|read_data_2[1]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[9][1]~regout\,
	datac => \ID|register_array[11][1]~regout\,
	datad => \ID|read_data_2[1]~40_combout\,
	combout => \ID|read_data_2[1]~41_combout\);

-- Location: LCCOMB_X22_Y16_N8
\ID|read_data_2[1]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~44_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|read_data_2[1]~41_combout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[1]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[1]~43_combout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[1]~41_combout\,
	combout => \ID|read_data_2[1]~44_combout\);

-- Location: LCCOMB_X22_Y16_N2
\ID|read_data_2[1]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~47_combout\ = (\ID|read_data_2[1]~44_combout\ & ((\ID|read_data_2[1]~46_combout\) # ((!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[1]~44_combout\ & (((\ID|read_data_2[1]~39_combout\ & 
-- \Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[1]~46_combout\,
	datab => \ID|read_data_2[1]~39_combout\,
	datac => \ID|read_data_2[1]~44_combout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[1]~47_combout\);

-- Location: LCCOMB_X22_Y16_N4
\ID|read_data_2[1]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~48_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[1]~37_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[1]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[1]~37_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[1]~47_combout\,
	combout => \ID|read_data_2[1]~48_combout\);

-- Location: LCCOMB_X19_Y12_N12
\ID|write_data[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[1]~1_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:1:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:1:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_D|N_dffs:1:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \ALU_result_D|N_dffs:1:stage_i|q~regout\,
	combout => \ID|write_data[1]~1_combout\);

-- Location: LCCOMB_X22_Y17_N26
\ID|read_data_2[1]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~27_combout\ = (\ID|read_data_2~0_combout\ & (\ID|write_data[1]~1_combout\ & (\ID|read_data_2~1_combout\ & \ID|read_data_2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~0_combout\,
	datab => \ID|write_data[1]~1_combout\,
	datac => \ID|read_data_2~1_combout\,
	datad => \ID|read_data_2~2_combout\,
	combout => \ID|read_data_2[1]~27_combout\);

-- Location: LCCOMB_X22_Y16_N12
\read_data_2_B|N_dffs:1:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:1:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[1]~48_combout\) # (\ID|read_data_2[1]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[1]~48_combout\,
	datac => \ID|read_data_2[1]~27_combout\,
	datad => \reset~combout\,
	combout => \read_data_2_B|N_dffs:1:stage_i|q~0_combout\);

-- Location: LCFF_X22_Y16_N13
\read_data_2_B|N_dffs:1:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:1:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:1:stage_i|q~regout\);

-- Location: LCCOMB_X22_Y21_N26
\EXE|Binput_signed[1]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[1]~30_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:1:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:1:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrc_control_B|q~regout\,
	datab => \Instruction_B|N_dffs:1:stage_i|q~regout\,
	datac => \read_data_2_B|N_dffs:1:stage_i|q~regout\,
	combout => \EXE|Binput_signed[1]~30_combout\);

-- Location: LCCOMB_X20_Y20_N4
\EXE|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~4_combout\ = ((\EXE|Binput_signed[2]~29_combout\ $ (\read_data_1_B|N_dffs:2:stage_i|q~regout\ $ (\EXE|Add1~3\)))) # (GND)
-- \EXE|Add1~5\ = CARRY((\EXE|Binput_signed[2]~29_combout\ & (\read_data_1_B|N_dffs:2:stage_i|q~regout\ & !\EXE|Add1~3\)) # (!\EXE|Binput_signed[2]~29_combout\ & ((\read_data_1_B|N_dffs:2:stage_i|q~regout\) # (!\EXE|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[2]~29_combout\,
	datab => \read_data_1_B|N_dffs:2:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add1~3\,
	combout => \EXE|Add1~4_combout\,
	cout => \EXE|Add1~5\);

-- Location: LCCOMB_X20_Y20_N6
\EXE|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~6_combout\ = (\EXE|Binput_signed[3]~28_combout\ & ((\read_data_1_B|N_dffs:3:stage_i|q~regout\ & (!\EXE|Add1~5\)) # (!\read_data_1_B|N_dffs:3:stage_i|q~regout\ & ((\EXE|Add1~5\) # (GND))))) # (!\EXE|Binput_signed[3]~28_combout\ & 
-- ((\read_data_1_B|N_dffs:3:stage_i|q~regout\ & (\EXE|Add1~5\ & VCC)) # (!\read_data_1_B|N_dffs:3:stage_i|q~regout\ & (!\EXE|Add1~5\))))
-- \EXE|Add1~7\ = CARRY((\EXE|Binput_signed[3]~28_combout\ & ((!\EXE|Add1~5\) # (!\read_data_1_B|N_dffs:3:stage_i|q~regout\))) # (!\EXE|Binput_signed[3]~28_combout\ & (!\read_data_1_B|N_dffs:3:stage_i|q~regout\ & !\EXE|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[3]~28_combout\,
	datab => \read_data_1_B|N_dffs:3:stage_i|q~regout\,
	datad => VCC,
	cin => \EXE|Add1~5\,
	combout => \EXE|Add1~6_combout\,
	cout => \EXE|Add1~7\);

-- Location: LCCOMB_X19_Y21_N6
\ALU_result_C|N_dffs:4:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:4:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:4:stage_i|q~1_combout\ & (((\read_data_1_B|N_dffs:4:stage_i|q~regout\ & \EXE|Binput_signed[4]~27_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:4:stage_i|q~1_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:4:stage_i|q~regout\) # (\EXE|Binput_signed[4]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:4:stage_i|q~1_combout\,
	datab => \read_data_1_B|N_dffs:4:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \EXE|Binput_signed[4]~27_combout\,
	combout => \ALU_result_C|N_dffs:4:stage_i|q~2_combout\);

-- Location: LCCOMB_X19_Y21_N2
\ALU_result_C|N_dffs:4:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:4:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:4:stage_i|q~2_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \EXE|Add1~8_combout\,
	datad => \ALU_result_C|N_dffs:4:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:4:stage_i|q~0_combout\);

-- Location: LCCOMB_X26_Y21_N4
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~3_combout\ = (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\ & 
-- ((\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~13_combout\) # (\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~13_combout\,
	datac => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:2:stage_i|Cout~0_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[3]~12_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~3_combout\);

-- Location: LCCOMB_X30_Y21_N14
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4_combout\ $ 
-- (((\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\ & \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~3_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\);

-- Location: LCCOMB_X32_Y17_N4
\EXE|FPU|mul_component|Mux22~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~49_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|Mux22~18_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|Mux22~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~9_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|Mux22~18_combout\,
	combout => \EXE|FPU|mul_component|Mux22~49_combout\);

-- Location: LCCOMB_X31_Y17_N6
\EXE|FPU|selector|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux27~3_combout\ = (\EXE|FPU|selector|Mux27~2_combout\ & (((\EXE|FPU|mul_component|Mux22~49_combout\)) # (!\EXE|FPU|selector|Mux28~2_combout\))) # (!\EXE|FPU|selector|Mux27~2_combout\ & (\EXE|FPU|selector|Mux28~2_combout\ & 
-- (\EXE|FPU|mul_component|Mux22~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux27~2_combout\,
	datab => \EXE|FPU|selector|Mux28~2_combout\,
	datac => \EXE|FPU|mul_component|Mux22~55_combout\,
	datad => \EXE|FPU|mul_component|Mux22~49_combout\,
	combout => \EXE|FPU|selector|Mux27~3_combout\);

-- Location: LCCOMB_X30_Y21_N24
\EXE|FPU|selector|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux27~4_combout\ = (\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|selector|Mux28~0_combout\ & ((\EXE|FPU|selector|Mux27~3_combout\)))) # (!\EXE|FPU|selector|Mux30~2_combout\ & 
-- (((\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~0_combout\,
	datab => \EXE|FPU|selector|Mux30~2_combout\,
	datac => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|sum~combout\,
	datad => \EXE|FPU|selector|Mux27~3_combout\,
	combout => \EXE|FPU|selector|Mux27~4_combout\);

-- Location: LCFF_X19_Y21_N3
\ALU_result_C|N_dffs:4:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:4:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux27~4_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:4:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y17_N2
\read_data_D|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:0:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(0),
	combout => \read_data_D|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y17_N3
\read_data_D|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:0:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y21_N16
\EXE|FPU|selector|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux0~0_combout\ = (\EXE|ALU_ctl[2]~1_combout\ & (\EXE|ALU_ctl[0]~0_combout\ & !\EXE|ALU_ctl\(1))) # (!\EXE|ALU_ctl[2]~1_combout\ & ((\EXE|ALU_ctl\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[2]~1_combout\,
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datad => \EXE|ALU_ctl\(1),
	combout => \EXE|FPU|selector|Mux0~0_combout\);

-- Location: LCCOMB_X26_Y21_N24
\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~12_combout\ = (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2_combout\ & 
-- !\EXE|FPU|add_component|stage_5|Y[2]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~2_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~12_combout\);

-- Location: LCCOMB_X24_Y21_N30
\EXE|FPU|selector|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux31~2_combout\ = (\EXE|FPU|add_component|stage_5|process_0~2_combout\ & (!\EXE|FPU|selector|Mux31~4_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~11_combout\ $ 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout~11_combout\,
	datac => \EXE|FPU|selector|Mux31~4_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~12_combout\,
	combout => \EXE|FPU|selector|Mux31~2_combout\);

-- Location: LCCOMB_X24_Y21_N0
\EXE|FPU|selector|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux31~3_combout\ = (\EXE|FPU|selector|Mux0~0_combout\ & ((\EXE|FPU|selector|Mux31~2_combout\) # ((\EXE|FPU|mul_component|Mux22~24_combout\ & \EXE|FPU|selector|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~24_combout\,
	datab => \EXE|FPU|selector|Mux0~0_combout\,
	datac => \EXE|FPU|selector|Mux31~4_combout\,
	datad => \EXE|FPU|selector|Mux31~2_combout\,
	combout => \EXE|FPU|selector|Mux31~3_combout\);

-- Location: LCCOMB_X22_Y19_N2
\EXE|Mux34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux34~0_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:0:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:0:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:0:stage_i|q~regout\,
	datac => \ALUSrc_control_B|q~regout\,
	datad => \Instruction_B|N_dffs:0:stage_i|q~regout\,
	combout => \EXE|Mux34~0_combout\);

-- Location: LCCOMB_X23_Y21_N26
\EXE|Mux34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux34~1_combout\ = (\EXE|ALU_ctl\(1) & ((\read_data_1_B|N_dffs:0:stage_i|q~regout\ & ((\EXE|Mux34~0_combout\) # (\EXE|ALU_ctl[0]~0_combout\))) # (!\read_data_1_B|N_dffs:0:stage_i|q~regout\ & (\EXE|Mux34~0_combout\ & \EXE|ALU_ctl[0]~0_combout\)))) # 
-- (!\EXE|ALU_ctl\(1) & (((\EXE|ALU_ctl[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(1),
	datab => \read_data_1_B|N_dffs:0:stage_i|q~regout\,
	datac => \EXE|Mux34~0_combout\,
	datad => \EXE|ALU_ctl[0]~0_combout\,
	combout => \EXE|Mux34~1_combout\);

-- Location: LCCOMB_X23_Y21_N28
\EXE|Mux34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux34~2_combout\ = (\EXE|ALU_ctl\(1) & (((\EXE|Mux34~1_combout\)))) # (!\EXE|ALU_ctl\(1) & ((\EXE|Mux34~1_combout\ & ((\EXE|FPU|selector|Mux31~3_combout\))) # (!\EXE|Mux34~1_combout\ & (\EXE|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(1),
	datab => \EXE|Add0~0_combout\,
	datac => \EXE|FPU|selector|Mux31~3_combout\,
	datad => \EXE|Mux34~1_combout\,
	combout => \EXE|Mux34~2_combout\);

-- Location: LCCOMB_X23_Y21_N22
\EXE|temp[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(0) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux31~3_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux31~3_combout\,
	datad => \EXE|temp\(0),
	combout => \EXE|temp\(0));

-- Location: LCCOMB_X24_Y21_N2
\EXE|FPU|mul_component|SUM[31]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|SUM[31]~0_combout\ = \read_data_1_B|N_dffs:31:stage_i|q~regout\ $ (((\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:15:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:31:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrc_control_B|q~regout\,
	datab => \read_data_2_B|N_dffs:31:stage_i|q~regout\,
	datac => \read_data_1_B|N_dffs:31:stage_i|q~regout\,
	datad => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	combout => \EXE|FPU|mul_component|SUM[31]~0_combout\);

-- Location: LCCOMB_X24_Y21_N14
\EXE|FPU|selector|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux0~1_combout\ = (\EXE|FPU|selector|Mux0~0_combout\ & ((\EXE|FPU|selector|Mux31~4_combout\ & ((\EXE|FPU|mul_component|SUM[31]~0_combout\))) # (!\EXE|FPU|selector|Mux31~4_combout\ & (\EXE|FPU|add_component|SUM[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|SUM[31]~4_combout\,
	datab => \EXE|FPU|selector|Mux0~0_combout\,
	datac => \EXE|FPU|selector|Mux31~4_combout\,
	datad => \EXE|FPU|mul_component|SUM[31]~0_combout\,
	combout => \EXE|FPU|selector|Mux0~1_combout\);

-- Location: LCCOMB_X23_Y21_N20
\EXE|temp[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(31) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux0~1_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|selector|Mux0~1_combout\,
	datac => \EXE|temp\(31),
	datad => \EXE|Mux1~0clkctrl_outclk\,
	combout => \EXE|temp\(31));

-- Location: LCCOMB_X23_Y21_N14
\EXE|ALU_Result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[0]~2_combout\ = (\Instruction_B|N_dffs:4:stage_i|q~regout\ & ((\EXE|temp\(31)))) # (!\Instruction_B|N_dffs:4:stage_i|q~regout\ & (\EXE|temp\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|temp\(0),
	datac => \EXE|temp\(31),
	datad => \Instruction_B|N_dffs:4:stage_i|q~regout\,
	combout => \EXE|ALU_Result[0]~2_combout\);

-- Location: LCCOMB_X23_Y21_N24
\EXE|ALU_Result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[0]~3_combout\ = (\EXE|ALU_ctl\(1) & ((\EXE|ALU_ctl[0]~0_combout\ & (\EXE|FPU|selector|Mux31~3_combout\)) # (!\EXE|ALU_ctl[0]~0_combout\ & ((\EXE|ALU_Result[0]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(1),
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datac => \EXE|FPU|selector|Mux31~3_combout\,
	datad => \EXE|ALU_Result[0]~2_combout\,
	combout => \EXE|ALU_Result[0]~3_combout\);

-- Location: LCCOMB_X22_Y21_N10
\EXE|ALU_Result[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[0]~7_combout\ = (\EXE|Add1~0_combout\ & (((\ALUop_control_B|N_dffs:0:stage_i|q~regout\) # (!\Instruction_B|N_dffs:2:stage_i|q~regout\)) # (!\ALUop_control_B|N_dffs:1:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~0_combout\,
	datab => \ALUop_control_B|N_dffs:1:stage_i|q~regout\,
	datac => \ALUop_control_B|N_dffs:0:stage_i|q~regout\,
	datad => \Instruction_B|N_dffs:2:stage_i|q~regout\,
	combout => \EXE|ALU_Result[0]~7_combout\);

-- Location: LCCOMB_X23_Y21_N18
\EXE|ALU_Result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[0]~4_combout\ = (\EXE|ALU_ctl[2]~1_combout\ & (\EXE|Mux34~2_combout\)) # (!\EXE|ALU_ctl[2]~1_combout\ & (((\EXE|ALU_Result[0]~3_combout\) # (\EXE|ALU_Result[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[2]~1_combout\,
	datab => \EXE|Mux34~2_combout\,
	datac => \EXE|ALU_Result[0]~3_combout\,
	datad => \EXE|ALU_Result[0]~7_combout\,
	combout => \EXE|ALU_Result[0]~4_combout\);

-- Location: LCCOMB_X25_Y17_N24
\EXE|ALU_Result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[0]~5_combout\ = (\EXE|ALU_ctl\(1) & (((\EXE|ALU_Result[0]~4_combout\)))) # (!\EXE|ALU_ctl\(1) & ((\EXE|FPU|selector|Mux31~4_combout\ & (\EXE|Mux3~4_combout\)) # (!\EXE|FPU|selector|Mux31~4_combout\ & ((\EXE|ALU_Result[0]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux3~4_combout\,
	datab => \EXE|ALU_ctl\(1),
	datac => \EXE|ALU_Result[0]~4_combout\,
	datad => \EXE|FPU|selector|Mux31~4_combout\,
	combout => \EXE|ALU_Result[0]~5_combout\);

-- Location: LCFF_X25_Y17_N25
\ALU_result_C|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|ALU_Result[0]~5_combout\,
	sclr => \reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y17_N4
\ALU_result_D|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:0:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:0:stage_i|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALU_result_C|N_dffs:0:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \ALU_result_D|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y17_N5
\ALU_result_D|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:0:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y17_N22
\ID|register_array~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~0_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:0:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:0:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemtoReg_control_D|q~regout\,
	datab => \read_data_D|N_dffs:0:stage_i|q~regout\,
	datac => \ALU_result_D|N_dffs:0:stage_i|q~regout\,
	datad => \reset~combout\,
	combout => \ID|register_array~0_combout\);

-- Location: LCFF_X30_Y10_N19
\ID|register_array[2][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][0]~regout\);

-- Location: LCFF_X30_Y15_N13
\ID|register_array[3][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][0]~regout\);

-- Location: LCFF_X30_Y15_N23
\ID|register_array[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][0]~regout\);

-- Location: LCCOMB_X30_Y15_N12
\ID|read_data_1[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~14_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[3][0]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[1][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[3][0]~regout\,
	datad => \ID|register_array[1][0]~regout\,
	combout => \ID|read_data_1[0]~14_combout\);

-- Location: LCCOMB_X30_Y10_N18
\ID|read_data_1[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~15_combout\ = (\ID|read_data_1[0]~14_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][0]~regout\,
	datad => \ID|read_data_1[0]~14_combout\,
	combout => \ID|read_data_1[0]~15_combout\);

-- Location: LCCOMB_X31_Y9_N16
\ID|read_data_1[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~16_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|read_data_1[0]~13_combout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[0]~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[0]~13_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|read_data_1[0]~15_combout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[0]~16_combout\);

-- Location: LCFF_X31_Y11_N17
\ID|register_array[9][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][0]~regout\);

-- Location: LCFF_X31_Y11_N19
\ID|register_array[11][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][0]~regout\);

-- Location: LCCOMB_X31_Y11_N16
\ID|read_data_1[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~11_combout\ = (\ID|read_data_1[0]~10_combout\ & (((\ID|register_array[11][0]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\))) # (!\ID|read_data_1[0]~10_combout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[9][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[0]~10_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[9][0]~regout\,
	datad => \ID|register_array[11][0]~regout\,
	combout => \ID|read_data_1[0]~11_combout\);

-- Location: LCCOMB_X31_Y9_N30
\ID|read_data_1[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~19_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[0]~16_combout\ & (\ID|read_data_1[0]~18_combout\)) # (!\ID|read_data_1[0]~16_combout\ & ((\ID|read_data_1[0]~11_combout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[0]~18_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|read_data_1[0]~16_combout\,
	datad => \ID|read_data_1[0]~11_combout\,
	combout => \ID|read_data_1[0]~19_combout\);

-- Location: LCFF_X31_Y13_N17
\ID|register_array[22][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][0]~regout\);

-- Location: LCFF_X31_Y12_N1
\ID|register_array[26][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][0]~regout\);

-- Location: LCFF_X31_Y13_N19
\ID|register_array[18][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][0]~regout\);

-- Location: LCCOMB_X31_Y12_N0
\ID|read_data_1[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~2_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][0]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[18][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][0]~regout\,
	datad => \ID|register_array[18][0]~regout\,
	combout => \ID|read_data_1[0]~2_combout\);

-- Location: LCCOMB_X31_Y13_N16
\ID|read_data_1[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~3_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[0]~2_combout\ & (\ID|register_array[30][0]~regout\)) # (!\ID|read_data_1[0]~2_combout\ & ((\ID|register_array[22][0]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][0]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][0]~regout\,
	datad => \ID|read_data_1[0]~2_combout\,
	combout => \ID|read_data_1[0]~3_combout\);

-- Location: LCFF_X32_Y12_N25
\ID|register_array[20][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][0]~regout\);

-- Location: LCFF_X33_Y12_N17
\ID|register_array[24][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][0]~regout\);

-- Location: LCFF_X32_Y12_N11
\ID|register_array[16][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][0]~regout\);

-- Location: LCCOMB_X33_Y12_N16
\ID|read_data_1[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~4_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[24][0]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[16][0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[24][0]~regout\,
	datad => \ID|register_array[16][0]~regout\,
	combout => \ID|read_data_1[0]~4_combout\);

-- Location: LCCOMB_X32_Y12_N24
\ID|read_data_1[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~5_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[0]~4_combout\ & (\ID|register_array[28][0]~regout\)) # (!\ID|read_data_1[0]~4_combout\ & ((\ID|register_array[20][0]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][0]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[20][0]~regout\,
	datad => \ID|read_data_1[0]~4_combout\,
	combout => \ID|read_data_1[0]~5_combout\);

-- Location: LCCOMB_X30_Y15_N24
\ID|read_data_1[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~6_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\) # ((\ID|read_data_1[0]~3_combout\)))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ 
-- & ((\ID|read_data_1[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[0]~3_combout\,
	datad => \ID|read_data_1[0]~5_combout\,
	combout => \ID|read_data_1[0]~6_combout\);

-- Location: LCFF_X33_Y15_N9
\ID|register_array[27][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][0]~regout\);

-- Location: LCFF_X30_Y11_N11
\ID|register_array[19][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][0]~regout\);

-- Location: LCFF_X30_Y11_N1
\ID|register_array[23][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][0]~regout\);

-- Location: LCCOMB_X30_Y11_N0
\ID|read_data_1[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~7_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|register_array[23][0]~regout\) # (\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[19][0]~regout\ & 
-- ((!\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[19][0]~regout\,
	datac => \ID|register_array[23][0]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[0]~7_combout\);

-- Location: LCCOMB_X33_Y15_N8
\ID|read_data_1[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~8_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[0]~7_combout\ & (\ID|register_array[31][0]~regout\)) # (!\ID|read_data_1[0]~7_combout\ & ((\ID|register_array[27][0]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[0]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[31][0]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[27][0]~regout\,
	datad => \ID|read_data_1[0]~7_combout\,
	combout => \ID|read_data_1[0]~8_combout\);

-- Location: LCCOMB_X30_Y15_N10
\ID|read_data_1[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~9_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[0]~6_combout\ & ((\ID|read_data_1[0]~8_combout\))) # (!\ID|read_data_1[0]~6_combout\ & (\ID|read_data_1[0]~1_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[0]~1_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[0]~6_combout\,
	datad => \ID|read_data_1[0]~8_combout\,
	combout => \ID|read_data_1[0]~9_combout\);

-- Location: LCCOMB_X30_Y15_N8
\ID|read_data_1[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~20_combout\ = (\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[0]~9_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[0]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datac => \ID|read_data_1[0]~19_combout\,
	datad => \ID|read_data_1[0]~9_combout\,
	combout => \ID|read_data_1[0]~20_combout\);

-- Location: LCCOMB_X18_Y15_N10
\read_data_1_B|N_dffs:0:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_1_B|N_dffs:0:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_1~23_combout\ & (\ID|write_data[0]~0_combout\)) # (!\ID|read_data_1~23_combout\ & ((\ID|read_data_1[0]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[0]~0_combout\,
	datab => \ID|read_data_1~23_combout\,
	datac => \reset~combout\,
	datad => \ID|read_data_1[0]~20_combout\,
	combout => \read_data_1_B|N_dffs:0:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y15_N11
\read_data_1_B|N_dffs:0:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_1_B|N_dffs:0:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_1_B|N_dffs:0:stage_i|q~regout\);

-- Location: LCCOMB_X33_Y18_N8
\EXE|FPU|mul_component|stage_1|process_0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|process_0~3_combout\ = (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\ & (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\ & 
-- (!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~46_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~42_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	combout => \EXE|FPU|mul_component|stage_1|process_0~3_combout\);

-- Location: LCCOMB_X33_Y20_N16
\EXE|FPU|mul_component|stage_1|process_0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|process_0~4_combout\ = ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\) # ((!\EXE|FPU|mul_component|stage_1|Y[2]~1_combout\) # (!\EXE|FPU|mul_component|stage_1|process_0~3_combout\))) # 
-- (!\EXE|FPU|mul_component|stage_1|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~2_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datac => \EXE|FPU|mul_component|stage_1|process_0~3_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~1_combout\,
	combout => \EXE|FPU|mul_component|stage_1|process_0~4_combout\);

-- Location: LCCOMB_X33_Y20_N10
\EXE|FPU|mul_component|stage_1|Y[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\ = ((\EXE|FPU|mul_component|stage_1|Y[3]~18_combout\ & ((\EXE|FPU|mul_component|stage_1|process_0~5_combout\) # (\EXE|FPU|mul_component|stage_1|process_0~4_combout\)))) # 
-- (!\EXE|FPU|mul_component|stage_1|process_0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~5_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[3]~18_combout\,
	datac => \EXE|FPU|mul_component|stage_1|process_0~4_combout\,
	datad => \EXE|FPU|mul_component|stage_1|process_0~6_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\);

-- Location: LCCOMB_X29_Y17_N18
\EXE|FPU|selector|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux28~2_combout\ = (\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & (!\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\)) # (!\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & (\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\ & 
-- \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~7_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|selector|Mux28~2_combout\);

-- Location: LCCOMB_X31_Y17_N0
\EXE|FPU|mul_component|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~17_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(3))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(3),
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|w429w\(5),
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~17_combout\);

-- Location: LCCOMB_X31_Y17_N28
\EXE|FPU|selector|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux28~6_combout\ = (\EXE|FPU|selector|Mux28~5_combout\ & (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\)) # (!\EXE|FPU|selector|Mux28~3_combout\))) # (!\EXE|FPU|selector|Mux28~5_combout\ & 
-- (\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|mul_component|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~5_combout\,
	datab => \EXE|FPU|selector|Mux28~3_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~24_combout\,
	datad => \EXE|FPU|mul_component|Mux22~17_combout\,
	combout => \EXE|FPU|selector|Mux28~6_combout\);

-- Location: LCCOMB_X32_Y20_N0
\EXE|FPU|mul_component|Mux22~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~53_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~42_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~52_combout\,
	datac => \EXE|FPU|mul_component|Mux22~42_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|mul_component|Mux22~53_combout\);

-- Location: LCCOMB_X31_Y17_N14
\EXE|FPU|selector|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux28~7_combout\ = (\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & (((\EXE|FPU|mul_component|Mux22~53_combout\ & !\EXE|FPU|selector|Mux28~2_combout\)))) # (!\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & 
-- ((\EXE|FPU|selector|Mux28~6_combout\) # ((\EXE|FPU|selector|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~7_combout\,
	datab => \EXE|FPU|selector|Mux28~6_combout\,
	datac => \EXE|FPU|mul_component|Mux22~53_combout\,
	datad => \EXE|FPU|selector|Mux28~2_combout\,
	combout => \EXE|FPU|selector|Mux28~7_combout\);

-- Location: LCCOMB_X32_Y17_N10
\EXE|FPU|mul_component|Mux22~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~48_combout\ = (\EXE|FPU|mul_component|Mux22~47_combout\ & ((\EXE|FPU|mul_component|Mux22~43_combout\) # ((!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\)))) # (!\EXE|FPU|mul_component|Mux22~47_combout\ & 
-- (((\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & \EXE|FPU|mul_component|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~47_combout\,
	datab => \EXE|FPU|mul_component|Mux22~43_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|Mux22~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~48_combout\);

-- Location: LCCOMB_X30_Y21_N2
\EXE|FPU|selector|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux28~8_combout\ = (\EXE|FPU|selector|Mux28~2_combout\ & ((\EXE|FPU|selector|Mux28~7_combout\ & (\EXE|FPU|mul_component|Mux22~39_combout\)) # (!\EXE|FPU|selector|Mux28~7_combout\ & ((\EXE|FPU|mul_component|Mux22~48_combout\))))) # 
-- (!\EXE|FPU|selector|Mux28~2_combout\ & (((\EXE|FPU|selector|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~39_combout\,
	datab => \EXE|FPU|selector|Mux28~2_combout\,
	datac => \EXE|FPU|selector|Mux28~7_combout\,
	datad => \EXE|FPU|mul_component|Mux22~48_combout\,
	combout => \EXE|FPU|selector|Mux28~8_combout\);

-- Location: LCCOMB_X30_Y21_N0
\EXE|FPU|selector|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux28~1_combout\ = (!\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~3_combout\ $ (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\ & 
-- \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[6]~44_combout\,
	datab => \EXE|FPU|selector|Mux30~2_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:5:stage_i|Cout~3_combout\,
	combout => \EXE|FPU|selector|Mux28~1_combout\);

-- Location: LCCOMB_X30_Y21_N20
\EXE|FPU|selector|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux28~9_combout\ = (\EXE|FPU|selector|Mux28~1_combout\) # ((\EXE|FPU|selector|Mux28~0_combout\ & (\EXE|FPU|selector|Mux28~8_combout\ & \EXE|FPU|selector|Mux30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~0_combout\,
	datab => \EXE|FPU|selector|Mux28~8_combout\,
	datac => \EXE|FPU|selector|Mux30~2_combout\,
	datad => \EXE|FPU|selector|Mux28~1_combout\,
	combout => \EXE|FPU|selector|Mux28~9_combout\);

-- Location: LCCOMB_X19_Y21_N28
\EXE|temp[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(3) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux28~9_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux28~9_combout\,
	datad => \EXE|temp\(3),
	combout => \EXE|temp\(3));

-- Location: LCCOMB_X19_Y21_N0
\ALU_result_C|N_dffs:3:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:3:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- (\EXE|Add0~6_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|temp\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~6_combout\,
	datab => \EXE|temp\(3),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:3:stage_i|q~2_combout\);

-- Location: LCCOMB_X19_Y21_N30
\ALU_result_C|N_dffs:3:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:3:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:3:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:3:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_B|N_dffs:3:stage_i|q~regout\,
	datab => \ALUSrc_control_B|q~regout\,
	datac => \read_data_2_B|N_dffs:3:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:3:stage_i|q~1_combout\);

-- Location: LCCOMB_X19_Y21_N26
\ALU_result_C|N_dffs:3:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:3:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:3:stage_i|q~2_combout\ & (((\read_data_1_B|N_dffs:3:stage_i|q~regout\ & \ALU_result_C|N_dffs:3:stage_i|q~1_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:3:stage_i|q~2_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:3:stage_i|q~regout\) # (\ALU_result_C|N_dffs:3:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:3:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:3:stage_i|q~2_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:3:stage_i|q~1_combout\,
	combout => \ALU_result_C|N_dffs:3:stage_i|q~3_combout\);

-- Location: LCCOMB_X19_Y21_N24
\ALU_result_C|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:3:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\ALU_result_C|N_dffs:3:stage_i|q~3_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\EXE|Add1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \ALU_result_C|N_dffs:3:stage_i|q~3_combout\,
	datad => \EXE|Add1~6_combout\,
	combout => \ALU_result_C|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y21_N25
\ALU_result_C|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:3:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux28~9_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N24
\read_data_D|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:11:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(11),
	combout => \read_data_D|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y17_N25
\read_data_D|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:11:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N10
\ID|write_data[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[11]~11_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:11:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:11:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:11:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:11:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[11]~11_combout\);

-- Location: LCCOMB_X26_Y20_N22
\ID|read_data_2[11]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~257_combout\ = (\ID|read_data_2~2_combout\ & (\ID|read_data_2~0_combout\ & (\ID|write_data[11]~11_combout\ & \ID|read_data_2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~2_combout\,
	datab => \ID|read_data_2~0_combout\,
	datac => \ID|write_data[11]~11_combout\,
	datad => \ID|read_data_2~1_combout\,
	combout => \ID|read_data_2[11]~257_combout\);

-- Location: LCCOMB_X27_Y17_N30
\ID|register_array~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~42_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:11:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:11:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:11:stage_i|q~regout\,
	datab => \reset~combout\,
	datac => \read_data_D|N_dffs:11:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|register_array~42_combout\);

-- Location: LCFF_X27_Y9_N31
\ID|register_array[12][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][11]~regout\);

-- Location: LCFF_X27_Y9_N29
\ID|register_array[13][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][11]~regout\);

-- Location: LCCOMB_X27_Y9_N30
\ID|read_data_2[11]~275\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~275_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- ((\ID|register_array[13][11]~regout\))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[12][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][11]~regout\,
	datad => \ID|register_array[13][11]~regout\,
	combout => \ID|read_data_2[11]~275_combout\);

-- Location: LCFF_X26_Y14_N19
\ID|register_array[15][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][11]~regout\);

-- Location: LCCOMB_X26_Y14_N18
\ID|read_data_2[11]~276\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~276_combout\ = (\ID|read_data_2[11]~275_combout\ & (((\ID|register_array[15][11]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[11]~275_combout\ & (\ID|register_array[14][11]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[14][11]~regout\,
	datab => \ID|read_data_2[11]~275_combout\,
	datac => \ID|register_array[15][11]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[11]~276_combout\);

-- Location: LCFF_X32_Y15_N11
\ID|register_array[8][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][11]~regout\);

-- Location: LCFF_X32_Y15_N1
\ID|register_array[10][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][11]~regout\);

-- Location: LCCOMB_X32_Y15_N10
\ID|read_data_2[11]~270\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~270_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|register_array[10][11]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[8][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[8][11]~regout\,
	datad => \ID|register_array[10][11]~regout\,
	combout => \ID|read_data_2[11]~270_combout\);

-- Location: LCFF_X31_Y15_N11
\ID|register_array[11][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][11]~regout\);

-- Location: LCFF_X31_Y15_N1
\ID|register_array[9][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][11]~regout\);

-- Location: LCCOMB_X31_Y15_N10
\ID|read_data_2[11]~271\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~271_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[11]~270_combout\ & (\ID|register_array[11][11]~regout\)) # (!\ID|read_data_2[11]~270_combout\ & ((\ID|register_array[9][11]~regout\))))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[11]~270_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[11]~270_combout\,
	datac => \ID|register_array[11][11]~regout\,
	datad => \ID|register_array[9][11]~regout\,
	combout => \ID|read_data_2[11]~271_combout\);

-- Location: LCFF_X30_Y15_N19
\ID|register_array[3][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][11]~regout\);

-- Location: LCFF_X30_Y15_N29
\ID|register_array[1][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][11]~regout\);

-- Location: LCCOMB_X30_Y15_N28
\ID|read_data_2[11]~272\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~272_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][11]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|register_array[3][11]~regout\,
	datac => \ID|register_array[1][11]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[11]~272_combout\);

-- Location: LCFF_X23_Y15_N29
\ID|register_array[2][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][11]~regout\);

-- Location: LCCOMB_X30_Y15_N26
\ID|read_data_2[11]~273\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~273_combout\ = (\ID|read_data_2[11]~272_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[2][11]~regout\ & \Instruction_A|N_dffs:17:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[11]~272_combout\,
	datac => \ID|register_array[2][11]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[11]~273_combout\);

-- Location: LCCOMB_X30_Y15_N4
\ID|read_data_2[11]~274\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~274_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|read_data_2[11]~271_combout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[11]~273_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[11]~271_combout\,
	datad => \ID|read_data_2[11]~273_combout\,
	combout => \ID|read_data_2[11]~274_combout\);

-- Location: LCCOMB_X30_Y15_N30
\ID|read_data_2[11]~277\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~277_combout\ = (\ID|read_data_2[11]~274_combout\ & (((\ID|read_data_2[11]~276_combout\) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[11]~274_combout\ & (\ID|read_data_2[11]~269_combout\ & 
-- ((\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[11]~269_combout\,
	datab => \ID|read_data_2[11]~276_combout\,
	datac => \ID|read_data_2[11]~274_combout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[11]~277_combout\);

-- Location: LCCOMB_X30_Y15_N0
\ID|read_data_2[11]~278\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~278_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[11]~267_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[11]~277_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[11]~267_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[11]~277_combout\,
	combout => \ID|read_data_2[11]~278_combout\);

-- Location: LCCOMB_X26_Y20_N6
\read_data_2_B|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:11:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[11]~257_combout\) # (\ID|read_data_2[11]~278_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|read_data_2[11]~257_combout\,
	datad => \ID|read_data_2[11]~278_combout\,
	combout => \read_data_2_B|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCFF_X26_Y20_N7
\read_data_2_B|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:11:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X26_Y20_N8
\EXE|Binput_signed[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Binput_signed[11]~20_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:11:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:11:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUSrc_control_B|q~regout\,
	datac => \Instruction_B|N_dffs:11:stage_i|q~regout\,
	datad => \read_data_2_B|N_dffs:11:stage_i|q~regout\,
	combout => \EXE|Binput_signed[11]~20_combout\);

-- Location: LCCOMB_X33_Y20_N0
\EXE|FPU|mul_component|stage_1|Y[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_1|Y[3]~18_combout\ = (((!\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\ & \EXE|FPU|mul_component|stage_1|process_0~3_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~1_combout\)) # 
-- (!\EXE|FPU|mul_component|stage_1|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~2_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~38_combout\,
	datac => \EXE|FPU|mul_component|stage_1|process_0~3_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~1_combout\,
	combout => \EXE|FPU|mul_component|stage_1|Y[3]~18_combout\);

-- Location: LCCOMB_X33_Y20_N20
\EXE|FPU|selector|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux30~4_combout\ = (\EXE|FPU|mul_component|stage_1|process_0~5_combout\ & (!\EXE|FPU|mul_component|stage_1|process_0~4_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[3]~18_combout\) # 
-- (!\EXE|FPU|mul_component|stage_1|process_0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~5_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[3]~18_combout\,
	datac => \EXE|FPU|mul_component|stage_1|process_0~4_combout\,
	datad => \EXE|FPU|mul_component|stage_1|process_0~6_combout\,
	combout => \EXE|FPU|selector|Mux30~4_combout\);

-- Location: LCCOMB_X31_Y20_N6
\EXE|FPU|selector|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux29~1_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~27_combout\) # ((\EXE|FPU|selector|Mux30~4_combout\)))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & 
-- (((\EXE|FPU|mul_component|Mux22~42_combout\ & !\EXE|FPU|selector|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datab => \EXE|FPU|mul_component|Mux22~27_combout\,
	datac => \EXE|FPU|mul_component|Mux22~42_combout\,
	datad => \EXE|FPU|selector|Mux30~4_combout\,
	combout => \EXE|FPU|selector|Mux29~1_combout\);

-- Location: LCCOMB_X31_Y20_N24
\EXE|FPU|selector|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux29~2_combout\ = (\EXE|FPU|selector|Mux30~4_combout\ & ((\EXE|FPU|selector|Mux29~1_combout\ & ((\EXE|FPU|mul_component|Mux22~31_combout\))) # (!\EXE|FPU|selector|Mux29~1_combout\ & (\EXE|FPU|mul_component|Mux22~39_combout\)))) # 
-- (!\EXE|FPU|selector|Mux30~4_combout\ & (((\EXE|FPU|selector|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~39_combout\,
	datab => \EXE|FPU|selector|Mux30~4_combout\,
	datac => \EXE|FPU|mul_component|Mux22~31_combout\,
	datad => \EXE|FPU|selector|Mux29~1_combout\,
	combout => \EXE|FPU|selector|Mux29~2_combout\);

-- Location: LCCOMB_X31_Y18_N20
\EXE|FPU|mul_component|Mux22~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~45_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (((\EXE|FPU|mul_component|Mux22~34_combout\) # (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\)))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & 
-- (\EXE|FPU|mul_component|Mux22~44_combout\ & ((!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~44_combout\,
	datab => \EXE|FPU|mul_component|Mux22~34_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~45_combout\);

-- Location: LCCOMB_X31_Y18_N30
\EXE|FPU|mul_component|Mux22~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~46_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|Mux22~45_combout\ & (\EXE|FPU|mul_component|Mux22~32_combout\)) # (!\EXE|FPU|mul_component|Mux22~45_combout\ & 
-- ((\EXE|FPU|mul_component|Mux22~43_combout\))))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (((\EXE|FPU|mul_component|Mux22~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~32_combout\,
	datab => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datac => \EXE|FPU|mul_component|Mux22~45_combout\,
	datad => \EXE|FPU|mul_component|Mux22~43_combout\,
	combout => \EXE|FPU|mul_component|Mux22~46_combout\);

-- Location: LCCOMB_X30_Y20_N24
\EXE|FPU|selector|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux29~3_combout\ = (\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\ & (\EXE|FPU|selector|Mux29~2_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\ & 
-- ((\EXE|FPU|mul_component|Mux22~46_combout\))))) # (!\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & (\EXE|FPU|selector|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_1|process_0~7_combout\,
	datab => \EXE|FPU|selector|Mux29~2_combout\,
	datac => \EXE|FPU|mul_component|Mux22~46_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\,
	combout => \EXE|FPU|selector|Mux29~3_combout\);

-- Location: LCCOMB_X27_Y21_N30
\EXE|FPU|selector|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux29~4_combout\ = (\EXE|FPU|selector|Mux29~0_combout\) # ((\EXE|FPU|selector|Mux3~0_combout\ & \EXE|FPU|selector|Mux29~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux29~0_combout\,
	datab => \EXE|FPU|selector|Mux3~0_combout\,
	datad => \EXE|FPU|selector|Mux29~3_combout\,
	combout => \EXE|FPU|selector|Mux29~4_combout\);

-- Location: LCCOMB_X19_Y17_N28
\EXE|temp[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(2) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux29~4_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux29~4_combout\,
	datad => \EXE|temp\(2),
	combout => \EXE|temp\(2));

-- Location: LCCOMB_X19_Y17_N16
\ALU_result_C|N_dffs:2:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:2:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- ((\EXE|Add0~4_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (\EXE|temp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datab => \EXE|temp\(2),
	datac => \EXE|Add0~4_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:2:stage_i|q~1_combout\);

-- Location: LCCOMB_X19_Y17_N2
\ALU_result_C|N_dffs:2:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:2:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:2:stage_i|q~regout\ & ((\EXE|Binput_signed[2]~29_combout\) # (!\ALU_result_C|N_dffs:2:stage_i|q~1_combout\))) # 
-- (!\read_data_1_B|N_dffs:2:stage_i|q~regout\ & (!\ALU_result_C|N_dffs:2:stage_i|q~1_combout\ & \EXE|Binput_signed[2]~29_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:2:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datab => \read_data_1_B|N_dffs:2:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:2:stage_i|q~1_combout\,
	datad => \EXE|Binput_signed[2]~29_combout\,
	combout => \ALU_result_C|N_dffs:2:stage_i|q~2_combout\);

-- Location: LCCOMB_X19_Y17_N8
\ALU_result_C|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:2:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\ALU_result_C|N_dffs:2:stage_i|q~2_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\EXE|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \ALU_result_C|N_dffs:2:stage_i|q~2_combout\,
	datad => \EXE|Add1~4_combout\,
	combout => \ALU_result_C|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y17_N9
\ALU_result_C|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:2:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux29~4_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y15_N28
\read_data_D|N_dffs:18:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:18:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(18),
	combout => \read_data_D|N_dffs:18:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y15_N29
\read_data_D|N_dffs:18:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:18:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:18:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y15_N14
\ID|register_array~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~49_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:18:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:18:stage_i|q~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \read_data_D|N_dffs:18:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \ALU_result_D|N_dffs:18:stage_i|q~regout\,
	combout => \ID|register_array~49_combout\);

-- Location: LCFF_X24_Y11_N9
\ID|register_array[9][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][18]~regout\);

-- Location: LCFF_X24_Y11_N27
\ID|register_array[11][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][18]~regout\);

-- Location: LCCOMB_X24_Y11_N26
\ID|read_data_2[18]~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~423_combout\ = (\ID|read_data_2[18]~422_combout\ & (((\ID|register_array[11][18]~regout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[18]~422_combout\ & (\ID|register_array[9][18]~regout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[18]~422_combout\,
	datab => \ID|register_array[9][18]~regout\,
	datac => \ID|register_array[11][18]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[18]~423_combout\);

-- Location: LCFF_X25_Y13_N25
\ID|register_array[2][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][18]~regout\);

-- Location: LCCOMB_X24_Y11_N12
\ID|read_data_2[18]~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~427_combout\ = (\ID|read_data_2[18]~426_combout\) # ((\ID|register_array[2][18]~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & !\Instruction_A|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[18]~426_combout\,
	datab => \ID|register_array[2][18]~regout\,
	datac => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[18]~427_combout\);

-- Location: LCCOMB_X24_Y11_N6
\ID|read_data_2[18]~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~428_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[18]~425_combout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((!\Instruction_A|N_dffs:19:stage_i|q~regout\ & \ID|read_data_2[18]~427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[18]~425_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[18]~427_combout\,
	combout => \ID|read_data_2[18]~428_combout\);

-- Location: LCCOMB_X24_Y11_N24
\ID|read_data_2[18]~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~431_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[18]~428_combout\ & (\ID|read_data_2[18]~430_combout\)) # (!\ID|read_data_2[18]~428_combout\ & ((\ID|read_data_2[18]~423_combout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[18]~428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[18]~430_combout\,
	datab => \ID|read_data_2[18]~423_combout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[18]~428_combout\,
	combout => \ID|read_data_2[18]~431_combout\);

-- Location: LCCOMB_X25_Y15_N26
\ID|read_data_2[18]~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~432_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[18]~421_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[18]~431_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[18]~421_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[18]~431_combout\,
	combout => \ID|read_data_2[18]~432_combout\);

-- Location: LCCOMB_X25_Y15_N16
\read_data_2_B|N_dffs:18:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_B|N_dffs:18:stage_i|q~0_combout\ = (!\reset~combout\ & ((\ID|read_data_2[18]~432_combout\) # ((\ID|read_data_2~24_combout\ & \ID|write_data[18]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \ID|read_data_2[18]~432_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|write_data[18]~18_combout\,
	combout => \read_data_2_B|N_dffs:18:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y15_N17
\read_data_2_B|N_dffs:18:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_B|N_dffs:18:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_B|N_dffs:18:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y15_N20
\read_data_2_C|N_dffs:18:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_2_C|N_dffs:18:stage_i|q~0_combout\ = (!\reset~combout\ & \read_data_2_B|N_dffs:18:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \read_data_2_B|N_dffs:18:stage_i|q~regout\,
	combout => \read_data_2_C|N_dffs:18:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y15_N21
\read_data_2_C|N_dffs:18:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_2_C|N_dffs:18:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_2_C|N_dffs:18:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y16_N28
\read_data_D|N_dffs:20:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:20:stage_i|q~0_combout\ = (\MEM|data_memory|auto_generated|q_a\(20) & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|data_memory|auto_generated|q_a\(20),
	datad => \reset~combout\,
	combout => \read_data_D|N_dffs:20:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y16_N29
\read_data_D|N_dffs:20:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:20:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:20:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y16_N30
\ID|write_data[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[20]~20_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:20:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:20:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:20:stage_i|q~regout\,
	datab => \read_data_D|N_dffs:20:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[20]~20_combout\);

-- Location: LCCOMB_X23_Y16_N8
\ID|read_data_1[20]~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[20]~464_combout\ = (\ID|read_data_1[20]~463_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[20]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1~23_combout\,
	datab => \ID|write_data[20]~20_combout\,
	datad => \ID|read_data_1[20]~463_combout\,
	combout => \ID|read_data_1[20]~464_combout\);

-- Location: LCCOMB_X24_Y23_N14
\CTL|ALUSrc\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|ALUSrc~combout\ = (\CTL|Equal3~0_combout\) # ((\CTL|Equal1~0_combout\ & \Instruction_A|N_dffs:31:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CTL|Equal3~0_combout\,
	datac => \CTL|Equal1~0_combout\,
	datad => \Instruction_A|N_dffs:31:stage_i|q~regout\,
	combout => \CTL|ALUSrc~combout\);

-- Location: LCCOMB_X21_Y23_N8
\EXE_brn|Binput[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[19]~19_combout\ = (\CTL|ALUSrc~combout\ & ((\Instruction_A|N_dffs:15:stage_i|q~regout\))) # (!\CTL|ALUSrc~combout\ & (\ID|read_data_2[19]~455_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[19]~455_combout\,
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[19]~19_combout\);

-- Location: LCFF_X26_Y11_N13
\ID|register_array[14][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][18]~regout\);

-- Location: LCFF_X26_Y11_N23
\ID|register_array[15][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][18]~regout\);

-- Location: LCCOMB_X26_Y11_N12
\ID|read_data_1[18]~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~417_combout\ = (\ID|read_data_1[18]~416_combout\ & (((\ID|register_array[15][18]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\))) # (!\ID|read_data_1[18]~416_combout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[14][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[18]~416_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[14][18]~regout\,
	datad => \ID|register_array[15][18]~regout\,
	combout => \ID|read_data_1[18]~417_combout\);

-- Location: LCFF_X24_Y13_N25
\ID|register_array[3][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][18]~regout\);

-- Location: LCCOMB_X24_Y13_N24
\ID|read_data_1[18]~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~413_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][18]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[1][18]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[3][18]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[18]~413_combout\);

-- Location: LCCOMB_X25_Y13_N24
\ID|read_data_1[18]~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~414_combout\ = (\ID|read_data_1[18]~413_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][18]~regout\,
	datad => \ID|read_data_1[18]~413_combout\,
	combout => \ID|read_data_1[18]~414_combout\);

-- Location: LCFF_X25_Y15_N15
\ID|register_array[7][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~49_combout\,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][18]~regout\);

-- Location: LCFF_X25_Y11_N1
\ID|register_array[6][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][18]~regout\);

-- Location: LCCOMB_X25_Y11_N0
\ID|read_data_1[18]~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~412_combout\ = (\ID|read_data_1[18]~411_combout\ & ((\ID|register_array[7][18]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[18]~411_combout\ & (((\ID|register_array[6][18]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[18]~411_combout\,
	datab => \ID|register_array[7][18]~regout\,
	datac => \ID|register_array[6][18]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[18]~412_combout\);

-- Location: LCCOMB_X26_Y16_N10
\ID|read_data_1[18]~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~415_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|read_data_1[18]~412_combout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[18]~414_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|read_data_1[18]~414_combout\,
	datad => \ID|read_data_1[18]~412_combout\,
	combout => \ID|read_data_1[18]~415_combout\);

-- Location: LCCOMB_X25_Y15_N8
\ID|read_data_1[18]~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~418_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[18]~415_combout\ & ((\ID|read_data_1[18]~417_combout\))) # (!\ID|read_data_1[18]~415_combout\ & (\ID|read_data_1[18]~410_combout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[18]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[18]~410_combout\,
	datab => \ID|read_data_1[18]~417_combout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[18]~415_combout\,
	combout => \ID|read_data_1[18]~418_combout\);

-- Location: LCFF_X24_Y20_N29
\ID|register_array[24][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][18]~regout\);

-- Location: LCFF_X24_Y20_N31
\ID|register_array[16][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][18]~regout\);

-- Location: LCCOMB_X24_Y20_N28
\ID|read_data_1[18]~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~403_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[24][18]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[16][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[24][18]~regout\,
	datad => \ID|register_array[16][18]~regout\,
	combout => \ID|read_data_1[18]~403_combout\);

-- Location: LCFF_X23_Y20_N27
\ID|register_array[20][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][18]~regout\);

-- Location: LCFF_X23_Y20_N13
\ID|register_array[28][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][18]~regout\);

-- Location: LCCOMB_X23_Y20_N26
\ID|read_data_1[18]~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~404_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[18]~403_combout\ & ((\ID|register_array[28][18]~regout\))) # (!\ID|read_data_1[18]~403_combout\ & (\ID|register_array[20][18]~regout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[18]~403_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[18]~403_combout\,
	datac => \ID|register_array[20][18]~regout\,
	datad => \ID|register_array[28][18]~regout\,
	combout => \ID|read_data_1[18]~404_combout\);

-- Location: LCFF_X21_Y15_N5
\ID|register_array[22][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][18]~regout\);

-- Location: LCFF_X20_Y15_N29
\ID|register_array[26][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][18]~regout\);

-- Location: LCFF_X21_Y15_N23
\ID|register_array[18][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][18]~regout\);

-- Location: LCCOMB_X20_Y15_N28
\ID|read_data_1[18]~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~401_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][18]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[18][18]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][18]~regout\,
	datad => \ID|register_array[18][18]~regout\,
	combout => \ID|read_data_1[18]~401_combout\);

-- Location: LCCOMB_X21_Y15_N4
\ID|read_data_1[18]~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~402_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[18]~401_combout\ & (\ID|register_array[30][18]~regout\)) # (!\ID|read_data_1[18]~401_combout\ & ((\ID|register_array[22][18]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[18]~401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][18]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[22][18]~regout\,
	datad => \ID|read_data_1[18]~401_combout\,
	combout => \ID|read_data_1[18]~402_combout\);

-- Location: LCCOMB_X25_Y15_N18
\ID|read_data_1[18]~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~405_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|read_data_1[18]~402_combout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[18]~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[18]~404_combout\,
	datac => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datad => \ID|read_data_1[18]~402_combout\,
	combout => \ID|read_data_1[18]~405_combout\);

-- Location: LCFF_X20_Y9_N17
\ID|register_array[21][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][18]~regout\);

-- Location: LCFF_X20_Y9_N19
\ID|register_array[17][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][18]~regout\);

-- Location: LCCOMB_X20_Y9_N16
\ID|read_data_1[18]~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~399_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[21][18]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[17][18]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[21][18]~regout\,
	datad => \ID|register_array[17][18]~regout\,
	combout => \ID|read_data_1[18]~399_combout\);

-- Location: LCFF_X22_Y9_N25
\ID|register_array[25][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][18]~regout\);

-- Location: LCFF_X21_Y9_N13
\ID|register_array[29][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][18]~regout\);

-- Location: LCCOMB_X22_Y9_N24
\ID|read_data_1[18]~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~400_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[18]~399_combout\ & ((\ID|register_array[29][18]~regout\))) # (!\ID|read_data_1[18]~399_combout\ & (\ID|register_array[25][18]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[18]~399_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[18]~399_combout\,
	datac => \ID|register_array[25][18]~regout\,
	datad => \ID|register_array[29][18]~regout\,
	combout => \ID|read_data_1[18]~400_combout\);

-- Location: LCFF_X25_Y12_N15
\ID|register_array[27][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][18]~regout\);

-- Location: LCFF_X24_Y12_N9
\ID|register_array[31][18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~49_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][18]~regout\);

-- Location: LCCOMB_X25_Y12_N14
\ID|read_data_1[18]~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~407_combout\ = (\ID|read_data_1[18]~406_combout\ & (((\ID|register_array[31][18]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\))) # (!\ID|read_data_1[18]~406_combout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[27][18]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[18]~406_combout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[27][18]~regout\,
	datad => \ID|register_array[31][18]~regout\,
	combout => \ID|read_data_1[18]~407_combout\);

-- Location: LCCOMB_X25_Y15_N12
\ID|read_data_1[18]~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~408_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[18]~405_combout\ & ((\ID|read_data_1[18]~407_combout\))) # (!\ID|read_data_1[18]~405_combout\ & (\ID|read_data_1[18]~400_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[18]~405_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[18]~405_combout\,
	datac => \ID|read_data_1[18]~400_combout\,
	datad => \ID|read_data_1[18]~407_combout\,
	combout => \ID|read_data_1[18]~408_combout\);

-- Location: LCCOMB_X25_Y15_N10
\ID|read_data_1[18]~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~419_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[18]~408_combout\))) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[18]~418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datab => \ID|read_data_1~23_combout\,
	datac => \ID|read_data_1[18]~418_combout\,
	datad => \ID|read_data_1[18]~408_combout\,
	combout => \ID|read_data_1[18]~419_combout\);

-- Location: LCCOMB_X25_Y15_N24
\ID|read_data_1[18]~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[18]~420_combout\ = (\ID|read_data_1[18]~419_combout\) # ((\ID|write_data[18]~18_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[18]~18_combout\,
	datab => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[18]~419_combout\,
	combout => \ID|read_data_1[18]~420_combout\);

-- Location: LCCOMB_X19_Y16_N24
\ID|read_data_2[17]~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[17]~411_combout\ = (\ID|read_data_2[17]~410_combout\) # ((\ID|write_data[17]~17_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[17]~17_combout\,
	datab => \ID|read_data_2[17]~410_combout\,
	datac => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[17]~411_combout\);

-- Location: LCCOMB_X21_Y23_N28
\EXE_brn|Binput[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[17]~17_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:15:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[17]~411_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datac => \ID|read_data_2[17]~411_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[17]~17_combout\);

-- Location: LCCOMB_X18_Y13_N4
\ID|read_data_1[16]~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[16]~376_combout\ = (\ID|read_data_1[16]~375_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[16]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_1[16]~375_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|write_data[16]~16_combout\,
	combout => \ID|read_data_1[16]~376_combout\);

-- Location: LCCOMB_X21_Y18_N8
\ID|read_data_1[15]~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[15]~354_combout\ = (\ID|read_data_1[15]~353_combout\) # ((\ID|write_data[15]~15_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[15]~353_combout\,
	datab => \ID|write_data[15]~15_combout\,
	datac => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[15]~354_combout\);

-- Location: LCCOMB_X25_Y19_N22
\ID|read_data_2[14]~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[14]~345_combout\ = (\ID|read_data_2[14]~344_combout\) # ((\ID|read_data_2~24_combout\ & \ID|write_data[14]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2~24_combout\,
	datac => \ID|write_data[14]~14_combout\,
	datad => \ID|read_data_2[14]~344_combout\,
	combout => \ID|read_data_2[14]~345_combout\);

-- Location: LCCOMB_X25_Y19_N26
\EXE_brn|Binput[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[14]~14_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:14:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[14]~345_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \Instruction_A|N_dffs:14:stage_i|q~regout\,
	datad => \ID|read_data_2[14]~345_combout\,
	combout => \EXE_brn|Binput[14]~14_combout\);

-- Location: LCFF_X25_Y16_N23
\ID|register_array[24][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][13]~regout\);

-- Location: LCFF_X25_Y16_N1
\ID|register_array[28][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][13]~regout\);

-- Location: LCFF_X24_Y16_N5
\ID|register_array[20][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][13]~regout\);

-- Location: LCFF_X24_Y16_N15
\ID|register_array[16][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][13]~regout\);

-- Location: LCCOMB_X24_Y16_N14
\ID|read_data_2[13]~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~306_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[20][13]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[16][13]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[20][13]~regout\,
	datac => \ID|register_array[16][13]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[13]~306_combout\);

-- Location: LCCOMB_X25_Y16_N0
\ID|read_data_2[13]~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~307_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[13]~306_combout\ & ((\ID|register_array[28][13]~regout\))) # (!\ID|read_data_2[13]~306_combout\ & (\ID|register_array[24][13]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[13]~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[24][13]~regout\,
	datac => \ID|register_array[28][13]~regout\,
	datad => \ID|read_data_2[13]~306_combout\,
	combout => \ID|read_data_2[13]~307_combout\);

-- Location: LCFF_X27_Y11_N9
\ID|register_array[30][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][13]~regout\);

-- Location: LCFF_X27_Y15_N9
\ID|register_array[26][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][13]~regout\);

-- Location: LCCOMB_X27_Y11_N8
\ID|read_data_2[13]~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~305_combout\ = (\ID|read_data_2[13]~304_combout\ & (((\ID|register_array[30][13]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[13]~304_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[26][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[13]~304_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[30][13]~regout\,
	datad => \ID|register_array[26][13]~regout\,
	combout => \ID|read_data_2[13]~305_combout\);

-- Location: LCCOMB_X21_Y13_N4
\ID|read_data_2[13]~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~308_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|read_data_2[13]~305_combout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[13]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[13]~307_combout\,
	datad => \ID|read_data_2[13]~305_combout\,
	combout => \ID|read_data_2[13]~308_combout\);

-- Location: LCFF_X20_Y11_N5
\ID|register_array[17][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][13]~regout\);

-- Location: LCCOMB_X20_Y11_N4
\ID|read_data_2[13]~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~302_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[25][13]~regout\) # ((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (((\ID|register_array[17][13]~regout\ & !\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[25][13]~regout\,
	datac => \ID|register_array[17][13]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[13]~302_combout\);

-- Location: LCCOMB_X20_Y11_N22
\ID|read_data_2[13]~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~303_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[13]~302_combout\ & ((\ID|register_array[29][13]~regout\))) # (!\ID|read_data_2[13]~302_combout\ & (\ID|register_array[21][13]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[13]~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][13]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|read_data_2[13]~302_combout\,
	datad => \ID|register_array[29][13]~regout\,
	combout => \ID|read_data_2[13]~303_combout\);

-- Location: LCCOMB_X23_Y14_N4
\ID|read_data_2[13]~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~309_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[27][13]~regout\))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|register_array[19][13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[19][13]~regout\,
	datad => \ID|register_array[27][13]~regout\,
	combout => \ID|read_data_2[13]~309_combout\);

-- Location: LCCOMB_X23_Y12_N26
\ID|read_data_2[13]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~310_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[13]~309_combout\ & ((\ID|register_array[31][13]~regout\))) # (!\ID|read_data_2[13]~309_combout\ & (\ID|register_array[23][13]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[13]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[23][13]~regout\,
	datac => \ID|register_array[31][13]~regout\,
	datad => \ID|read_data_2[13]~309_combout\,
	combout => \ID|read_data_2[13]~310_combout\);

-- Location: LCCOMB_X21_Y13_N6
\ID|read_data_2[13]~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~311_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[13]~308_combout\ & ((\ID|read_data_2[13]~310_combout\))) # (!\ID|read_data_2[13]~308_combout\ & (\ID|read_data_2[13]~303_combout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[13]~308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[13]~308_combout\,
	datac => \ID|read_data_2[13]~303_combout\,
	datad => \ID|read_data_2[13]~310_combout\,
	combout => \ID|read_data_2[13]~311_combout\);

-- Location: LCFF_X29_Y11_N23
\ID|register_array[4][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][13]~regout\);

-- Location: LCFF_X29_Y11_N13
\ID|register_array[5][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][13]~regout\);

-- Location: LCCOMB_X29_Y11_N22
\ID|read_data_2[13]~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~312_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\) # ((\ID|register_array[5][13]~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[4][13]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[4][13]~regout\,
	datad => \ID|register_array[5][13]~regout\,
	combout => \ID|read_data_2[13]~312_combout\);

-- Location: LCFF_X25_Y11_N27
\ID|register_array[7][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][13]~regout\);

-- Location: LCCOMB_X25_Y11_N26
\ID|read_data_2[13]~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~313_combout\ = (\ID|read_data_2[13]~312_combout\ & (((\ID|register_array[7][13]~regout\) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\ID|read_data_2[13]~312_combout\ & (\ID|register_array[6][13]~regout\ & 
-- ((\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[6][13]~regout\,
	datab => \ID|read_data_2[13]~312_combout\,
	datac => \ID|register_array[7][13]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[13]~313_combout\);

-- Location: LCFF_X26_Y13_N9
\ID|register_array[13][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][13]~regout\);

-- Location: LCFF_X26_Y13_N11
\ID|register_array[12][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][13]~regout\);

-- Location: LCCOMB_X26_Y13_N10
\ID|read_data_2[13]~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~319_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|register_array[13][13]~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[12][13]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[13][13]~regout\,
	datac => \ID|register_array[12][13]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[13]~319_combout\);

-- Location: LCFF_X26_Y14_N9
\ID|register_array[15][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][13]~regout\);

-- Location: LCFF_X26_Y14_N23
\ID|register_array[14][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][13]~regout\);

-- Location: LCCOMB_X26_Y14_N8
\ID|read_data_2[13]~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~320_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[13]~319_combout\ & (\ID|register_array[15][13]~regout\)) # (!\ID|read_data_2[13]~319_combout\ & ((\ID|register_array[14][13]~regout\))))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|read_data_2[13]~319_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[13]~319_combout\,
	datac => \ID|register_array[15][13]~regout\,
	datad => \ID|register_array[14][13]~regout\,
	combout => \ID|read_data_2[13]~320_combout\);

-- Location: LCFF_X31_Y15_N9
\ID|register_array[9][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][13]~regout\);

-- Location: LCFF_X31_Y15_N27
\ID|register_array[11][13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~44_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][13]~regout\);

-- Location: LCCOMB_X31_Y15_N26
\ID|read_data_2[13]~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~315_combout\ = (\ID|read_data_2[13]~314_combout\ & (((\ID|register_array[11][13]~regout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[13]~314_combout\ & (\ID|register_array[9][13]~regout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[13]~314_combout\,
	datab => \ID|register_array[9][13]~regout\,
	datac => \ID|register_array[11][13]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[13]~315_combout\);

-- Location: LCCOMB_X27_Y13_N26
\ID|read_data_2[13]~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~318_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\) # (\ID|read_data_2[13]~315_combout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[13]~317_combout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[13]~317_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \ID|read_data_2[13]~315_combout\,
	combout => \ID|read_data_2[13]~318_combout\);

-- Location: LCCOMB_X25_Y18_N12
\ID|read_data_2[13]~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~321_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[13]~318_combout\ & ((\ID|read_data_2[13]~320_combout\))) # (!\ID|read_data_2[13]~318_combout\ & (\ID|read_data_2[13]~313_combout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[13]~318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|read_data_2[13]~313_combout\,
	datac => \ID|read_data_2[13]~320_combout\,
	datad => \ID|read_data_2[13]~318_combout\,
	combout => \ID|read_data_2[13]~321_combout\);

-- Location: LCCOMB_X25_Y18_N6
\ID|read_data_2[13]~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~322_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[13]~311_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[13]~321_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datab => \ID|read_data_2[13]~311_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[13]~321_combout\,
	combout => \ID|read_data_2[13]~322_combout\);

-- Location: LCCOMB_X25_Y18_N0
\ID|read_data_2[13]~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[13]~323_combout\ = (\ID|read_data_2[13]~322_combout\) # ((\ID|write_data[13]~13_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[13]~13_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[13]~322_combout\,
	combout => \ID|read_data_2[13]~323_combout\);

-- Location: LCCOMB_X25_Y18_N4
\EXE_brn|Binput[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[13]~13_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:13:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[13]~323_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:13:stage_i|q~regout\,
	datac => \CTL|ALUSrc~combout\,
	datad => \ID|read_data_2[13]~323_combout\,
	combout => \EXE_brn|Binput[13]~13_combout\);

-- Location: LCCOMB_X24_Y19_N24
\ID|write_data[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[12]~12_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:12:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:12:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:12:stage_i|q~regout\,
	datab => \ALU_result_D|N_dffs:12:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[12]~12_combout\);

-- Location: LCCOMB_X24_Y19_N18
\ID|read_data_1[12]~288\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[12]~288_combout\ = (\ID|read_data_1[12]~287_combout\) # ((\ID|write_data[12]~12_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_1[12]~287_combout\,
	datac => \ID|write_data[12]~12_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[12]~288_combout\);

-- Location: LCCOMB_X26_Y20_N4
\EXE_brn|Binput[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[11]~11_combout\ = (\CTL|ALUSrc~combout\ & (((\Instruction_A|N_dffs:11:stage_i|q~regout\)))) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[11]~257_combout\) # ((\ID|read_data_2[11]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \ID|read_data_2[11]~257_combout\,
	datac => \Instruction_A|N_dffs:11:stage_i|q~regout\,
	datad => \ID|read_data_2[11]~278_combout\,
	combout => \EXE_brn|Binput[11]~11_combout\);

-- Location: LCCOMB_X22_Y19_N20
\EXE_brn|Binput[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[10]~10_combout\ = (\CTL|ALUSrc~combout\ & (((\Instruction_A|N_dffs:10:stage_i|q~regout\)))) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[10]~255_combout\) # ((\ID|read_data_2[10]~234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[10]~255_combout\,
	datab => \Instruction_A|N_dffs:10:stage_i|q~regout\,
	datac => \CTL|ALUSrc~combout\,
	datad => \ID|read_data_2[10]~234_combout\,
	combout => \EXE_brn|Binput[10]~10_combout\);

-- Location: LCCOMB_X24_Y17_N12
\ID|read_data_1[9]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[9]~222_combout\ = (\ID|read_data_1~23_combout\ & ((\ID|write_data[9]~9_combout\))) # (!\ID|read_data_1~23_combout\ & (\ID|read_data_1[9]~221_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_1[9]~221_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|write_data[9]~9_combout\,
	combout => \ID|read_data_1[9]~222_combout\);

-- Location: LCCOMB_X23_Y17_N20
\EXE_brn|Binput[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[8]~8_combout\ = (\CTL|ALUSrc~combout\ & (((\Instruction_A|N_dffs:8:stage_i|q~regout\)))) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[8]~188_combout\) # ((\ID|read_data_2[8]~209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[8]~188_combout\,
	datab => \ID|read_data_2[8]~209_combout\,
	datac => \Instruction_A|N_dffs:8:stage_i|q~regout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[8]~8_combout\);

-- Location: LCCOMB_X23_Y19_N10
\Instruction_A|N_dffs:7:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:7:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(7) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(7),
	datab => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:7:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y19_N11
\Instruction_A|N_dffs:7:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:7:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:7:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y19_N4
\EXE_brn|Binput[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[7]~7_combout\ = (\CTL|ALUSrc~combout\ & (((\Instruction_A|N_dffs:7:stage_i|q~regout\)))) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[7]~165_combout\) # ((\ID|read_data_2[7]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[7]~165_combout\,
	datab => \ID|read_data_2[7]~186_combout\,
	datac => \CTL|ALUSrc~combout\,
	datad => \Instruction_A|N_dffs:7:stage_i|q~regout\,
	combout => \EXE_brn|Binput[7]~7_combout\);

-- Location: LCCOMB_X26_Y20_N16
\ID|read_data_1[6]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[6]~156_combout\ = (\ID|read_data_1~23_combout\ & (\ID|write_data[6]~6_combout\)) # (!\ID|read_data_1~23_combout\ & ((\ID|read_data_1[6]~155_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[6]~6_combout\,
	datab => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[6]~155_combout\,
	combout => \ID|read_data_1[6]~156_combout\);

-- Location: LCCOMB_X20_Y23_N4
\Instruction_A|N_dffs:5:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:5:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(5) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(5),
	datac => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:5:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y23_N5
\Instruction_A|N_dffs:5:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:5:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:5:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y17_N0
\EXE_brn|Binput[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[5]~5_combout\ = (\CTL|ALUSrc~combout\ & (((\Instruction_A|N_dffs:5:stage_i|q~regout\)))) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[5]~140_combout\) # ((\ID|read_data_2[5]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[5]~140_combout\,
	datab => \Instruction_A|N_dffs:5:stage_i|q~regout\,
	datac => \ID|read_data_2[5]~119_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[5]~5_combout\);

-- Location: LCCOMB_X22_Y17_N10
\ID|read_data_1[4]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[4]~112_combout\ = (\ID|read_data_1~23_combout\ & (\ID|write_data[4]~4_combout\)) # (!\ID|read_data_1~23_combout\ & ((\ID|read_data_1[4]~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[4]~4_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[4]~111_combout\,
	combout => \ID|read_data_1[4]~112_combout\);

-- Location: LCCOMB_X22_Y17_N24
\ID|read_data_1[3]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[3]~90_combout\ = (\ID|read_data_1~23_combout\ & (\ID|write_data[3]~3_combout\)) # (!\ID|read_data_1~23_combout\ & ((\ID|read_data_1[3]~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1~23_combout\,
	datac => \ID|write_data[3]~3_combout\,
	datad => \ID|read_data_1[3]~89_combout\,
	combout => \ID|read_data_1[3]~90_combout\);

-- Location: LCFF_X26_Y19_N15
\ID|register_array[19][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][2]~regout\);

-- Location: LCFF_X26_Y19_N21
\ID|register_array[23][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][2]~regout\);

-- Location: LCCOMB_X26_Y19_N20
\ID|read_data_1[2]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~54_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[23][2]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[19][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[19][2]~regout\,
	datac => \ID|register_array[23][2]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[2]~54_combout\);

-- Location: LCFF_X25_Y12_N17
\ID|register_array[27][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][2]~regout\);

-- Location: LCFF_X26_Y12_N25
\ID|register_array[31][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][2]~regout\);

-- Location: LCCOMB_X25_Y12_N16
\ID|read_data_1[2]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~55_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[2]~54_combout\ & ((\ID|register_array[31][2]~regout\))) # (!\ID|read_data_1[2]~54_combout\ & (\ID|register_array[27][2]~regout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[2]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[2]~54_combout\,
	datac => \ID|register_array[27][2]~regout\,
	datad => \ID|register_array[31][2]~regout\,
	combout => \ID|read_data_1[2]~55_combout\);

-- Location: LCCOMB_X33_Y12_N0
\ID|read_data_1[2]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~51_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|register_array[24][2]~regout\) # (\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[16][2]~regout\ & 
-- ((!\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[16][2]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[24][2]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[2]~51_combout\);

-- Location: LCFF_X32_Y12_N9
\ID|register_array[20][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][2]~regout\);

-- Location: LCCOMB_X32_Y12_N8
\ID|read_data_1[2]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~52_combout\ = (\ID|read_data_1[2]~51_combout\ & ((\ID|register_array[28][2]~regout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[2]~51_combout\ & (((\ID|register_array[20][2]~regout\ & 
-- \Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][2]~regout\,
	datab => \ID|read_data_1[2]~51_combout\,
	datac => \ID|register_array[20][2]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[2]~52_combout\);

-- Location: LCFF_X30_Y13_N25
\ID|register_array[22][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][2]~regout\);

-- Location: LCFF_X32_Y13_N17
\ID|register_array[26][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][2]~regout\);

-- Location: LCCOMB_X32_Y13_N16
\ID|read_data_1[2]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~49_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\Instruction_A|N_dffs:24:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|register_array[26][2]~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[18][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][2]~regout\,
	datad => \ID|register_array[18][2]~regout\,
	combout => \ID|read_data_1[2]~49_combout\);

-- Location: LCCOMB_X30_Y13_N24
\ID|read_data_1[2]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~50_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[2]~49_combout\ & (\ID|register_array[30][2]~regout\)) # (!\ID|read_data_1[2]~49_combout\ & ((\ID|register_array[22][2]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[2]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[30][2]~regout\,
	datac => \ID|register_array[22][2]~regout\,
	datad => \ID|read_data_1[2]~49_combout\,
	combout => \ID|read_data_1[2]~50_combout\);

-- Location: LCCOMB_X32_Y12_N4
\ID|read_data_1[2]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~53_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|read_data_1[2]~50_combout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[2]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|read_data_1[2]~52_combout\,
	datad => \ID|read_data_1[2]~50_combout\,
	combout => \ID|read_data_1[2]~53_combout\);

-- Location: LCFF_X22_Y18_N13
\ID|register_array[25][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~33_combout\,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][2]~regout\);

-- Location: LCCOMB_X21_Y11_N0
\ID|read_data_1[2]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~48_combout\ = (\ID|read_data_1[2]~47_combout\ & (((\ID|register_array[29][2]~regout\) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[2]~47_combout\ & (\ID|register_array[25][2]~regout\ & 
-- ((\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[2]~47_combout\,
	datab => \ID|register_array[25][2]~regout\,
	datac => \ID|register_array[29][2]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[2]~48_combout\);

-- Location: LCCOMB_X32_Y12_N6
\ID|read_data_1[2]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~56_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[2]~53_combout\ & (\ID|read_data_1[2]~55_combout\)) # (!\ID|read_data_1[2]~53_combout\ & ((\ID|read_data_1[2]~48_combout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[2]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[2]~55_combout\,
	datac => \ID|read_data_1[2]~53_combout\,
	datad => \ID|read_data_1[2]~48_combout\,
	combout => \ID|read_data_1[2]~56_combout\);

-- Location: LCFF_X30_Y12_N25
\ID|register_array[6][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][2]~regout\);

-- Location: LCFF_X30_Y12_N11
\ID|register_array[7][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][2]~regout\);

-- Location: LCCOMB_X30_Y12_N24
\ID|read_data_1[2]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~60_combout\ = (\ID|read_data_1[2]~59_combout\ & (((\ID|register_array[7][2]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\))) # (!\ID|read_data_1[2]~59_combout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[6][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[2]~59_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[6][2]~regout\,
	datad => \ID|register_array[7][2]~regout\,
	combout => \ID|read_data_1[2]~60_combout\);

-- Location: LCFF_X30_Y10_N11
\ID|register_array[2][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][2]~regout\);

-- Location: LCFF_X31_Y10_N29
\ID|register_array[3][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][2]~regout\);

-- Location: LCFF_X31_Y10_N31
\ID|register_array[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][2]~regout\);

-- Location: LCCOMB_X31_Y10_N28
\ID|read_data_1[2]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~61_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[3][2]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[1][2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[3][2]~regout\,
	datad => \ID|register_array[1][2]~regout\,
	combout => \ID|read_data_1[2]~61_combout\);

-- Location: LCCOMB_X30_Y10_N10
\ID|read_data_1[2]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~62_combout\ = (\ID|read_data_1[2]~61_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][2]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][2]~regout\,
	datad => \ID|read_data_1[2]~61_combout\,
	combout => \ID|read_data_1[2]~62_combout\);

-- Location: LCCOMB_X25_Y9_N0
\ID|read_data_1[2]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~63_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[2]~60_combout\)) 
-- # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[2]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|read_data_1[2]~60_combout\,
	datad => \ID|read_data_1[2]~62_combout\,
	combout => \ID|read_data_1[2]~63_combout\);

-- Location: LCFF_X30_Y10_N25
\ID|register_array[10][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~33_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][2]~regout\);

-- Location: LCCOMB_X30_Y10_N24
\ID|read_data_1[2]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~57_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|register_array[10][2]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[8][2]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[8][2]~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[10][2]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[2]~57_combout\);

-- Location: LCCOMB_X31_Y11_N8
\ID|read_data_1[2]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~58_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[2]~57_combout\ & ((\ID|register_array[11][2]~regout\))) # (!\ID|read_data_1[2]~57_combout\ & (\ID|register_array[9][2]~regout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[2]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[2]~57_combout\,
	datac => \ID|register_array[9][2]~regout\,
	datad => \ID|register_array[11][2]~regout\,
	combout => \ID|read_data_1[2]~58_combout\);

-- Location: LCCOMB_X25_Y9_N2
\ID|read_data_1[2]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~66_combout\ = (\ID|read_data_1[2]~63_combout\ & ((\ID|read_data_1[2]~65_combout\) # ((!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[2]~63_combout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- \ID|read_data_1[2]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[2]~65_combout\,
	datab => \ID|read_data_1[2]~63_combout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[2]~58_combout\,
	combout => \ID|read_data_1[2]~66_combout\);

-- Location: LCCOMB_X22_Y18_N6
\ID|read_data_1[2]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~67_combout\ = (\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[2]~56_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[2]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_1[2]~56_combout\,
	datac => \ID|read_data_1[2]~66_combout\,
	datad => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	combout => \ID|read_data_1[2]~67_combout\);

-- Location: LCCOMB_X22_Y18_N8
\ID|read_data_1[2]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[2]~68_combout\ = (\ID|read_data_1~23_combout\ & (\ID|write_data[2]~2_combout\)) # (!\ID|read_data_1~23_combout\ & ((\ID|read_data_1[2]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|write_data[2]~2_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[2]~67_combout\,
	combout => \ID|read_data_1[2]~68_combout\);

-- Location: LCCOMB_X22_Y16_N30
\EXE_brn|Binput[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[1]~1_combout\ = (\CTL|ALUSrc~combout\ & (((\Instruction_A|N_dffs:1:stage_i|q~regout\)))) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[1]~48_combout\) # ((\ID|read_data_2[1]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \ID|read_data_2[1]~48_combout\,
	datac => \ID|read_data_2[1]~27_combout\,
	datad => \Instruction_A|N_dffs:1:stage_i|q~regout\,
	combout => \EXE_brn|Binput[1]~1_combout\);

-- Location: LCFF_X25_Y17_N23
\ID|register_array[31][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~0_combout\,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][0]~regout\);

-- Location: LCCOMB_X30_Y11_N26
\ID|read_data_2[0]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~12_combout\ = (\ID|read_data_2[0]~11_combout\ & (((\ID|register_array[31][0]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[0]~11_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[27][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[0]~11_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[31][0]~regout\,
	datad => \ID|register_array[27][0]~regout\,
	combout => \ID|read_data_2[0]~12_combout\);

-- Location: LCFF_X27_Y13_N9
\ID|register_array[30][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][0]~regout\);

-- Location: LCCOMB_X31_Y13_N18
\ID|read_data_2[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~6_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[26][0]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[18][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][0]~regout\,
	datad => \ID|register_array[26][0]~regout\,
	combout => \ID|read_data_2[0]~6_combout\);

-- Location: LCCOMB_X27_Y13_N8
\ID|read_data_2[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~7_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[0]~6_combout\ & ((\ID|register_array[30][0]~regout\))) # (!\ID|read_data_2[0]~6_combout\ & (\ID|register_array[22][0]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][0]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[30][0]~regout\,
	datad => \ID|read_data_2[0]~6_combout\,
	combout => \ID|read_data_2[0]~7_combout\);

-- Location: LCFF_X33_Y12_N3
\ID|register_array[28][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][0]~regout\);

-- Location: LCCOMB_X33_Y12_N2
\ID|read_data_2[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~9_combout\ = (\ID|read_data_2[0]~8_combout\ & (((\ID|register_array[28][0]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\))) # (!\ID|read_data_2[0]~8_combout\ & (\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- ((\ID|register_array[20][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[0]~8_combout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[28][0]~regout\,
	datad => \ID|register_array[20][0]~regout\,
	combout => \ID|read_data_2[0]~9_combout\);

-- Location: LCCOMB_X30_Y11_N8
\ID|read_data_2[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~10_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[0]~7_combout\) # ((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[0]~9_combout\ & 
-- !\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|read_data_2[0]~7_combout\,
	datac => \ID|read_data_2[0]~9_combout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[0]~10_combout\);

-- Location: LCCOMB_X30_Y11_N20
\ID|read_data_2[0]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~13_combout\ = (\ID|read_data_2[0]~10_combout\ & (((\ID|read_data_2[0]~12_combout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[0]~10_combout\ & (\ID|read_data_2[0]~5_combout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[0]~5_combout\,
	datab => \ID|read_data_2[0]~12_combout\,
	datac => \ID|read_data_2[0]~10_combout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[0]~13_combout\);

-- Location: LCFF_X30_Y12_N19
\ID|register_array[7][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][0]~regout\);

-- Location: LCFF_X30_Y12_N1
\ID|register_array[6][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][0]~regout\);

-- Location: LCCOMB_X30_Y12_N18
\ID|read_data_2[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~17_combout\ = (\ID|read_data_2[0]~16_combout\ & (((\ID|register_array[7][0]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\))) # (!\ID|read_data_2[0]~16_combout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|register_array[6][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[0]~16_combout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[7][0]~regout\,
	datad => \ID|register_array[6][0]~regout\,
	combout => \ID|read_data_2[0]~17_combout\);

-- Location: LCCOMB_X30_Y15_N22
\ID|read_data_2[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~18_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[3][0]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[1][0]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][0]~regout\,
	datad => \ID|register_array[3][0]~regout\,
	combout => \ID|read_data_2[0]~18_combout\);

-- Location: LCCOMB_X30_Y11_N6
\ID|read_data_2[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~19_combout\ = (\ID|read_data_2[0]~18_combout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[2][0]~regout\ & !\Instruction_A|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[2][0]~regout\,
	datac => \ID|read_data_2[0]~18_combout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[0]~19_combout\);

-- Location: LCCOMB_X30_Y11_N16
\ID|read_data_2[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~20_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\) # ((\ID|read_data_2[0]~17_combout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[0]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[0]~17_combout\,
	datad => \ID|read_data_2[0]~19_combout\,
	combout => \ID|read_data_2[0]~20_combout\);

-- Location: LCFF_X26_Y10_N9
\ID|register_array[8][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][0]~regout\);

-- Location: LCFF_X30_Y10_N1
\ID|register_array[10][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~0_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][0]~regout\);

-- Location: LCCOMB_X26_Y10_N8
\ID|read_data_2[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~14_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\) # ((\ID|register_array[10][0]~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[8][0]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[8][0]~regout\,
	datad => \ID|register_array[10][0]~regout\,
	combout => \ID|read_data_2[0]~14_combout\);

-- Location: LCCOMB_X31_Y11_N18
\ID|read_data_2[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~15_combout\ = (\ID|read_data_2[0]~14_combout\ & (((\ID|register_array[11][0]~regout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[0]~14_combout\ & (\ID|register_array[9][0]~regout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][0]~regout\,
	datab => \ID|read_data_2[0]~14_combout\,
	datac => \ID|register_array[11][0]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[0]~15_combout\);

-- Location: LCCOMB_X30_Y11_N2
\ID|read_data_2[0]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~23_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[0]~20_combout\ & (\ID|read_data_2[0]~22_combout\)) # (!\ID|read_data_2[0]~20_combout\ & ((\ID|read_data_2[0]~15_combout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[0]~22_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[0]~20_combout\,
	datad => \ID|read_data_2[0]~15_combout\,
	combout => \ID|read_data_2[0]~23_combout\);

-- Location: LCCOMB_X30_Y11_N28
\ID|read_data_2[0]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~25_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[0]~13_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[0]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \ID|read_data_2[0]~13_combout\,
	datad => \ID|read_data_2[0]~23_combout\,
	combout => \ID|read_data_2[0]~25_combout\);

-- Location: LCCOMB_X22_Y19_N8
\EXE_brn|Binput[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[0]~0_combout\ = (\CTL|ALUSrc~combout\ & (((\Instruction_A|N_dffs:0:stage_i|q~regout\)))) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[0]~3_combout\) # ((\ID|read_data_2[0]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[0]~3_combout\,
	datab => \Instruction_A|N_dffs:0:stage_i|q~regout\,
	datac => \CTL|ALUSrc~combout\,
	datad => \ID|read_data_2[0]~25_combout\,
	combout => \EXE_brn|Binput[0]~0_combout\);

-- Location: LCCOMB_X22_Y23_N2
\EXE_brn|ALU_output_mux[17]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[17]~34_combout\ = (\ID|read_data_1[17]~398_combout\ & ((\EXE_brn|Binput[17]~17_combout\ & (!\EXE_brn|ALU_output_mux[16]~33\)) # (!\EXE_brn|Binput[17]~17_combout\ & (\EXE_brn|ALU_output_mux[16]~33\ & VCC)))) # 
-- (!\ID|read_data_1[17]~398_combout\ & ((\EXE_brn|Binput[17]~17_combout\ & ((\EXE_brn|ALU_output_mux[16]~33\) # (GND))) # (!\EXE_brn|Binput[17]~17_combout\ & (!\EXE_brn|ALU_output_mux[16]~33\))))
-- \EXE_brn|ALU_output_mux[17]~35\ = CARRY((\ID|read_data_1[17]~398_combout\ & (\EXE_brn|Binput[17]~17_combout\ & !\EXE_brn|ALU_output_mux[16]~33\)) # (!\ID|read_data_1[17]~398_combout\ & ((\EXE_brn|Binput[17]~17_combout\) # 
-- (!\EXE_brn|ALU_output_mux[16]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[17]~398_combout\,
	datab => \EXE_brn|Binput[17]~17_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[16]~33\,
	combout => \EXE_brn|ALU_output_mux[17]~34_combout\,
	cout => \EXE_brn|ALU_output_mux[17]~35\);

-- Location: LCCOMB_X22_Y23_N4
\EXE_brn|ALU_output_mux[18]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[18]~36_combout\ = ((\EXE_brn|Binput[18]~18_combout\ $ (\ID|read_data_1[18]~420_combout\ $ (\EXE_brn|ALU_output_mux[17]~35\)))) # (GND)
-- \EXE_brn|ALU_output_mux[18]~37\ = CARRY((\EXE_brn|Binput[18]~18_combout\ & (\ID|read_data_1[18]~420_combout\ & !\EXE_brn|ALU_output_mux[17]~35\)) # (!\EXE_brn|Binput[18]~18_combout\ & ((\ID|read_data_1[18]~420_combout\) # 
-- (!\EXE_brn|ALU_output_mux[17]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[18]~18_combout\,
	datab => \ID|read_data_1[18]~420_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[17]~35\,
	combout => \EXE_brn|ALU_output_mux[18]~36_combout\,
	cout => \EXE_brn|ALU_output_mux[18]~37\);

-- Location: LCCOMB_X22_Y23_N6
\EXE_brn|ALU_output_mux[19]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[19]~38_combout\ = (\ID|read_data_1[19]~442_combout\ & ((\EXE_brn|Binput[19]~19_combout\ & (!\EXE_brn|ALU_output_mux[18]~37\)) # (!\EXE_brn|Binput[19]~19_combout\ & (\EXE_brn|ALU_output_mux[18]~37\ & VCC)))) # 
-- (!\ID|read_data_1[19]~442_combout\ & ((\EXE_brn|Binput[19]~19_combout\ & ((\EXE_brn|ALU_output_mux[18]~37\) # (GND))) # (!\EXE_brn|Binput[19]~19_combout\ & (!\EXE_brn|ALU_output_mux[18]~37\))))
-- \EXE_brn|ALU_output_mux[19]~39\ = CARRY((\ID|read_data_1[19]~442_combout\ & (\EXE_brn|Binput[19]~19_combout\ & !\EXE_brn|ALU_output_mux[18]~37\)) # (!\ID|read_data_1[19]~442_combout\ & ((\EXE_brn|Binput[19]~19_combout\) # 
-- (!\EXE_brn|ALU_output_mux[18]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[19]~442_combout\,
	datab => \EXE_brn|Binput[19]~19_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[18]~37\,
	combout => \EXE_brn|ALU_output_mux[19]~38_combout\,
	cout => \EXE_brn|ALU_output_mux[19]~39\);

-- Location: LCCOMB_X22_Y23_N8
\EXE_brn|ALU_output_mux[20]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[20]~40_combout\ = ((\EXE_brn|Binput[20]~20_combout\ $ (\ID|read_data_1[20]~464_combout\ $ (\EXE_brn|ALU_output_mux[19]~39\)))) # (GND)
-- \EXE_brn|ALU_output_mux[20]~41\ = CARRY((\EXE_brn|Binput[20]~20_combout\ & (\ID|read_data_1[20]~464_combout\ & !\EXE_brn|ALU_output_mux[19]~39\)) # (!\EXE_brn|Binput[20]~20_combout\ & ((\ID|read_data_1[20]~464_combout\) # 
-- (!\EXE_brn|ALU_output_mux[19]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[20]~20_combout\,
	datab => \ID|read_data_1[20]~464_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[19]~39\,
	combout => \EXE_brn|ALU_output_mux[20]~40_combout\,
	cout => \EXE_brn|ALU_output_mux[20]~41\);

-- Location: LCCOMB_X23_Y23_N2
\EXE_brn|Zero_branch~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Zero_branch~6_combout\ = (!\EXE_brn|ALU_output_mux[21]~42_combout\ & !\EXE_brn|ALU_output_mux[20]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|ALU_output_mux[21]~42_combout\,
	datad => \EXE_brn|ALU_output_mux[20]~40_combout\,
	combout => \EXE_brn|Zero_branch~6_combout\);

-- Location: LCCOMB_X18_Y16_N28
\ID|read_data_2[22]~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[22]~521_combout\ = (\ID|read_data_2[22]~520_combout\) # ((\ID|write_data[22]~22_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[22]~520_combout\,
	datac => \ID|write_data[22]~22_combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[22]~521_combout\);

-- Location: LCCOMB_X18_Y16_N8
\EXE_brn|Binput[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[22]~22_combout\ = (\CTL|ALUSrc~combout\ & ((\Instruction_A|N_dffs:15:stage_i|q~regout\))) # (!\CTL|ALUSrc~combout\ & (\ID|read_data_2[22]~521_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[22]~521_combout\,
	datac => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[22]~22_combout\);

-- Location: LCCOMB_X20_Y16_N30
\ID|write_data[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[21]~21_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:21:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:21:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_result_D|N_dffs:21:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:21:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[21]~21_combout\);

-- Location: LCCOMB_X21_Y16_N18
\ID|read_data_1[21]~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[21]~486_combout\ = (\ID|read_data_1[21]~485_combout\) # ((\ID|write_data[21]~21_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_1[21]~485_combout\,
	datac => \ID|write_data[21]~21_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[21]~486_combout\);

-- Location: LCCOMB_X22_Y23_N12
\EXE_brn|ALU_output_mux[22]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[22]~44_combout\ = ((\ID|read_data_1[22]~508_combout\ $ (\EXE_brn|Binput[22]~22_combout\ $ (\EXE_brn|ALU_output_mux[21]~43\)))) # (GND)
-- \EXE_brn|ALU_output_mux[22]~45\ = CARRY((\ID|read_data_1[22]~508_combout\ & ((!\EXE_brn|ALU_output_mux[21]~43\) # (!\EXE_brn|Binput[22]~22_combout\))) # (!\ID|read_data_1[22]~508_combout\ & (!\EXE_brn|Binput[22]~22_combout\ & 
-- !\EXE_brn|ALU_output_mux[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[22]~508_combout\,
	datab => \EXE_brn|Binput[22]~22_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[21]~43\,
	combout => \EXE_brn|ALU_output_mux[22]~44_combout\,
	cout => \EXE_brn|ALU_output_mux[22]~45\);

-- Location: LCCOMB_X23_Y23_N0
\EXE_brn|Zero_branch~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Zero_branch~5_combout\ = (!\EXE_brn|ALU_output_mux[16]~32_combout\ & (!\EXE_brn|ALU_output_mux[18]~36_combout\ & (!\EXE_brn|ALU_output_mux[19]~38_combout\ & !\EXE_brn|ALU_output_mux[17]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|ALU_output_mux[16]~32_combout\,
	datab => \EXE_brn|ALU_output_mux[18]~36_combout\,
	datac => \EXE_brn|ALU_output_mux[19]~38_combout\,
	datad => \EXE_brn|ALU_output_mux[17]~34_combout\,
	combout => \EXE_brn|Zero_branch~5_combout\);

-- Location: LCCOMB_X23_Y23_N4
\EXE_brn|Zero_branch~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Zero_branch~7_combout\ = (!\EXE_brn|ALU_output_mux[23]~46_combout\ & (\EXE_brn|Zero_branch~6_combout\ & (!\EXE_brn|ALU_output_mux[22]~44_combout\ & \EXE_brn|Zero_branch~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|ALU_output_mux[23]~46_combout\,
	datab => \EXE_brn|Zero_branch~6_combout\,
	datac => \EXE_brn|ALU_output_mux[22]~44_combout\,
	datad => \EXE_brn|Zero_branch~5_combout\,
	combout => \EXE_brn|Zero_branch~7_combout\);

-- Location: LCCOMB_X24_Y24_N16
\CTL|ALUop[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|ALUop\(0) = (\CTL|Equal5~0_combout\ & ((\Instruction_A|N_dffs:28:stage_i|q~regout\ & ((!\Instruction_A|N_dffs:29:stage_i|q~regout\))) # (!\Instruction_A|N_dffs:28:stage_i|q~regout\ & (!\Instruction_A|N_dffs:26:stage_i|q~regout\ & 
-- \Instruction_A|N_dffs:29:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal5~0_combout\,
	datab => \Instruction_A|N_dffs:26:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:28:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:29:stage_i|q~regout\,
	combout => \CTL|ALUop\(0));

-- Location: LCCOMB_X21_Y23_N16
\EXE_brn|Binput[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[28]~28_combout\ = (\CTL|ALUSrc~combout\ & ((\Instruction_A|N_dffs:15:stage_i|q~regout\))) # (!\CTL|ALUSrc~combout\ & (\ID|read_data_2[28]~653_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[28]~653_combout\,
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[28]~28_combout\);

-- Location: LCCOMB_X22_Y16_N10
\ID|read_data_2[27]~631\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[27]~631_combout\ = (\ID|read_data_2[27]~630_combout\) # ((\ID|write_data[27]~27_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[27]~630_combout\,
	datab => \ID|write_data[27]~27_combout\,
	datac => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[27]~631_combout\);

-- Location: LCCOMB_X21_Y23_N22
\EXE_brn|Binput[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[27]~27_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:15:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[27]~631_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datac => \ID|read_data_2[27]~631_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[27]~27_combout\);

-- Location: LCCOMB_X18_Y12_N14
\ID|read_data_2[26]~609\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[26]~609_combout\ = (\ID|read_data_2[26]~608_combout\) # ((\ID|write_data[26]~26_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[26]~26_combout\,
	datab => \ID|read_data_2[26]~608_combout\,
	datac => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[26]~609_combout\);

-- Location: LCCOMB_X21_Y23_N4
\EXE_brn|Binput[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[26]~26_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:15:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[26]~609_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datac => \ID|read_data_2[26]~609_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[26]~26_combout\);

-- Location: LCCOMB_X20_Y17_N22
\ID|read_data_2[25]~587\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[25]~587_combout\ = (\ID|read_data_2[25]~586_combout\) # ((\ID|write_data[25]~25_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[25]~25_combout\,
	datab => \ID|read_data_2[25]~586_combout\,
	datac => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[25]~587_combout\);

-- Location: LCCOMB_X21_Y23_N26
\EXE_brn|Binput[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[25]~25_combout\ = (\CTL|ALUSrc~combout\ & ((\Instruction_A|N_dffs:15:stage_i|q~regout\))) # (!\CTL|ALUSrc~combout\ & (\ID|read_data_2[25]~587_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datab => \ID|read_data_2[25]~587_combout\,
	datad => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	combout => \EXE_brn|Binput[25]~25_combout\);

-- Location: LCCOMB_X23_Y15_N24
\ID|read_data_1[24]~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[24]~552_combout\ = (\ID|read_data_1[24]~551_combout\) # ((\ID|write_data[24]~24_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[24]~551_combout\,
	datab => \ID|write_data[24]~24_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[24]~552_combout\);

-- Location: LCCOMB_X16_Y16_N20
\ID|read_data_2[23]~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[23]~543_combout\ = (\ID|read_data_2[23]~542_combout\) # ((\ID|write_data[23]~23_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[23]~542_combout\,
	datac => \ID|write_data[23]~23_combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[23]~543_combout\);

-- Location: LCCOMB_X21_Y23_N6
\EXE_brn|Binput[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[23]~23_combout\ = (\CTL|ALUSrc~combout\ & ((\Instruction_A|N_dffs:15:stage_i|q~regout\))) # (!\CTL|ALUSrc~combout\ & (\ID|read_data_2[23]~543_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|ALUSrc~combout\,
	datac => \ID|read_data_2[23]~543_combout\,
	datad => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	combout => \EXE_brn|Binput[23]~23_combout\);

-- Location: LCCOMB_X22_Y23_N16
\EXE_brn|ALU_output_mux[24]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[24]~48_combout\ = ((\EXE_brn|Binput[24]~24_combout\ $ (\ID|read_data_1[24]~552_combout\ $ (\EXE_brn|ALU_output_mux[23]~47\)))) # (GND)
-- \EXE_brn|ALU_output_mux[24]~49\ = CARRY((\EXE_brn|Binput[24]~24_combout\ & (\ID|read_data_1[24]~552_combout\ & !\EXE_brn|ALU_output_mux[23]~47\)) # (!\EXE_brn|Binput[24]~24_combout\ & ((\ID|read_data_1[24]~552_combout\) # 
-- (!\EXE_brn|ALU_output_mux[23]~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[24]~24_combout\,
	datab => \ID|read_data_1[24]~552_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[23]~47\,
	combout => \EXE_brn|ALU_output_mux[24]~48_combout\,
	cout => \EXE_brn|ALU_output_mux[24]~49\);

-- Location: LCCOMB_X22_Y23_N20
\EXE_brn|ALU_output_mux[26]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[26]~52_combout\ = ((\ID|read_data_1[26]~596_combout\ $ (\EXE_brn|Binput[26]~26_combout\ $ (\EXE_brn|ALU_output_mux[25]~51\)))) # (GND)
-- \EXE_brn|ALU_output_mux[26]~53\ = CARRY((\ID|read_data_1[26]~596_combout\ & ((!\EXE_brn|ALU_output_mux[25]~51\) # (!\EXE_brn|Binput[26]~26_combout\))) # (!\ID|read_data_1[26]~596_combout\ & (!\EXE_brn|Binput[26]~26_combout\ & 
-- !\EXE_brn|ALU_output_mux[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[26]~596_combout\,
	datab => \EXE_brn|Binput[26]~26_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[25]~51\,
	combout => \EXE_brn|ALU_output_mux[26]~52_combout\,
	cout => \EXE_brn|ALU_output_mux[26]~53\);

-- Location: LCCOMB_X22_Y23_N22
\EXE_brn|ALU_output_mux[27]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[27]~54_combout\ = (\ID|read_data_1[27]~618_combout\ & ((\EXE_brn|Binput[27]~27_combout\ & (!\EXE_brn|ALU_output_mux[26]~53\)) # (!\EXE_brn|Binput[27]~27_combout\ & (\EXE_brn|ALU_output_mux[26]~53\ & VCC)))) # 
-- (!\ID|read_data_1[27]~618_combout\ & ((\EXE_brn|Binput[27]~27_combout\ & ((\EXE_brn|ALU_output_mux[26]~53\) # (GND))) # (!\EXE_brn|Binput[27]~27_combout\ & (!\EXE_brn|ALU_output_mux[26]~53\))))
-- \EXE_brn|ALU_output_mux[27]~55\ = CARRY((\ID|read_data_1[27]~618_combout\ & (\EXE_brn|Binput[27]~27_combout\ & !\EXE_brn|ALU_output_mux[26]~53\)) # (!\ID|read_data_1[27]~618_combout\ & ((\EXE_brn|Binput[27]~27_combout\) # 
-- (!\EXE_brn|ALU_output_mux[26]~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[27]~618_combout\,
	datab => \EXE_brn|Binput[27]~27_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[26]~53\,
	combout => \EXE_brn|ALU_output_mux[27]~54_combout\,
	cout => \EXE_brn|ALU_output_mux[27]~55\);

-- Location: LCCOMB_X22_Y23_N24
\EXE_brn|ALU_output_mux[28]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[28]~56_combout\ = ((\ID|read_data_1[28]~640_combout\ $ (\EXE_brn|Binput[28]~28_combout\ $ (\EXE_brn|ALU_output_mux[27]~55\)))) # (GND)
-- \EXE_brn|ALU_output_mux[28]~57\ = CARRY((\ID|read_data_1[28]~640_combout\ & ((!\EXE_brn|ALU_output_mux[27]~55\) # (!\EXE_brn|Binput[28]~28_combout\))) # (!\ID|read_data_1[28]~640_combout\ & (!\EXE_brn|Binput[28]~28_combout\ & 
-- !\EXE_brn|ALU_output_mux[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[28]~640_combout\,
	datab => \EXE_brn|Binput[28]~28_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[27]~55\,
	combout => \EXE_brn|ALU_output_mux[28]~56_combout\,
	cout => \EXE_brn|ALU_output_mux[28]~57\);

-- Location: LCCOMB_X19_Y13_N12
\ID|read_data_2[29]~675\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[29]~675_combout\ = (\ID|read_data_2[29]~674_combout\) # ((\ID|write_data[29]~29_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[29]~674_combout\,
	datac => \ID|write_data[29]~29_combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[29]~675_combout\);

-- Location: LCCOMB_X21_Y23_N18
\EXE_brn|Binput[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Binput[29]~29_combout\ = (\CTL|ALUSrc~combout\ & (\Instruction_A|N_dffs:15:stage_i|q~regout\)) # (!\CTL|ALUSrc~combout\ & ((\ID|read_data_2[29]~675_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:15:stage_i|q~regout\,
	datac => \ID|read_data_2[29]~675_combout\,
	datad => \CTL|ALUSrc~combout\,
	combout => \EXE_brn|Binput[29]~29_combout\);

-- Location: LCCOMB_X22_Y23_N26
\EXE_brn|ALU_output_mux[29]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[29]~58_combout\ = (\ID|read_data_1[29]~662_combout\ & ((\EXE_brn|Binput[29]~29_combout\ & (!\EXE_brn|ALU_output_mux[28]~57\)) # (!\EXE_brn|Binput[29]~29_combout\ & (\EXE_brn|ALU_output_mux[28]~57\ & VCC)))) # 
-- (!\ID|read_data_1[29]~662_combout\ & ((\EXE_brn|Binput[29]~29_combout\ & ((\EXE_brn|ALU_output_mux[28]~57\) # (GND))) # (!\EXE_brn|Binput[29]~29_combout\ & (!\EXE_brn|ALU_output_mux[28]~57\))))
-- \EXE_brn|ALU_output_mux[29]~59\ = CARRY((\ID|read_data_1[29]~662_combout\ & (\EXE_brn|Binput[29]~29_combout\ & !\EXE_brn|ALU_output_mux[28]~57\)) # (!\ID|read_data_1[29]~662_combout\ & ((\EXE_brn|Binput[29]~29_combout\) # 
-- (!\EXE_brn|ALU_output_mux[28]~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[29]~662_combout\,
	datab => \EXE_brn|Binput[29]~29_combout\,
	datad => VCC,
	cin => \EXE_brn|ALU_output_mux[28]~57\,
	combout => \EXE_brn|ALU_output_mux[29]~58_combout\,
	cout => \EXE_brn|ALU_output_mux[29]~59\);

-- Location: LCCOMB_X21_Y24_N2
\EXE_brn|Zero_branch~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Zero_branch~9_combout\ = (!\EXE_brn|ALU_output_mux[28]~56_combout\ & !\EXE_brn|ALU_output_mux[29]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EXE_brn|ALU_output_mux[28]~56_combout\,
	datad => \EXE_brn|ALU_output_mux[29]~58_combout\,
	combout => \EXE_brn|Zero_branch~9_combout\);

-- Location: LCCOMB_X27_Y14_N22
\ID|read_data_1[31]~706\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[31]~706_combout\ = (\ID|read_data_1[31]~705_combout\) # ((\ID|write_data[31]~31_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[31]~31_combout\,
	datab => \ID|read_data_1[31]~705_combout\,
	datac => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[31]~706_combout\);

-- Location: LCFF_X25_Y13_N31
\ID|register_array[2][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][30]~regout\);

-- Location: LCFF_X21_Y13_N3
\ID|register_array[1][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[1][6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[1][30]~regout\);

-- Location: LCFF_X21_Y13_N9
\ID|register_array[3][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[3][0]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[3][30]~regout\);

-- Location: LCCOMB_X21_Y13_N8
\ID|read_data_1[30]~677\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~677_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[3][30]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[1][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[1][30]~regout\,
	datac => \ID|register_array[3][30]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[30]~677_combout\);

-- Location: LCCOMB_X25_Y13_N30
\ID|read_data_1[30]~678\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~678_combout\ = (\ID|read_data_1[30]~677_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & \ID|register_array[2][30]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][30]~regout\,
	datad => \ID|read_data_1[30]~677_combout\,
	combout => \ID|read_data_1[30]~678_combout\);

-- Location: LCFF_X29_Y10_N23
\ID|register_array[6][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][30]~regout\);

-- Location: LCFF_X29_Y11_N17
\ID|register_array[5][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[5][21]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[5][30]~regout\);

-- Location: LCFF_X29_Y11_N3
\ID|register_array[4][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[4][5]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[4][30]~regout\);

-- Location: LCCOMB_X29_Y11_N16
\ID|read_data_1[30]~675\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~675_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\) # ((\ID|register_array[5][30]~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[4][30]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[5][30]~regout\,
	datad => \ID|register_array[4][30]~regout\,
	combout => \ID|read_data_1[30]~675_combout\);

-- Location: LCCOMB_X29_Y10_N22
\ID|read_data_1[30]~676\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~676_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[30]~675_combout\ & (\ID|register_array[7][30]~regout\)) # (!\ID|read_data_1[30]~675_combout\ & ((\ID|register_array[6][30]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[30]~675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[7][30]~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[6][30]~regout\,
	datad => \ID|read_data_1[30]~675_combout\,
	combout => \ID|read_data_1[30]~676_combout\);

-- Location: LCCOMB_X22_Y15_N26
\ID|read_data_1[30]~679\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~679_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|read_data_1[30]~676_combout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[30]~678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|read_data_1[30]~678_combout\,
	datad => \ID|read_data_1[30]~676_combout\,
	combout => \ID|read_data_1[30]~679_combout\);

-- Location: LCFF_X31_Y11_N15
\ID|register_array[11][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][30]~regout\);

-- Location: LCFF_X31_Y11_N5
\ID|register_array[9][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][30]~regout\);

-- Location: LCFF_X32_Y15_N21
\ID|register_array[10][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][30]~regout\);

-- Location: LCFF_X32_Y15_N31
\ID|register_array[8][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][30]~regout\);

-- Location: LCCOMB_X32_Y15_N20
\ID|read_data_1[30]~673\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~673_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[10][30]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[8][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[10][30]~regout\,
	datad => \ID|register_array[8][30]~regout\,
	combout => \ID|read_data_1[30]~673_combout\);

-- Location: LCCOMB_X31_Y11_N4
\ID|read_data_1[30]~674\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~674_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[30]~673_combout\ & (\ID|register_array[11][30]~regout\)) # (!\ID|read_data_1[30]~673_combout\ & ((\ID|register_array[9][30]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[30]~673_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][30]~regout\,
	datac => \ID|register_array[9][30]~regout\,
	datad => \ID|read_data_1[30]~673_combout\,
	combout => \ID|read_data_1[30]~674_combout\);

-- Location: LCFF_X27_Y9_N5
\ID|register_array[13][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[13][12]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[13][30]~regout\);

-- Location: LCFF_X27_Y9_N7
\ID|register_array[12][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][30]~regout\);

-- Location: LCCOMB_X27_Y9_N4
\ID|read_data_1[30]~680\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~680_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][30]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][30]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][30]~regout\,
	datad => \ID|register_array[12][30]~regout\,
	combout => \ID|read_data_1[30]~680_combout\);

-- Location: LCFF_X29_Y9_N9
\ID|register_array[14][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][30]~regout\);

-- Location: LCFF_X29_Y9_N3
\ID|register_array[15][30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~61_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][30]~regout\);

-- Location: LCCOMB_X29_Y9_N8
\ID|read_data_1[30]~681\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~681_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[30]~680_combout\ & ((\ID|register_array[15][30]~regout\))) # (!\ID|read_data_1[30]~680_combout\ & (\ID|register_array[14][30]~regout\)))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|read_data_1[30]~680_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[30]~680_combout\,
	datac => \ID|register_array[14][30]~regout\,
	datad => \ID|register_array[15][30]~regout\,
	combout => \ID|read_data_1[30]~681_combout\);

-- Location: LCCOMB_X22_Y15_N28
\ID|read_data_1[30]~682\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~682_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[30]~679_combout\ & ((\ID|read_data_1[30]~681_combout\))) # (!\ID|read_data_1[30]~679_combout\ & (\ID|read_data_1[30]~674_combout\)))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[30]~679_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[30]~679_combout\,
	datac => \ID|read_data_1[30]~674_combout\,
	datad => \ID|read_data_1[30]~681_combout\,
	combout => \ID|read_data_1[30]~682_combout\);

-- Location: LCCOMB_X22_Y15_N22
\ID|read_data_1[30]~683\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~683_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[30]~672_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[30]~682_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[30]~672_combout\,
	datab => \ID|read_data_1[30]~682_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	combout => \ID|read_data_1[30]~683_combout\);

-- Location: LCCOMB_X22_Y15_N16
\ID|read_data_1[30]~684\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[30]~684_combout\ = (\ID|read_data_1[30]~683_combout\) # ((\ID|write_data[30]~30_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[30]~30_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[30]~683_combout\,
	combout => \ID|read_data_1[30]~684_combout\);

-- Location: LCCOMB_X22_Y23_N30
\EXE_brn|ALU_output_mux[31]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|ALU_output_mux[31]~62_combout\ = \EXE_brn|Binput[31]~31_combout\ $ (\EXE_brn|ALU_output_mux[30]~61\ $ (!\ID|read_data_1[31]~706_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Binput[31]~31_combout\,
	datad => \ID|read_data_1[31]~706_combout\,
	cin => \EXE_brn|ALU_output_mux[30]~61\,
	combout => \EXE_brn|ALU_output_mux[31]~62_combout\);

-- Location: LCCOMB_X21_Y24_N0
\EXE_brn|Zero_branch~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Zero_branch~8_combout\ = (!\EXE_brn|ALU_output_mux[25]~50_combout\ & (!\EXE_brn|ALU_output_mux[26]~52_combout\ & (!\EXE_brn|ALU_output_mux[24]~48_combout\ & !\EXE_brn|ALU_output_mux[27]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|ALU_output_mux[25]~50_combout\,
	datab => \EXE_brn|ALU_output_mux[26]~52_combout\,
	datac => \EXE_brn|ALU_output_mux[24]~48_combout\,
	datad => \EXE_brn|ALU_output_mux[27]~54_combout\,
	combout => \EXE_brn|Zero_branch~8_combout\);

-- Location: LCCOMB_X21_Y24_N4
\EXE_brn|Zero_branch~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Zero_branch~10_combout\ = (!\EXE_brn|ALU_output_mux[30]~60_combout\ & (\EXE_brn|Zero_branch~9_combout\ & (!\EXE_brn|ALU_output_mux[31]~62_combout\ & \EXE_brn|Zero_branch~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|ALU_output_mux[30]~60_combout\,
	datab => \EXE_brn|Zero_branch~9_combout\,
	datac => \EXE_brn|ALU_output_mux[31]~62_combout\,
	datad => \EXE_brn|Zero_branch~8_combout\,
	combout => \EXE_brn|Zero_branch~10_combout\);

-- Location: LCCOMB_X24_Y24_N22
\EXE_brn|Zero_branch~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Zero_branch~11_combout\ = (\EXE_brn|Zero_branch~4_combout\ & (\EXE_brn|Zero_branch~7_combout\ & (\CTL|ALUop\(0) & \EXE_brn|Zero_branch~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE_brn|Zero_branch~4_combout\,
	datab => \EXE_brn|Zero_branch~7_combout\,
	datac => \CTL|ALUop\(0),
	datad => \EXE_brn|Zero_branch~10_combout\,
	combout => \EXE_brn|Zero_branch~11_combout\);

-- Location: LCCOMB_X24_Y24_N0
\comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \comb~0_combout\ = ((\Instruction_A|N_dffs:26:stage_i|q~regout\ $ (!\EXE_brn|Zero_branch~11_combout\)) # (!\CTL|Equal4~0_combout\)) # (!\CTL|Equal5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal5~0_combout\,
	datab => \Instruction_A|N_dffs:26:stage_i|q~regout\,
	datac => \CTL|Equal4~0_combout\,
	datad => \EXE_brn|Zero_branch~11_combout\,
	combout => \comb~0_combout\);

-- Location: LCCOMB_X19_Y23_N28
\PC_plus_4_A|N_dffs:2:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PC_plus_4_A|N_dffs:2:stage_i|q~0_combout\ = (\HAZ|data_hazard_en~combout\ & (\comb~0_combout\ & \IFE|PC_plus_4_out[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|data_hazard_en~combout\,
	datac => \comb~0_combout\,
	datad => \IFE|PC_plus_4_out[2]~0_combout\,
	combout => \PC_plus_4_A|N_dffs:2:stage_i|q~0_combout\);

-- Location: LCFF_X19_Y23_N29
\PC_plus_4_A|N_dffs:2:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \PC_plus_4_A|N_dffs:2:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PC_plus_4_A|N_dffs:2:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y23_N6
\EXE_brn|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~0_combout\ = (\HAZ|data_hazard_en~combout\ & ((\comb~0_combout\ & ((\IFE|PC_plus_4_out[2]~0_combout\))) # (!\comb~0_combout\ & (\EXE_brn|Add_Result_branch[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|data_hazard_en~combout\,
	datab => \EXE_brn|Add_Result_branch[0]~0_combout\,
	datac => \comb~0_combout\,
	datad => \IFE|PC_plus_4_out[2]~0_combout\,
	combout => \EXE_brn|Add0~0_combout\);

-- Location: LCCOMB_X19_Y23_N16
\EXE_brn|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE_brn|Add0~1_combout\ = (!\reset~combout\ & ((\EXE_brn|Add0~0_combout\) # ((!\HAZ|data_hazard_en~combout\ & \IFE|PC\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \HAZ|data_hazard_en~combout\,
	datab => \reset~combout\,
	datac => \IFE|PC\(2),
	datad => \EXE_brn|Add0~0_combout\,
	combout => \EXE_brn|Add0~1_combout\);

-- Location: LCFF_X19_Y23_N17
\IFE|PC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE_brn|Add0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IFE|PC\(2));

-- Location: LCCOMB_X22_Y20_N18
\ALU_result_C|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:11:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\ALU_result_C|N_dffs:11:stage_i|q~3_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\EXE|Add1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:11:stage_i|q~3_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datad => \EXE|Add1~22_combout\,
	combout => \ALU_result_C|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCCOMB_X32_Y17_N22
\EXE|FPU|selector|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux20~4_combout\ = (\EXE|FPU|selector|Mux20~3_combout\ & (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\)) # (!\EXE|FPU|selector|Mux28~3_combout\))) # (!\EXE|FPU|selector|Mux20~3_combout\ & 
-- (\EXE|FPU|selector|Mux28~3_combout\ & (\EXE|FPU|mul_component|Mux22~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux20~3_combout\,
	datab => \EXE|FPU|selector|Mux28~3_combout\,
	datac => \EXE|FPU|mul_component|Mux22~9_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~40_combout\,
	combout => \EXE|FPU|selector|Mux20~4_combout\);

-- Location: LCCOMB_X30_Y20_N6
\EXE|FPU|selector|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux20~2_combout\ = (\EXE|FPU|selector|Mux20~0_combout\ & ((\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\))) # (!\EXE|FPU|selector|Mux20~0_combout\ & (\EXE|FPU|selector|Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux20~0_combout\,
	datac => \EXE|FPU|selector|Mux30~2_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\,
	combout => \EXE|FPU|selector|Mux20~2_combout\);

-- Location: LCCOMB_X32_Y20_N14
\EXE|FPU|selector|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux20~5_combout\ = (\EXE|FPU|selector|Mux20~2_combout\ & (((\EXE|FPU|selector|Mux20~4_combout\ & \EXE|FPU|selector|Mux20~1_combout\)))) # (!\EXE|FPU|selector|Mux20~2_combout\ & 
-- ((\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\) # ((!\EXE|FPU|selector|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:12:stage_i|sum~combout\,
	datab => \EXE|FPU|selector|Mux20~4_combout\,
	datac => \EXE|FPU|selector|Mux20~2_combout\,
	datad => \EXE|FPU|selector|Mux20~1_combout\,
	combout => \EXE|FPU|selector|Mux20~5_combout\);

-- Location: LCCOMB_X32_Y20_N8
\EXE|FPU|selector|Mux20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux20~combout\ = (\EXE|FPU|selector|Mux20~5_combout\ & (((\EXE|FPU|mul_component|Mux22~53_combout\) # (!\EXE|FPU|selector|Mux20~0_combout\)))) # (!\EXE|FPU|selector|Mux20~5_combout\ & (\EXE|FPU|mul_component|Mux22~90_combout\ & 
-- ((\EXE|FPU|selector|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~90_combout\,
	datab => \EXE|FPU|mul_component|Mux22~53_combout\,
	datac => \EXE|FPU|selector|Mux20~5_combout\,
	datad => \EXE|FPU|selector|Mux20~0_combout\,
	combout => \EXE|FPU|selector|Mux20~combout\);

-- Location: LCFF_X22_Y20_N19
\ALU_result_C|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:11:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux20~combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y17_N12
\ALU_result_D|N_dffs:11:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:11:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:11:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \ALU_result_C|N_dffs:11:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:11:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y17_N13
\ALU_result_D|N_dffs:11:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:11:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:11:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y19_N10
\ALU_result_C|N_dffs:19:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:19:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:15:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:19:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUSrc_control_B|q~regout\,
	datac => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datad => \read_data_2_B|N_dffs:19:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:19:stage_i|q~1_combout\);

-- Location: LCCOMB_X21_Y19_N22
\ALU_result_C|N_dffs:19:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:19:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:19:stage_i|q~2_combout\ & (((\read_data_1_B|N_dffs:19:stage_i|q~regout\ & \ALU_result_C|N_dffs:19:stage_i|q~1_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:19:stage_i|q~2_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:19:stage_i|q~regout\) # (\ALU_result_C|N_dffs:19:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:19:stage_i|q~2_combout\,
	datab => \read_data_1_B|N_dffs:19:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:19:stage_i|q~1_combout\,
	combout => \ALU_result_C|N_dffs:19:stage_i|q~3_combout\);

-- Location: LCCOMB_X21_Y19_N24
\ALU_result_C|N_dffs:19:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:19:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:19:stage_i|q~3_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~38_combout\,
	datab => \ALU_result_C|N_dffs:19:stage_i|q~3_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	combout => \ALU_result_C|N_dffs:19:stage_i|q~0_combout\);

-- Location: LCCOMB_X21_Y22_N8
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~27_combout\ = (\EXE|FPU|add_component|stage_5|Y[3]~29_combout\) # ((!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & !\EXE|FPU|add_component|stage_5|Y[1]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datab => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~27_combout\);

-- Location: LCCOMB_X21_Y22_N24
\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8_combout\ = (!\EXE|FPU|add_component|stage_5|Y[2]~15_combout\ & !\EXE|FPU|add_component|stage_5|Y[3]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8_combout\);

-- Location: LCCOMB_X21_Y22_N26
\EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[20]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[20]~2_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[20]~2_combout\);

-- Location: LCCOMB_X21_Y22_N28
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~28_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~27_combout\ & (((!\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8_combout\)) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[18]~0_combout\))) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~27_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8_combout\ & 
-- !\EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[20]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[18]~0_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~27_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[20]~2_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~28_combout\);

-- Location: LCCOMB_X21_Y22_N30
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~29_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~28_combout\)) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~28_combout\ & ((!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\))) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~28_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~28_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[16]~42_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[12]~10_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~29_combout\);

-- Location: LCCOMB_X29_Y21_N16
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~30_combout\ = (\EXE|FPU|add_component|stage_5|process_0~2_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~29_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_5|process_0~2_combout\ & (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~29_combout\,
	datac => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[4]~3_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~30_combout\);

-- Location: LCCOMB_X25_Y20_N2
\EXE|FPU|selector|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux12~8_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~30_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~30_combout\,
	combout => \EXE|FPU|selector|Mux12~8_combout\);

-- Location: LCCOMB_X33_Y19_N28
\EXE|FPU|mul_component|Mux22~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~84_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~36_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~28_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~84_combout\);

-- Location: LCCOMB_X33_Y19_N30
\EXE|FPU|mul_component|Mux22~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~85_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~78_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~78_combout\,
	datab => \EXE|FPU|mul_component|Mux22~84_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~85_combout\);

-- Location: LCCOMB_X32_Y20_N12
\EXE|FPU|mul_component|Mux22~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~90_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~85_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~89_combout\,
	datac => \EXE|FPU|mul_component|Mux22~85_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|mul_component|Mux22~90_combout\);

-- Location: LCCOMB_X34_Y18_N10
\EXE|FPU|mul_component|Mux22~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~109_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~104_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~104_combout\,
	datac => \EXE|FPU|mul_component|Mux22~108_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~109_combout\);

-- Location: LCCOMB_X32_Y18_N2
\EXE|FPU|selector|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux12~4_combout\ = (\EXE|FPU|selector|Mux10~0_combout\ & (\EXE|FPU|selector|Mux10~1_combout\)) # (!\EXE|FPU|selector|Mux10~0_combout\ & ((\EXE|FPU|selector|Mux10~1_combout\ & ((\EXE|FPU|mul_component|Mux22~109_combout\))) # 
-- (!\EXE|FPU|selector|Mux10~1_combout\ & (\EXE|FPU|mul_component|Mux22~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux10~0_combout\,
	datab => \EXE|FPU|selector|Mux10~1_combout\,
	datac => \EXE|FPU|mul_component|Mux22~90_combout\,
	datad => \EXE|FPU|mul_component|Mux22~109_combout\,
	combout => \EXE|FPU|selector|Mux12~4_combout\);

-- Location: LCCOMB_X31_Y19_N24
\EXE|FPU|selector|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux12~3_combout\ = (\EXE|FPU|selector|Mux12~2_combout\ & (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\)) # (!\EXE|FPU|selector|Mux28~3_combout\))) # (!\EXE|FPU|selector|Mux12~2_combout\ & 
-- (\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|mul_component|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux12~2_combout\,
	datab => \EXE|FPU|selector|Mux28~3_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datad => \EXE|FPU|mul_component|Mux22~1_combout\,
	combout => \EXE|FPU|selector|Mux12~3_combout\);

-- Location: LCCOMB_X32_Y18_N12
\EXE|FPU|mul_component|Mux22~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~107_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~102_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~106_combout\,
	datac => \EXE|FPU|mul_component|Mux22~102_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~107_combout\);

-- Location: LCCOMB_X32_Y18_N4
\EXE|FPU|selector|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux12~5_combout\ = (\EXE|FPU|selector|Mux10~0_combout\ & ((\EXE|FPU|selector|Mux12~4_combout\ & ((\EXE|FPU|mul_component|Mux22~107_combout\))) # (!\EXE|FPU|selector|Mux12~4_combout\ & (\EXE|FPU|selector|Mux12~3_combout\)))) # 
-- (!\EXE|FPU|selector|Mux10~0_combout\ & (\EXE|FPU|selector|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux10~0_combout\,
	datab => \EXE|FPU|selector|Mux12~4_combout\,
	datac => \EXE|FPU|selector|Mux12~3_combout\,
	datad => \EXE|FPU|mul_component|Mux22~107_combout\,
	combout => \EXE|FPU|selector|Mux12~5_combout\);

-- Location: LCCOMB_X25_Y20_N6
\EXE|FPU|selector|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux12~6_combout\ = (\EXE|FPU|selector|Mux28~0_combout\ & (\EXE|FPU|selector|Mux30~2_combout\ & \EXE|FPU|selector|Mux12~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~0_combout\,
	datac => \EXE|FPU|selector|Mux30~2_combout\,
	datad => \EXE|FPU|selector|Mux12~5_combout\,
	combout => \EXE|FPU|selector|Mux12~6_combout\);

-- Location: LCCOMB_X25_Y20_N18
\EXE|FPU|selector|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux12~7_combout\ = (\EXE|FPU|selector|Mux12~6_combout\) # ((!\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ $ (\EXE|FPU|selector|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|selector|Mux12~8_combout\,
	datac => \EXE|FPU|selector|Mux30~2_combout\,
	datad => \EXE|FPU|selector|Mux12~6_combout\,
	combout => \EXE|FPU|selector|Mux12~7_combout\);

-- Location: LCFF_X21_Y19_N25
\ALU_result_C|N_dffs:19:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:19:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux12~7_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:19:stage_i|q~regout\);

-- Location: LCCOMB_X20_Y16_N10
\ALU_result_D|N_dffs:19:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:19:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:19:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datac => \ALU_result_C|N_dffs:19:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:19:stage_i|q~0_combout\);

-- Location: LCFF_X20_Y16_N11
\ALU_result_D|N_dffs:19:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:19:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:19:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y20_N26
\ALU_result_C|N_dffs:20:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:20:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- ((\EXE|Add0~40_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & (\EXE|temp\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|temp\(20),
	datab => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datac => \EXE|Add0~40_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:20:stage_i|q~1_combout\);

-- Location: LCCOMB_X18_Y20_N28
\ALU_result_C|N_dffs:20:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:20:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:20:stage_i|q~1_combout\ & (((\read_data_1_B|N_dffs:20:stage_i|q~regout\ & \EXE|Binput_signed[20]~18_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:20:stage_i|q~1_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:20:stage_i|q~regout\) # (\EXE|Binput_signed[20]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:20:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:20:stage_i|q~1_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \EXE|Binput_signed[20]~18_combout\,
	combout => \ALU_result_C|N_dffs:20:stage_i|q~2_combout\);

-- Location: LCCOMB_X18_Y20_N4
\ALU_result_C|N_dffs:20:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:20:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:20:stage_i|q~2_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~40_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datad => \ALU_result_C|N_dffs:20:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:20:stage_i|q~0_combout\);

-- Location: LCCOMB_X33_Y19_N22
\EXE|FPU|mul_component|Mux22~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~58_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~41_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~57_combout\,
	datac => \EXE|FPU|mul_component|Mux22~41_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~58_combout\);

-- Location: LCCOMB_X32_Y20_N10
\EXE|FPU|mul_component|Mux22~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~59_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~52_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~52_combout\,
	datac => \EXE|FPU|mul_component|Mux22~58_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|mul_component|Mux22~59_combout\);

-- Location: LCCOMB_X31_Y19_N2
\EXE|FPU|selector|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux11~0_combout\ = (\EXE|FPU|selector|Mux28~3_combout\ & ((\EXE|FPU|mul_component|Mux22~4_combout\) # ((\EXE|FPU|selector|Mux28~4_combout\)))) # (!\EXE|FPU|selector|Mux28~3_combout\ & (((!\EXE|FPU|selector|Mux28~4_combout\ & 
-- \EXE|FPU|mul_component|Mux22~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~4_combout\,
	datab => \EXE|FPU|selector|Mux28~3_combout\,
	datac => \EXE|FPU|selector|Mux28~4_combout\,
	datad => \EXE|FPU|mul_component|Mux22~59_combout\,
	combout => \EXE|FPU|selector|Mux11~0_combout\);

-- Location: LCCOMB_X31_Y19_N28
\EXE|FPU|selector|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux11~1_combout\ = (\EXE|FPU|selector|Mux28~4_combout\ & ((\EXE|FPU|selector|Mux11~0_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\)) # (!\EXE|FPU|selector|Mux11~0_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\))))) # (!\EXE|FPU|selector|Mux28~4_combout\ & (((\EXE|FPU|selector|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~6_combout\,
	datac => \EXE|FPU|selector|Mux28~4_combout\,
	datad => \EXE|FPU|selector|Mux11~0_combout\,
	combout => \EXE|FPU|selector|Mux11~1_combout\);

-- Location: LCCOMB_X32_Y18_N24
\EXE|FPU|selector|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux11~2_combout\ = (\EXE|FPU|selector|Mux10~0_combout\ & (((\EXE|FPU|selector|Mux11~1_combout\) # (\EXE|FPU|selector|Mux10~1_combout\)))) # (!\EXE|FPU|selector|Mux10~0_combout\ & (\EXE|FPU|mul_component|Mux22~93_combout\ & 
-- ((!\EXE|FPU|selector|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux10~0_combout\,
	datab => \EXE|FPU|mul_component|Mux22~93_combout\,
	datac => \EXE|FPU|selector|Mux11~1_combout\,
	datad => \EXE|FPU|selector|Mux10~1_combout\,
	combout => \EXE|FPU|selector|Mux11~2_combout\);

-- Location: LCCOMB_X32_Y18_N10
\EXE|FPU|selector|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux11~3_combout\ = (\EXE|FPU|selector|Mux11~2_combout\ & ((\EXE|FPU|mul_component|Mux22~109_combout\) # ((!\EXE|FPU|selector|Mux10~1_combout\)))) # (!\EXE|FPU|selector|Mux11~2_combout\ & (((\EXE|FPU|mul_component|Mux22~111_combout\ & 
-- \EXE|FPU|selector|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~109_combout\,
	datab => \EXE|FPU|mul_component|Mux22~111_combout\,
	datac => \EXE|FPU|selector|Mux11~2_combout\,
	datad => \EXE|FPU|selector|Mux10~1_combout\,
	combout => \EXE|FPU|selector|Mux11~3_combout\);

-- Location: LCCOMB_X24_Y21_N4
\EXE|FPU|add_component|stage_5|process_0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_5|process_0~16_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:0:stage_i|sum~2_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout~3_combout\,
	combout => \EXE|FPU|add_component|stage_5|process_0~16_combout\);

-- Location: LCCOMB_X14_Y20_N4
\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~54_combout\ $ (\EXE|FPU|add_component|stage_2|Out1[21]~21_combout\ $ 
-- (\EXE|FPU|add_component|SUBorADD~combout\ $ (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_3|shift_loop_bit5:31:stage_i|Aout[21]~54_combout\,
	datab => \EXE|FPU|add_component|stage_2|Out1[21]~21_combout\,
	datac => \EXE|FPU|add_component|SUBorADD~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\);

-- Location: LCCOMB_X21_Y22_N0
\EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[21]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[21]~3_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:20:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[21]~3_combout\);

-- Location: LCCOMB_X21_Y22_N2
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~31_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~27_combout\ & (((!\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~27_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8_combout\ & ((!\EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[21]~3_combout\))) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8_combout\ & (!\EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit1:1:stage_i|Aout[17]~44_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~27_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit3:7:stage_i|Aout[1]~8_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[21]~3_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~31_combout\);

-- Location: LCCOMB_X21_Y22_N12
\EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[19]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[19]~1_combout\ = (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\)) # 
-- (!\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ & ((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:18:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:19:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[19]~1_combout\);

-- Location: LCCOMB_X21_Y22_N4
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~32_combout\ = (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~31_combout\ & (((!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~27_combout\)) # 
-- (!\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~11_combout\))) # (!\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~31_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~27_combout\ & 
-- !\EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[19]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[13]~11_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~31_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~27_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit0|Aout[19]~1_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~32_combout\);

-- Location: LCCOMB_X26_Y21_N26
\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~33_combout\ = (\EXE|FPU|add_component|stage_5|process_0~2_combout\ & (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~32_combout\)))) # 
-- (!\EXE|FPU|add_component|stage_5|process_0~2_combout\ & (!\EXE|FPU|add_component|stage_5|Y[3]~29_combout\ & ((\EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[3]~29_combout\,
	datab => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~32_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit2:3:stage_i|Aout[5]~4_combout\,
	datad => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	combout => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~33_combout\);

-- Location: LCCOMB_X25_Y20_N12
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:21:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\ = (\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ & 
-- (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~30_combout\ $ (((\EXE|FPU|add_component|stage_5|process_0~16_combout\ & \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~33_combout\))))) # 
-- (!\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\ & (\EXE|FPU|add_component|stage_5|process_0~16_combout\ & (\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:20:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_5|process_0~16_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[21]~33_combout\,
	datad => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[20]~30_combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\);

-- Location: LCCOMB_X25_Y20_N30
\EXE|FPU|selector|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux11~4_combout\ = (\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|selector|Mux28~0_combout\ & (\EXE|FPU|selector|Mux11~3_combout\))) # (!\EXE|FPU|selector|Mux30~2_combout\ & 
-- (((\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux28~0_combout\,
	datab => \EXE|FPU|selector|Mux11~3_combout\,
	datac => \EXE|FPU|selector|Mux30~2_combout\,
	datad => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:21:stage_i|sum~combout\,
	combout => \EXE|FPU|selector|Mux11~4_combout\);

-- Location: LCFF_X18_Y20_N5
\ALU_result_C|N_dffs:20:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:20:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux11~4_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:20:stage_i|q~regout\);

-- Location: LCCOMB_X23_Y16_N16
\ALU_result_D|N_dffs:20:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:20:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:20:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \ALU_result_C|N_dffs:20:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:20:stage_i|q~0_combout\);

-- Location: LCFF_X23_Y16_N17
\ALU_result_D|N_dffs:20:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:20:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:20:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y19_N30
\EXE|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add0~62_combout\ = \EXE|Binput_signed[31]~1_combout\ $ (\EXE|Add0~61\ $ (\read_data_1_B|N_dffs:31:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[31]~1_combout\,
	datad => \read_data_1_B|N_dffs:31:stage_i|q~regout\,
	cin => \EXE|Add0~61\,
	combout => \EXE|Add0~62_combout\);

-- Location: LCCOMB_X23_Y21_N0
\EXE|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux3~2_combout\ = (\EXE|ALU_ctl\(1) & (\EXE|ALU_ctl[0]~0_combout\)) # (!\EXE|ALU_ctl\(1) & ((\EXE|ALU_ctl[0]~0_combout\ & (\EXE|FPU|selector|Mux0~1_combout\)) # (!\EXE|ALU_ctl[0]~0_combout\ & ((\EXE|Add0~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(1),
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datac => \EXE|FPU|selector|Mux0~1_combout\,
	datad => \EXE|Add0~62_combout\,
	combout => \EXE|Mux3~2_combout\);

-- Location: LCCOMB_X23_Y21_N2
\EXE|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux3~3_combout\ = (\EXE|ALU_ctl\(1) & ((\EXE|Mux3~2_combout\ & ((\EXE|Binput_signed[31]~1_combout\) # (\read_data_1_B|N_dffs:31:stage_i|q~regout\))) # (!\EXE|Mux3~2_combout\ & (\EXE|Binput_signed[31]~1_combout\ & 
-- \read_data_1_B|N_dffs:31:stage_i|q~regout\)))) # (!\EXE|ALU_ctl\(1) & (\EXE|Mux3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(1),
	datab => \EXE|Mux3~2_combout\,
	datac => \EXE|Binput_signed[31]~1_combout\,
	datad => \read_data_1_B|N_dffs:31:stage_i|q~regout\,
	combout => \EXE|Mux3~3_combout\);

-- Location: LCCOMB_X20_Y19_N30
\EXE|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Add1~62_combout\ = \EXE|Binput_signed[31]~1_combout\ $ (\EXE|Add1~61\ $ (!\read_data_1_B|N_dffs:31:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Binput_signed[31]~1_combout\,
	datad => \read_data_1_B|N_dffs:31:stage_i|q~regout\,
	cin => \EXE|Add1~61\,
	combout => \EXE|Add1~62_combout\);

-- Location: LCCOMB_X23_Y21_N12
\EXE|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux3~0_combout\ = (\EXE|ALU_ctl[0]~0_combout\ & (((\EXE|FPU|selector|Mux0~1_combout\)))) # (!\EXE|ALU_ctl[0]~0_combout\ & (\EXE|temp\(31) & ((!\Instruction_B|N_dffs:4:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|temp\(31),
	datab => \EXE|ALU_ctl[0]~0_combout\,
	datac => \EXE|FPU|selector|Mux0~1_combout\,
	datad => \Instruction_B|N_dffs:4:stage_i|q~regout\,
	combout => \EXE|Mux3~0_combout\);

-- Location: LCCOMB_X23_Y21_N6
\EXE|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux3~1_combout\ = (!\EXE|ALU_ctl[2]~1_combout\ & ((\EXE|ALU_ctl\(1) & ((\EXE|Mux3~0_combout\))) # (!\EXE|ALU_ctl\(1) & (\EXE|Add1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl\(1),
	datab => \EXE|ALU_ctl[2]~1_combout\,
	datac => \EXE|Add1~62_combout\,
	datad => \EXE|Mux3~0_combout\,
	combout => \EXE|Mux3~1_combout\);

-- Location: LCCOMB_X23_Y21_N4
\EXE|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|Mux3~4_combout\ = (\EXE|Mux3~1_combout\) # ((\EXE|ALU_ctl[2]~1_combout\ & \EXE|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|ALU_ctl[2]~1_combout\,
	datab => \EXE|Mux3~3_combout\,
	datad => \EXE|Mux3~1_combout\,
	combout => \EXE|Mux3~4_combout\);

-- Location: LCCOMB_X25_Y17_N26
\EXE|ALU_Result[31]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|ALU_Result[31]~6_combout\ = (\EXE|Mux3~4_combout\ & ((\EXE|ALU_ctl\(1)) # (!\EXE|FPU|selector|Mux31~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|ALU_ctl\(1),
	datac => \EXE|Mux3~4_combout\,
	datad => \EXE|FPU|selector|Mux31~4_combout\,
	combout => \EXE|ALU_Result[31]~6_combout\);

-- Location: LCFF_X25_Y17_N27
\ALU_result_C|N_dffs:31:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \EXE|ALU_Result[31]~6_combout\,
	sclr => \reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:31:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y17_N0
\ALU_result_D|N_dffs:31:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_D|N_dffs:31:stage_i|q~0_combout\ = (!\reset~combout\ & \ALU_result_C|N_dffs:31:stage_i|q~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \ALU_result_C|N_dffs:31:stage_i|q~regout\,
	combout => \ALU_result_D|N_dffs:31:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y17_N1
\ALU_result_D|N_dffs:31:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_D|N_dffs:31:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_D|N_dffs:31:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y17_N28
\ID|write_data[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[0]~0_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:0:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:0:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_D|N_dffs:0:stage_i|q~regout\,
	datac => \ALU_result_D|N_dffs:0:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[0]~0_combout\);

-- Location: LCCOMB_X18_Y15_N2
\ID|read_data_1[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[0]~24_combout\ = (\ID|read_data_1~23_combout\ & (\ID|write_data[0]~0_combout\)) # (!\ID|read_data_1~23_combout\ & ((\ID|read_data_1[0]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[0]~0_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[0]~20_combout\,
	combout => \ID|read_data_1[0]~24_combout\);

-- Location: LCCOMB_X19_Y12_N8
\ID|read_data_1[1]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[1]~46_combout\ = (\ID|read_data_1~23_combout\ & (\ID|write_data[1]~1_combout\)) # (!\ID|read_data_1~23_combout\ & ((\ID|read_data_1[1]~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[1]~1_combout\,
	datab => \ID|read_data_1[1]~45_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[1]~46_combout\);

-- Location: LCCOMB_X22_Y17_N12
\ID|read_data_1[5]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[5]~134_combout\ = (\ID|read_data_1~23_combout\ & (\ID|write_data[5]~5_combout\)) # (!\ID|read_data_1~23_combout\ & ((\ID|read_data_1[5]~133_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[5]~5_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[5]~133_combout\,
	combout => \ID|read_data_1[5]~134_combout\);

-- Location: LCCOMB_X23_Y19_N26
\ID|read_data_1[7]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[7]~178_combout\ = (\ID|read_data_1~23_combout\ & ((\ID|write_data[7]~7_combout\))) # (!\ID|read_data_1~23_combout\ & (\ID|read_data_1[7]~177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1~23_combout\,
	datac => \ID|read_data_1[7]~177_combout\,
	datad => \ID|write_data[7]~7_combout\,
	combout => \ID|read_data_1[7]~178_combout\);

-- Location: LCCOMB_X18_Y15_N20
\ID|read_data_1[8]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[8]~200_combout\ = (\ID|read_data_1~23_combout\ & ((\ID|write_data[8]~8_combout\))) # (!\ID|read_data_1~23_combout\ & (\ID|read_data_1[8]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_1[8]~199_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|write_data[8]~8_combout\,
	combout => \ID|read_data_1[8]~200_combout\);

-- Location: LCCOMB_X24_Y17_N28
\ID|read_data_1[10]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[10]~244_combout\ = (\ID|read_data_1[10]~243_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[10]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_1[10]~243_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|write_data[10]~10_combout\,
	combout => \ID|read_data_1[10]~244_combout\);

-- Location: LCFF_X23_Y12_N23
\ID|register_array[31][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][11]~regout\);

-- Location: LCFF_X23_Y12_N29
\ID|register_array[23][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][11]~regout\);

-- Location: LCFF_X24_Y14_N31
\ID|register_array[19][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][11]~regout\);

-- Location: LCFF_X24_Y14_N29
\ID|register_array[27][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][11]~regout\);

-- Location: LCCOMB_X24_Y14_N28
\ID|read_data_1[11]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~252_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|register_array[27][11]~regout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[19][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[19][11]~regout\,
	datac => \ID|register_array[27][11]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[11]~252_combout\);

-- Location: LCCOMB_X23_Y12_N28
\ID|read_data_1[11]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~253_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[11]~252_combout\ & (\ID|register_array[31][11]~regout\)) # (!\ID|read_data_1[11]~252_combout\ & ((\ID|register_array[23][11]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[11]~252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|register_array[31][11]~regout\,
	datac => \ID|register_array[23][11]~regout\,
	datad => \ID|read_data_1[11]~252_combout\,
	combout => \ID|read_data_1[11]~253_combout\);

-- Location: LCFF_X27_Y15_N25
\ID|register_array[26][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[26][30]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[26][11]~regout\);

-- Location: LCFF_X26_Y15_N21
\ID|register_array[22][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[22][31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[22][11]~regout\);

-- Location: LCCOMB_X26_Y15_N20
\ID|read_data_1[11]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~247_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- ((\ID|register_array[22][11]~regout\))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|register_array[18][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[18][11]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[22][11]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[11]~247_combout\);

-- Location: LCCOMB_X27_Y15_N24
\ID|read_data_1[11]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~248_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[11]~247_combout\ & (\ID|register_array[30][11]~regout\)) # (!\ID|read_data_1[11]~247_combout\ & ((\ID|register_array[26][11]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[11]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[30][11]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[26][11]~regout\,
	datad => \ID|read_data_1[11]~247_combout\,
	combout => \ID|read_data_1[11]~248_combout\);

-- Location: LCFF_X25_Y16_N19
\ID|register_array[24][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][11]~regout\);

-- Location: LCFF_X24_Y16_N1
\ID|register_array[20][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][11]~regout\);

-- Location: LCFF_X24_Y16_N19
\ID|register_array[16][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][11]~regout\);

-- Location: LCCOMB_X24_Y16_N0
\ID|read_data_1[11]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~249_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[20][11]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[16][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[20][11]~regout\,
	datad => \ID|register_array[16][11]~regout\,
	combout => \ID|read_data_1[11]~249_combout\);

-- Location: LCCOMB_X25_Y16_N18
\ID|read_data_1[11]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~250_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[11]~249_combout\ & (\ID|register_array[28][11]~regout\)) # (!\ID|read_data_1[11]~249_combout\ & ((\ID|register_array[24][11]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[11]~249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][11]~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[24][11]~regout\,
	datad => \ID|read_data_1[11]~249_combout\,
	combout => \ID|read_data_1[11]~250_combout\);

-- Location: LCCOMB_X23_Y15_N16
\ID|read_data_1[11]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~251_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|read_data_1[11]~248_combout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[11]~250_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[11]~248_combout\,
	datac => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datad => \ID|read_data_1[11]~250_combout\,
	combout => \ID|read_data_1[11]~251_combout\);

-- Location: LCFF_X20_Y11_N29
\ID|register_array[21][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][11]~regout\);

-- Location: LCFF_X20_Y11_N15
\ID|register_array[17][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][11]~regout\);

-- Location: LCFF_X21_Y11_N31
\ID|register_array[25][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][11]~regout\);

-- Location: LCCOMB_X21_Y11_N30
\ID|read_data_1[11]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~245_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|register_array[25][11]~regout\) # (\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|register_array[17][11]~regout\ 
-- & ((!\Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[17][11]~regout\,
	datac => \ID|register_array[25][11]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[11]~245_combout\);

-- Location: LCCOMB_X20_Y11_N28
\ID|read_data_1[11]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~246_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[11]~245_combout\ & (\ID|register_array[29][11]~regout\)) # (!\ID|read_data_1[11]~245_combout\ & ((\ID|register_array[21][11]~regout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[11]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][11]~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[21][11]~regout\,
	datad => \ID|read_data_1[11]~245_combout\,
	combout => \ID|read_data_1[11]~246_combout\);

-- Location: LCCOMB_X23_Y15_N26
\ID|read_data_1[11]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~254_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[11]~251_combout\ & (\ID|read_data_1[11]~253_combout\)) # (!\ID|read_data_1[11]~251_combout\ & ((\ID|read_data_1[11]~246_combout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[11]~251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[11]~253_combout\,
	datac => \ID|read_data_1[11]~251_combout\,
	datad => \ID|read_data_1[11]~246_combout\,
	combout => \ID|read_data_1[11]~254_combout\);

-- Location: LCCOMB_X32_Y15_N0
\ID|read_data_1[11]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~257_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[10][11]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[8][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[10][11]~regout\,
	datad => \ID|register_array[8][11]~regout\,
	combout => \ID|read_data_1[11]~257_combout\);

-- Location: LCCOMB_X31_Y15_N0
\ID|read_data_1[11]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~258_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[11]~257_combout\ & ((\ID|register_array[11][11]~regout\))) # (!\ID|read_data_1[11]~257_combout\ & (\ID|register_array[9][11]~regout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[11]~257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[11]~257_combout\,
	datac => \ID|register_array[9][11]~regout\,
	datad => \ID|register_array[11][11]~regout\,
	combout => \ID|read_data_1[11]~258_combout\);

-- Location: LCCOMB_X30_Y15_N18
\ID|read_data_1[11]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~259_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[3][11]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[1][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[3][11]~regout\,
	datad => \ID|register_array[1][11]~regout\,
	combout => \ID|read_data_1[11]~259_combout\);

-- Location: LCCOMB_X23_Y15_N28
\ID|read_data_1[11]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~260_combout\ = (\ID|read_data_1[11]~259_combout\) # ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[2][11]~regout\ & !\Instruction_A|N_dffs:21:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|read_data_1[11]~259_combout\,
	datac => \ID|register_array[2][11]~regout\,
	datad => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	combout => \ID|read_data_1[11]~260_combout\);

-- Location: LCCOMB_X23_Y15_N30
\ID|read_data_1[11]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~261_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (\ID|read_data_1[11]~258_combout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[11]~260_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[11]~258_combout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[11]~260_combout\,
	combout => \ID|read_data_1[11]~261_combout\);

-- Location: LCFF_X30_Y8_N17
\ID|register_array[7][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][11]~regout\);

-- Location: LCFF_X27_Y17_N31
\ID|register_array[6][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~42_combout\,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][11]~regout\);

-- Location: LCCOMB_X30_Y8_N16
\ID|read_data_1[11]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~256_combout\ = (\ID|read_data_1[11]~255_combout\ & (((\ID|register_array[7][11]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\))) # (!\ID|read_data_1[11]~255_combout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|register_array[6][11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[11]~255_combout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[7][11]~regout\,
	datad => \ID|register_array[6][11]~regout\,
	combout => \ID|read_data_1[11]~256_combout\);

-- Location: LCFF_X26_Y14_N17
\ID|register_array[14][11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~42_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][11]~regout\);

-- Location: LCCOMB_X27_Y9_N28
\ID|read_data_1[11]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~262_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\Instruction_A|N_dffs:21:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\Instruction_A|N_dffs:21:stage_i|q~regout\ & 
-- (\ID|register_array[13][11]~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|register_array[12][11]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[13][11]~regout\,
	datad => \ID|register_array[12][11]~regout\,
	combout => \ID|read_data_1[11]~262_combout\);

-- Location: LCCOMB_X26_Y14_N16
\ID|read_data_1[11]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~263_combout\ = (\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[11]~262_combout\ & (\ID|register_array[15][11]~regout\)) # (!\ID|read_data_1[11]~262_combout\ & ((\ID|register_array[14][11]~regout\))))) # 
-- (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (((\ID|read_data_1[11]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datab => \ID|register_array[15][11]~regout\,
	datac => \ID|register_array[14][11]~regout\,
	datad => \ID|read_data_1[11]~262_combout\,
	combout => \ID|read_data_1[11]~263_combout\);

-- Location: LCCOMB_X23_Y15_N8
\ID|read_data_1[11]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~264_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[11]~261_combout\ & ((\ID|read_data_1[11]~263_combout\))) # (!\ID|read_data_1[11]~261_combout\ & (\ID|read_data_1[11]~256_combout\)))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (\ID|read_data_1[11]~261_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \ID|read_data_1[11]~261_combout\,
	datac => \ID|read_data_1[11]~256_combout\,
	datad => \ID|read_data_1[11]~263_combout\,
	combout => \ID|read_data_1[11]~264_combout\);

-- Location: LCCOMB_X23_Y15_N10
\ID|read_data_1[11]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~265_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[11]~254_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[11]~264_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datab => \ID|read_data_1[11]~254_combout\,
	datac => \ID|read_data_1[11]~264_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[11]~265_combout\);

-- Location: LCCOMB_X23_Y15_N20
\ID|read_data_1[11]~266\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[11]~266_combout\ = (\ID|read_data_1[11]~265_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[11]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[11]~265_combout\,
	datab => \ID|read_data_1~23_combout\,
	datad => \ID|write_data[11]~11_combout\,
	combout => \ID|read_data_1[11]~266_combout\);

-- Location: LCCOMB_X25_Y18_N24
\ID|write_data[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[13]~13_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:13:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:13:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_D|N_dffs:13:stage_i|q~regout\,
	datac => \ALU_result_D|N_dffs:13:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[13]~13_combout\);

-- Location: LCCOMB_X25_Y18_N18
\ID|read_data_1[13]~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[13]~310_combout\ = (\ID|read_data_1[13]~309_combout\) # ((\ID|write_data[13]~13_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_1[13]~309_combout\,
	datac => \ID|write_data[13]~13_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[13]~310_combout\);

-- Location: LCCOMB_X25_Y19_N2
\ID|read_data_1[14]~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[14]~332_combout\ = (\ID|read_data_1[14]~331_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[14]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[14]~331_combout\,
	datab => \ID|read_data_1~23_combout\,
	datac => \ID|write_data[14]~14_combout\,
	combout => \ID|read_data_1[14]~332_combout\);

-- Location: LCCOMB_X19_Y16_N20
\ID|read_data_1[17]~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[17]~398_combout\ = (\ID|read_data_1[17]~397_combout\) # ((\ID|write_data[17]~17_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[17]~17_combout\,
	datab => \ID|read_data_1[17]~397_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[17]~398_combout\);

-- Location: LCCOMB_X20_Y16_N8
\ID|write_data[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[19]~19_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:19:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:19:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:19:stage_i|q~regout\,
	datab => \read_data_D|N_dffs:19:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[19]~19_combout\);

-- Location: LCCOMB_X21_Y19_N4
\ID|read_data_1[19]~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[19]~442_combout\ = (\ID|read_data_1[19]~441_combout\) # ((\ID|write_data[19]~19_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[19]~19_combout\,
	datab => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[19]~441_combout\,
	combout => \ID|read_data_1[19]~442_combout\);

-- Location: LCCOMB_X18_Y16_N6
\read_data_D|N_dffs:22:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:22:stage_i|q~0_combout\ = (\MEM|data_memory|auto_generated|q_a\(22) & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MEM|data_memory|auto_generated|q_a\(22),
	datad => \reset~combout\,
	combout => \read_data_D|N_dffs:22:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y16_N7
\read_data_D|N_dffs:22:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:22:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:22:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y16_N26
\ID|register_array~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|register_array~53_combout\ = (!\reset~combout\ & ((\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:22:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datab => \MemtoReg_control_D|q~regout\,
	datac => \ALU_result_D|N_dffs:22:stage_i|q~regout\,
	datad => \read_data_D|N_dffs:22:stage_i|q~regout\,
	combout => \ID|register_array~53_combout\);

-- Location: LCFF_X19_Y14_N13
\ID|register_array[21][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[21][31]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[21][22]~regout\);

-- Location: LCFF_X20_Y14_N29
\ID|register_array[17][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][22]~regout\);

-- Location: LCCOMB_X19_Y14_N12
\ID|read_data_1[22]~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~487_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\Instruction_A|N_dffs:23:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|register_array[21][22]~regout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[17][22]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[21][22]~regout\,
	datad => \ID|register_array[17][22]~regout\,
	combout => \ID|read_data_1[22]~487_combout\);

-- Location: LCFF_X20_Y14_N7
\ID|register_array[29][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[29][19]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[29][22]~regout\);

-- Location: LCCOMB_X20_Y14_N6
\ID|read_data_1[22]~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~488_combout\ = (\ID|read_data_1[22]~487_combout\ & (((\ID|register_array[29][22]~regout\) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\ID|read_data_1[22]~487_combout\ & (\ID|register_array[25][22]~regout\ & 
-- ((\Instruction_A|N_dffs:24:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][22]~regout\,
	datab => \ID|read_data_1[22]~487_combout\,
	datac => \ID|register_array[29][22]~regout\,
	datad => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	combout => \ID|read_data_1[22]~488_combout\);

-- Location: LCFF_X24_Y12_N23
\ID|register_array[31][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][22]~regout\);

-- Location: LCFF_X25_Y12_N19
\ID|register_array[27][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][22]~regout\);

-- Location: LCFF_X24_Y12_N29
\ID|register_array[23][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][22]~regout\);

-- Location: LCFF_X25_Y12_N29
\ID|register_array[19][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][22]~regout\);

-- Location: LCCOMB_X24_Y12_N28
\ID|read_data_1[22]~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~494_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\) # ((\ID|register_array[23][22]~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|register_array[19][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datac => \ID|register_array[23][22]~regout\,
	datad => \ID|register_array[19][22]~regout\,
	combout => \ID|read_data_1[22]~494_combout\);

-- Location: LCCOMB_X25_Y12_N18
\ID|read_data_1[22]~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~495_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[22]~494_combout\ & (\ID|register_array[31][22]~regout\)) # (!\ID|read_data_1[22]~494_combout\ & ((\ID|register_array[27][22]~regout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[22]~494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|register_array[31][22]~regout\,
	datac => \ID|register_array[27][22]~regout\,
	datad => \ID|read_data_1[22]~494_combout\,
	combout => \ID|read_data_1[22]~495_combout\);

-- Location: LCFF_X27_Y16_N21
\ID|register_array[24][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][22]~regout\);

-- Location: LCFF_X26_Y16_N27
\ID|register_array[16][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][22]~regout\);

-- Location: LCCOMB_X27_Y16_N20
\ID|read_data_1[22]~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~491_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\) # ((\ID|register_array[24][22]~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|register_array[16][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|register_array[24][22]~regout\,
	datad => \ID|register_array[16][22]~regout\,
	combout => \ID|read_data_1[22]~491_combout\);

-- Location: LCFF_X26_Y16_N25
\ID|register_array[20][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][22]~regout\);

-- Location: LCCOMB_X26_Y16_N24
\ID|read_data_1[22]~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~492_combout\ = (\ID|read_data_1[22]~491_combout\ & ((\ID|register_array[28][22]~regout\) # ((!\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\ID|read_data_1[22]~491_combout\ & (((\ID|register_array[20][22]~regout\ & 
-- \Instruction_A|N_dffs:23:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[28][22]~regout\,
	datab => \ID|read_data_1[22]~491_combout\,
	datac => \ID|register_array[20][22]~regout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[22]~492_combout\);

-- Location: LCCOMB_X23_Y13_N18
\ID|read_data_1[22]~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~493_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|read_data_1[22]~490_combout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|read_data_1[22]~492_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[22]~490_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|read_data_1[22]~492_combout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[22]~493_combout\);

-- Location: LCCOMB_X23_Y13_N12
\ID|read_data_1[22]~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~496_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[22]~493_combout\ & ((\ID|read_data_1[22]~495_combout\))) # (!\ID|read_data_1[22]~493_combout\ & (\ID|read_data_1[22]~488_combout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[22]~493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[22]~488_combout\,
	datac => \ID|read_data_1[22]~495_combout\,
	datad => \ID|read_data_1[22]~493_combout\,
	combout => \ID|read_data_1[22]~496_combout\);

-- Location: LCFF_X23_Y9_N27
\ID|register_array[15][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][22]~regout\);

-- Location: LCFF_X23_Y9_N25
\ID|register_array[14][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][22]~regout\);

-- Location: LCCOMB_X23_Y9_N24
\ID|read_data_1[22]~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~505_combout\ = (\ID|read_data_1[22]~504_combout\ & ((\ID|register_array[15][22]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[22]~504_combout\ & (((\ID|register_array[14][22]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[22]~504_combout\,
	datab => \ID|register_array[15][22]~regout\,
	datac => \ID|register_array[14][22]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[22]~505_combout\);

-- Location: LCFF_X24_Y8_N19
\ID|register_array[7][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[7][19]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[7][22]~regout\);

-- Location: LCFF_X24_Y8_N25
\ID|register_array[6][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[6][17]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[6][22]~regout\);

-- Location: LCCOMB_X24_Y8_N24
\ID|read_data_1[22]~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~500_combout\ = (\ID|read_data_1[22]~499_combout\ & ((\ID|register_array[7][22]~regout\) # ((!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[22]~499_combout\ & (((\ID|register_array[6][22]~regout\ & 
-- \Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[22]~499_combout\,
	datab => \ID|register_array[7][22]~regout\,
	datac => \ID|register_array[6][22]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[22]~500_combout\);

-- Location: LCFF_X21_Y10_N17
\ID|register_array[2][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[2][11]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[2][22]~regout\);

-- Location: LCCOMB_X21_Y10_N16
\ID|read_data_1[22]~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~502_combout\ = (\ID|read_data_1[22]~501_combout\) # ((!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|register_array[2][22]~regout\ & \Instruction_A|N_dffs:22:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[22]~501_combout\,
	datab => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datac => \ID|register_array[2][22]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[22]~502_combout\);

-- Location: LCCOMB_X29_Y13_N20
\ID|read_data_1[22]~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~503_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\Instruction_A|N_dffs:23:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\Instruction_A|N_dffs:23:stage_i|q~regout\ & 
-- (\ID|read_data_1[22]~500_combout\)) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[22]~502_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[22]~500_combout\,
	datac => \ID|read_data_1[22]~502_combout\,
	datad => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	combout => \ID|read_data_1[22]~503_combout\);

-- Location: LCFF_X24_Y10_N15
\ID|register_array[8][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][22]~regout\);

-- Location: LCFF_X24_Y10_N29
\ID|register_array[10][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][22]~regout\);

-- Location: LCCOMB_X24_Y10_N28
\ID|read_data_1[22]~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~497_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- ((\ID|register_array[10][22]~regout\))) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & (\ID|register_array[8][22]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[8][22]~regout\,
	datac => \ID|register_array[10][22]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[22]~497_combout\);

-- Location: LCFF_X25_Y10_N9
\ID|register_array[9][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][22]~regout\);

-- Location: LCFF_X25_Y10_N3
\ID|register_array[11][22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~53_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][22]~regout\);

-- Location: LCCOMB_X25_Y10_N8
\ID|read_data_1[22]~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~498_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[22]~497_combout\ & ((\ID|register_array[11][22]~regout\))) # (!\ID|read_data_1[22]~497_combout\ & (\ID|register_array[9][22]~regout\)))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\ID|read_data_1[22]~497_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|read_data_1[22]~497_combout\,
	datac => \ID|register_array[9][22]~regout\,
	datad => \ID|register_array[11][22]~regout\,
	combout => \ID|read_data_1[22]~498_combout\);

-- Location: LCCOMB_X29_Y13_N30
\ID|read_data_1[22]~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~506_combout\ = (\Instruction_A|N_dffs:24:stage_i|q~regout\ & ((\ID|read_data_1[22]~503_combout\ & (\ID|read_data_1[22]~505_combout\)) # (!\ID|read_data_1[22]~503_combout\ & ((\ID|read_data_1[22]~498_combout\))))) # 
-- (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (((\ID|read_data_1[22]~503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datab => \ID|read_data_1[22]~505_combout\,
	datac => \ID|read_data_1[22]~503_combout\,
	datad => \ID|read_data_1[22]~498_combout\,
	combout => \ID|read_data_1[22]~506_combout\);

-- Location: LCCOMB_X18_Y16_N12
\ID|read_data_1[22]~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~507_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[22]~496_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[22]~506_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	datab => \ID|read_data_1[22]~496_combout\,
	datac => \ID|read_data_1[22]~506_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[22]~507_combout\);

-- Location: LCCOMB_X18_Y16_N10
\ID|read_data_1[22]~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[22]~508_combout\ = (\ID|read_data_1[22]~507_combout\) # ((\ID|write_data[22]~22_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[22]~507_combout\,
	datac => \ID|write_data[22]~22_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[22]~508_combout\);

-- Location: LCCOMB_X19_Y12_N24
\ID|read_data_1[23]~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[23]~530_combout\ = (\ID|read_data_1[23]~529_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[23]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_1[23]~529_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \ID|write_data[23]~23_combout\,
	combout => \ID|read_data_1[23]~530_combout\);

-- Location: LCCOMB_X16_Y15_N28
\ID|write_data[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[25]~25_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:25:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_D|N_dffs:25:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_D|N_dffs:25:stage_i|q~regout\,
	datab => \read_data_D|N_dffs:25:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[25]~25_combout\);

-- Location: LCCOMB_X16_Y15_N30
\ID|read_data_1[25]~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[25]~574_combout\ = (\ID|read_data_1[25]~573_combout\) # ((\ID|write_data[25]~25_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|write_data[25]~25_combout\,
	datac => \ID|read_data_1[25]~573_combout\,
	datad => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[25]~574_combout\);

-- Location: LCCOMB_X18_Y12_N24
\ID|write_data[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[26]~26_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:26:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:26:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:26:stage_i|q~regout\,
	datab => \ALU_result_D|N_dffs:26:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[26]~26_combout\);

-- Location: LCCOMB_X18_Y12_N2
\ID|read_data_1[26]~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[26]~596_combout\ = (\ID|read_data_1[26]~595_combout\) # ((\ID|write_data[26]~26_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[26]~26_combout\,
	datab => \ID|read_data_1~23_combout\,
	datad => \ID|read_data_1[26]~595_combout\,
	combout => \ID|read_data_1[26]~596_combout\);

-- Location: LCCOMB_X22_Y16_N18
\ID|read_data_1[27]~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[27]~618_combout\ = (\ID|read_data_1[27]~617_combout\) # ((\ID|read_data_1~23_combout\ & \ID|write_data[27]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1~23_combout\,
	datab => \ID|write_data[27]~27_combout\,
	datad => \ID|read_data_1[27]~617_combout\,
	combout => \ID|read_data_1[27]~618_combout\);

-- Location: LCCOMB_X18_Y14_N26
\ID|read_data_1[28]~640\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[28]~640_combout\ = (\ID|read_data_1[28]~639_combout\) # ((\ID|write_data[28]~28_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[28]~28_combout\,
	datab => \ID|read_data_1~23_combout\,
	datac => \ID|read_data_1[28]~639_combout\,
	combout => \ID|read_data_1[28]~640_combout\);

-- Location: LCCOMB_X21_Y10_N30
\ID|read_data_1[29]~652\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~652_combout\ = (\ID|read_data_1[29]~651_combout\ & (((\ID|register_array[7][29]~regout\) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\)))) # (!\ID|read_data_1[29]~651_combout\ & (\ID|register_array[6][29]~regout\ & 
-- ((\Instruction_A|N_dffs:22:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[29]~651_combout\,
	datab => \ID|register_array[6][29]~regout\,
	datac => \ID|register_array[7][29]~regout\,
	datad => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	combout => \ID|read_data_1[29]~652_combout\);

-- Location: LCFF_X24_Y11_N23
\ID|register_array[11][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][29]~regout\);

-- Location: LCFF_X24_Y11_N29
\ID|register_array[9][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[9][12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[9][29]~regout\);

-- Location: LCFF_X26_Y10_N5
\ID|register_array[10][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][29]~regout\);

-- Location: LCFF_X26_Y10_N31
\ID|register_array[8][29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~60_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][29]~regout\);

-- Location: LCCOMB_X26_Y10_N4
\ID|read_data_1[29]~653\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~653_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & (\Instruction_A|N_dffs:22:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\Instruction_A|N_dffs:22:stage_i|q~regout\ & 
-- (\ID|register_array[10][29]~regout\)) # (!\Instruction_A|N_dffs:22:stage_i|q~regout\ & ((\ID|register_array[8][29]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:22:stage_i|q~regout\,
	datac => \ID|register_array[10][29]~regout\,
	datad => \ID|register_array[8][29]~regout\,
	combout => \ID|read_data_1[29]~653_combout\);

-- Location: LCCOMB_X24_Y11_N28
\ID|read_data_1[29]~654\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~654_combout\ = (\Instruction_A|N_dffs:21:stage_i|q~regout\ & ((\ID|read_data_1[29]~653_combout\ & (\ID|register_array[11][29]~regout\)) # (!\ID|read_data_1[29]~653_combout\ & ((\ID|register_array[9][29]~regout\))))) # 
-- (!\Instruction_A|N_dffs:21:stage_i|q~regout\ & (((\ID|read_data_1[29]~653_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:21:stage_i|q~regout\,
	datab => \ID|register_array[11][29]~regout\,
	datac => \ID|register_array[9][29]~regout\,
	datad => \ID|read_data_1[29]~653_combout\,
	combout => \ID|read_data_1[29]~654_combout\);

-- Location: LCCOMB_X27_Y10_N10
\ID|read_data_1[29]~657\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~657_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\Instruction_A|N_dffs:24:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\Instruction_A|N_dffs:24:stage_i|q~regout\ & 
-- ((\ID|read_data_1[29]~654_combout\))) # (!\Instruction_A|N_dffs:24:stage_i|q~regout\ & (\ID|read_data_1[29]~656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[29]~656_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:24:stage_i|q~regout\,
	datad => \ID|read_data_1[29]~654_combout\,
	combout => \ID|read_data_1[29]~657_combout\);

-- Location: LCCOMB_X27_Y10_N8
\ID|read_data_1[29]~660\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~660_combout\ = (\Instruction_A|N_dffs:23:stage_i|q~regout\ & ((\ID|read_data_1[29]~657_combout\ & (\ID|read_data_1[29]~659_combout\)) # (!\ID|read_data_1[29]~657_combout\ & ((\ID|read_data_1[29]~652_combout\))))) # 
-- (!\Instruction_A|N_dffs:23:stage_i|q~regout\ & (((\ID|read_data_1[29]~657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[29]~659_combout\,
	datab => \Instruction_A|N_dffs:23:stage_i|q~regout\,
	datac => \ID|read_data_1[29]~652_combout\,
	datad => \ID|read_data_1[29]~657_combout\,
	combout => \ID|read_data_1[29]~660_combout\);

-- Location: LCCOMB_X19_Y13_N20
\ID|read_data_1[29]~661\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~661_combout\ = (!\ID|read_data_1~23_combout\ & ((\Instruction_A|N_dffs:25:stage_i|q~regout\ & (\ID|read_data_1[29]~650_combout\)) # (!\Instruction_A|N_dffs:25:stage_i|q~regout\ & ((\ID|read_data_1[29]~660_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[29]~650_combout\,
	datab => \ID|read_data_1[29]~660_combout\,
	datac => \ID|read_data_1~23_combout\,
	datad => \Instruction_A|N_dffs:25:stage_i|q~regout\,
	combout => \ID|read_data_1[29]~661_combout\);

-- Location: LCCOMB_X19_Y13_N2
\ID|read_data_1[29]~662\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_1[29]~662_combout\ = (\ID|read_data_1[29]~661_combout\) # ((\ID|write_data[29]~29_combout\ & \ID|read_data_1~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_1[29]~661_combout\,
	datab => \ID|write_data[29]~29_combout\,
	datac => \ID|read_data_1~23_combout\,
	combout => \ID|read_data_1[29]~662_combout\);

-- Location: LCCOMB_X22_Y17_N30
\ID|read_data_2[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~3_combout\ = (\ID|read_data_2~0_combout\ & (\ID|write_data[0]~0_combout\ & (\ID|read_data_2~1_combout\ & \ID|read_data_2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~0_combout\,
	datab => \ID|write_data[0]~0_combout\,
	datac => \ID|read_data_2~1_combout\,
	datad => \ID|read_data_2~2_combout\,
	combout => \ID|read_data_2[0]~3_combout\);

-- Location: LCCOMB_X22_Y19_N24
\ID|read_data_2[0]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[0]~26_combout\ = (\ID|read_data_2[0]~3_combout\) # (\ID|read_data_2[0]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID|read_data_2[0]~3_combout\,
	datad => \ID|read_data_2[0]~25_combout\,
	combout => \ID|read_data_2[0]~26_combout\);

-- Location: LCCOMB_X22_Y16_N6
\ID|read_data_2[1]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[1]~49_combout\ = (\ID|read_data_2[1]~27_combout\) # (\ID|read_data_2[1]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[1]~27_combout\,
	datac => \ID|read_data_2[1]~48_combout\,
	combout => \ID|read_data_2[1]~49_combout\);

-- Location: LCCOMB_X22_Y18_N28
\ID|read_data_2[2]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[2]~72_combout\ = (\ID|read_data_2[2]~50_combout\) # (\ID|read_data_2[2]~71_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[2]~50_combout\,
	datad => \ID|read_data_2[2]~71_combout\,
	combout => \ID|read_data_2[2]~72_combout\);

-- Location: LCCOMB_X27_Y17_N28
\ID|read_data_2[3]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[3]~95_combout\ = (\ID|read_data_2[3]~73_combout\) # (\ID|read_data_2[3]~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID|read_data_2[3]~73_combout\,
	datad => \ID|read_data_2[3]~94_combout\,
	combout => \ID|read_data_2[3]~95_combout\);

-- Location: LCCOMB_X21_Y17_N6
\ID|read_data_2[4]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[4]~118_combout\ = (\ID|read_data_2[4]~117_combout\) # (\ID|read_data_2[4]~96_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[4]~117_combout\,
	datad => \ID|read_data_2[4]~96_combout\,
	combout => \ID|read_data_2[4]~118_combout\);

-- Location: LCCOMB_X30_Y9_N30
\ID|read_data_2[5]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~137_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|register_array[13][5]~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[12][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][5]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[12][5]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[5]~137_combout\);

-- Location: LCCOMB_X29_Y9_N26
\ID|read_data_2[5]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~138_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[5]~137_combout\ & ((\ID|register_array[15][5]~regout\))) # (!\ID|read_data_2[5]~137_combout\ & (\ID|register_array[14][5]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[5]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[14][5]~regout\,
	datac => \ID|register_array[15][5]~regout\,
	datad => \ID|read_data_2[5]~137_combout\,
	combout => \ID|read_data_2[5]~138_combout\);

-- Location: LCFF_X32_Y11_N31
\ID|register_array[8][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][5]~regout\);

-- Location: LCCOMB_X32_Y11_N30
\ID|read_data_2[5]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~132_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|register_array[10][5]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[8][5]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[10][5]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[8][5]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[5]~132_combout\);

-- Location: LCFF_X31_Y11_N31
\ID|register_array[11][5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~36_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][5]~regout\);

-- Location: LCCOMB_X31_Y11_N30
\ID|read_data_2[5]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~133_combout\ = (\ID|read_data_2[5]~132_combout\ & (((\ID|register_array[11][5]~regout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[5]~132_combout\ & (\ID|register_array[9][5]~regout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][5]~regout\,
	datab => \ID|read_data_2[5]~132_combout\,
	datac => \ID|register_array[11][5]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[5]~133_combout\);

-- Location: LCCOMB_X23_Y13_N20
\ID|read_data_2[5]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~136_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[5]~133_combout\) # (\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (\ID|read_data_2[5]~135_combout\ & 
-- ((!\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[5]~135_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[5]~133_combout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[5]~136_combout\);

-- Location: LCCOMB_X23_Y13_N14
\ID|read_data_2[5]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~139_combout\ = (\ID|read_data_2[5]~136_combout\ & (((\ID|read_data_2[5]~138_combout\) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[5]~136_combout\ & (\ID|read_data_2[5]~131_combout\ & 
-- ((\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[5]~131_combout\,
	datab => \ID|read_data_2[5]~138_combout\,
	datac => \ID|read_data_2[5]~136_combout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[5]~139_combout\);

-- Location: LCCOMB_X22_Y11_N18
\ID|read_data_2[5]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~120_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[25][5]~regout\) # ((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|register_array[17][5]~regout\ & 
-- !\Instruction_A|N_dffs:18:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[25][5]~regout\,
	datac => \ID|register_array[17][5]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[5]~120_combout\);

-- Location: LCCOMB_X26_Y17_N18
\ID|read_data_2[5]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~121_combout\ = (\ID|read_data_2[5]~120_combout\ & (((\ID|register_array[29][5]~regout\) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\ID|read_data_2[5]~120_combout\ & (\ID|register_array[21][5]~regout\ & 
-- (\Instruction_A|N_dffs:18:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][5]~regout\,
	datab => \ID|read_data_2[5]~120_combout\,
	datac => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datad => \ID|register_array[29][5]~regout\,
	combout => \ID|read_data_2[5]~121_combout\);

-- Location: LCCOMB_X29_Y14_N22
\ID|read_data_2[5]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~127_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[27][5]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[19][5]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[19][5]~regout\,
	datad => \ID|register_array[27][5]~regout\,
	combout => \ID|read_data_2[5]~127_combout\);

-- Location: LCCOMB_X29_Y16_N28
\ID|read_data_2[5]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~128_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[5]~127_combout\ & ((\ID|register_array[31][5]~regout\))) # (!\ID|read_data_2[5]~127_combout\ & (\ID|register_array[23][5]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[5]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[23][5]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[31][5]~regout\,
	datad => \ID|read_data_2[5]~127_combout\,
	combout => \ID|read_data_2[5]~128_combout\);

-- Location: LCCOMB_X26_Y17_N30
\ID|read_data_2[5]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~129_combout\ = (\ID|read_data_2[5]~126_combout\ & (((\ID|read_data_2[5]~128_combout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[5]~126_combout\ & (\ID|read_data_2[5]~121_combout\ & 
-- (\Instruction_A|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[5]~126_combout\,
	datab => \ID|read_data_2[5]~121_combout\,
	datac => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datad => \ID|read_data_2[5]~128_combout\,
	combout => \ID|read_data_2[5]~129_combout\);

-- Location: LCCOMB_X23_Y17_N16
\ID|read_data_2[5]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~140_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[5]~129_combout\))) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[5]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \ID|read_data_2[5]~139_combout\,
	datad => \ID|read_data_2[5]~129_combout\,
	combout => \ID|read_data_2[5]~140_combout\);

-- Location: LCCOMB_X23_Y17_N10
\ID|read_data_2[5]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[5]~141_combout\ = (\ID|read_data_2[5]~119_combout\) # (\ID|read_data_2[5]~140_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[5]~119_combout\,
	datac => \ID|read_data_2[5]~140_combout\,
	combout => \ID|read_data_2[5]~141_combout\);

-- Location: LCCOMB_X26_Y20_N12
\ID|read_data_2[6]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[6]~164_combout\ = (\ID|read_data_2[6]~142_combout\) # (\ID|read_data_2[6]~163_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[6]~142_combout\,
	datac => \ID|read_data_2[6]~163_combout\,
	combout => \ID|read_data_2[6]~164_combout\);

-- Location: LCCOMB_X23_Y19_N12
\ID|read_data_2[7]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~165_combout\ = (\ID|read_data_2~1_combout\ & (\ID|read_data_2~2_combout\ & (\ID|read_data_2~0_combout\ & \ID|write_data[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~1_combout\,
	datab => \ID|read_data_2~2_combout\,
	datac => \ID|read_data_2~0_combout\,
	datad => \ID|write_data[7]~7_combout\,
	combout => \ID|read_data_2[7]~165_combout\);

-- Location: LCCOMB_X23_Y19_N8
\ID|read_data_2[7]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[7]~187_combout\ = (\ID|read_data_2[7]~186_combout\) # (\ID|read_data_2[7]~165_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[7]~186_combout\,
	datad => \ID|read_data_2[7]~165_combout\,
	combout => \ID|read_data_2[7]~187_combout\);

-- Location: LCCOMB_X23_Y17_N6
\ID|read_data_2[8]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[8]~210_combout\ = (\ID|read_data_2[8]~188_combout\) # (\ID|read_data_2[8]~209_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[8]~188_combout\,
	datad => \ID|read_data_2[8]~209_combout\,
	combout => \ID|read_data_2[8]~210_combout\);

-- Location: LCCOMB_X20_Y17_N18
\ID|read_data_2[9]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[9]~233_combout\ = (\ID|read_data_2[9]~211_combout\) # (\ID|read_data_2[9]~232_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID|read_data_2[9]~211_combout\,
	datad => \ID|read_data_2[9]~232_combout\,
	combout => \ID|read_data_2[9]~233_combout\);

-- Location: LCCOMB_X22_Y19_N4
\ID|read_data_2[10]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[10]~256_combout\ = (\ID|read_data_2[10]~234_combout\) # (\ID|read_data_2[10]~255_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[10]~234_combout\,
	datad => \ID|read_data_2[10]~255_combout\,
	combout => \ID|read_data_2[10]~256_combout\);

-- Location: LCCOMB_X26_Y20_N24
\ID|read_data_2[11]~279\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[11]~279_combout\ = (\ID|read_data_2[11]~257_combout\) # (\ID|read_data_2[11]~278_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[11]~257_combout\,
	datad => \ID|read_data_2[11]~278_combout\,
	combout => \ID|read_data_2[11]~279_combout\);

-- Location: LCCOMB_X21_Y13_N10
\ID|read_data_2[12]~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~294_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[3][12]~regout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|register_array[1][12]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[3][12]~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[1][12]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[12]~294_combout\);

-- Location: LCCOMB_X25_Y14_N24
\ID|read_data_2[12]~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~295_combout\ = (\ID|read_data_2[12]~294_combout\) # ((!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|register_array[2][12]~regout\ & \Instruction_A|N_dffs:17:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[12]~294_combout\,
	datac => \ID|register_array[2][12]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[12]~295_combout\);

-- Location: LCCOMB_X25_Y14_N18
\ID|read_data_2[12]~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~296_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|read_data_2[12]~293_combout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[12]~295_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[12]~293_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[12]~295_combout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[12]~296_combout\);

-- Location: LCCOMB_X32_Y15_N22
\ID|read_data_2[12]~290\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~290_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|register_array[10][12]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[8][12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[8][12]~regout\,
	datad => \ID|register_array[10][12]~regout\,
	combout => \ID|read_data_2[12]~290_combout\);

-- Location: LCCOMB_X31_Y15_N22
\ID|read_data_2[12]~291\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~291_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[12]~290_combout\ & (\ID|register_array[11][12]~regout\)) # (!\ID|read_data_2[12]~290_combout\ & ((\ID|register_array[9][12]~regout\))))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[12]~290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[12]~290_combout\,
	datac => \ID|register_array[11][12]~regout\,
	datad => \ID|register_array[9][12]~regout\,
	combout => \ID|read_data_2[12]~291_combout\);

-- Location: LCCOMB_X25_Y14_N28
\ID|read_data_2[12]~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~299_combout\ = (\ID|read_data_2[12]~296_combout\ & ((\ID|read_data_2[12]~298_combout\) # ((!\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\ID|read_data_2[12]~296_combout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- \ID|read_data_2[12]~291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[12]~298_combout\,
	datab => \ID|read_data_2[12]~296_combout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[12]~291_combout\,
	combout => \ID|read_data_2[12]~299_combout\);

-- Location: LCCOMB_X24_Y19_N12
\ID|read_data_2[12]~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~300_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[12]~289_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[12]~299_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[12]~289_combout\,
	datab => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	datac => \ID|read_data_2[12]~299_combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[12]~300_combout\);

-- Location: LCCOMB_X24_Y19_N30
\ID|read_data_2[12]~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[12]~301_combout\ = (\ID|read_data_2[12]~300_combout\) # ((\ID|read_data_2~24_combout\ & \ID|write_data[12]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2~24_combout\,
	datac => \ID|write_data[12]~12_combout\,
	datad => \ID|read_data_2[12]~300_combout\,
	combout => \ID|read_data_2[12]~301_combout\);

-- Location: LCCOMB_X21_Y18_N4
\ID|read_data_2[15]~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[15]~367_combout\ = (\ID|read_data_2[15]~366_combout\) # ((\ID|read_data_2~24_combout\ & \ID|write_data[15]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[15]~366_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|write_data[15]~15_combout\,
	combout => \ID|read_data_2[15]~367_combout\);

-- Location: LCFF_X20_Y15_N7
\ID|register_array[30][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[30][0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[30][16]~regout\);

-- Location: LCFF_X21_Y15_N13
\ID|register_array[18][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[18][2]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[18][16]~regout\);

-- Location: LCCOMB_X21_Y15_N12
\ID|read_data_2[16]~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~370_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|register_array[26][16]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|register_array[18][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[26][16]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[18][16]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[16]~370_combout\);

-- Location: LCCOMB_X20_Y15_N6
\ID|read_data_2[16]~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~371_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[16]~370_combout\ & ((\ID|register_array[30][16]~regout\))) # (!\ID|read_data_2[16]~370_combout\ & (\ID|register_array[22][16]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[16]~370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[22][16]~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[30][16]~regout\,
	datad => \ID|read_data_2[16]~370_combout\,
	combout => \ID|read_data_2[16]~371_combout\);

-- Location: LCFF_X23_Y20_N19
\ID|register_array[20][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[20][31]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[20][16]~regout\);

-- Location: LCFF_X23_Y20_N29
\ID|register_array[28][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[28][9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[28][16]~regout\);

-- Location: LCFF_X24_Y20_N21
\ID|register_array[16][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[16][8]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[16][16]~regout\);

-- Location: LCFF_X24_Y20_N27
\ID|register_array[24][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[24][27]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[24][16]~regout\);

-- Location: LCCOMB_X24_Y20_N20
\ID|read_data_2[16]~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~372_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\) # ((\ID|register_array[24][16]~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (\ID|register_array[16][16]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datac => \ID|register_array[16][16]~regout\,
	datad => \ID|register_array[24][16]~regout\,
	combout => \ID|read_data_2[16]~372_combout\);

-- Location: LCCOMB_X23_Y20_N28
\ID|read_data_2[16]~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~373_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|read_data_2[16]~372_combout\ & ((\ID|register_array[28][16]~regout\))) # (!\ID|read_data_2[16]~372_combout\ & (\ID|register_array[20][16]~regout\)))) # 
-- (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & (((\ID|read_data_2[16]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[20][16]~regout\,
	datac => \ID|register_array[28][16]~regout\,
	datad => \ID|read_data_2[16]~372_combout\,
	combout => \ID|read_data_2[16]~373_combout\);

-- Location: LCCOMB_X29_Y8_N26
\ID|read_data_2[16]~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~374_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- (\ID|read_data_2[16]~371_combout\)) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[16]~373_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|read_data_2[16]~371_combout\,
	datad => \ID|read_data_2[16]~373_combout\,
	combout => \ID|read_data_2[16]~374_combout\);

-- Location: LCFF_X18_Y13_N19
\ID|register_array[25][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ID|register_array~47_combout\,
	ena => \ID|register_array[25][4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[25][16]~regout\);

-- Location: LCFF_X20_Y11_N31
\ID|register_array[17][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[17][4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[17][16]~regout\);

-- Location: LCCOMB_X20_Y11_N30
\ID|read_data_2[16]~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~368_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[21][16]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[17][16]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][16]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][16]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[16]~368_combout\);

-- Location: LCCOMB_X19_Y11_N26
\ID|read_data_2[16]~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~369_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[16]~368_combout\ & (\ID|register_array[29][16]~regout\)) # (!\ID|read_data_2[16]~368_combout\ & ((\ID|register_array[25][16]~regout\))))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[16]~368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[29][16]~regout\,
	datab => \ID|register_array[25][16]~regout\,
	datac => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datad => \ID|read_data_2[16]~368_combout\,
	combout => \ID|read_data_2[16]~369_combout\);

-- Location: LCFF_X22_Y14_N19
\ID|register_array[27][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][16]~regout\);

-- Location: LCFF_X22_Y14_N13
\ID|register_array[31][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][16]~regout\);

-- Location: LCFF_X23_Y14_N9
\ID|register_array[23][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[23][18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[23][16]~regout\);

-- Location: LCFF_X23_Y14_N19
\ID|register_array[19][16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~47_combout\,
	sload => VCC,
	ena => \ID|register_array[19][6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[19][16]~regout\);

-- Location: LCCOMB_X23_Y14_N18
\ID|read_data_2[16]~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~375_combout\ = (\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[23][16]~regout\) # ((\Instruction_A|N_dffs:19:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (((\ID|register_array[19][16]~regout\ & !\Instruction_A|N_dffs:19:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	datab => \ID|register_array[23][16]~regout\,
	datac => \ID|register_array[19][16]~regout\,
	datad => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	combout => \ID|read_data_2[16]~375_combout\);

-- Location: LCCOMB_X22_Y14_N12
\ID|read_data_2[16]~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~376_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[16]~375_combout\ & ((\ID|register_array[31][16]~regout\))) # (!\ID|read_data_2[16]~375_combout\ & (\ID|register_array[27][16]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[16]~375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datab => \ID|register_array[27][16]~regout\,
	datac => \ID|register_array[31][16]~regout\,
	datad => \ID|read_data_2[16]~375_combout\,
	combout => \ID|read_data_2[16]~376_combout\);

-- Location: LCCOMB_X29_Y8_N12
\ID|read_data_2[16]~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~377_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|read_data_2[16]~374_combout\ & ((\ID|read_data_2[16]~376_combout\))) # (!\ID|read_data_2[16]~374_combout\ & (\ID|read_data_2[16]~369_combout\)))) # 
-- (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\ID|read_data_2[16]~374_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \ID|read_data_2[16]~374_combout\,
	datac => \ID|read_data_2[16]~369_combout\,
	datad => \ID|read_data_2[16]~376_combout\,
	combout => \ID|read_data_2[16]~377_combout\);

-- Location: LCCOMB_X18_Y13_N6
\ID|read_data_2[16]~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~388_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[16]~377_combout\))) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[16]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[16]~387_combout\,
	datab => \ID|read_data_2~24_combout\,
	datac => \ID|read_data_2[16]~377_combout\,
	datad => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	combout => \ID|read_data_2[16]~388_combout\);

-- Location: LCCOMB_X18_Y13_N8
\ID|read_data_2[16]~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[16]~389_combout\ = (\ID|read_data_2[16]~388_combout\) # ((\ID|read_data_2~24_combout\ & \ID|write_data[16]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[16]~388_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|write_data[16]~16_combout\,
	combout => \ID|read_data_2[16]~389_combout\);

-- Location: LCCOMB_X25_Y15_N4
\ID|read_data_2[18]~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[18]~433_combout\ = (\ID|read_data_2[18]~432_combout\) # ((\ID|write_data[18]~18_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[18]~18_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[18]~432_combout\,
	combout => \ID|read_data_2[18]~433_combout\);

-- Location: LCCOMB_X21_Y19_N8
\ID|read_data_2[19]~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[19]~455_combout\ = (\ID|read_data_2[19]~454_combout\) # ((\ID|write_data[19]~19_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[19]~19_combout\,
	datac => \ID|read_data_2[19]~454_combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[19]~455_combout\);

-- Location: LCCOMB_X23_Y16_N4
\ID|read_data_2[20]~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[20]~477_combout\ = (\ID|read_data_2[20]~476_combout\) # ((\ID|write_data[20]~20_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|write_data[20]~20_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[20]~476_combout\,
	combout => \ID|read_data_2[20]~477_combout\);

-- Location: LCCOMB_X21_Y16_N8
\ID|read_data_2[21]~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[21]~499_combout\ = (\ID|read_data_2[21]~498_combout\) # ((\ID|write_data[21]~21_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|read_data_2[21]~498_combout\,
	datac => \ID|write_data[21]~21_combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[21]~499_combout\);

-- Location: LCCOMB_X16_Y16_N14
\ID|read_data_2[24]~565\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[24]~565_combout\ = (\ID|read_data_2[24]~564_combout\) # ((\ID|read_data_2~24_combout\ & \ID|write_data[24]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~24_combout\,
	datac => \ID|write_data[24]~24_combout\,
	datad => \ID|read_data_2[24]~564_combout\,
	combout => \ID|read_data_2[24]~565_combout\);

-- Location: LCCOMB_X20_Y9_N2
\ID|read_data_2[28]~632\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~632_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\Instruction_A|N_dffs:18:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\Instruction_A|N_dffs:18:stage_i|q~regout\ & 
-- (\ID|register_array[21][28]~regout\)) # (!\Instruction_A|N_dffs:18:stage_i|q~regout\ & ((\ID|register_array[17][28]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[21][28]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[17][28]~regout\,
	datad => \Instruction_A|N_dffs:18:stage_i|q~regout\,
	combout => \ID|read_data_2[28]~632_combout\);

-- Location: LCCOMB_X19_Y10_N10
\ID|read_data_2[28]~633\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~633_combout\ = (\Instruction_A|N_dffs:19:stage_i|q~regout\ & ((\ID|read_data_2[28]~632_combout\ & ((\ID|register_array[29][28]~regout\))) # (!\ID|read_data_2[28]~632_combout\ & (\ID|register_array[25][28]~regout\)))) # 
-- (!\Instruction_A|N_dffs:19:stage_i|q~regout\ & (((\ID|read_data_2[28]~632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[25][28]~regout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[29][28]~regout\,
	datad => \ID|read_data_2[28]~632_combout\,
	combout => \ID|read_data_2[28]~633_combout\);

-- Location: LCFF_X22_Y14_N27
\ID|register_array[31][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[31][4]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[31][28]~regout\);

-- Location: LCFF_X22_Y14_N17
\ID|register_array[27][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[27][22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[27][28]~regout\);

-- Location: LCCOMB_X22_Y14_N26
\ID|read_data_2[28]~640\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~640_combout\ = (\ID|read_data_2[28]~639_combout\ & (((\ID|register_array[31][28]~regout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[28]~639_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- ((\ID|register_array[27][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[28]~639_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|register_array[31][28]~regout\,
	datad => \ID|register_array[27][28]~regout\,
	combout => \ID|read_data_2[28]~640_combout\);

-- Location: LCCOMB_X18_Y14_N28
\ID|read_data_2[28]~641\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~641_combout\ = (\ID|read_data_2[28]~638_combout\ & (((\ID|read_data_2[28]~640_combout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\))) # (!\ID|read_data_2[28]~638_combout\ & (\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (\ID|read_data_2[28]~633_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[28]~638_combout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|read_data_2[28]~633_combout\,
	datad => \ID|read_data_2[28]~640_combout\,
	combout => \ID|read_data_2[28]~641_combout\);

-- Location: LCFF_X24_Y10_N7
\ID|register_array[8][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[8][22]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[8][28]~regout\);

-- Location: LCFF_X24_Y10_N13
\ID|register_array[10][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[10][5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[10][28]~regout\);

-- Location: LCCOMB_X24_Y10_N6
\ID|read_data_2[28]~642\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~642_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & (\Instruction_A|N_dffs:17:stage_i|q~regout\)) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\Instruction_A|N_dffs:17:stage_i|q~regout\ & 
-- ((\ID|register_array[10][28]~regout\))) # (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (\ID|register_array[8][28]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datab => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datac => \ID|register_array[8][28]~regout\,
	datad => \ID|register_array[10][28]~regout\,
	combout => \ID|read_data_2[28]~642_combout\);

-- Location: LCFF_X31_Y15_N3
\ID|register_array[11][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[11][29]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[11][28]~regout\);

-- Location: LCCOMB_X31_Y15_N2
\ID|read_data_2[28]~643\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~643_combout\ = (\ID|read_data_2[28]~642_combout\ & (((\ID|register_array[11][28]~regout\) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\)))) # (!\ID|read_data_2[28]~642_combout\ & (\ID|register_array[9][28]~regout\ & 
-- ((\Instruction_A|N_dffs:16:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[9][28]~regout\,
	datab => \ID|read_data_2[28]~642_combout\,
	datac => \ID|register_array[11][28]~regout\,
	datad => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	combout => \ID|read_data_2[28]~643_combout\);

-- Location: LCFF_X26_Y14_N15
\ID|register_array[14][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[14][3]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[14][28]~regout\);

-- Location: LCFF_X26_Y14_N1
\ID|register_array[15][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[15][23]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[15][28]~regout\);

-- Location: LCFF_X26_Y9_N23
\ID|register_array[12][28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	sdata => \ID|register_array~59_combout\,
	sload => VCC,
	ena => \ID|register_array[12][13]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID|register_array[12][28]~regout\);

-- Location: LCCOMB_X26_Y9_N22
\ID|read_data_2[28]~649\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~649_combout\ = (\Instruction_A|N_dffs:16:stage_i|q~regout\ & ((\ID|register_array[13][28]~regout\) # ((\Instruction_A|N_dffs:17:stage_i|q~regout\)))) # (!\Instruction_A|N_dffs:16:stage_i|q~regout\ & 
-- (((\ID|register_array[12][28]~regout\ & !\Instruction_A|N_dffs:17:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|register_array[13][28]~regout\,
	datab => \Instruction_A|N_dffs:16:stage_i|q~regout\,
	datac => \ID|register_array[12][28]~regout\,
	datad => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	combout => \ID|read_data_2[28]~649_combout\);

-- Location: LCCOMB_X26_Y14_N0
\ID|read_data_2[28]~650\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~650_combout\ = (\Instruction_A|N_dffs:17:stage_i|q~regout\ & ((\ID|read_data_2[28]~649_combout\ & ((\ID|register_array[15][28]~regout\))) # (!\ID|read_data_2[28]~649_combout\ & (\ID|register_array[14][28]~regout\)))) # 
-- (!\Instruction_A|N_dffs:17:stage_i|q~regout\ & (((\ID|read_data_2[28]~649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_A|N_dffs:17:stage_i|q~regout\,
	datab => \ID|register_array[14][28]~regout\,
	datac => \ID|register_array[15][28]~regout\,
	datad => \ID|read_data_2[28]~649_combout\,
	combout => \ID|read_data_2[28]~650_combout\);

-- Location: LCCOMB_X18_Y14_N14
\ID|read_data_2[28]~651\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~651_combout\ = (\ID|read_data_2[28]~648_combout\ & (((\ID|read_data_2[28]~650_combout\)) # (!\Instruction_A|N_dffs:19:stage_i|q~regout\))) # (!\ID|read_data_2[28]~648_combout\ & (\Instruction_A|N_dffs:19:stage_i|q~regout\ & 
-- (\ID|read_data_2[28]~643_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[28]~648_combout\,
	datab => \Instruction_A|N_dffs:19:stage_i|q~regout\,
	datac => \ID|read_data_2[28]~643_combout\,
	datad => \ID|read_data_2[28]~650_combout\,
	combout => \ID|read_data_2[28]~651_combout\);

-- Location: LCCOMB_X18_Y14_N16
\ID|read_data_2[28]~652\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~652_combout\ = (!\ID|read_data_2~24_combout\ & ((\Instruction_A|N_dffs:20:stage_i|q~regout\ & (\ID|read_data_2[28]~641_combout\)) # (!\Instruction_A|N_dffs:20:stage_i|q~regout\ & ((\ID|read_data_2[28]~651_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2~24_combout\,
	datab => \ID|read_data_2[28]~641_combout\,
	datac => \ID|read_data_2[28]~651_combout\,
	datad => \Instruction_A|N_dffs:20:stage_i|q~regout\,
	combout => \ID|read_data_2[28]~652_combout\);

-- Location: LCCOMB_X18_Y14_N10
\ID|read_data_2[28]~653\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[28]~653_combout\ = (\ID|read_data_2[28]~652_combout\) # ((\ID|read_data_2~24_combout\ & \ID|write_data[28]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|read_data_2[28]~652_combout\,
	datac => \ID|read_data_2~24_combout\,
	datad => \ID|write_data[28]~28_combout\,
	combout => \ID|read_data_2[28]~653_combout\);

-- Location: LCCOMB_X21_Y14_N22
\ID|read_data_2[30]~697\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[30]~697_combout\ = (\ID|read_data_2[30]~696_combout\) # ((\ID|write_data[30]~30_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID|write_data[30]~30_combout\,
	datac => \ID|read_data_2[30]~696_combout\,
	datad => \ID|read_data_2~24_combout\,
	combout => \ID|read_data_2[30]~697_combout\);

-- Location: LCCOMB_X25_Y17_N14
\ID|write_data[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|write_data[31]~31_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:31:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_D|N_dffs:31:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:31:stage_i|q~regout\,
	datab => \ALU_result_D|N_dffs:31:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \ID|write_data[31]~31_combout\);

-- Location: LCCOMB_X27_Y14_N18
\ID|read_data_2[31]~719\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID|read_data_2[31]~719_combout\ = (\ID|read_data_2[31]~718_combout\) # ((\ID|write_data[31]~31_combout\ & \ID|read_data_2~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID|write_data[31]~31_combout\,
	datab => \ID|read_data_2~24_combout\,
	datad => \ID|read_data_2[31]~718_combout\,
	combout => \ID|read_data_2[31]~719_combout\);

-- Location: LCCOMB_X25_Y17_N16
\write_data_out~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~0_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:0:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:0:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_D|N_dffs:0:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:0:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~0_combout\);

-- Location: LCCOMB_X19_Y12_N10
\write_data_out~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~1_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:1:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:1:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_result_C|N_dffs:1:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \read_data_D|N_dffs:1:stage_i|q~regout\,
	combout => \write_data_out~1_combout\);

-- Location: LCCOMB_X22_Y18_N30
\write_data_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~2_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:2:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:2:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_result_C|N_dffs:2:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:2:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~2_combout\);

-- Location: LCCOMB_X27_Y18_N12
\read_data_D|N_dffs:3:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:3:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(3),
	combout => \read_data_D|N_dffs:3:stage_i|q~0_combout\);

-- Location: LCFF_X27_Y18_N13
\read_data_D|N_dffs:3:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:3:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:3:stage_i|q~regout\);

-- Location: LCCOMB_X27_Y18_N10
\write_data_out~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~3_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:3:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:3:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:3:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:3:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~3_combout\);

-- Location: LCCOMB_X21_Y17_N24
\write_data_out~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~4_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:4:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:4:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemtoReg_control_D|q~regout\,
	datab => \read_data_D|N_dffs:4:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:4:stage_i|q~regout\,
	combout => \write_data_out~4_combout\);

-- Location: LCCOMB_X25_Y17_N18
\write_data_out~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~5_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:5:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:5:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:5:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:5:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~5_combout\);

-- Location: LCCOMB_X27_Y17_N22
\write_data_out~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~6_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:6:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:6:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_result_C|N_dffs:6:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:6:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~6_combout\);

-- Location: LCCOMB_X27_Y17_N0
\write_data_out~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~7_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:7:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:7:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:7:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:7:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~7_combout\);

-- Location: LCCOMB_X18_Y15_N22
\write_data_out~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~8_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:8:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:8:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MemtoReg_control_D|q~regout\,
	datac => \ALU_result_C|N_dffs:8:stage_i|q~regout\,
	datad => \read_data_D|N_dffs:8:stage_i|q~regout\,
	combout => \write_data_out~8_combout\);

-- Location: LCCOMB_X24_Y17_N14
\write_data_out~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~9_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:9:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:9:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:9:stage_i|q~regout\,
	datab => \read_data_D|N_dffs:9:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~9_combout\);

-- Location: LCCOMB_X24_Y18_N12
\read_data_D|N_dffs:10:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:10:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(10),
	combout => \read_data_D|N_dffs:10:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y18_N13
\read_data_D|N_dffs:10:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:10:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:10:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y18_N16
\write_data_out~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~10_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:10:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:10:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:10:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:10:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~10_combout\);

-- Location: LCCOMB_X27_Y17_N18
\write_data_out~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~11_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:11:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:11:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_result_C|N_dffs:11:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:11:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~11_combout\);

-- Location: LCCOMB_X24_Y19_N6
\read_data_D|N_dffs:12:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:12:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(12),
	combout => \read_data_D|N_dffs:12:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y19_N7
\read_data_D|N_dffs:12:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:12:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:12:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y19_N8
\write_data_out~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~12_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:12:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:12:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:12:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:12:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~12_combout\);

-- Location: LCCOMB_X21_Y20_N0
\ALU_result_C|N_dffs:13:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:13:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & ((\Instruction_B|N_dffs:13:stage_i|q~regout\))) # (!\ALUSrc_control_B|q~regout\ & (\read_data_2_B|N_dffs:13:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_2_B|N_dffs:13:stage_i|q~regout\,
	datab => \ALUSrc_control_B|q~regout\,
	datad => \Instruction_B|N_dffs:13:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:13:stage_i|q~1_combout\);

-- Location: LCCOMB_X32_Y19_N4
\EXE|FPU|mul_component|Mux22~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~51_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~14_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~22_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~51_combout\);

-- Location: LCCOMB_X32_Y19_N8
\EXE|FPU|mul_component|Mux22~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~63_combout\ = (\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[2]~10_combout\ & 
-- (\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~26_combout\,
	datac => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~18_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	combout => \EXE|FPU|mul_component|Mux22~63_combout\);

-- Location: LCCOMB_X32_Y19_N26
\EXE|FPU|mul_component|Mux22~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~64_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & (\EXE|FPU|mul_component|Mux22~51_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|Mux22~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~51_combout\,
	datac => \EXE|FPU|mul_component|Mux22~63_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~64_combout\);

-- Location: LCCOMB_X32_Y20_N28
\EXE|FPU|mul_component|Mux22~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~65_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & ((\EXE|FPU|mul_component|Mux22~58_combout\))) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|FPU|mul_component|Mux22~64_combout\,
	datac => \EXE|FPU|mul_component|Mux22~58_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|mul_component|Mux22~65_combout\);

-- Location: LCCOMB_X25_Y21_N28
\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:14:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~3_combout\ $ 
-- (((\EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[14]~17_combout\ & ((!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\) # (!\EXE|FPU|add_component|stage_5|process_0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~1_combout\,
	datab => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:18:stage_i|Cout~3_combout\,
	datac => \EXE|FPU|add_component|stage_6|shift_loop_bit4:15:stage_i|Aout[14]~17_combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:9:stage_i|sum~combout\,
	combout => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\);

-- Location: LCCOMB_X31_Y17_N22
\EXE|FPU|selector|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux18~1_combout\ = (\EXE|FPU|selector|Mux18~0_combout\ & (((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\)) # (!\EXE|FPU|selector|Mux28~3_combout\))) # (!\EXE|FPU|selector|Mux18~0_combout\ & 
-- (\EXE|FPU|selector|Mux28~3_combout\ & (\EXE|FPU|mul_component|Mux22~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux18~0_combout\,
	datab => \EXE|FPU|selector|Mux28~3_combout\,
	datac => \EXE|FPU|mul_component|Mux22~32_combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~44_combout\,
	combout => \EXE|FPU|selector|Mux18~1_combout\);

-- Location: LCCOMB_X32_Y20_N4
\EXE|FPU|selector|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux18~2_combout\ = (\EXE|FPU|selector|Mux20~2_combout\ & (((\EXE|FPU|selector|Mux18~1_combout\ & \EXE|FPU|selector|Mux20~1_combout\)))) # (!\EXE|FPU|selector|Mux20~2_combout\ & 
-- ((\EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\) # ((!\EXE|FPU|selector|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux20~2_combout\,
	datab => \EXE|FPU|add_component|stage_6_1|stage_1|Array_Of_full_adders:14:stage_i|sum~combout\,
	datac => \EXE|FPU|selector|Mux18~1_combout\,
	datad => \EXE|FPU|selector|Mux20~1_combout\,
	combout => \EXE|FPU|selector|Mux18~2_combout\);

-- Location: LCCOMB_X32_Y20_N30
\EXE|FPU|selector|Mux18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux18~combout\ = (\EXE|FPU|selector|Mux18~2_combout\ & (((\EXE|FPU|mul_component|Mux22~65_combout\) # (!\EXE|FPU|selector|Mux20~0_combout\)))) # (!\EXE|FPU|selector|Mux18~2_combout\ & (\EXE|FPU|mul_component|Mux22~96_combout\ & 
-- ((\EXE|FPU|selector|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~96_combout\,
	datab => \EXE|FPU|mul_component|Mux22~65_combout\,
	datac => \EXE|FPU|selector|Mux18~2_combout\,
	datad => \EXE|FPU|selector|Mux20~0_combout\,
	combout => \EXE|FPU|selector|Mux18~combout\);

-- Location: LCCOMB_X21_Y20_N28
\EXE|temp[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(13) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux18~combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux18~combout\,
	datad => \EXE|temp\(13),
	combout => \EXE|temp\(13));

-- Location: LCCOMB_X21_Y20_N2
\ALU_result_C|N_dffs:13:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:13:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|Add0~26_combout\) # ((\ALU_result_C|N_dffs:1:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- (((!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & \EXE|temp\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~26_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \EXE|temp\(13),
	combout => \ALU_result_C|N_dffs:13:stage_i|q~2_combout\);

-- Location: LCCOMB_X21_Y20_N12
\ALU_result_C|N_dffs:13:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:13:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\read_data_1_B|N_dffs:13:stage_i|q~regout\ & ((\ALU_result_C|N_dffs:13:stage_i|q~1_combout\) # (!\ALU_result_C|N_dffs:13:stage_i|q~2_combout\))) # 
-- (!\read_data_1_B|N_dffs:13:stage_i|q~regout\ & (\ALU_result_C|N_dffs:13:stage_i|q~1_combout\ & !\ALU_result_C|N_dffs:13:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:13:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_1_B|N_dffs:13:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:13:stage_i|q~1_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:13:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:13:stage_i|q~3_combout\);

-- Location: LCCOMB_X21_Y20_N26
\ALU_result_C|N_dffs:13:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:13:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:13:stage_i|q~3_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \EXE|Add1~26_combout\,
	datad => \ALU_result_C|N_dffs:13:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:13:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y20_N27
\ALU_result_C|N_dffs:13:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:13:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux18~combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:13:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y18_N10
\write_data_out~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~13_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:13:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:13:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_D|N_dffs:13:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:13:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~13_combout\);

-- Location: LCCOMB_X25_Y19_N6
\read_data_D|N_dffs:14:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:14:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(14),
	combout => \read_data_D|N_dffs:14:stage_i|q~0_combout\);

-- Location: LCFF_X25_Y19_N7
\read_data_D|N_dffs:14:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:14:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:14:stage_i|q~regout\);

-- Location: LCCOMB_X25_Y19_N0
\write_data_out~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~14_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:14:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:14:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:14:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:14:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~14_combout\);

-- Location: LCCOMB_X21_Y18_N30
\write_data_out~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~15_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:15:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:15:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemtoReg_control_D|q~regout\,
	datab => \read_data_D|N_dffs:15:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:15:stage_i|q~regout\,
	combout => \write_data_out~15_combout\);

-- Location: LCCOMB_X18_Y13_N26
\write_data_out~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~16_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:16:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:16:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:16:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:16:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~16_combout\);

-- Location: LCCOMB_X20_Y16_N24
\write_data_out~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~17_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:17:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:17:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:17:stage_i|q~regout\,
	datab => \read_data_D|N_dffs:17:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~17_combout\);

-- Location: LCCOMB_X25_Y15_N30
\write_data_out~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~18_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:18:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:18:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_result_C|N_dffs:18:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \read_data_D|N_dffs:18:stage_i|q~regout\,
	combout => \write_data_out~18_combout\);

-- Location: LCCOMB_X20_Y16_N26
\write_data_out~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~19_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:19:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:19:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_D|N_dffs:19:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:19:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~19_combout\);

-- Location: LCCOMB_X23_Y16_N6
\write_data_out~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~20_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:20:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:20:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:20:stage_i|q~regout\,
	datab => \MemtoReg_control_D|q~regout\,
	datad => \read_data_D|N_dffs:20:stage_i|q~regout\,
	combout => \write_data_out~20_combout\);

-- Location: LCCOMB_X20_Y16_N12
\write_data_out~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~21_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:21:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:21:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_result_C|N_dffs:21:stage_i|q~regout\,
	datac => \read_data_D|N_dffs:21:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~21_combout\);

-- Location: LCCOMB_X30_Y20_N2
\EXE|FPU|mul_component|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux0~0_combout\ = (\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & (((\EXE|FPU|mul_component|Mux22~99_combout\ & !\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\)))) # (!\EXE|FPU|mul_component|stage_1|process_0~7_combout\ & 
-- ((\EXE|FPU|mul_component|Mux22~117_combout\) # ((\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~117_combout\,
	datab => \EXE|FPU|mul_component|Mux22~99_combout\,
	datac => \EXE|FPU|mul_component|stage_1|process_0~7_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\,
	combout => \EXE|FPU|mul_component|Mux0~0_combout\);

-- Location: LCCOMB_X34_Y18_N26
\EXE|FPU|mul_component|Mux22~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~114_combout\ = (\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\) # ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\ & 
-- \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~56_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~48_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~114_combout\);

-- Location: LCCOMB_X34_Y18_N20
\EXE|FPU|mul_component|Mux22~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~115_combout\ = (!\EXE|FPU|mul_component|stage_1|Y[1]~7_combout\ & ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\) # ((\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\ & 
-- \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~60_combout\,
	datab => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~52_combout\,
	datac => \EXE|FPU|mul_component|stage_1|Y[2]~10_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[1]~7_combout\,
	combout => \EXE|FPU|mul_component|Mux22~115_combout\);

-- Location: LCCOMB_X34_Y18_N14
\EXE|FPU|mul_component|Mux22~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux22~116_combout\ = (\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (\EXE|FPU|mul_component|Mux22~113_combout\)) # (!\EXE|FPU|mul_component|stage_1|Y[0]~17_combout\ & (((\EXE|FPU|mul_component|Mux22~114_combout\) # 
-- (\EXE|FPU|mul_component|Mux22~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~113_combout\,
	datab => \EXE|FPU|mul_component|Mux22~114_combout\,
	datac => \EXE|FPU|mul_component|Mux22~115_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[0]~17_combout\,
	combout => \EXE|FPU|mul_component|Mux22~116_combout\);

-- Location: LCCOMB_X30_Y20_N20
\EXE|FPU|mul_component|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|Mux0~1_combout\ = (\EXE|FPU|mul_component|Mux0~0_combout\ & ((\EXE|FPU|mul_component|Mux22~73_combout\) # ((!\EXE|FPU|mul_component|stage_1|Y[3]~19_combout\)))) # (!\EXE|FPU|mul_component|Mux0~0_combout\ & 
-- (((\EXE|FPU|mul_component|Mux22~116_combout\ & \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|Mux22~73_combout\,
	datab => \EXE|FPU|mul_component|Mux0~0_combout\,
	datac => \EXE|FPU|mul_component|Mux22~116_combout\,
	datad => \EXE|FPU|mul_component|stage_1|Y[3]~19_combout\,
	combout => \EXE|FPU|mul_component|Mux0~1_combout\);

-- Location: LCCOMB_X24_Y21_N8
\EXE|FPU|selector|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux9~1_combout\ = (\EXE|FPU|selector|Mux0~0_combout\ & ((\EXE|FPU|selector|Mux9~0_combout\) # ((\EXE|FPU|selector|Mux31~4_combout\ & \EXE|FPU|mul_component|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux9~0_combout\,
	datab => \EXE|FPU|selector|Mux0~0_combout\,
	datac => \EXE|FPU|selector|Mux31~4_combout\,
	datad => \EXE|FPU|mul_component|Mux0~1_combout\,
	combout => \EXE|FPU|selector|Mux9~1_combout\);

-- Location: LCCOMB_X15_Y20_N6
\EXE|temp[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(22) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux9~1_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux9~1_combout\,
	datad => \EXE|temp\(22),
	combout => \EXE|temp\(22));

-- Location: LCCOMB_X15_Y20_N26
\ALU_result_C|N_dffs:22:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:22:stage_i|q~1_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|Add0~44_combout\) # ((\ALU_result_C|N_dffs:1:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- (((!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & \EXE|temp\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~44_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \EXE|temp\(22),
	combout => \ALU_result_C|N_dffs:22:stage_i|q~1_combout\);

-- Location: LCCOMB_X15_Y20_N4
\ALU_result_C|N_dffs:22:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:22:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\EXE|Binput_signed[22]~7_combout\ & ((\read_data_1_B|N_dffs:22:stage_i|q~regout\) # (!\ALU_result_C|N_dffs:22:stage_i|q~1_combout\))) # 
-- (!\EXE|Binput_signed[22]~7_combout\ & (\read_data_1_B|N_dffs:22:stage_i|q~regout\ & !\ALU_result_C|N_dffs:22:stage_i|q~1_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:22:stage_i|q~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Binput_signed[22]~7_combout\,
	datab => \read_data_1_B|N_dffs:22:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:22:stage_i|q~1_combout\,
	combout => \ALU_result_C|N_dffs:22:stage_i|q~2_combout\);

-- Location: LCCOMB_X15_Y20_N8
\ALU_result_C|N_dffs:22:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:22:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\ALU_result_C|N_dffs:22:stage_i|q~2_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\EXE|Add1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \ALU_result_C|N_dffs:22:stage_i|q~2_combout\,
	datad => \EXE|Add1~44_combout\,
	combout => \ALU_result_C|N_dffs:22:stage_i|q~0_combout\);

-- Location: LCFF_X15_Y20_N9
\ALU_result_C|N_dffs:22:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:22:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux9~1_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:22:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y16_N22
\write_data_out~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~22_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:22:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:22:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:22:stage_i|q~regout\,
	datab => \MemtoReg_control_D|q~regout\,
	datad => \read_data_D|N_dffs:22:stage_i|q~regout\,
	combout => \write_data_out~22_combout\);

-- Location: LCCOMB_X20_Y12_N26
\write_data_out~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~23_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:23:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:23:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_result_C|N_dffs:23:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \read_data_D|N_dffs:23:stage_i|q~regout\,
	combout => \write_data_out~23_combout\);

-- Location: LCCOMB_X18_Y15_N16
\write_data_out~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~24_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:24:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:24:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \read_data_D|N_dffs:24:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	datad => \ALU_result_C|N_dffs:24:stage_i|q~regout\,
	combout => \write_data_out~24_combout\);

-- Location: LCCOMB_X14_Y16_N28
\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ $ 
-- ((((!\EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\ & !\EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\)) # (!\EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:1:stage_i|sum~combout\,
	datab => \EXE|FPU|add_component|stage_0|stage_1|Array_Of_full_adders:0:stage_i|sum~0_combout\,
	datac => \EXE|FPU|mul_component|stage_2|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datad => \EXE|FPU|mul_component|stage_0|Mult0|auto_generated|op_1~58_combout\,
	combout => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X14_Y17_N0
\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_5|Y[2]~15_combout\ $ (((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\) # (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|Y[2]~15_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\);

-- Location: LCCOMB_X14_Y17_N30
\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\ = (\EXE|FPU|add_component|stage_1|Y[0]~0_combout\ & ((\EXE|FPU|add_component|stage_1|Y[1]~1_combout\) # (\EXE|FPU|add_component|stage_5|Y[0]~25_combout\ $ 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\)))) # (!\EXE|FPU|add_component|stage_1|Y[0]~0_combout\ & ((\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & ((\EXE|FPU|add_component|stage_5|Y[0]~25_combout\))) # 
-- (!\EXE|FPU|add_component|stage_5|Y[1]~22_combout\ & (\EXE|FPU|add_component|stage_1|Y[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_1|Y[0]~0_combout\,
	datab => \EXE|FPU|add_component|stage_1|Y[1]~1_combout\,
	datac => \EXE|FPU|add_component|stage_5|Y[0]~25_combout\,
	datad => \EXE|FPU|add_component|stage_5|Y[1]~22_combout\,
	combout => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\);

-- Location: LCCOMB_X14_Y17_N28
\EXE|FPU|selector|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux6~1_combout\ = \EXE|FPU|selector|Mux6~0_combout\ $ (((\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & (\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\ $ 
-- (\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux6~0_combout\,
	datab => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	datad => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:1:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|selector|Mux6~1_combout\);

-- Location: LCCOMB_X14_Y16_N22
\EXE|FPU|selector|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux6~2_combout\ = (\EXE|FPU|selector|Mux3~0_combout\ & (((\EXE|FPU|selector|Mux6~1_combout\ & !\EXE|FPU|selector|Mux30~2_combout\)) # (!\EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\))) # 
-- (!\EXE|FPU|selector|Mux3~0_combout\ & (((\EXE|FPU|selector|Mux6~1_combout\ & !\EXE|FPU|selector|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux3~0_combout\,
	datab => \EXE|FPU|mul_component|stage_4|stage_1|Array_Of_full_adders:2:stage_i|sum~combout\,
	datac => \EXE|FPU|selector|Mux6~1_combout\,
	datad => \EXE|FPU|selector|Mux30~2_combout\,
	combout => \EXE|FPU|selector|Mux6~2_combout\);

-- Location: LCCOMB_X16_Y15_N0
\EXE|temp[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|temp\(25) = (GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & (\EXE|FPU|selector|Mux6~2_combout\)) # (!GLOBAL(\EXE|Mux1~0clkctrl_outclk\) & ((\EXE|temp\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EXE|Mux1~0clkctrl_outclk\,
	datac => \EXE|FPU|selector|Mux6~2_combout\,
	datad => \EXE|temp\(25),
	combout => \EXE|temp\(25));

-- Location: LCCOMB_X16_Y15_N20
\ALU_result_C|N_dffs:25:stage_i|q~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:25:stage_i|q~2_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & 
-- (\EXE|Add0~50_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~3_combout\ & ((\EXE|temp\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add0~50_combout\,
	datab => \EXE|temp\(25),
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:25:stage_i|q~2_combout\);

-- Location: LCCOMB_X16_Y15_N22
\ALU_result_C|N_dffs:25:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:25:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:25:stage_i|q~1_combout\ & ((\read_data_1_B|N_dffs:25:stage_i|q~regout\) # (!\ALU_result_C|N_dffs:25:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:25:stage_i|q~1_combout\ & (\read_data_1_B|N_dffs:25:stage_i|q~regout\ & !\ALU_result_C|N_dffs:25:stage_i|q~2_combout\)))) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:25:stage_i|q~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:25:stage_i|q~1_combout\,
	datab => \read_data_1_B|N_dffs:25:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	datad => \ALU_result_C|N_dffs:25:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:25:stage_i|q~3_combout\);

-- Location: LCCOMB_X16_Y15_N24
\ALU_result_C|N_dffs:25:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:25:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\ALU_result_C|N_dffs:25:stage_i|q~3_combout\))) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\EXE|Add1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|Add1~50_combout\,
	datab => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datad => \ALU_result_C|N_dffs:25:stage_i|q~3_combout\,
	combout => \ALU_result_C|N_dffs:25:stage_i|q~0_combout\);

-- Location: LCFF_X16_Y15_N25
\ALU_result_C|N_dffs:25:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:25:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux6~2_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:25:stage_i|q~regout\);

-- Location: LCCOMB_X16_Y15_N16
\write_data_out~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~25_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:25:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:25:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:25:stage_i|q~regout\,
	datab => \read_data_D|N_dffs:25:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~25_combout\);

-- Location: LCCOMB_X18_Y12_N6
\read_data_D|N_dffs:26:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:26:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(26),
	combout => \read_data_D|N_dffs:26:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y12_N7
\read_data_D|N_dffs:26:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:26:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:26:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y12_N16
\write_data_out~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~26_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:26:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:26:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:26:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:26:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~26_combout\);

-- Location: LCCOMB_X15_Y15_N26
\ALU_result_C|N_dffs:27:stage_i|q~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:27:stage_i|q~1_combout\ = (\ALUSrc_control_B|q~regout\ & (\Instruction_B|N_dffs:15:stage_i|q~regout\)) # (!\ALUSrc_control_B|q~regout\ & ((\read_data_2_B|N_dffs:27:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Instruction_B|N_dffs:15:stage_i|q~regout\,
	datab => \ALUSrc_control_B|q~regout\,
	datac => \read_data_2_B|N_dffs:27:stage_i|q~regout\,
	combout => \ALU_result_C|N_dffs:27:stage_i|q~1_combout\);

-- Location: LCCOMB_X15_Y15_N22
\ALU_result_C|N_dffs:27:stage_i|q~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:27:stage_i|q~3_combout\ = (\ALU_result_C|N_dffs:27:stage_i|q~2_combout\ & (((\ALU_result_C|N_dffs:27:stage_i|q~1_combout\ & \read_data_1_B|N_dffs:27:stage_i|q~regout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~2_combout\))) # 
-- (!\ALU_result_C|N_dffs:27:stage_i|q~2_combout\ & (\ALU_result_C|N_dffs:1:stage_i|q~2_combout\ & ((\ALU_result_C|N_dffs:27:stage_i|q~1_combout\) # (\read_data_1_B|N_dffs:27:stage_i|q~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:27:stage_i|q~2_combout\,
	datab => \ALU_result_C|N_dffs:27:stage_i|q~1_combout\,
	datac => \read_data_1_B|N_dffs:27:stage_i|q~regout\,
	datad => \ALU_result_C|N_dffs:1:stage_i|q~2_combout\,
	combout => \ALU_result_C|N_dffs:27:stage_i|q~3_combout\);

-- Location: LCCOMB_X15_Y15_N16
\ALU_result_C|N_dffs:27:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALU_result_C|N_dffs:27:stage_i|q~0_combout\ = (\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & (\ALU_result_C|N_dffs:27:stage_i|q~3_combout\)) # (!\ALU_result_C|N_dffs:1:stage_i|q~6_combout\ & ((\EXE|Add1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:1:stage_i|q~6_combout\,
	datab => \ALU_result_C|N_dffs:27:stage_i|q~3_combout\,
	datad => \EXE|Add1~54_combout\,
	combout => \ALU_result_C|N_dffs:27:stage_i|q~0_combout\);

-- Location: LCCOMB_X16_Y17_N16
\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|sum\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\ = \EXE|FPU|add_component|stage_5|process_0~2_combout\ $ (\EXE|FPU|add_component|stage_1|Y[4]~4_combout\ $ 
-- (\EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\ $ (!\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_5|process_0~2_combout\,
	datab => \EXE|FPU|add_component|stage_1|Y[4]~4_combout\,
	datac => \EXE|FPU|add_component|stage_7|stage_1|Array_Of_full_adders:3:stage_i|Cout~combout\,
	datad => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	combout => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\);

-- Location: LCCOMB_X16_Y17_N18
\EXE|FPU|selector|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux4~1_combout\ = (\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & (((\EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\)))) # 
-- (!\EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\ & (\EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\ $ ((\EXE|FPU|add_component|stage_1|Y[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|add_component|stage_9|stage_1|Array_Of_full_adders:3:stage_i|Cout~0_combout\,
	datab => \EXE|FPU|add_component|stage_1|Y[4]~4_combout\,
	datac => \EXE|FPU|add_component|stage_8|stage_1|Array_Of_full_adders:4:stage_i|sum~combout\,
	datad => \EXE|FPU|add_component|stage_4|stage_1|Array_Of_full_adders:24:stage_i|sum~0_combout\,
	combout => \EXE|FPU|selector|Mux4~1_combout\);

-- Location: LCCOMB_X14_Y16_N24
\EXE|FPU|selector|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EXE|FPU|selector|Mux4~2_combout\ = (\EXE|FPU|selector|Mux4~0_combout\ & ((\EXE|FPU|selector|Mux3~0_combout\) # ((!\EXE|FPU|selector|Mux30~2_combout\ & \EXE|FPU|selector|Mux4~1_combout\)))) # (!\EXE|FPU|selector|Mux4~0_combout\ & 
-- (!\EXE|FPU|selector|Mux30~2_combout\ & (\EXE|FPU|selector|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EXE|FPU|selector|Mux4~0_combout\,
	datab => \EXE|FPU|selector|Mux30~2_combout\,
	datac => \EXE|FPU|selector|Mux4~1_combout\,
	datad => \EXE|FPU|selector|Mux3~0_combout\,
	combout => \EXE|FPU|selector|Mux4~2_combout\);

-- Location: LCFF_X15_Y15_N17
\ALU_result_C|N_dffs:27:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \ALU_result_C|N_dffs:27:stage_i|q~0_combout\,
	sdata => \EXE|FPU|selector|Mux4~2_combout\,
	sclr => \ALU_result_C|N_dffs:1:stage_i|q~8_combout\,
	sload => \ALU_result_C|N_dffs:1:stage_i|q~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ALU_result_C|N_dffs:27:stage_i|q~regout\);

-- Location: LCCOMB_X19_Y15_N18
\write_data_out~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~27_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:27:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:27:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemtoReg_control_D|q~regout\,
	datac => \ALU_result_C|N_dffs:27:stage_i|q~regout\,
	datad => \read_data_D|N_dffs:27:stage_i|q~regout\,
	combout => \write_data_out~27_combout\);

-- Location: LCCOMB_X18_Y14_N6
\read_data_D|N_dffs:28:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:28:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reset~combout\,
	datac => \MEM|data_memory|auto_generated|q_a\(28),
	combout => \read_data_D|N_dffs:28:stage_i|q~0_combout\);

-- Location: LCFF_X18_Y14_N7
\read_data_D|N_dffs:28:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:28:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:28:stage_i|q~regout\);

-- Location: LCCOMB_X18_Y14_N12
\write_data_out~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~28_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:28:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:28:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:28:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:28:stage_i|q~regout\,
	datac => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~28_combout\);

-- Location: LCCOMB_X19_Y13_N14
\write_data_out~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~29_combout\ = (\MemtoReg_control_D|q~regout\ & ((\read_data_D|N_dffs:29:stage_i|q~regout\))) # (!\MemtoReg_control_D|q~regout\ & (\ALU_result_C|N_dffs:29:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_result_C|N_dffs:29:stage_i|q~regout\,
	datab => \read_data_D|N_dffs:29:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~29_combout\);

-- Location: LCCOMB_X21_Y14_N12
\read_data_D|N_dffs:30:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \read_data_D|N_dffs:30:stage_i|q~0_combout\ = (!\reset~combout\ & \MEM|data_memory|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \reset~combout\,
	datad => \MEM|data_memory|auto_generated|q_a\(30),
	combout => \read_data_D|N_dffs:30:stage_i|q~0_combout\);

-- Location: LCFF_X21_Y14_N13
\read_data_D|N_dffs:30:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \read_data_D|N_dffs:30:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \read_data_D|N_dffs:30:stage_i|q~regout\);

-- Location: LCCOMB_X21_Y14_N24
\write_data_out~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~30_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:30:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:30:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:30:stage_i|q~regout\,
	datac => \ALU_result_C|N_dffs:30:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~30_combout\);

-- Location: LCCOMB_X25_Y17_N20
\write_data_out~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_data_out~31_combout\ = (\MemtoReg_control_D|q~regout\ & (\read_data_D|N_dffs:31:stage_i|q~regout\)) # (!\MemtoReg_control_D|q~regout\ & ((\ALU_result_C|N_dffs:31:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \read_data_D|N_dffs:31:stage_i|q~regout\,
	datab => \ALU_result_C|N_dffs:31:stage_i|q~regout\,
	datad => \MemtoReg_control_D|q~regout\,
	combout => \write_data_out~31_combout\);

-- Location: LCCOMB_X24_Y24_N28
\Instruction_A|N_dffs:30:stage_i|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Instruction_A|N_dffs:30:stage_i|q~0_combout\ = (\IFE|inst_memory|auto_generated|q_a\(30) & (\HAZ|data_hazard_en~combout\ & \comb~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IFE|inst_memory|auto_generated|q_a\(30),
	datab => \HAZ|data_hazard_en~combout\,
	datad => \comb~0_combout\,
	combout => \Instruction_A|N_dffs:30:stage_i|q~0_combout\);

-- Location: LCFF_X24_Y24_N29
\Instruction_A|N_dffs:30:stage_i|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \Instruction_A|N_dffs:30:stage_i|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \Instruction_A|N_dffs:30:stage_i|q~regout\);

-- Location: LCCOMB_X24_Y24_N6
\CTL|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CTL|Equal5~0_combout\ = (!\Instruction_A|N_dffs:30:stage_i|q~regout\ & (!\Instruction_A|N_dffs:31:stage_i|q~regout\ & !\Instruction_A|N_dffs:27:stage_i|q~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Instruction_A|N_dffs:30:stage_i|q~regout\,
	datac => \Instruction_A|N_dffs:31:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:27:stage_i|q~regout\,
	combout => \CTL|Equal5~0_combout\);

-- Location: LCCOMB_X24_Y24_N14
\Branch_out~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Branch_out~2_combout\ = (\CTL|Equal5~0_combout\ & (\HAZ|data_hazard_en~combout\ & (\Instruction_A|N_dffs:28:stage_i|q~regout\ & !\Instruction_A|N_dffs:29:stage_i|q~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CTL|Equal5~0_combout\,
	datab => \HAZ|data_hazard_en~combout\,
	datac => \Instruction_A|N_dffs:28:stage_i|q~regout\,
	datad => \Instruction_A|N_dffs:29:stage_i|q~regout\,
	combout => \Branch_out~2_combout\);

-- Location: LCCOMB_X21_Y17_N20
\MemWrite_C|q~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MemWrite_C|q~0_combout\ = (\MemWrite_control_B|q~regout\ & !\reset~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MemWrite_control_B|q~regout\,
	datac => \reset~combout\,
	combout => \MemWrite_C|q~0_combout\);

-- Location: LCFF_X21_Y17_N21
\MemWrite_C|q\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clock~clkctrl_outclk\,
	datain => \MemWrite_C|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MemWrite_C|q~regout\);

-- Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(0));

-- Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(1));

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(2));

-- Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(3));

-- Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(4));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(5));

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(6));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(7));

-- Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(8));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|PC\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(9));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:0:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(0));

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:1:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(1));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:2:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(2));

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:3:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(3));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:4:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(4));

-- Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:5:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(5));

-- Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:6:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(6));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:7:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(7));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:8:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(8));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:9:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(9));

-- Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:10:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(10));

-- Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:11:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(11));

-- Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:12:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(12));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:13:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(13));

-- Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:14:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(14));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:15:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(15));

-- Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:16:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(16));

-- Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:17:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(17));

-- Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:18:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(18));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:19:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(19));

-- Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:20:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(20));

-- Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:21:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(21));

-- Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:22:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(22));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:23:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(23));

-- Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:24:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(24));

-- Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:25:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(25));

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:26:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(26));

-- Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:27:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(27));

-- Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:28:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(28));

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:29:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(29));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:30:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(30));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_result_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALU_result_D|N_dffs:31:stage_i|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_result_out(31));

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(0));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[1]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(1));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[2]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(2));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[3]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(3));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[4]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(4));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[5]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(5));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[6]~156_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(6));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[7]~178_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(7));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[8]~200_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(8));

-- Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[9]~222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(9));

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[10]~244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(10));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[11]~266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(11));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[12]~288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(12));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[13]~310_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(13));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[14]~332_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(14));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[15]~354_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(15));

-- Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[16]~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(16));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[17]~398_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(17));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[18]~420_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(18));

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[19]~442_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(19));

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[20]~464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(20));

-- Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[21]~486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(21));

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[22]~508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(22));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[23]~530_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(23));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[24]~552_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(24));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[25]~574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(25));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[26]~596_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(26));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[27]~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(27));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[28]~640_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(28));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[29]~662_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(29));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[30]~684_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(30));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_1_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_1[31]~706_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_1_out(31));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[0]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(0));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[1]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(1));

-- Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[2]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(2));

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[3]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(3));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[4]~118_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(4));

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[5]~141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(5));

-- Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[6]~164_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(6));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[7]~187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(7));

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[8]~210_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(8));

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[9]~233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(9));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[10]~256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(10));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[11]~279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(11));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[12]~301_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(12));

-- Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[13]~323_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(13));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[14]~345_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(14));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[15]~367_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(15));

-- Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[16]~389_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(16));

-- Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[17]~411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(17));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[18]~433_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(18));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[19]~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(19));

-- Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[20]~477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(20));

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[21]~499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(21));

-- Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[22]~521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(22));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[23]~543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(23));

-- Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[24]~565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(24));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[25]~587_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(25));

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[26]~609_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(26));

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[27]~631_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(27));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[28]~653_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(28));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[29]~675_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(29));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[30]~697_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(30));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\read_data_2_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID|read_data_2[31]~719_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_read_data_2_out(31));

-- Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(0));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(1));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(2));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(3));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(4));

-- Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(5));

-- Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(6));

-- Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(7));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(8));

-- Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(9));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(10));

-- Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(11));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(12));

-- Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(13));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(14));

-- Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(15));

-- Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(16));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(17));

-- Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(18));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(19));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(20));

-- Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(21));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(22));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(23));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(24));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(25));

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(26));

-- Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(27));

-- Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(28));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(29));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(30));

-- Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\write_data_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \write_data_out~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_write_data_out(31));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(0));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(1));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(2));

-- Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(3));

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(4));

-- Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(5));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(6));

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(7));

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(8));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(9));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(10));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(11));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(12));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(13));

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(14));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(15));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(16));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(17));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(18));

-- Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(19));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(20));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(21));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(22));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(23));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(24));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(25));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(26));

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(27));

-- Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(28));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(29));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(30));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_out[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IFE|inst_memory|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_out(31));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Branch_out~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_out);

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Zero_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EXE_brn|Zero_branch~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Zero_out);

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Memwrite_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MemWrite_C|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Memwrite_out);

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Regwrite_out~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Regwrite_control_D|q~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Regwrite_out);
END structure;


