
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.00

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 1.00 fmax = 1000.55

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.15 source latency wr_ptr[3]$_SDFFE_PN0P_/CK ^
  -0.14 target latency mem[7][21]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   12.56    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   26.42    0.02    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_6__f_clk/A (CLKBUF_X3)
    10   26.30    0.02    0.05    0.10 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
                                         clknet_3_6__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_41_clk/A (CLKBUF_X3)
     9   10.42    0.01    0.04    0.14 ^ clkbuf_leaf_41_clk/Z (CLKBUF_X3)
                                         clknet_leaf_41_clk (net)
                  0.01    0.00    0.14 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     1    1.71    0.01    0.07    0.21 v rd_ptr[0]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _0004_ (net)
                  0.01    0.00    0.21 v _3621_/A1 (NAND2_X1)
     1    2.11    0.01    0.02    0.23 ^ _3621_/ZN (NAND2_X1)
                                         _1490_ (net)
                  0.01    0.00    0.23 ^ _3622_/B1 (OAI21_X1)
     1    1.19    0.01    0.01    0.24 v _3622_/ZN (OAI21_X1)
                                         _0592_ (net)
                  0.01    0.00    0.24 v rd_ptr[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.24   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   12.56    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   26.42    0.02    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_6__f_clk/A (CLKBUF_X3)
    10   26.30    0.02    0.05    0.10 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
                                         clknet_3_6__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_41_clk/A (CLKBUF_X3)
     9   10.42    0.01    0.04    0.14 ^ clkbuf_leaf_41_clk/Z (CLKBUF_X3)
                                         clknet_leaf_41_clk (net)
                  0.01    0.00    0.14 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.14   clock reconvergence pessimism
                          0.00    0.15   library hold time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[24] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   12.56    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   26.42    0.02    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_6__f_clk/A (CLKBUF_X3)
    10   26.30    0.02    0.05    0.10 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
                                         clknet_3_6__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_41_clk/A (CLKBUF_X3)
     9   10.42    0.01    0.04    0.14 ^ clkbuf_leaf_41_clk/Z (CLKBUF_X3)
                                         clknet_leaf_41_clk (net)
                  0.01    0.00    0.14 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     5   11.20    0.03    0.11    0.25 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.03    0.00    0.25 ^ _3767_/A (HA_X1)
     1    1.73    0.01    0.04    0.29 ^ _3767_/CO (HA_X1)
                                         _0024_ (net)
                  0.01    0.00    0.29 ^ _2162_/A (INV_X1)
     3    5.57    0.01    0.01    0.30 v _2162_/ZN (INV_X1)
                                         _0006_ (net)
                  0.01    0.00    0.30 v _3757_/CI (FA_X1)
     2    6.50    0.02    0.08    0.38 v _3757_/CO (FA_X1)
                                         _0007_ (net)
                  0.02    0.00    0.38 v _2160_/B (XNOR2_X2)
     3    8.00    0.03    0.05    0.43 ^ _2160_/ZN (XNOR2_X2)
                                         _0604_ (net)
                  0.03    0.00    0.43 ^ _2181_/A4 (NAND4_X2)
     1    6.18    0.02    0.04    0.47 v _2181_/ZN (NAND4_X2)
                                         _0621_ (net)
                  0.02    0.00    0.47 v _2182_/A3 (NOR3_X4)
     4   16.64    0.04    0.08    0.55 ^ _2182_/ZN (NOR3_X4)
                                         _0622_ (net)
                  0.04    0.00    0.55 ^ _2185_/B2 (OAI21_X4)
    29   64.30    0.04    0.06    0.61 v _2185_/ZN (OAI21_X4)
                                         net96 (net)
                  0.04    0.00    0.61 v _2186_/A (INV_X4)
    32   64.98    0.04    0.06    0.67 ^ _2186_/ZN (INV_X4)
                                         net44 (net)
                  0.04    0.00    0.67 ^ place172/A (BUF_X8)
    44   82.25    0.02    0.05    0.72 ^ place172/Z (BUF_X8)
                                         net172 (net)
                  0.03    0.00    0.72 ^ _3707_/A3 (NAND3_X1)
     1    1.73    0.02    0.02    0.75 v _3707_/ZN (NAND3_X1)
                                         _1547_ (net)
                  0.02    0.00    0.75 v _3708_/A2 (NAND2_X1)
     1    4.23    0.02    0.03    0.78 ^ _3708_/ZN (NAND2_X1)
                                         net80 (net)
                  0.02    0.00    0.78 ^ output80/A (BUF_X1)
     1    0.73    0.01    0.02    0.80 ^ output80/Z (BUF_X1)
                                         rd_data[24] (net)
                  0.01    0.00    0.80 ^ rd_data[24] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[24] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   12.56    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   26.42    0.02    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.05 ^ clkbuf_3_6__f_clk/A (CLKBUF_X3)
    10   26.30    0.02    0.05    0.10 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
                                         clknet_3_6__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_41_clk/A (CLKBUF_X3)
     9   10.42    0.01    0.04    0.14 ^ clkbuf_leaf_41_clk/Z (CLKBUF_X3)
                                         clknet_leaf_41_clk (net)
                  0.01    0.00    0.14 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     5   11.20    0.03    0.11    0.25 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.03    0.00    0.25 ^ _3767_/A (HA_X1)
     1    1.73    0.01    0.04    0.29 ^ _3767_/CO (HA_X1)
                                         _0024_ (net)
                  0.01    0.00    0.29 ^ _2162_/A (INV_X1)
     3    5.57    0.01    0.01    0.30 v _2162_/ZN (INV_X1)
                                         _0006_ (net)
                  0.01    0.00    0.30 v _3757_/CI (FA_X1)
     2    6.50    0.02    0.08    0.38 v _3757_/CO (FA_X1)
                                         _0007_ (net)
                  0.02    0.00    0.38 v _2160_/B (XNOR2_X2)
     3    8.00    0.03    0.05    0.43 ^ _2160_/ZN (XNOR2_X2)
                                         _0604_ (net)
                  0.03    0.00    0.43 ^ _2181_/A4 (NAND4_X2)
     1    6.18    0.02    0.04    0.47 v _2181_/ZN (NAND4_X2)
                                         _0621_ (net)
                  0.02    0.00    0.47 v _2182_/A3 (NOR3_X4)
     4   16.64    0.04    0.08    0.55 ^ _2182_/ZN (NOR3_X4)
                                         _0622_ (net)
                  0.04    0.00    0.55 ^ _2185_/B2 (OAI21_X4)
    29   64.30    0.04    0.06    0.61 v _2185_/ZN (OAI21_X4)
                                         net96 (net)
                  0.04    0.00    0.61 v _2186_/A (INV_X4)
    32   64.98    0.04    0.06    0.67 ^ _2186_/ZN (INV_X4)
                                         net44 (net)
                  0.04    0.00    0.67 ^ place172/A (BUF_X8)
    44   82.25    0.02    0.05    0.72 ^ place172/Z (BUF_X8)
                                         net172 (net)
                  0.03    0.00    0.72 ^ _3707_/A3 (NAND3_X1)
     1    1.73    0.02    0.02    0.75 v _3707_/ZN (NAND3_X1)
                                         _1547_ (net)
                  0.02    0.00    0.75 v _3708_/A2 (NAND2_X1)
     1    4.23    0.02    0.03    0.78 ^ _3708_/ZN (NAND2_X1)
                                         net80 (net)
                  0.02    0.00    0.78 ^ output80/A (BUF_X1)
     1    0.73    0.01    0.02    0.80 ^ output80/Z (BUF_X1)
                                         rd_data[24] (net)
                  0.01    0.00    0.80 ^ rd_data[24] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.09964944422245026

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5019

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
9.12633991241455

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8716

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.10 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_41_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.11    0.25 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.29 ^ _3767_/CO (HA_X1)
   0.01    0.30 v _2162_/ZN (INV_X1)
   0.12    0.43 ^ _3757_/S (FA_X1)
   0.02    0.44 v _2178_/ZN (INV_X1)
   0.03    0.47 ^ _2179_/ZN (NAND4_X1)
   0.02    0.50 v _2180_/ZN (AOI21_X4)
   0.11    0.60 ^ _2185_/ZN (OAI21_X4)
   0.05    0.65 v _2186_/ZN (INV_X4)
   0.05    0.70 v place172/Z (BUF_X8)
   0.09    0.79 v _2877_/ZN (OR3_X1)
   0.03    0.82 ^ _3625_/ZN (AOI21_X1)
   0.00    0.82 ^ rd_ptr[3]$_SDFFE_PN0P_/D (DFF_X1)
           0.82   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    1.10 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
   0.04    1.14 ^ clkbuf_leaf_43_clk/Z (CLKBUF_X3)
   0.00    1.14 ^ rd_ptr[3]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.14   clock reconvergence pessimism
  -0.03    1.11   library setup time
           1.11   data required time
---------------------------------------------------------
           1.11   data required time
          -0.82   data arrival time
---------------------------------------------------------
           0.29   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.10 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_41_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.07    0.21 v rd_ptr[0]$_SDFFE_PN0P_/QN (DFF_X1)
   0.02    0.23 ^ _3621_/ZN (NAND2_X1)
   0.01    0.24 v _3622_/ZN (OAI21_X1)
   0.00    0.24 v rd_ptr[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.24   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    0.10 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_41_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.14   clock reconvergence pessimism
   0.00    0.15   library hold time
           0.15   data required time
---------------------------------------------------------
           0.15   data required time
          -0.24   data arrival time
---------------------------------------------------------
           0.09   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1435

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1436

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.7994

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0006

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.075056

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.66e-03   4.50e-04   4.45e-05   6.15e-03  45.1%
Combinational          2.84e-03   2.31e-03   4.57e-05   5.20e-03  38.1%
Clock                  1.07e-03   1.22e-03   3.53e-06   2.29e-03  16.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.56e-03   3.99e-03   9.38e-05   1.36e-02 100.0%
                          70.1%      29.2%       0.7%
