;redcode
;assert 1
	SPL 0, #-4
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @427, 100
	SLT 701, 0
	SLT #18, <1
	SUB 10, @10
	SPL 0, #-4
	SUB 1, -1
	ADD #18, <1
	SUB 12, @10
	SUB 12, @10
	SLT 761, 0
	SLT 761, 0
	SUB #72, @200
	SUB 1, -1
	ADD @127, 106
	JMN 300, 90
	SUB #72, @200
	SUB 1, -1
	MOV 110, 9
	SUB #72, @200
	JMP 12, <10
	JMP 12, <10
	JMP 12, <10
	DJN -1, @-20
	MOV 761, 0
	SUB @121, 106
	SLT 761, 0
	ADD 1, -1
	ADD 210, 30
	SLT 761, 0
	JMZ 18, @101
	SLT 761, 0
	SUB @127, 106
	CMP -7, <-420
	SUB @127, 106
	SPL @-400, -600
	SUB @-0, @402
	SUB @-0, @402
	JMZ @191, 136
	JMZ @191, 136
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <332
	SPL 0, <332
	SPL 0, #-4
	SPL 0, <332
	MOV -7, <-20
	SUB #2, <-9
