From e93010e72b694b82bf7b517f80c54561ce14000f Mon Sep 17 00:00:00 2001
From: Binh Nguyen <binh.nguyen.uw@renesas.com>
Date: Mon, 16 Sep 2019 11:53:56 +0700
Subject: [PATCH] plat: renesas: bl2_fusa: add HIHOPE-RZG2M ECC support

Add HIHOPE-RZG2M ECC support options

Signed-off-by: Binh Nguyen <binh.nguyen.uw@renesas.com>
---
 plat/renesas/rcar/bl2_fusa.c       | 19 +++++++++++++++++++
 plat/renesas/rcar/bl2_rcar_setup.c |  7 +++++++
 plat/renesas/rcar/platform.mk      |  6 ++++++
 3 files changed, 32 insertions(+)

diff --git a/plat/renesas/rcar/bl2_fusa.c b/plat/renesas/rcar/bl2_fusa.c
index 0bc2e37..e8628ac 100644
--- a/plat/renesas/rcar/bl2_fusa.c
+++ b/plat/renesas/rcar/bl2_fusa.c
@@ -13,6 +13,7 @@
 #define	DFUSAAREACR		0xE6785000	/* DRAM FuSa Area Conf */
 #define	DECCAREACR		0xE6785040	/* DRAM ECC Area Conf */
 #define	NUM_DAREA		16
+#define	FUSACR			0xE6784020	/* FuSa Ctrl */
 
 /* As the saddr, specify high-memory address (> 4 GB) */
 #define	FUSAAREACR(en, size, saddr)	\
@@ -20,6 +21,10 @@
 #define	ECCAREACR(ecc, saddr) \
 	(((uint32_t)ecc << 31) | (uint32_t)(((uintptr_t)saddr) >> 12))
 
+#define	EFUSASEL(x)	((uint32_t)x & 0xff) << 24	/*Setting for Extra Split mode*/
+#define	DFUSASEL(x)	((uint32_t)x & 0xff) << 16	/*Setting for DRAM*/
+#define	SFUSASEL(x)	((uint32_t)x & 0x3f)		/*Setting for SRAM*/
+
 #ifndef ARRAY_SIZE
 #define	ARRAY_SIZE(a)		(sizeof(a) / sizeof(a[0]))
 #endif
@@ -75,3 +80,17 @@ void bl2_enable_ecc_ek874(void)
 	}
 
 }
+
+void bl2_enable_ecc_hihope_rzg2m(void)
+{
+	mmio_write_32((uintptr_t)((uint32_t *)FUSACR), EFUSASEL(0)
+#if (RZG_DRAM_ECC_FULL == 1)
+						     | DFUSASEL(0xff)
+#else //(RZG_DRAM_ECC_FULL == 1)
+						     | DFUSASEL(0x00)
+#endif //(RZG_DRAM_ECC_FULL == 1)
+						     | SFUSASEL(0));
+#if (RZG_DRAM_ECC_FULL == 1)
+	NOTICE("BL2: DRAM FULL ECC Configured (DFUSASEL=0x%x)\n",DFUSASEL(0xff));
+#endif //(RZG_DRAM_ECC_FULL == 1)
+}
diff --git a/plat/renesas/rcar/bl2_rcar_setup.c b/plat/renesas/rcar/bl2_rcar_setup.c
index a18b105..22f7567 100644
--- a/plat/renesas/rcar/bl2_rcar_setup.c
+++ b/plat/renesas/rcar/bl2_rcar_setup.c
@@ -704,6 +704,13 @@ static void rcar_bl2_early_platform_setup(const meminfo_t *mem_layout)
 	}
 #endif
 
+#if (RZG_DRAM_HIHOPE_RZG2M_ECC == 1)
+        {
+                extern void bl2_enable_ecc_hihope_rzg2m(void);
+                bl2_enable_ecc_hihope_rzg2m();
+        }
+#endif
+
 	if ((modemr_boot_dev == MODEMR_BOOT_DEV_EMMC_25X1) ||
 	    (modemr_boot_dev == MODEMR_BOOT_DEV_EMMC_50X8)) {
 		/* Initialize eMMC */
diff --git a/plat/renesas/rcar/platform.mk b/plat/renesas/rcar/platform.mk
index 94a0ae2..d7dfd68 100644
--- a/plat/renesas/rcar/platform.mk
+++ b/plat/renesas/rcar/platform.mk
@@ -373,6 +373,12 @@ RZG_DRAM_EK874_ECC :=0
 endif
 $(eval $(call add_define,RZG_DRAM_EK874_ECC))
 
+# Process RZG_DRAM_HIHOPE_RZG2M_ECC flag
+ifndef RZG_DRAM_HIHOPE_RZG2M_ECC
+RZG_DRAM_HIHOPE_RZG2M_ECC :=0
+endif
+$(eval $(call add_define,RZG_DRAM_HIHOPE_RZG2M_ECC))
+
 # Process RZG_DRAM_ECC_FULL flag
 ifndef RZG_DRAM_ECC_FULL
 RZG_DRAM_ECC_FULL :=0
-- 
2.7.4

