static void F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 ;\r\nunsigned long V_5 , V_6 ;\r\nasm volatile("slbmte %0,%0; slbia" : : "r" (0));\r\nV_4 = V_2 -> V_7 . V_3 . V_8 ;\r\nif ( ! V_4 )\r\nreturn;\r\nV_6 = F_2 ( V_9 , F_3 ( V_4 -> V_10 ) , V_11 ) ;\r\nif ( ( void * ) & V_4 -> V_12 [ V_6 ] > V_2 -> V_7 . V_3 . V_13 )\r\nreturn;\r\nfor ( V_5 = 0 ; V_5 < V_6 ; ++ V_5 ) {\r\nunsigned long V_14 = F_4 ( V_4 -> V_12 [ V_5 ] . V_15 ) ;\r\nunsigned long V_16 = F_4 ( V_4 -> V_12 [ V_5 ] . V_17 ) ;\r\nV_14 = ( V_14 & ~ 0xFFFul ) | V_5 ;\r\nasm volatile("slbmte %0,%1" : : "r" (rs), "r" (rb));\r\n}\r\n}\r\nstatic long F_5 ( struct V_1 * V_2 )\r\n{\r\nunsigned long V_18 = V_2 -> V_7 . V_19 . V_20 ;\r\nstruct V_21 V_22 ;\r\nlong V_23 = 1 ;\r\nif ( V_18 & V_24 ) {\r\nunsigned long V_25 = V_2 -> V_7 . V_19 . V_25 ;\r\nif ( V_25 & ( V_26 | V_27 |\r\nV_28 | V_29 ) ) {\r\nF_1 ( V_2 ) ;\r\nV_25 &= ~ ( V_26 | V_27 |\r\nV_28 | V_29 ) ;\r\n}\r\nif ( V_25 & V_30 ) {\r\nif ( V_31 && V_31 -> V_32 )\r\nV_31 -> V_32 ( V_33 ) ;\r\nV_25 &= ~ V_30 ;\r\n}\r\nif ( V_25 & 0xffffffffUL )\r\nV_23 = 0 ;\r\n}\r\nswitch ( ( V_18 >> V_34 ) & V_35 ) {\r\ncase 0 :\r\nbreak;\r\ncase V_36 :\r\ncase V_37 :\r\ncase V_38 :\r\nF_1 ( V_2 ) ;\r\nbreak;\r\ncase V_39 :\r\nif ( V_31 && V_31 -> V_32 )\r\nV_31 -> V_32 ( V_33 ) ;\r\nbreak;\r\ndefault:\r\nV_23 = 0 ;\r\n}\r\nif ( ! F_6 ( & V_22 , V_40 ) )\r\ngoto V_41;\r\nif ( V_22 . V_42 == V_43 &&\r\n( V_22 . V_44 == V_45 ||\r\nV_22 . V_46 == V_47 ) )\r\nV_23 = 1 ;\r\nV_41:\r\nif ( V_2 -> V_48 -> V_7 . V_49 ) {\r\nmemset ( & V_2 -> V_7 . V_22 , 0 , sizeof( V_2 -> V_7 . V_22 ) ) ;\r\nif ( F_6 ( & V_22 , V_50 ) ) {\r\nV_2 -> V_7 . V_22 = V_22 ;\r\n}\r\n} else\r\nF_7 () ;\r\nreturn V_23 ;\r\n}\r\nlong F_8 ( struct V_1 * V_2 )\r\n{\r\nreturn F_5 ( V_2 ) ;\r\n}\r\nstatic inline int F_9 ( void )\r\n{\r\nif ( V_51 -> V_52 . V_53 )\r\nreturn V_51 -> V_52 . V_53 -> V_54 ;\r\nreturn V_55 ;\r\n}\r\nvoid F_10 ( void )\r\n{\r\nint V_56 , V_57 ;\r\nV_56 = F_11 ( V_51 -> V_58 ) ;\r\nV_57 = V_56 / F_9 () ;\r\nV_51 -> V_59 -> V_60 [ V_57 ] = 1 ;\r\n}\r\nvoid F_12 ( void )\r\n{\r\nint V_56 , V_57 ;\r\nV_56 = F_11 ( V_51 -> V_58 ) ;\r\nV_57 = V_56 / F_9 () ;\r\nV_51 -> V_59 -> V_60 [ V_57 ] = 0 ;\r\n}\r\nstatic bool F_13 ( void )\r\n{\r\nif ( F_14 ( V_61 ,\r\n& V_51 -> V_59 -> V_62 ) )\r\nreturn false ;\r\nreturn true ;\r\n}\r\nstatic void F_15 ( void )\r\n{\r\nF_16 ( V_61 ,\r\n& V_51 -> V_59 -> V_62 ) ;\r\n}\r\nlong F_17 ( void )\r\n{\r\nint V_63 = V_51 -> V_52 . V_63 ;\r\nbool V_64 ;\r\nF_18 ( V_63 != 0 ) ;\r\nF_19 ( V_65 . V_66 ) ;\r\nV_64 = F_13 () ;\r\nF_12 () ;\r\nF_20 () ;\r\nif ( V_67 . V_68 )\r\nV_67 . V_68 ( NULL ) ;\r\nif ( V_64 ) {\r\nF_21 () ;\r\nF_15 () ;\r\n} else {\r\nF_22 () ;\r\n}\r\nreturn 0 ;\r\n}
