#-----------------------------------------------------------
# xsim v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 13 15:58:47 2016
# Process ID: 4512
# Current directory: /home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/calcHash/xsim_script.tcl}
# Log file: /home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/xsim.log
# Journal file: /home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/calcHash/xsim_script.tcl
# xsim {calcHash} -autoloadwcfg -tclbatch {calcHash.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source calcHash.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "57415000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 57455 ns : File "/home/insujang/cs710/xilinx_hls_workspace/getVariableChunk_2/getVariableChunk2/solution1/sim/verilog/calcHash.autotb.v" Line 195
## quit
INFO: [Common 17-206] Exiting xsim at Sun Nov 13 15:58:49 2016...
