git clone --depth 1 --no-tags https://github.com/tharindurathnayaka/FYP_Tharindu_Rathnayaka.git f:/verilog_sva_gh_scraper/data/full_repos/696601605
git clone --depth 1 --no-tags https://github.com/Thomas180105/ToyALU.git f:/verilog_sva_gh_scraper/data/full_repos/697397863
git clone --depth 1 --no-tags https://github.com/algofoogle/tt05-raybox-zero.git f:/verilog_sva_gh_scraper/data/full_repos/697565546
git clone --depth 1 --no-tags https://github.com/wayneouow/ICC2006_TRIANGLE.git f:/verilog_sva_gh_scraper/data/full_repos/697954137
git clone --depth 1 --no-tags https://github.com/linhengpei/ICLAB.git f:/verilog_sva_gh_scraper/data/full_repos/698613070
git clone --depth 1 --no-tags https://github.com/areast21/unrolled_AES-128_Encryption_Engine.git f:/verilog_sva_gh_scraper/data/full_repos/693697960
git clone --depth 1 --no-tags https://github.com/lotus9x9/NYCU-ICLAB-2023-FALL.git f:/verilog_sva_gh_scraper/data/full_repos/696374760
git clone --depth 1 --no-tags https://github.com/Brianhhhhhh/ECE552.git f:/verilog_sva_gh_scraper/data/full_repos/694987701
git clone --depth 1 --no-tags https://github.com/FPGAOL-CE/picorv32-caas.git f:/verilog_sva_gh_scraper/data/full_repos/699890955
git clone --depth 1 --no-tags https://github.com/Oliverz1206/Duke_S1_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/692865548
git clone --depth 1 --no-tags https://github.com/AdamNassan/TrafficLightControl-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/694209278
git clone --depth 1 --no-tags https://github.com/zhutao-a/Ic_Learning.git f:/verilog_sva_gh_scraper/data/full_repos/693460854
git clone --depth 1 --no-tags https://github.com/rolance110/IC_Design_Contest.git f:/verilog_sva_gh_scraper/data/full_repos/693741657
git clone --depth 1 --no-tags https://github.com/Trufflechoco/ELEC391_Comm_Sys_Clone.git f:/verilog_sva_gh_scraper/data/full_repos/694881854
git clone --depth 1 --no-tags https://github.com/WesleyRdS/PBL1-CD.git f:/verilog_sva_gh_scraper/data/full_repos/692868238
git clone --depth 1 --no-tags https://github.com/Scdavey/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/692878195
git clone --depth 1 --no-tags https://github.com/Manish0120/GCD-Verilog-Code-using-Datapath-and-Controller-Design.git f:/verilog_sva_gh_scraper/data/full_repos/692820101
git clone --depth 1 --no-tags https://github.com/chipmuenk/tt_05.git f:/verilog_sva_gh_scraper/data/full_repos/692693589
git clone --depth 1 --no-tags https://github.com/imhonghong/1121_HDL_CSE425.git f:/verilog_sva_gh_scraper/data/full_repos/695017003
git clone --depth 1 --no-tags https://github.com/MayankP2003/101_pattern_detector.git f:/verilog_sva_gh_scraper/data/full_repos/695153236
git clone --depth 1 --no-tags https://github.com/mmario233/digital-circuit-experiment.git f:/verilog_sva_gh_scraper/data/full_repos/694954419
git clone --depth 1 --no-tags https://github.com/ManasaDeviMalla/mod1000counter_Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/694218630
git clone --depth 1 --no-tags https://github.com/suraj4840/Half_adder_001.git f:/verilog_sva_gh_scraper/data/full_repos/695563701
git clone --depth 1 --no-tags https://github.com/ErenSerhatA/VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/696919861
git clone --depth 1 --no-tags https://github.com/eslamaoao/Automatic_Garage_Door_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/697588101
git clone --depth 1 --no-tags https://github.com/eslamaoao/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/697586338
git clone --depth 1 --no-tags https://github.com/heertariwala/SPI_PROTOCOL.git f:/verilog_sva_gh_scraper/data/full_repos/697731370
git clone --depth 1 --no-tags https://github.com/alexdocu1/Lab3ECE128.git f:/verilog_sva_gh_scraper/data/full_repos/696584903
git clone --depth 1 --no-tags https://github.com/toastedcrumpets/upduino-notes.git f:/verilog_sva_gh_scraper/data/full_repos/696021547
git clone --depth 1 --no-tags https://github.com/suraj4840/FF_USING_SRFF_012.git f:/verilog_sva_gh_scraper/data/full_repos/696289146
git clone --depth 1 --no-tags https://github.com/arpitpaul/TLC-system.git f:/verilog_sva_gh_scraper/data/full_repos/696330449
git clone --depth 1 --no-tags https://github.com/wayneouow/ICC2014_STI_DAC.git f:/verilog_sva_gh_scraper/data/full_repos/697950190
git clone --depth 1 --no-tags https://github.com/EvangelinaCastellano/TP1_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/697973136
git clone --depth 1 --no-tags https://github.com/AbelCategory/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/696773479
git clone --depth 1 --no-tags https://github.com/alikera/Computer-Aided-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/699539618
git clone --depth 1 --no-tags https://github.com/EvangelinaCastellano/TP2_UART.git f:/verilog_sva_gh_scraper/data/full_repos/699898183
git clone --depth 1 --no-tags https://github.com/uwusfq13/USFQ_A_Chip.git f:/verilog_sva_gh_scraper/data/full_repos/695312549
git clone --depth 1 --no-tags https://github.com/suraj4840/Ripple_carry_adder_003.git f:/verilog_sva_gh_scraper/data/full_repos/695573592
git clone --depth 1 --no-tags https://github.com/LuisBaiano/TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL02.git f:/verilog_sva_gh_scraper/data/full_repos/695887870
git clone --depth 1 --no-tags https://github.com/xxxuanruby/example.git f:/verilog_sva_gh_scraper/data/full_repos/696612818
git clone --depth 1 --no-tags https://github.com/majaszturmaj/zyboz7-20-led-arcade.git f:/verilog_sva_gh_scraper/data/full_repos/695859511
git clone --depth 1 --no-tags https://github.com/BhanuPrakash4050/Mod-10-counter.git f:/verilog_sva_gh_scraper/data/full_repos/692657667
git clone --depth 1 --no-tags https://github.com/256-daisuki/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/692709162
git clone --depth 1 --no-tags https://github.com/SujaySubbu/RISCV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/697923963
git clone --depth 1 --no-tags https://github.com/wayneouow/training_MAC.git f:/verilog_sva_gh_scraper/data/full_repos/697955132
git clone --depth 1 --no-tags https://github.com/theFestest/tt5-tiny-eq-visualizer.git f:/verilog_sva_gh_scraper/data/full_repos/699028469
git clone --depth 1 --no-tags https://github.com/Shahiraosama/-RTL-to-GDS_Implementation_of_Low_Power_Configurable_Multi_Clock_Digital_System-.git f:/verilog_sva_gh_scraper/data/full_repos/699360660
git clone --depth 1 --no-tags https://github.com/Purdue-SoCET/OpenLane.git f:/verilog_sva_gh_scraper/data/full_repos/694350741
git clone --depth 1 --no-tags https://github.com/kaivalyaeAnilP/RISC-V-Processor-32-bit.git f:/verilog_sva_gh_scraper/data/full_repos/699928560
git clone --depth 1 --no-tags https://github.com/3bdumhrous/RISC_V_single.git f:/verilog_sva_gh_scraper/data/full_repos/692690830
git clone --depth 1 --no-tags https://github.com/SanmatiM/C36370-Reconfigurable_systems.git f:/verilog_sva_gh_scraper/data/full_repos/695994252
git clone --depth 1 --no-tags https://github.com/princepavanm/expo_svg_usb.git f:/verilog_sva_gh_scraper/data/full_repos/693597163
git clone --depth 1 --no-tags https://github.com/StevenShen3641/CSC3050-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/696198245
git clone --depth 1 --no-tags https://github.com/DRaz1r/MIPS_Pipeline-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/694926415
git clone --depth 1 --no-tags https://github.com/generobruno/Basys3_Proyects.git f:/verilog_sva_gh_scraper/data/full_repos/697527480
git clone --depth 1 --no-tags https://github.com/guanyu0108/SOC.git f:/verilog_sva_gh_scraper/data/full_repos/698464512
git clone --depth 1 --no-tags https://github.com/YeJianbo/mccpu.git f:/verilog_sva_gh_scraper/data/full_repos/693142602
git clone --depth 1 --no-tags https://github.com/Ranjaniot/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/697910118
git clone --depth 1 --no-tags https://github.com/atkaranika/VLSI-design.git f:/verilog_sva_gh_scraper/data/full_repos/697945029
git clone --depth 1 --no-tags https://github.com/dip-0011/porcessor_with_memory.git f:/verilog_sva_gh_scraper/data/full_repos/693950503
git clone --depth 1 --no-tags https://github.com/Neuro-mancer/SystemVerilog-8-Bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/694879714
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/694876666
git clone --depth 1 --no-tags https://github.com/MostafaEssamAbdelhameed/UART.git f:/verilog_sva_gh_scraper/data/full_repos/694871841
git clone --depth 1 --no-tags https://github.com/rudra-101/16-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/699872505
git clone --depth 1 --no-tags https://github.com/suraj4840/Majority_detector_025.git f:/verilog_sva_gh_scraper/data/full_repos/698348498
git clone --depth 1 --no-tags https://github.com/OmarBadr108/UART_RX.git f:/verilog_sva_gh_scraper/data/full_repos/699657824
git clone --depth 1 --no-tags https://github.com/uwusfq13/my_chip.git f:/verilog_sva_gh_scraper/data/full_repos/698684126
git clone --depth 1 --no-tags https://github.com/Likhitha811/PiPelined-Architecture-of-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/697829537
git clone --depth 1 --no-tags https://github.com/Songfung/SOM_image_processor.git f:/verilog_sva_gh_scraper/data/full_repos/698663563
git clone --depth 1 --no-tags https://github.com/EmiZanotti/TP2_UART.git f:/verilog_sva_gh_scraper/data/full_repos/698773570
git clone --depth 1 --no-tags https://github.com/himanshu5-prog/tt_um_myChip.git f:/verilog_sva_gh_scraper/data/full_repos/698749069
git clone --depth 1 --no-tags https://github.com/gururajtodurkar/multiplier_16bit.git f:/verilog_sva_gh_scraper/data/full_repos/699186144
git clone --depth 1 --no-tags https://github.com/maiomar88/Custom-PRBS-15-Block.git f:/verilog_sva_gh_scraper/data/full_repos/699342870
git clone --depth 1 --no-tags https://github.com/JuanFelipeSerafim/microwaveOven-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/698946651
git clone --depth 1 --no-tags https://github.com/ramdasjagtap/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/698850121
git clone --depth 1 --no-tags https://github.com/SaiNageshyr/AMBA-AHB-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/696816330
git clone --depth 1 --no-tags https://github.com/time-inter-space/Arch-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/697076003
git clone --depth 1 --no-tags https://github.com/aidenhammond/mechanical-imr-2.git f:/verilog_sva_gh_scraper/data/full_repos/694470812
git clone --depth 1 --no-tags https://github.com/eliquinox/xoc-caravel.git f:/verilog_sva_gh_scraper/data/full_repos/695600150
git clone --depth 1 --no-tags https://github.com/PaunchiciAndrei/APB_Slave.git f:/verilog_sva_gh_scraper/data/full_repos/697469982
git clone --depth 1 --no-tags https://github.com/johnnyzaet08/TEMP_SO.git f:/verilog_sva_gh_scraper/data/full_repos/697514724
git clone --depth 1 --no-tags https://github.com/Nexus-Agni/CipherForge-.git f:/verilog_sva_gh_scraper/data/full_repos/698071010
git clone --depth 1 --no-tags https://github.com/jassingh27/Fantastic4.git f:/verilog_sva_gh_scraper/data/full_repos/694667140
git clone --depth 1 --no-tags https://github.com/im-prajwal/SPI_VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/694574236
git clone --depth 1 --no-tags https://github.com/muhammad-maarij-zeeshan/stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/693473737
git clone --depth 1 --no-tags https://github.com/muhammad-maarij-zeeshan/fifo-memory-controller.git f:/verilog_sva_gh_scraper/data/full_repos/693476094
git clone --depth 1 --no-tags https://github.com/21EL035/DSD-Assignment-3.git f:/verilog_sva_gh_scraper/data/full_repos/695402561
git clone --depth 1 --no-tags https://github.com/nm1207/DNN_ACC_IITGN.git f:/verilog_sva_gh_scraper/data/full_repos/694837195
git clone --depth 1 --no-tags https://github.com/Graffitio/FPGA_Multifunction_Fan.git f:/verilog_sva_gh_scraper/data/full_repos/694978456
git clone --depth 1 --no-tags https://github.com/ECMG19/projects.git f:/verilog_sva_gh_scraper/data/full_repos/694825881
git clone --depth 1 --no-tags https://github.com/mohammadmahdi255/Circuit-Logic-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/696067185
git clone --depth 1 --no-tags https://github.com/RohanS-14/SIPO_.git f:/verilog_sva_gh_scraper/data/full_repos/693655267
git clone --depth 1 --no-tags https://github.com/thuat-nt/MulColRO.git f:/verilog_sva_gh_scraper/data/full_repos/695369168
git clone --depth 1 --no-tags https://github.com/jbilander/Exploring-Graphics.git f:/verilog_sva_gh_scraper/data/full_repos/697418701
git clone --depth 1 --no-tags https://github.com/AbhinavM2000/MV401D.git f:/verilog_sva_gh_scraper/data/full_repos/695690140
git clone --depth 1 --no-tags https://github.com/dlwodyd123/ECE_experiment.git f:/verilog_sva_gh_scraper/data/full_repos/694785049
git clone --depth 1 --no-tags https://github.com/Helazhary/DigitalDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/693290384
git clone --depth 1 --no-tags https://github.com/pkrishnavamsi0709/verilogMiniProjects.git f:/verilog_sva_gh_scraper/data/full_repos/693692208
git clone --depth 1 --no-tags https://github.com/ravenCrown0627/caravel_wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/694187954
git clone --depth 1 --no-tags https://github.com/alvinjinsung/EE312_Introduction_to_Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/695014202
