
synthesis -f "ProjetoLaser_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Wed Oct 08 19:44:56 2025


Command Line:  synthesis -f ProjetoLaser_impl1_lattice.synproj -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-45F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/impl1 (searchpath added)
-p C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser (searchpath added)
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/top.v
Verilog design file = C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/pwm_led.v
NGD file = ProjetoLaser_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v. VERI-1482
Analyzing Verilog file c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v(5): " arg1="top" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v" arg3="5"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(55): " arg1="BB" arg2="C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v" arg3="55"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v(3): " arg1="pwm_led" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v" arg3="3"  />
    <postMsg mid="35901220" type="Warning" dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v(38): " arg1="full" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v" arg3="38"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v(81): " arg1="32" arg2="15" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v" arg4="81"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v(82): " arg1="32" arg2="15" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v" arg4="82"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v(83): " arg1="32" arg2="15" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v" arg4="83"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v(84): " arg1="32" arg2="15" arg3="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v" arg4="84"  />
Last elaborated design is top()
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = top.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="n696"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pwr"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v(24): " arg1="_316" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v" arg3="24"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v(25): " arg1="" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/top.v" arg3="25"  />
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 00000000001

 0001 -> 00000000010

 0010 -> 00000000100

 0011 -> 00000001000

 0100 -> 00000010000

 0101 -> 00000100000

 0110 -> 00001000000

 0111 -> 00010000000

 1000 -> 00100000000

 1001 -> 01000000000

 1010 -> 10000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="seq_state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000 -> 000001

 001 -> 000010

 010 -> 000100

 011 -> 001000

 101 -> 010000

 110 -> 100000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="write_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="write_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="write_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="write_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="write_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="write_data"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="write_data"  />


######### Begin FIR Info ########


Number of FIR filters recognized: 1



######### End FIR Info ########


    <postMsg mid="35935035" type="Warning" dynamic="2" navigation="2" arg0="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v(75): " arg1="_add_1_1295_i3" arg2="c:/users/guilherme blanco/desktop/college/embarcatechfase2/placafpga/projetos/projetolaser/pwm_led.v" arg3="75"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="_add_1_1295_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\u_bar/mult_11_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001748" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="_add_1_1295_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="add_1287_e3"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\u_bar/mult_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\u_bar/mult_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\u_bar/mult_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\u_bar/mult_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\u_bar/mult_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\u_bar/mult_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\u_bar/mult_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\u_bar/mult_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\u_bar/mult_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\u_bar/mult_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\u_bar/mult_11_e1"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\u_bar/mult_11_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="add_1287_e2"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="add_1287_e2"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="sda"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="scl"  />
GSR instance connected to net write_data_7__N_239[0].
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   3433 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file ProjetoLaser_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 225 of 44457 (0 % )
BB => 2
CCU2C => 842
FD1P3AX => 22
FD1P3IX => 82
FD1P3JX => 4
FD1S3IX => 77
FD1S3JX => 40
GSR => 1
IB => 2
L6MUX21 => 4
LUT4 => 2317
MULT18X18D => 1
OB => 4
PFUMX => 32
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : fastclk_c, loads : 225
Clock Enable Nets
Number of Clock Enables: 24
Top 10 highest fanout Clock Enables:
  Net : fastclk_c_enable_79, loads : 32
  Net : rst_N_5, loads : 27
  Net : rx_ready, loads : 20
  Net : fastclk_c_enable_31, loads : 16
  Net : fastclk_c_enable_45, loads : 8
  Net : fastclk_c_enable_91, loads : 8
  Net : fastclk_c_enable_82, loads : 5
  Net : fastclk_c_enable_15, loads : 3
  Net : fastclk_c_enable_83, loads : 3
  Net : fastclk_c_enable_3, loads : 2
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n5, loads : 168
  Net : n38323, loads : 122
  Net : u_bar/n12154, loads : 80
  Net : u_bar/n38331, loads : 69
  Net : u_bar/n27382, loads : 69
  Net : u_bar/n3, loads : 64
  Net : u_bar/n28528, loads : 61
  Net : u_bar/n13610, loads : 61
  Net : n3556, loads : 60
  Net : u_bar/n13629, loads : 60
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fastclk_c]               |  200.000 MHz|    3.966 MHz|   207 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 237.621  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 13.844  secs
--------------------------------------------------------------

map -a "ECP5U" -p LFE5U-45F -t CABGA381 -s 6 -oc Commercial   "ProjetoLaser_impl1.ngd" -o "ProjetoLaser_impl1_map.ncd" -pr "ProjetoLaser_impl1.prf" -mp "ProjetoLaser_impl1.mrp" -lpf "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/impl1/ProjetoLaser_impl1.lpf" -lpf "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/ProjetoLaser.lpf"             
map:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: ProjetoLaser_impl1.ngd
   Picdevice="LFE5U-45F"

   Pictype="CABGA381"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-45FCABGA381, Performance used: 6.

Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.

Running general design DRC...

Removing unused logic...

Optimizing...

1140 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:    225 out of 44457 (1%)
      PFU registers:          225 out of 43848 (1%)
      PIO registers:            0 out of   609 (0%)
   Number of SLICEs:      2061 out of 21924 (9%)
      SLICEs as Logic/ROM:   2061 out of 21924 (9%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:        842 out of 21924 (4%)
   Number of LUT4s:        4001 out of 43848 (9%)
      Number used as logic LUTs:        2317
      Number used as distributed RAM:     0
      Number used as ripple logic:      1684
      Number used as shift registers:     0
   Number of PIO sites used: 8 out of 203 (4%)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          1
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  2 out of 144 (1 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  1
     Net fastclk_c: 131 loads, 131 rising, 0 falling (Driver: PIO fastclk )
   Number of Clock Enables:  24
     Net fastclk_c_enable_3: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_2: 1 loads, 1 LSLICEs
     Net rx_ready: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_15: 3 loads, 3 LSLICEs
     Net fastclk_c_enable_5: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_91: 4 loads, 4 LSLICEs
     Net fastclk_c_enable_82: 3 loads, 3 LSLICEs
     Net fastclk_c_enable_9: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_10: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_79: 16 loads, 16 LSLICEs
     Net fastclk_c_enable_45: 4 loads, 4 LSLICEs
     Net fastclk_c_enable_85: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_31: 8 loads, 8 LSLICEs
     Net fastclk_c_enable_14: 1 loads, 1 LSLICEs
     Net rst_N_5: 9 loads, 9 LSLICEs
     Net fastclk_c_enable_37: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_35: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_33: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_36: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_34: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_32: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_16: 1 loads, 1 LSLICEs
     Net fastclk_c_enable_47: 2 loads, 2 LSLICEs
     Net fastclk_c_enable_83: 2 loads, 2 LSLICEs
   Number of LSRs:  8
     Net n14113: 1 loads, 1 LSLICEs
     Net n33464: 1 loads, 1 LSLICEs
     Net n38323: 70 loads, 70 LSLICEs
     Net n29256: 2 loads, 2 LSLICEs
     Net u_bar/n14116: 8 loads, 8 LSLICEs
     Net u_bar/n12416: 26 loads, 26 LSLICEs
     Net u_bar/n12429: 4 loads, 4 LSLICEs
     Net u_bar/n13642: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n5: 168 loads
     Net u_bar/n12154: 80 loads
     Net n38323: 70 loads
     Net u_bar/n27382: 69 loads
     Net u_bar/n38331: 69 loads
     Net u_bar/n3: 64 loads
     Net u_bar/n13610: 61 loads
     Net u_bar/n28528: 61 loads
     Net n3556: 60 loads
     Net u_bar/n13629: 60 loads
 

   Number of warnings:  0
   Number of errors:    0


. MULT18X18D  u_bar/mult_11_mult_2:

Multiplier
	Operation A		Signed
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	Operation B		Signed
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	SYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 178 MB

Dumping design to file ProjetoLaser_impl1_map.ncd.

ncd2vdb "ProjetoLaser_impl1_map.ncd" ".vdbs/ProjetoLaser_impl1_map.vdb"

Loading device for application ncd2vdb from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.

mpartrce -p "ProjetoLaser_impl1.p2t" -f "ProjetoLaser_impl1.p3t" -tf "ProjetoLaser_impl1.pt" "ProjetoLaser_impl1_map.ncd" "ProjetoLaser_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "ProjetoLaser_impl1_map.ncd"
Wed Oct 08 19:45:12 2025

PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml" -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 ProjetoLaser_impl1_map.ncd ProjetoLaser_impl1.dir/5_1.ncd ProjetoLaser_impl1.prf
Preference file: ProjetoLaser_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file ProjetoLaser_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application par from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)       8/245           3% used
                      8/203           3% bonded

   SLICE           2061/21924         9% used

   GSR                1/1           100% used
   MULT18             1/72            1% used


Number of Signals: 4807
Number of Connections: 15160
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   8 out of 8 pins locked (100% locked).


The following 4 signals are selected to use the primary clock routing resources:
    fastclk_c (driver: fastclk, clk/ce/sr load #: 131/0/0)
    n38323 (driver: SLICE_1885, clk/ce/sr load #: 0/0/70)
    u_bar/n12416 (driver: u_bar/SLICE_1377, clk/ce/sr load #: 0/0/26)
    fastclk_c_enable_79 (driver: SLICE_1140, clk/ce/sr load #: 0/16/0)


Signal n38338 is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 3 secs 


Starting Placer Phase 1.
...........
Placer score = 237902643.
Finished Placer Phase 1.  REAL time: 7 secs 

Starting Placer Phase 2.
.
Placer score =  231684387
Finished Placer Phase 2.  REAL time: 9 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 1 out of 12 (8%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant TR Clocks:
  PRIMARY "fastclk_c" from comp "fastclk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 8
  PRIMARY "n38323" from F1 on comp "SLICE_1885" on site "R59C37A", CLK/CE/SR load = 8

  PRIMARY  : 2 out of 16 (12%)

Quadrant BL Clocks:
  PRIMARY "fastclk_c" from comp "fastclk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 55
  PRIMARY "n38323" from F1 on comp "SLICE_1885" on site "R59C37A", CLK/CE/SR load = 41
  PRIMARY "fastclk_c_enable_79" from F0 on comp "SLICE_1140" on site "R63C42B", CLK/CE/SR load = 16

  PRIMARY  : 3 out of 16 (18%)

Quadrant BR Clocks:
  PRIMARY "fastclk_c" from comp "fastclk" on PIO site "P3 (PL68C)", CLK/CE/SR load = 68
  PRIMARY "n38323" from F1 on comp "SLICE_1885" on site "R59C37A", CLK/CE/SR load = 21
  PRIMARY "u_bar/n12416" from F1 on comp "u_bar/SLICE_1377" on site "R26C55B", CLK/CE/SR load = 26

  PRIMARY  : 3 out of 16 (18%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   8 out of 245 (3.3%) PIO sites used.
   8 out of 203 (3.9%) bonded PIO sites used.
   Number of PIO comps: 8; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 27 (  0%) | -          | -          | -          |
| 1        | 0 / 33 (  0%) | -          | -          | -          |
| 2        | 5 / 32 ( 15%) | 3.3V       | -          | -          |
| 3        | 1 / 33 (  3%) | 3.3V       | -          | -          |
| 6        | 1 / 33 (  3%) | 3.3V       | -          | -          |
| 7        | 1 / 32 (  3%) | 3.3V       | -          | -          |
| 8        | 0 / 13 (  0%) | -          | -          | -          |
+----------+---------------+------------+------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18
# of MULT9                                                                 
# of MULT18                                                                
# of ALU24                                                                 
# of ALU54                                                                 
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice #:          19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
# of MULT9                                                                 
# of MULT18                                          1                     
# of ALU24                                                                 
# of ALU54                                                                 
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice 29         Component_Type       Physical_Type          Instance_Name        
 MULT18_R46C52         MULT18X18D             MULT18          u_bar/mult_11_mult_2    

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 8 secs 

Dumping design to file ProjetoLaser_impl1.dir/5_1.ncd.

0 connections routed; 15160 unrouted.
Starting router resource preassignment
DSP info: No dsp pins have been swapped.

Completed router resource preassignment. Real time: 14 secs 

Start NBR router at 19:45:26 10/08/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 19:45:26 10/08/25

Start NBR section for initial routing at 19:45:26 10/08/25
Level 1, iteration 1
210(0.01%) conflicts; 13267(87.51%) untouched conns; 1581454434 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -150.344ns/-1581454.435ns; real time: 18 secs 
Level 2, iteration 1
1695(0.08%) conflicts; 10598(69.91%) untouched conns; 1383073512 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -127.259ns/-1383073.512ns; real time: 22 secs 
Level 3, iteration 1
2129(0.10%) conflicts; 6156(40.61%) untouched conns; 1384628450 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -127.301ns/-1384628.451ns; real time: 27 secs 
Level 4, iteration 1
1923(0.09%) conflicts; 0(0.00%) untouched conn; 1355889617 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -127.791ns/-1355889.618ns; real time: 31 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:45:43 10/08/25
Level 4, iteration 1
1951(0.09%) conflicts; 0(0.00%) untouched conn; 1339808247 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -125.217ns/-1339808.247ns; real time: 35 secs 
Level 4, iteration 2
1609(0.08%) conflicts; 0(0.00%) untouched conn; 1340140577 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -124.640ns/-1340140.578ns; real time: 39 secs 
Level 4, iteration 3
1410(0.07%) conflicts; 0(0.00%) untouched conn; 1341676325 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -124.305ns/-1341676.325ns; real time: 42 secs 
Level 4, iteration 4
1158(0.06%) conflicts; 0(0.00%) untouched conn; 1341676325 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -124.305ns/-1341676.325ns; real time: 45 secs 
Level 4, iteration 5
995(0.05%) conflicts; 0(0.00%) untouched conn; 1366399756 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -126.517ns/-1366399.757ns; real time: 49 secs 
Level 4, iteration 6
836(0.04%) conflicts; 0(0.00%) untouched conn; 1366399756 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -126.517ns/-1366399.757ns; real time: 52 secs 
Level 4, iteration 7
711(0.03%) conflicts; 0(0.00%) untouched conn; 1390286514 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -129.142ns/-1390286.515ns; real time: 55 secs 
Level 4, iteration 8
602(0.03%) conflicts; 0(0.00%) untouched conn; 1390286514 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -129.142ns/-1390286.515ns; real time: 58 secs 
Level 4, iteration 9
505(0.02%) conflicts; 0(0.00%) untouched conn; 1420223549 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -132.531ns/-1420223.549ns; real time: 1 mins 1 secs 
Level 4, iteration 10
420(0.02%) conflicts; 0(0.00%) untouched conn; 1420223549 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -132.531ns/-1420223.549ns; real time: 1 mins 3 secs 
Level 4, iteration 11
376(0.02%) conflicts; 0(0.00%) untouched conn; 1430726779 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -133.764ns/-1430726.780ns; real time: 1 mins 5 secs 
Level 4, iteration 12
306(0.01%) conflicts; 0(0.00%) untouched conn; 1430726779 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -133.764ns/-1430726.780ns; real time: 1 mins 6 secs 
Level 4, iteration 13
291(0.01%) conflicts; 0(0.00%) untouched conn; 1435881192 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -134.463ns/-1435881.193ns; real time: 1 mins 8 secs 
Level 4, iteration 14
254(0.01%) conflicts; 0(0.00%) untouched conn; 1435881192 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -134.463ns/-1435881.193ns; real time: 1 mins 9 secs 
Level 4, iteration 15
224(0.01%) conflicts; 0(0.00%) untouched conn; 1455992752 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -136.938ns/-1455992.752ns; real time: 1 mins 11 secs 
Level 4, iteration 16
181(0.01%) conflicts; 0(0.00%) untouched conn; 1455992752 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -136.938ns/-1455992.752ns; real time: 1 mins 13 secs 
Level 4, iteration 17
141(0.01%) conflicts; 0(0.00%) untouched conn; 1477276081 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -139.510ns/-1477276.081ns; real time: 1 mins 14 secs 
Level 4, iteration 18
131(0.01%) conflicts; 0(0.00%) untouched conn; 1477276081 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -139.510ns/-1477276.081ns; real time: 1 mins 15 secs 
Level 4, iteration 19
92(0.00%) conflicts; 0(0.00%) untouched conn; 1485216951 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -140.425ns/-1485216.951ns; real time: 1 mins 15 secs 
Level 4, iteration 20
69(0.00%) conflicts; 0(0.00%) untouched conn; 1485216951 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -140.425ns/-1485216.951ns; real time: 1 mins 16 secs 
Level 4, iteration 21
46(0.00%) conflicts; 0(0.00%) untouched conn; 1486085571 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -140.523ns/-1486085.571ns; real time: 1 mins 16 secs 
Level 4, iteration 22
31(0.00%) conflicts; 0(0.00%) untouched conn; 1486085571 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -140.523ns/-1486085.571ns; real time: 1 mins 17 secs 
Level 4, iteration 23
28(0.00%) conflicts; 0(0.00%) untouched conn; 1491860990 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.090ns/-1491860.990ns; real time: 1 mins 17 secs 
Level 4, iteration 24
24(0.00%) conflicts; 0(0.00%) untouched conn; 1491860990 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.090ns/-1491860.990ns; real time: 1 mins 17 secs 
Level 4, iteration 25
21(0.00%) conflicts; 0(0.00%) untouched conn; 1493124176 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.232ns/-1493124.176ns; real time: 1 mins 17 secs 
Level 4, iteration 26
8(0.00%) conflicts; 0(0.00%) untouched conn; 1493124176 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.232ns/-1493124.176ns; real time: 1 mins 18 secs 
Level 4, iteration 27
6(0.00%) conflicts; 0(0.00%) untouched conn; 1493200850 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.230ns/-1493200.851ns; real time: 1 mins 18 secs 
Level 4, iteration 28
6(0.00%) conflicts; 0(0.00%) untouched conn; 1493200850 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.230ns/-1493200.851ns; real time: 1 mins 18 secs 
Level 4, iteration 29
6(0.00%) conflicts; 0(0.00%) untouched conn; 1494200456 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.358ns/-1494200.456ns; real time: 1 mins 18 secs 
Level 4, iteration 30
9(0.00%) conflicts; 0(0.00%) untouched conn; 1494200456 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.358ns/-1494200.456ns; real time: 1 mins 18 secs 
Level 4, iteration 31
5(0.00%) conflicts; 0(0.00%) untouched conn; 1493173226 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.230ns/-1493173.227ns; real time: 1 mins 19 secs 
Level 4, iteration 32
4(0.00%) conflicts; 0(0.00%) untouched conn; 1493173226 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.230ns/-1493173.227ns; real time: 1 mins 19 secs 
Level 4, iteration 33
2(0.00%) conflicts; 0(0.00%) untouched conn; 1492928589 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.198ns/-1492928.589ns; real time: 1 mins 19 secs 
Level 4, iteration 34
1(0.00%) conflict; 0(0.00%) untouched conn; 1492928589 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.198ns/-1492928.589ns; real time: 1 mins 19 secs 
Level 4, iteration 35
1(0.00%) conflict; 0(0.00%) untouched conn; 1493188575 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.230ns/-1493188.575ns; real time: 1 mins 19 secs 
Level 4, iteration 36
0(0.00%) conflict; 0(0.00%) untouched conn; 1493188575 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.230ns/-1493188.575ns; real time: 1 mins 19 secs 

Start NBR section for performance tuning (iteration 1) at 19:46:31 10/08/25
Level 4, iteration 1
157(0.01%) conflicts; 0(0.00%) untouched conn; 1427649705 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -133.422ns/-1427649.705ns; real time: 1 mins 21 secs 
Level 4, iteration 2
79(0.00%) conflicts; 0(0.00%) untouched conn; 1461225503 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -137.519ns/-1461225.503ns; real time: 1 mins 23 secs 
Level 4, iteration 3
36(0.00%) conflicts; 0(0.00%) untouched conn; 1476447997 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -139.374ns/-1476447.997ns; real time: 1 mins 23 secs 
Level 4, iteration 4
19(0.00%) conflicts; 0(0.00%) untouched conn; 1476447997 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -139.374ns/-1476447.997ns; real time: 1 mins 24 secs 
Level 4, iteration 5
7(0.00%) conflicts; 0(0.00%) untouched conn; 1494726675 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.599ns/-1494726.675ns; real time: 1 mins 24 secs 

Start NBR section for re-routing at 19:46:36 10/08/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 1493343559 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -141.244ns/-1493343.560ns; real time: 1 mins 25 secs 

Start NBR section for post-routing at 19:46:37 10/08/25

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 12976 (85.59%)
  Estimated worst slack<setup> : -141.244ns
  Timing score<setup> : 578189108
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 1 mins 26 secs 
Total REAL time: 1 mins 28 secs 
Completely routed.
End of route.  15160 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 578189108 

Dumping design to file ProjetoLaser_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -141.244
PAR_SUMMARY::Timing score<setup/<ns>> = 578189.108
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.178
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 27 secs 
Total REAL time to completion: 1 mins 29 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "ProjetoLaser_impl1.pt" -o "ProjetoLaser_impl1.twr" "ProjetoLaser_impl1.ncd" "ProjetoLaser_impl1.prf"
trce:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file projetolaser_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Wed Oct 08 19:46:42 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4096  Score: 578189108
Cumulative negative slack: 578189108

Constraints cover 2147483647 paths, 1 nets, and 14723 connections (97.12% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Wed Oct 08 19:46:42 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 14723 connections (97.12% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 578189108 (setup), 0 (hold)
Cumulative negative slack: 578189108 (578189108+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 244 MB


tmcheck -par "ProjetoLaser_impl1.par" -nocheck

bitgen -w "ProjetoLaser_impl1.ncd" -f "ProjetoLaser_impl1.t2b" -e -s "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/ProjetoLaser.sec" -k "C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/ProjetoLaser.bek" "ProjetoLaser_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file ProjetoLaser_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application Bitgen from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Reading Preference File from ProjetoLaser_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        NoReset  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                           TRUE  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "ProjetoLaser_impl1.bit".
Total CPU Time: 3 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 372 MB
