/* ========================================================================== */
/*  Project  : cafe                                                           */
/*  Module   : med_xuvi_stc_regs                                              */
/*  File     : med_xuvi_stc_regs.h                                            */
/*                                                                            */
/*  Author   : reggen 1.56                                                    */
/*  Created  :                                                                */
/* -------------------------------------------------------------------------- */
/*  Comments :      !! AUTO-GENERATED-FILE - DO NOT EDIT !!                   */
/*                                                                            */
/*  COPYRIGHT:     Zenverge Inc. Proprietary and Confidential                 */
/*                      Copyright (c) 2015, Zenverge Inc.                     */
/*                            All rights reserved.                            */
/*                                                                            */
/*         Permission to use, modify or copy this code is prohibited          */
/*           without the express written consent of Zenverge Inc.             */
/*                                                                            */
/* ========================================================================== */

#ifndef __MED_XUVI_STC_REGS_H__
#define __MED_XUVI_STC_REGS_H__

/** @ingroup rdl
 *  @file med_xuvi_stc_regs.h
 */
#define MED_XUVI_STC_REGS_STC_CONTROL_SET 0x00000000
#define MED_XUVI_STC_REGS_STC_CONTROL_CLR 0x00000004
#define MED_XUVI_STC_REGS_STC_STATUS    0x00000010
#define MED_XUVI_STC_REGS_STC_SELECT_SET 0x00000020
#define MED_XUVI_STC_REGS_STC_SELECT_CLR 0x00000024
#define MED_XUVI_STC_REGS_STC0_LSW      0x00000100
#define MED_XUVI_STC_REGS_STC0_MSW      0x00000104
#define MED_XUVI_STC_REGS_STC1_LSW      0x00000110
#define MED_XUVI_STC_REGS_STC1_MSW      0x00000114
#define MED_XUVI_STC_REGS_STC2_LSW      0x00000120
#define MED_XUVI_STC_REGS_STC2_MSW      0x00000124
#define MED_XUVI_STC_REGS_STCA_LSW      0x00000200
#define MED_XUVI_STC_REGS_STCA_MSW      0x00000204
#define MED_XUVI_STC_REGS_STCB_LSW      0x00000210
#define MED_XUVI_STC_REGS_STCB_MSW      0x00000214
#define MED_XUVI_STC_REGS_STCC_LSW      0x00000220
#define MED_XUVI_STC_REGS_STCC_MSW      0x00000224
#define MED_XUVI_STC_REGS_STCD_LSW      0x00000230
#define MED_XUVI_STC_REGS_STCD_MSW      0x00000234

#endif
