// Seed: 2889507288
module module_0 (
    output tri0 id_0
);
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wor id_2,
    input tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    output wor id_6,
    output tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    input wor id_10
);
  uwire id_12 = id_8 & id_5 - 1;
  wire id_13, id_14, id_15;
  module_0(
      id_6
  );
endmodule
module module_2 (
    output supply0 id_0,
    output logic id_1,
    input wor id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    input supply0 id_6,
    input tri1 id_7,
    input logic id_8,
    output supply0 id_9,
    output uwire id_10,
    input tri0 id_11,
    output wire id_12,
    output logic id_13,
    input tri0 id_14
    , id_19,
    output uwire id_15,
    output tri id_16,
    input tri0 id_17
);
  always_latch repeat (1) id_13 <= id_8;
  wire id_20;
  assign id_1 = id_8;
  module_0(
      id_15
  );
endmodule
