INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/vivado201704/Risc5CPU.gen/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/Branch Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/InstructionROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/RBWRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RBWRegisters
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/Risc5CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc5CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/adder_32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/adder_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/csa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/mux_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/mux_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Modelsim/lab30_Risc5CPU/src/Risc5CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc5CPU_tb_v
