#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002907040 .scope module, "CPUTester1" "CPUTester1" 2 6;
 .timescale 0 0;
v000000000296c230_0 .var "clk", 0 0;
v000000000296d450_0 .var/i "f", 31 0;
v000000000296c2d0_0 .var/i "index", 31 0;
v000000000296c690_0 .var/i "memoryFile", 31 0;
v000000000296ceb0_0 .var "reset", 0 0;
S_000000000278be40 .scope module, "CPU_Test1" "mipsCPUData1" 2 13, 3 1 0, S_0000000002907040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002968170_0 .net "MOC", 0 0, v0000000002966780_0;  1 drivers
v0000000002968710_0 .net *"_s11", 3 0, L_00000000029e26c0;  1 drivers
v0000000002968210_0 .net "aluB", 31 0, v00000000028fc000_0;  1 drivers
v00000000029682b0_0 .net "aluCode", 5 0, v00000000028fcc80_0;  1 drivers
v0000000002968490_0 .net "aluOut", 31 0, v00000000029691b0_0;  1 drivers
v00000000029687b0_0 .net "aluSource", 1 0, v00000000028fca00_0;  1 drivers
v0000000002968850_0 .net "andOut", 0 0, v0000000002968df0_0;  1 drivers
v000000000296dd10_0 .net "branch", 0 0, v00000000028fb560_0;  1 drivers
v000000000296da90_0 .net "branchAddOut", 31 0, v00000000029688f0_0;  1 drivers
v000000000296ddb0_0 .net "branchSelect", 31 0, v00000000028fc500_0;  1 drivers
v000000000296c870_0 .net "byte", 0 0, v00000000028fcb40_0;  1 drivers
v000000000296de50_0 .net "clk", 0 0, v000000000296c230_0;  1 drivers
v000000000296db30_0 .net "func", 5 0, v0000000002969750_0;  1 drivers
v000000000296cd70_0 .net "immediate", 0 0, v00000000028fd040_0;  1 drivers
v000000000296dbd0_0 .net "instruction", 31 0, v00000000029651a0_0;  1 drivers
v000000000296c9b0_0 .net "irLoad", 0 0, v00000000028fd0e0_0;  1 drivers
v000000000296caf0_0 .net "jump", 0 0, v00000000028fd2c0_0;  1 drivers
v000000000296dc70_0 .net "jumpMuxOut", 31 0, v0000000002966000_0;  1 drivers
v000000000296cc30_0 .net "marInput", 31 0, v0000000002969430_0;  1 drivers
v000000000296d8b0_0 .net "marLoad", 0 0, v00000000028fba60_0;  1 drivers
v000000000296c910_0 .net "mdrData", 31 0, v0000000002966640_0;  1 drivers
v000000000296cff0_0 .net "mdrIn", 31 0, v00000000029697f0_0;  1 drivers
v000000000296ccd0_0 .net "mdrLoad", 0 0, v00000000028fd360_0;  1 drivers
v000000000296d130_0 .net "mdrSource", 0 0, v00000000028fb4c0_0;  1 drivers
v000000000296d590_0 .net "memAdress", 31 0, v0000000002965060_0;  1 drivers
v000000000296d630_0 .net "memData", 31 0, v00000000029660a0_0;  1 drivers
v000000000296c730_0 .net "memEnable", 0 0, v00000000028fb600_0;  1 drivers
v000000000296d1d0_0 .net "next", 31 0, v0000000002966aa0_0;  1 drivers
v000000000296c050_0 .net "npcLoad", 0 0, v00000000028fb6a0_0;  1 drivers
v000000000296c7d0_0 .net "pcAdd4", 31 0, L_00000000029e3660;  1 drivers
v000000000296def0_0 .net "pcLoad", 0 0, v00000000028fb880_0;  1 drivers
v000000000296ce10_0 .net "pcOut", 31 0, v0000000002965e20_0;  1 drivers
v000000000296d270_0 .net "pcSelect", 0 0, v00000000028fb920_0;  1 drivers
v000000000296d950_0 .net "regMuxOut", 4 0, v0000000002965b00_0;  1 drivers
v000000000296c410_0 .net "regOutA", 31 0, v00000000029659c0_0;  1 drivers
v000000000296cb90_0 .net "regOutB", 31 0, v0000000002966d20_0;  1 drivers
v000000000296d310_0 .net "regWrite", 0 0, v00000000028fb9c0_0;  1 drivers
v000000000296ca50_0 .net "reset", 0 0, v000000000296ceb0_0;  1 drivers
v000000000296cf50_0 .net "rfSource", 0 0, v0000000002966960_0;  1 drivers
v000000000296d090_0 .net "rw", 0 0, v00000000028fcd20_0;  1 drivers
v000000000296d3b0_0 .net "shftLeft28Out", 27 0, v00000000029696b0_0;  1 drivers
v000000000296c0f0_0 .net "shftLeftOut", 31 0, v0000000002969c50_0;  1 drivers
v000000000296c190_0 .net "signExtOut", 31 0, v00000000029699d0_0;  1 drivers
v000000000296c370_0 .net "unSign", 0 0, v0000000002966a00_0;  1 drivers
v000000000296d770_0 .net "zFlag", 0 0, v0000000002968ad0_0;  1 drivers
L_00000000029876a0 .part v00000000029651a0_0, 26, 6;
L_0000000002987740 .part v00000000029651a0_0, 0, 6;
L_0000000002987880 .part v00000000029651a0_0, 16, 5;
L_0000000002987920 .part v00000000029651a0_0, 11, 5;
L_00000000029e26c0 .part L_00000000029e3660, 28, 4;
L_00000000029e2da0 .concat [ 28 4 0 0], v00000000029696b0_0, L_00000000029e26c0;
L_00000000029e2e40 .part v00000000029651a0_0, 21, 5;
L_00000000029e37a0 .part v00000000029651a0_0, 16, 5;
L_00000000029e3f20 .part v00000000029651a0_0, 0, 16;
L_00000000029e2c60 .part v00000000029651a0_0, 0, 26;
S_000000000278bfc0 .scope module, "ALU_Mux" "mux4inputs" 3 93, 4 47 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v00000000028fc0a0_0 .net "one", 31 0, v00000000029699d0_0;  alias, 1 drivers
v00000000028fc000_0 .var "result", 31 0;
v00000000028fc3c0_0 .net "s", 1 0, v00000000028fca00_0;  alias, 1 drivers
L_000000000298a0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000028fd180_0 .net "three", 31 0, L_000000000298a0a8;  1 drivers
v00000000028fd220_0 .net "two", 31 0, v0000000002966640_0;  alias, 1 drivers
v00000000028fcaa0_0 .net "zero", 31 0, v0000000002966d20_0;  alias, 1 drivers
E_00000000028cf8e0/0 .event edge, v00000000028fc3c0_0, v00000000028fcaa0_0, v00000000028fc0a0_0, v00000000028fd220_0;
E_00000000028cf8e0/1 .event edge, v00000000028fd180_0;
E_00000000028cf8e0 .event/or E_00000000028cf8e0/0, E_00000000028cf8e0/1;
S_000000000277ac30 .scope module, "Branch_Mux" "mux32" 3 95, 4 33 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000028fbd80_0 .net "one", 31 0, v00000000029688f0_0;  alias, 1 drivers
v00000000028fc500_0 .var "result", 31 0;
v00000000028fbce0_0 .net "s", 0 0, v0000000002968df0_0;  alias, 1 drivers
v00000000028fc8c0_0 .net "zero", 31 0, L_00000000029e3660;  alias, 1 drivers
E_00000000028cf5a0 .event edge, v00000000028fbce0_0, v00000000028fc8c0_0, v00000000028fbd80_0;
S_000000000277adb0 .scope module, "Control_Unit" "control" 3 84, 5 1 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v00000000028fcfa0_0 .net "MOC", 0 0, v0000000002966780_0;  alias, 1 drivers
v00000000028fcd20_0 .var "RW", 0 0;
v00000000028fcc80_0 .var "aluCode", 5 0;
v00000000028fca00_0 .var "aluSrc", 1 0;
v00000000028fb560_0 .var "branch", 0 0;
v00000000028fcb40_0 .var "byte", 0 0;
v00000000028fcdc0_0 .net "clk", 0 0, v000000000296c230_0;  alias, 1 drivers
v00000000028fd040_0 .var "immediate", 0 0;
v00000000028fd0e0_0 .var "irLoad", 0 0;
v00000000028fd2c0_0 .var "jump", 0 0;
v00000000028fba60_0 .var "marLoad", 0 0;
v00000000028fd360_0 .var "mdrLoad", 0 0;
v00000000028fb4c0_0 .var "mdrSource", 0 0;
v00000000028fb600_0 .var "memEnable", 0 0;
v00000000028fb6a0_0 .var "npcLoad", 0 0;
v00000000028fb740_0 .net "opCode", 5 0, L_00000000029876a0;  1 drivers
v00000000028fb880_0 .var "pcLoad", 0 0;
v00000000028fb920_0 .var "pcSelect", 0 0;
v00000000028fb9c0_0 .var "regWrite", 0 0;
v0000000002965560_0 .net "reset", 0 0, v000000000296ceb0_0;  alias, 1 drivers
v0000000002966960_0 .var "rfSource", 0 0;
v0000000002965600_0 .var "state", 4 0;
v0000000002966a00_0 .var "unSign", 0 0;
E_00000000028cfd20 .event posedge, v00000000028fcdc0_0;
S_0000000002966e40 .scope module, "IR" "register" 3 78, 6 48 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029656a0_0 .net "clk", 0 0, v000000000296c230_0;  alias, 1 drivers
v0000000002965f60_0 .net "in", 31 0, v00000000029660a0_0;  alias, 1 drivers
v0000000002965740_0 .net "load", 0 0, v00000000028fd0e0_0;  alias, 1 drivers
v00000000029651a0_0 .var "result", 31 0;
E_00000000028d0260 .event posedge, v00000000028fd0e0_0;
S_000000000276c040 .scope module, "Jump_Mux" "mux32" 3 96, 4 33 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002965ba0_0 .net "one", 31 0, L_00000000029e2da0;  1 drivers
v0000000002966000_0 .var "result", 31 0;
v0000000002965c40_0 .net "s", 0 0, v00000000028fd2c0_0;  alias, 1 drivers
v00000000029666e0_0 .net "zero", 31 0, v00000000028fc500_0;  alias, 1 drivers
E_00000000028d09a0 .event edge, v00000000028fd2c0_0, v00000000028fc500_0, v0000000002965ba0_0;
S_00000000027b0d40 .scope module, "MAR" "register" 3 75, 6 48 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029663c0_0 .net "clk", 0 0, v000000000296c230_0;  alias, 1 drivers
v0000000002965ce0_0 .net "in", 31 0, v0000000002969430_0;  alias, 1 drivers
v00000000029665a0_0 .net "load", 0 0, v00000000028fba60_0;  alias, 1 drivers
v0000000002965060_0 .var "result", 31 0;
E_00000000028d4f60 .event posedge, v00000000028fba60_0;
S_00000000027b0ec0 .scope module, "MDR" "register" 3 76, 6 48 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002966460_0 .net "clk", 0 0, v000000000296c230_0;  alias, 1 drivers
v0000000002966280_0 .net "in", 31 0, v00000000029697f0_0;  alias, 1 drivers
v0000000002964f20_0 .net "load", 0 0, v00000000028fd360_0;  alias, 1 drivers
v0000000002966640_0 .var "result", 31 0;
E_00000000028d41e0 .event posedge, v00000000028fd360_0;
S_0000000002801d20 .scope module, "Memory" "MemoryTest1" 3 106, 7 1 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002966780_0 .var "MOC", 0 0;
v0000000002965d80 .array "Mem", 511 0, 7 0;
v0000000002966320_0 .net "address", 31 0, v0000000002965060_0;  alias, 1 drivers
v0000000002966500_0 .net "byte", 0 0, v00000000028fcb40_0;  alias, 1 drivers
v0000000002965ec0_0 .net "dataIn", 31 0, v0000000002966640_0;  alias, 1 drivers
v0000000002965380_0 .net "memEnable", 0 0, v00000000028fb600_0;  alias, 1 drivers
v00000000029660a0_0 .var "output_destination", 31 0;
v0000000002965920_0 .net "rw", 0 0, v00000000028fcd20_0;  alias, 1 drivers
E_00000000028d5e60 .event posedge, v00000000028fb600_0;
S_0000000002801ea0 .scope module, "NPC" "register" 3 77, 6 48 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002966820_0 .net "clk", 0 0, v000000000296c230_0;  alias, 1 drivers
v0000000002965100_0 .net "in", 31 0, v0000000002966000_0;  alias, 1 drivers
v00000000029668c0_0 .net "load", 0 0, v00000000028fb6a0_0;  alias, 1 drivers
v0000000002966aa0_0 .var "result", 31 0;
E_00000000028d4420 .event posedge, v00000000028fb6a0_0;
S_00000000027fb7e0 .scope module, "Program_Counter" "ProgramCounter" 3 81, 5 329 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v0000000002966b40_0 .net "Clk", 0 0, v000000000296c230_0;  alias, 1 drivers
v0000000002965420_0 .net "Load", 0 0, v00000000028fb880_0;  alias, 1 drivers
v0000000002966be0_0 .net "PCNext", 31 0, v0000000002966aa0_0;  alias, 1 drivers
v0000000002965e20_0 .var "PCResult", 31 0;
v00000000029661e0_0 .net "Reset", 0 0, v000000000296ceb0_0;  alias, 1 drivers
E_00000000028d5860 .event posedge, v00000000028fb880_0;
S_0000000002967020 .scope module, "Register_File" "RegisterFile" 3 100, 8 1 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002966c80_0 .net "A_Address", 4 0, L_00000000029e2e40;  1 drivers
v00000000029659c0_0 .var "A_Data", 31 0;
v0000000002965a60_0 .net "B_Address", 4 0, L_00000000029e37a0;  1 drivers
v0000000002966d20_0 .var "B_Data", 31 0;
v0000000002964e80_0 .net "C_Address", 4 0, v0000000002965b00_0;  alias, 1 drivers
v0000000002964fc0_0 .net "C_Data", 31 0, v00000000029697f0_0;  alias, 1 drivers
v0000000002965240_0 .net "Clk", 0 0, v000000000296c230_0;  alias, 1 drivers
v0000000002965880 .array "Registers", 31 0, 31 0;
v0000000002966140_0 .net "Write", 0 0, v00000000028fb9c0_0;  alias, 1 drivers
v0000000002965880_0 .array/port v0000000002965880, 0;
v0000000002965880_1 .array/port v0000000002965880, 1;
v0000000002965880_2 .array/port v0000000002965880, 2;
E_00000000028d52e0/0 .event edge, v0000000002966c80_0, v0000000002965880_0, v0000000002965880_1, v0000000002965880_2;
v0000000002965880_3 .array/port v0000000002965880, 3;
v0000000002965880_4 .array/port v0000000002965880, 4;
v0000000002965880_5 .array/port v0000000002965880, 5;
v0000000002965880_6 .array/port v0000000002965880, 6;
E_00000000028d52e0/1 .event edge, v0000000002965880_3, v0000000002965880_4, v0000000002965880_5, v0000000002965880_6;
v0000000002965880_7 .array/port v0000000002965880, 7;
v0000000002965880_8 .array/port v0000000002965880, 8;
v0000000002965880_9 .array/port v0000000002965880, 9;
v0000000002965880_10 .array/port v0000000002965880, 10;
E_00000000028d52e0/2 .event edge, v0000000002965880_7, v0000000002965880_8, v0000000002965880_9, v0000000002965880_10;
v0000000002965880_11 .array/port v0000000002965880, 11;
v0000000002965880_12 .array/port v0000000002965880, 12;
v0000000002965880_13 .array/port v0000000002965880, 13;
v0000000002965880_14 .array/port v0000000002965880, 14;
E_00000000028d52e0/3 .event edge, v0000000002965880_11, v0000000002965880_12, v0000000002965880_13, v0000000002965880_14;
v0000000002965880_15 .array/port v0000000002965880, 15;
v0000000002965880_16 .array/port v0000000002965880, 16;
v0000000002965880_17 .array/port v0000000002965880, 17;
v0000000002965880_18 .array/port v0000000002965880, 18;
E_00000000028d52e0/4 .event edge, v0000000002965880_15, v0000000002965880_16, v0000000002965880_17, v0000000002965880_18;
v0000000002965880_19 .array/port v0000000002965880, 19;
v0000000002965880_20 .array/port v0000000002965880, 20;
v0000000002965880_21 .array/port v0000000002965880, 21;
v0000000002965880_22 .array/port v0000000002965880, 22;
E_00000000028d52e0/5 .event edge, v0000000002965880_19, v0000000002965880_20, v0000000002965880_21, v0000000002965880_22;
v0000000002965880_23 .array/port v0000000002965880, 23;
v0000000002965880_24 .array/port v0000000002965880, 24;
v0000000002965880_25 .array/port v0000000002965880, 25;
v0000000002965880_26 .array/port v0000000002965880, 26;
E_00000000028d52e0/6 .event edge, v0000000002965880_23, v0000000002965880_24, v0000000002965880_25, v0000000002965880_26;
v0000000002965880_27 .array/port v0000000002965880, 27;
v0000000002965880_28 .array/port v0000000002965880, 28;
v0000000002965880_29 .array/port v0000000002965880, 29;
v0000000002965880_30 .array/port v0000000002965880, 30;
E_00000000028d52e0/7 .event edge, v0000000002965880_27, v0000000002965880_28, v0000000002965880_29, v0000000002965880_30;
v0000000002965880_31 .array/port v0000000002965880, 31;
E_00000000028d52e0/8 .event edge, v0000000002965880_31, v0000000002965a60_0;
E_00000000028d52e0 .event/or E_00000000028d52e0/0, E_00000000028d52e0/1, E_00000000028d52e0/2, E_00000000028d52e0/3, E_00000000028d52e0/4, E_00000000028d52e0/5, E_00000000028d52e0/6, E_00000000028d52e0/7, E_00000000028d52e0/8;
E_00000000028d53a0 .event posedge, v00000000028fb9c0_0;
S_0000000002967920 .scope module, "Register_Mux" "mux4" 3 91, 4 13 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029652e0_0 .net "one", 4 0, L_0000000002987920;  1 drivers
v0000000002965b00_0 .var "result", 4 0;
v00000000029654c0_0 .net "s", 0 0, v0000000002966960_0;  alias, 1 drivers
v00000000029657e0_0 .net "zero", 4 0, L_0000000002987880;  1 drivers
E_00000000028d5fa0 .event edge, v0000000002966960_0, v00000000029657e0_0, v00000000029652e0_0;
S_0000000002967aa0 .scope module, "addFour" "addplus4" 3 113, 6 3 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000298a0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002968990_0 .net/2u *"_s0", 31 0, L_000000000298a0f0;  1 drivers
v00000000029685d0_0 .net "pc", 31 0, v0000000002965e20_0;  alias, 1 drivers
v0000000002969cf0_0 .net "result", 31 0, L_00000000029e3660;  alias, 1 drivers
L_00000000029e3660 .arith/sum 32, v0000000002965e20_0, L_000000000298a0f0;
S_0000000002967c20 .scope module, "adder" "adder" 3 114, 6 7 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002969bb0_0 .net "entry0", 31 0, v0000000002969c50_0;  alias, 1 drivers
v0000000002969930_0 .net "entry1", 31 0, v0000000002965e20_0;  alias, 1 drivers
v00000000029688f0_0 .var "result", 31 0;
E_00000000028d5720 .event edge, v0000000002969bb0_0, v0000000002965e20_0;
S_0000000002967da0 .scope module, "alu" "ALU" 3 103, 9 1 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v00000000029691b0_0 .var "Result", 31 0;
v0000000002968a30_0 .net "a", 31 0, v00000000029659c0_0;  alias, 1 drivers
v0000000002969e30_0 .net "b", 31 0, v00000000028fc000_0;  alias, 1 drivers
v0000000002969070_0 .var "carryFlag", 0 0;
v0000000002968ad0_0 .var "condition", 0 0;
v00000000029694d0_0 .var/i "counter", 31 0;
v0000000002968b70_0 .var/i "index", 31 0;
v0000000002968c10_0 .var "negativeFlag", 0 0;
v0000000002969250_0 .net "operation", 5 0, v0000000002969750_0;  alias, 1 drivers
v0000000002968e90_0 .var "overFlowFlag", 0 0;
v0000000002968f30_0 .var "tempVar", 31 0;
v0000000002968350_0 .var/i "var", 31 0;
v00000000029683f0_0 .var "zeroFlag", 0 0;
E_00000000028d5de0 .event edge, v0000000002969250_0, v00000000028fc000_0, v00000000029659c0_0;
S_00000000029671a0 .scope module, "funcMux" "mux6" 3 90, 4 23 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v0000000002968fd0_0 .net "one", 5 0, v00000000028fcc80_0;  alias, 1 drivers
v0000000002969750_0 .var "result", 5 0;
v0000000002969110_0 .net "s", 0 0, v00000000028fd040_0;  alias, 1 drivers
v0000000002968cb0_0 .net "zero", 5 0, L_0000000002987740;  1 drivers
E_00000000028d5ca0 .event edge, v00000000028fd040_0, v0000000002968cb0_0, v00000000028fcc80_0;
S_0000000002967320 .scope module, "mdrMux" "mux32" 3 94, 4 33 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029680d0_0 .net "one", 31 0, v00000000029691b0_0;  alias, 1 drivers
v00000000029697f0_0 .var "result", 31 0;
v0000000002968670_0 .net "s", 0 0, v00000000028fb4c0_0;  alias, 1 drivers
v00000000029692f0_0 .net "zero", 31 0, v00000000029660a0_0;  alias, 1 drivers
E_00000000028d60e0 .event edge, v00000000028fb4c0_0, v0000000002965f60_0, v00000000029691b0_0;
S_00000000029674a0 .scope module, "pcMux" "mux32" 3 89, 4 33 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002969390_0 .net "one", 31 0, v0000000002965e20_0;  alias, 1 drivers
v0000000002969430_0 .var "result", 31 0;
v0000000002968530_0 .net "s", 0 0, v00000000028fb920_0;  alias, 1 drivers
v0000000002969570_0 .net "zero", 31 0, v00000000029691b0_0;  alias, 1 drivers
E_00000000028d5c60 .event edge, v00000000028fb920_0, v00000000029691b0_0, v0000000002965e20_0;
S_0000000002967620 .scope module, "shftJump" "shftLeft28" 3 111, 6 19 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002969610_0 .net "in", 25 0, L_00000000029e2c60;  1 drivers
v00000000029696b0_0 .var "result", 27 0;
E_00000000028d6160 .event edge, v0000000002969610_0;
S_00000000029677a0 .scope module, "shftLeft" "shftLeft" 3 112, 6 41 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002969890_0 .net "in", 31 0, v00000000029699d0_0;  alias, 1 drivers
v0000000002969c50_0 .var "result", 31 0;
E_00000000028d5620 .event edge, v00000000028fc0a0_0;
S_000000000296b3c0 .scope module, "signExt" "signExtender" 3 110, 6 26 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002969ed0_0 .net "ins", 15 0, L_00000000029e3f20;  1 drivers
v00000000029699d0_0 .var "result", 31 0;
v0000000002968d50_0 .var "tempOnes", 15 0;
v0000000002969a70_0 .var "tempZero", 15 0;
v0000000002969b10_0 .net "unSign", 0 0, v0000000002966a00_0;  alias, 1 drivers
E_00000000028d5d60 .event edge, v0000000002969ed0_0;
S_000000000296a4c0 .scope module, "simpleAND" "AND" 3 115, 6 13 0, S_000000000278be40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v0000000002969d90_0 .net "branch", 0 0, v00000000028fb560_0;  alias, 1 drivers
v0000000002968030_0 .net "condition", 0 0, v0000000002968ad0_0;  alias, 1 drivers
v0000000002968df0_0 .var "result", 0 0;
E_00000000028d6120 .event edge, v00000000028fb560_0, v0000000002968ad0_0;
S_00000000028dd690 .scope module, "MemoryTest2" "MemoryTest2" 7 61;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v000000000296c4b0_0 .var "MOC", 0 0;
v000000000296d6d0 .array "Mem", 511 0, 7 0;
o000000000291b5c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000296c550_0 .net "address", 31 0, o000000000291b5c8;  0 drivers
o000000000291b5f8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000296c5f0_0 .net "byte", 0 0, o000000000291b5f8;  0 drivers
o000000000291b628 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000296d810_0 .net "dataIn", 31 0, o000000000291b628;  0 drivers
o000000000291b658 .functor BUFZ 1, C4<z>; HiZ drive
v000000000296d4f0_0 .net "memEnable", 0 0, o000000000291b658;  0 drivers
v000000000296d9f0_0 .var "output_destination", 31 0;
o000000000291b6b8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000296f780_0 .net "rw", 0 0, o000000000291b6b8;  0 drivers
E_00000000028d56a0 .event posedge, v000000000296d4f0_0;
S_00000000027d6700 .scope module, "MemoryTest3" "MemoryTest3" 7 121;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v000000000296fa00_0 .var "MOC", 0 0;
v000000000296f5a0 .array "Mem", 511 0, 7 0;
o000000000291b868 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000296fd20_0 .net "address", 31 0, o000000000291b868;  0 drivers
o000000000291b898 .functor BUFZ 1, C4<z>; HiZ drive
v000000000296eba0_0 .net "byte", 0 0, o000000000291b898;  0 drivers
o000000000291b8c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000296f000_0 .net "dataIn", 31 0, o000000000291b8c8;  0 drivers
o000000000291b8f8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000296faa0_0 .net "memEnable", 0 0, o000000000291b8f8;  0 drivers
v000000000296fdc0_0 .var "output_destination", 31 0;
o000000000291b958 .functor BUFZ 1, C4<z>; HiZ drive
v000000000296fe60_0 .net "rw", 0 0, o000000000291b958;  0 drivers
E_00000000028d00a0 .event posedge, v000000000296faa0_0;
S_00000000027d6880 .scope module, "mipsCPUData2" "mipsCPUData2" 3 126;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000297d540_0 .net "MOC", 0 0, v0000000002979340_0;  1 drivers
v000000000297c820_0 .net *"_s11", 3 0, L_00000000029e44c0;  1 drivers
v000000000297cbe0_0 .net "aluB", 31 0, v000000000296f820_0;  1 drivers
v000000000297d4a0_0 .net "aluCode", 5 0, v000000000296e600_0;  1 drivers
v000000000297c640_0 .net "aluOut", 31 0, v0000000002978a80_0;  1 drivers
v000000000297d5e0_0 .net "aluSource", 1 0, v000000000296e6a0_0;  1 drivers
v000000000297c320_0 .net "andOut", 0 0, v000000000297dd60_0;  1 drivers
v000000000297cfa0_0 .net "branch", 0 0, v000000000296eb00_0;  1 drivers
v000000000297d040_0 .net "branchAddOut", 31 0, v0000000002979160_0;  1 drivers
v000000000297de00_0 .net "branchSelect", 31 0, v000000000296fbe0_0;  1 drivers
v000000000297dea0_0 .net "byte", 0 0, v000000000296e920_0;  1 drivers
o000000000291bf88 .functor BUFZ 1, C4<z>; HiZ drive
v000000000297df40_0 .net "clk", 0 0, o000000000291bf88;  0 drivers
v000000000297c0a0_0 .net "func", 5 0, v000000000297d900_0;  1 drivers
v000000000297c140_0 .net "immediate", 0 0, v000000000296fc80_0;  1 drivers
v000000000297cc80_0 .net "instruction", 31 0, v000000000296f640_0;  1 drivers
v000000000297cd20_0 .net "irLoad", 0 0, v000000000296f0a0_0;  1 drivers
v000000000297c1e0_0 .net "jump", 0 0, v000000000296e740_0;  1 drivers
v000000000297c8c0_0 .net "jumpMuxOut", 31 0, v000000000296f6e0_0;  1 drivers
v000000000297cdc0_0 .net "marInput", 31 0, v000000000297ca00_0;  1 drivers
v0000000002983f50_0 .net "marLoad", 0 0, v000000000296e880_0;  1 drivers
v00000000029834b0_0 .net "mdrData", 31 0, v0000000002979d40_0;  1 drivers
v0000000002982e70_0 .net "mdrIn", 31 0, v000000000297d720_0;  1 drivers
v0000000002982c90_0 .net "mdrLoad", 0 0, v000000000296e060_0;  1 drivers
v0000000002982970_0 .net "mdrSource", 0 0, v000000000296e9c0_0;  1 drivers
v0000000002983910_0 .net "memAdress", 31 0, v0000000002979700_0;  1 drivers
v00000000029839b0_0 .net "memData", 31 0, v0000000002979ac0_0;  1 drivers
v00000000029832d0_0 .net "memEnable", 0 0, v000000000296eec0_0;  1 drivers
v0000000002983c30_0 .net "next", 31 0, v0000000002979b60_0;  1 drivers
v0000000002983af0_0 .net "npcLoad", 0 0, v000000000296e100_0;  1 drivers
v0000000002982fb0_0 .net "pcAdd4", 31 0, L_00000000029e3ca0;  1 drivers
v0000000002983370_0 .net "pcLoad", 0 0, v000000000296ece0_0;  1 drivers
v0000000002982f10_0 .net "pcOut", 31 0, v0000000002979c00_0;  1 drivers
v0000000002983b90_0 .net "pcSelect", 0 0, v000000000296e1a0_0;  1 drivers
v0000000002982a10_0 .net "regMuxOut", 4 0, v0000000002978580_0;  1 drivers
v0000000002982b50_0 .net "regOutA", 31 0, v0000000002978120_0;  1 drivers
v0000000002983050_0 .net "regOutB", 31 0, v0000000002978260_0;  1 drivers
v0000000002983cd0_0 .net "regWrite", 0 0, v000000000296ed80_0;  1 drivers
o000000000291c1f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029830f0_0 .net "reset", 0 0, o000000000291c1f8;  0 drivers
v00000000029828d0_0 .net "rfSource", 0 0, v000000000296e2e0_0;  1 drivers
v0000000002983690_0 .net "rw", 0 0, v000000000296ec40_0;  1 drivers
v0000000002983190_0 .net "shftLeft28Out", 27 0, v000000000297db80_0;  1 drivers
v0000000002982d30_0 .net "shftLeftOut", 31 0, v000000000297c780_0;  1 drivers
v0000000002983410_0 .net "signExtOut", 31 0, v000000000297c960_0;  1 drivers
v0000000002983550_0 .net "unSign", 0 0, v000000000296f280_0;  1 drivers
v0000000002982dd0_0 .net "zFlag", 0 0, v0000000002978d00_0;  1 drivers
L_00000000029e3c00 .part v000000000296f640_0, 26, 6;
L_00000000029e4240 .part v000000000296f640_0, 0, 6;
L_00000000029e3d40 .part v000000000296f640_0, 16, 5;
L_00000000029e4100 .part v000000000296f640_0, 11, 5;
L_00000000029e44c0 .part L_00000000029e3ca0, 28, 4;
L_00000000029e2ee0 .concat [ 28 4 0 0], v000000000297db80_0, L_00000000029e44c0;
L_00000000029e41a0 .part v000000000296f640_0, 21, 5;
L_00000000029e4380 .part v000000000296f640_0, 16, 5;
L_00000000029e3520 .part v000000000296f640_0, 0, 16;
L_00000000029e3e80 .part v000000000296f640_0, 0, 26;
S_000000000296b540 .scope module, "ALU_Mux" "mux4inputs" 3 218, 4 47 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v000000000296fb40_0 .net "one", 31 0, v000000000297c960_0;  alias, 1 drivers
v000000000296f820_0 .var "result", 31 0;
v000000000296ee20_0 .net "s", 1 0, v000000000296e6a0_0;  alias, 1 drivers
L_000000000298a138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000296e7e0_0 .net "three", 31 0, L_000000000298a138;  1 drivers
v000000000296f500_0 .net "two", 31 0, v0000000002979d40_0;  alias, 1 drivers
v000000000296f3c0_0 .net "zero", 31 0, v0000000002978260_0;  alias, 1 drivers
E_00000000028d5760/0 .event edge, v000000000296ee20_0, v000000000296f3c0_0, v000000000296fb40_0, v000000000296f500_0;
E_00000000028d5760/1 .event edge, v000000000296e7e0_0;
E_00000000028d5760 .event/or E_00000000028d5760/0, E_00000000028d5760/1;
S_000000000296bb40 .scope module, "Branch_Mux" "mux32" 3 220, 4 33 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000296f1e0_0 .net "one", 31 0, v0000000002979160_0;  alias, 1 drivers
v000000000296fbe0_0 .var "result", 31 0;
v000000000296e380_0 .net "s", 0 0, v000000000297dd60_0;  alias, 1 drivers
v000000000296ea60_0 .net "zero", 31 0, L_00000000029e3ca0;  alias, 1 drivers
E_00000000028cfa60 .event edge, v000000000296e380_0, v000000000296ea60_0, v000000000296f1e0_0;
S_000000000296b240 .scope module, "Control_Unit" "control" 3 209, 5 1 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v000000000296e4c0_0 .net "MOC", 0 0, v0000000002979340_0;  alias, 1 drivers
v000000000296ec40_0 .var "RW", 0 0;
v000000000296e600_0 .var "aluCode", 5 0;
v000000000296e6a0_0 .var "aluSrc", 1 0;
v000000000296eb00_0 .var "branch", 0 0;
v000000000296e920_0 .var "byte", 0 0;
v000000000296ff00_0 .net "clk", 0 0, o000000000291bf88;  alias, 0 drivers
v000000000296fc80_0 .var "immediate", 0 0;
v000000000296f0a0_0 .var "irLoad", 0 0;
v000000000296e740_0 .var "jump", 0 0;
v000000000296e880_0 .var "marLoad", 0 0;
v000000000296e060_0 .var "mdrLoad", 0 0;
v000000000296e9c0_0 .var "mdrSource", 0 0;
v000000000296eec0_0 .var "memEnable", 0 0;
v000000000296e100_0 .var "npcLoad", 0 0;
v000000000296ef60_0 .net "opCode", 5 0, L_00000000029e3c00;  1 drivers
v000000000296ece0_0 .var "pcLoad", 0 0;
v000000000296e1a0_0 .var "pcSelect", 0 0;
v000000000296ed80_0 .var "regWrite", 0 0;
v000000000296e240_0 .net "reset", 0 0, o000000000291c1f8;  alias, 0 drivers
v000000000296e2e0_0 .var "rfSource", 0 0;
v000000000296f140_0 .var "state", 4 0;
v000000000296f280_0 .var "unSign", 0 0;
E_00000000028d5360 .event posedge, v000000000296ff00_0;
S_000000000296b0c0 .scope module, "IR" "register" 3 203, 6 48 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000296f320_0 .net "clk", 0 0, o000000000291bf88;  alias, 0 drivers
v000000000296f460_0 .net "in", 31 0, v0000000002979ac0_0;  alias, 1 drivers
v000000000296e420_0 .net "load", 0 0, v000000000296f0a0_0;  alias, 1 drivers
v000000000296f640_0 .var "result", 31 0;
E_00000000028d5ea0 .event posedge, v000000000296f0a0_0;
S_000000000296a340 .scope module, "Jump_Mux" "mux32" 3 221, 4 33 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000296e560_0 .net "one", 31 0, L_00000000029e2ee0;  1 drivers
v000000000296f6e0_0 .var "result", 31 0;
v000000000296f8c0_0 .net "s", 0 0, v000000000296e740_0;  alias, 1 drivers
v000000000296f960_0 .net "zero", 31 0, v000000000296fbe0_0;  alias, 1 drivers
E_00000000028d58e0 .event edge, v000000000296e740_0, v000000000296fbe0_0, v000000000296e560_0;
S_000000000296a940 .scope module, "MAR" "register" 3 200, 6 48 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002979f20_0 .net "clk", 0 0, o000000000291bf88;  alias, 0 drivers
v0000000002979ca0_0 .net "in", 31 0, v000000000297ca00_0;  alias, 1 drivers
v00000000029797a0_0 .net "load", 0 0, v000000000296e880_0;  alias, 1 drivers
v0000000002979700_0 .var "result", 31 0;
E_00000000028d5ae0 .event posedge, v000000000296e880_0;
S_000000000296b840 .scope module, "MDR" "register" 3 201, 6 48 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002978800_0 .net "clk", 0 0, o000000000291bf88;  alias, 0 drivers
v0000000002979520_0 .net "in", 31 0, v000000000297d720_0;  alias, 1 drivers
v00000000029795c0_0 .net "load", 0 0, v000000000296e060_0;  alias, 1 drivers
v0000000002979d40_0 .var "result", 31 0;
E_00000000028d5ce0 .event posedge, v000000000296e060_0;
S_000000000296aac0 .scope module, "Memory" "MemoryTest1" 3 231, 7 1 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002979340_0 .var "MOC", 0 0;
v0000000002979200 .array "Mem", 511 0, 7 0;
v0000000002978620_0 .net "address", 31 0, v0000000002979700_0;  alias, 1 drivers
v00000000029789e0_0 .net "byte", 0 0, v000000000296e920_0;  alias, 1 drivers
v00000000029792a0_0 .net "dataIn", 31 0, v0000000002979d40_0;  alias, 1 drivers
v0000000002979a20_0 .net "memEnable", 0 0, v000000000296eec0_0;  alias, 1 drivers
v0000000002979ac0_0 .var "output_destination", 31 0;
v0000000002979980_0 .net "rw", 0 0, v000000000296ec40_0;  alias, 1 drivers
E_00000000028d6060 .event posedge, v000000000296eec0_0;
S_000000000296b6c0 .scope module, "NPC" "register" 3 202, 6 48 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002979840_0 .net "clk", 0 0, o000000000291bf88;  alias, 0 drivers
v0000000002979e80_0 .net "in", 31 0, v000000000296f6e0_0;  alias, 1 drivers
v00000000029798e0_0 .net "load", 0 0, v000000000296e100_0;  alias, 1 drivers
v0000000002979b60_0 .var "result", 31 0;
E_00000000028d5d20 .event posedge, v000000000296e100_0;
S_000000000296bcc0 .scope module, "Program_Counter" "ProgramCounter" 3 206, 5 329 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v0000000002978bc0_0 .net "Clk", 0 0, o000000000291bf88;  alias, 0 drivers
v0000000002979020_0 .net "Load", 0 0, v000000000296ece0_0;  alias, 1 drivers
v0000000002979660_0 .net "PCNext", 31 0, v0000000002979b60_0;  alias, 1 drivers
v0000000002979c00_0 .var "PCResult", 31 0;
v0000000002979de0_0 .net "Reset", 0 0, o000000000291c1f8;  alias, 0 drivers
E_00000000028d53e0 .event posedge, v000000000296ece0_0;
S_000000000296b9c0 .scope module, "Register_File" "RegisterFile" 3 225, 8 1 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002978080_0 .net "A_Address", 4 0, L_00000000029e41a0;  1 drivers
v0000000002978120_0 .var "A_Data", 31 0;
v00000000029781c0_0 .net "B_Address", 4 0, L_00000000029e4380;  1 drivers
v0000000002978260_0 .var "B_Data", 31 0;
v0000000002978300_0 .net "C_Address", 4 0, v0000000002978580_0;  alias, 1 drivers
v00000000029783a0_0 .net "C_Data", 31 0, v000000000297d720_0;  alias, 1 drivers
v0000000002978440_0 .net "Clk", 0 0, o000000000291bf88;  alias, 0 drivers
v00000000029793e0 .array "Registers", 31 0, 31 0;
v00000000029784e0_0 .net "Write", 0 0, v000000000296ed80_0;  alias, 1 drivers
v00000000029793e0_0 .array/port v00000000029793e0, 0;
v00000000029793e0_1 .array/port v00000000029793e0, 1;
v00000000029793e0_2 .array/port v00000000029793e0, 2;
E_00000000028d5b20/0 .event edge, v0000000002978080_0, v00000000029793e0_0, v00000000029793e0_1, v00000000029793e0_2;
v00000000029793e0_3 .array/port v00000000029793e0, 3;
v00000000029793e0_4 .array/port v00000000029793e0, 4;
v00000000029793e0_5 .array/port v00000000029793e0, 5;
v00000000029793e0_6 .array/port v00000000029793e0, 6;
E_00000000028d5b20/1 .event edge, v00000000029793e0_3, v00000000029793e0_4, v00000000029793e0_5, v00000000029793e0_6;
v00000000029793e0_7 .array/port v00000000029793e0, 7;
v00000000029793e0_8 .array/port v00000000029793e0, 8;
v00000000029793e0_9 .array/port v00000000029793e0, 9;
v00000000029793e0_10 .array/port v00000000029793e0, 10;
E_00000000028d5b20/2 .event edge, v00000000029793e0_7, v00000000029793e0_8, v00000000029793e0_9, v00000000029793e0_10;
v00000000029793e0_11 .array/port v00000000029793e0, 11;
v00000000029793e0_12 .array/port v00000000029793e0, 12;
v00000000029793e0_13 .array/port v00000000029793e0, 13;
v00000000029793e0_14 .array/port v00000000029793e0, 14;
E_00000000028d5b20/3 .event edge, v00000000029793e0_11, v00000000029793e0_12, v00000000029793e0_13, v00000000029793e0_14;
v00000000029793e0_15 .array/port v00000000029793e0, 15;
v00000000029793e0_16 .array/port v00000000029793e0, 16;
v00000000029793e0_17 .array/port v00000000029793e0, 17;
v00000000029793e0_18 .array/port v00000000029793e0, 18;
E_00000000028d5b20/4 .event edge, v00000000029793e0_15, v00000000029793e0_16, v00000000029793e0_17, v00000000029793e0_18;
v00000000029793e0_19 .array/port v00000000029793e0, 19;
v00000000029793e0_20 .array/port v00000000029793e0, 20;
v00000000029793e0_21 .array/port v00000000029793e0, 21;
v00000000029793e0_22 .array/port v00000000029793e0, 22;
E_00000000028d5b20/5 .event edge, v00000000029793e0_19, v00000000029793e0_20, v00000000029793e0_21, v00000000029793e0_22;
v00000000029793e0_23 .array/port v00000000029793e0, 23;
v00000000029793e0_24 .array/port v00000000029793e0, 24;
v00000000029793e0_25 .array/port v00000000029793e0, 25;
v00000000029793e0_26 .array/port v00000000029793e0, 26;
E_00000000028d5b20/6 .event edge, v00000000029793e0_23, v00000000029793e0_24, v00000000029793e0_25, v00000000029793e0_26;
v00000000029793e0_27 .array/port v00000000029793e0, 27;
v00000000029793e0_28 .array/port v00000000029793e0, 28;
v00000000029793e0_29 .array/port v00000000029793e0, 29;
v00000000029793e0_30 .array/port v00000000029793e0, 30;
E_00000000028d5b20/7 .event edge, v00000000029793e0_27, v00000000029793e0_28, v00000000029793e0_29, v00000000029793e0_30;
v00000000029793e0_31 .array/port v00000000029793e0, 31;
E_00000000028d5b20/8 .event edge, v00000000029793e0_31, v00000000029781c0_0;
E_00000000028d5b20 .event/or E_00000000028d5b20/0, E_00000000028d5b20/1, E_00000000028d5b20/2, E_00000000028d5b20/3, E_00000000028d5b20/4, E_00000000028d5b20/5, E_00000000028d5b20/6, E_00000000028d5b20/7, E_00000000028d5b20/8;
E_00000000028d5f20 .event posedge, v000000000296ed80_0;
S_000000000296be40 .scope module, "Register_Mux" "mux4" 3 216, 4 13 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002978e40_0 .net "one", 4 0, L_00000000029e4100;  1 drivers
v0000000002978580_0 .var "result", 4 0;
v00000000029786c0_0 .net "s", 0 0, v000000000296e2e0_0;  alias, 1 drivers
v00000000029790c0_0 .net "zero", 4 0, L_00000000029e3d40;  1 drivers
E_00000000028d5520 .event edge, v000000000296e2e0_0, v00000000029790c0_0, v0000000002978e40_0;
S_000000000296a040 .scope module, "addFour" "addplus4" 3 238, 6 3 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000298a180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002978f80_0 .net/2u *"_s0", 31 0, L_000000000298a180;  1 drivers
v0000000002978760_0 .net "pc", 31 0, v0000000002979c00_0;  alias, 1 drivers
v00000000029788a0_0 .net "result", 31 0, L_00000000029e3ca0;  alias, 1 drivers
L_00000000029e3ca0 .arith/sum 32, v0000000002979c00_0, L_000000000298a180;
S_000000000296a1c0 .scope module, "adder" "adder" 3 239, 6 7 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002978940_0 .net "entry0", 31 0, v000000000297c780_0;  alias, 1 drivers
v0000000002979480_0 .net "entry1", 31 0, v0000000002979c00_0;  alias, 1 drivers
v0000000002979160_0 .var "result", 31 0;
E_00000000028d5920 .event edge, v0000000002978940_0, v0000000002979c00_0;
S_000000000296a640 .scope module, "alu" "ALU" 3 228, 9 1 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v0000000002978a80_0 .var "Result", 31 0;
v0000000002978ee0_0 .net "a", 31 0, v0000000002978120_0;  alias, 1 drivers
v0000000002978c60_0 .net "b", 31 0, v000000000296f820_0;  alias, 1 drivers
v0000000002978b20_0 .var "carryFlag", 0 0;
v0000000002978d00_0 .var "condition", 0 0;
v0000000002978da0_0 .var/i "counter", 31 0;
v000000000297d2c0_0 .var/i "index", 31 0;
v000000000297c3c0_0 .var "negativeFlag", 0 0;
v000000000297d860_0 .net "operation", 5 0, v000000000297d900_0;  alias, 1 drivers
v000000000297d680_0 .var "overFlowFlag", 0 0;
v000000000297caa0_0 .var "tempVar", 31 0;
v000000000297c6e0_0 .var/i "var", 31 0;
v000000000297d220_0 .var "zeroFlag", 0 0;
E_00000000028d57e0 .event edge, v000000000297d860_0, v000000000296f820_0, v0000000002978120_0;
S_000000000296af40 .scope module, "funcMux" "mux6" 3 215, 4 23 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v000000000297d0e0_0 .net "one", 5 0, v000000000296e600_0;  alias, 1 drivers
v000000000297d900_0 .var "result", 5 0;
v000000000297c460_0 .net "s", 0 0, v000000000296fc80_0;  alias, 1 drivers
v000000000297cb40_0 .net "zero", 5 0, L_00000000029e4240;  1 drivers
E_00000000028d5320 .event edge, v000000000296fc80_0, v000000000297cb40_0, v000000000296e600_0;
S_000000000296a7c0 .scope module, "mdrMux" "mux32" 3 219, 4 33 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000297d360_0 .net "one", 31 0, v0000000002978a80_0;  alias, 1 drivers
v000000000297d720_0 .var "result", 31 0;
v000000000297dc20_0 .net "s", 0 0, v000000000296e9c0_0;  alias, 1 drivers
v000000000297d9a0_0 .net "zero", 31 0, v0000000002979ac0_0;  alias, 1 drivers
E_00000000028d54a0 .event edge, v000000000296e9c0_0, v000000000296f460_0, v0000000002978a80_0;
S_000000000296ac40 .scope module, "pcMux" "mux32" 3 214, 4 33 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000297d7c0_0 .net "one", 31 0, v0000000002979c00_0;  alias, 1 drivers
v000000000297ca00_0 .var "result", 31 0;
v000000000297da40_0 .net "s", 0 0, v000000000296e1a0_0;  alias, 1 drivers
v000000000297ce60_0 .net "zero", 31 0, v0000000002978a80_0;  alias, 1 drivers
E_00000000028d54e0 .event edge, v000000000296e1a0_0, v0000000002978a80_0, v0000000002979c00_0;
S_000000000296adc0 .scope module, "shftJump" "shftLeft28" 3 236, 6 19 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v000000000297dae0_0 .net "in", 25 0, L_00000000029e3e80;  1 drivers
v000000000297db80_0 .var "result", 27 0;
E_00000000028d5fe0 .event edge, v000000000297dae0_0;
S_000000000297e3b0 .scope module, "shftLeft" "shftLeft" 3 237, 6 41 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v000000000297c280_0 .net "in", 31 0, v000000000297c960_0;  alias, 1 drivers
v000000000297c780_0 .var "result", 31 0;
E_00000000028d6020 .event edge, v000000000296fb40_0;
S_000000000297fd30 .scope module, "signExt" "signExtender" 3 235, 6 26 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000297d400_0 .net "ins", 15 0, L_00000000029e3520;  1 drivers
v000000000297c960_0 .var "result", 31 0;
v000000000297cf00_0 .var "tempOnes", 15 0;
v000000000297c500_0 .var "tempZero", 15 0;
v000000000297dcc0_0 .net "unSign", 0 0, v000000000296f280_0;  alias, 1 drivers
E_00000000028d59a0 .event edge, v000000000297d400_0;
S_000000000297e0b0 .scope module, "simpleAND" "AND" 3 240, 6 13 0, S_00000000027d6880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v000000000297c5a0_0 .net "branch", 0 0, v000000000296eb00_0;  alias, 1 drivers
v000000000297d180_0 .net "condition", 0 0, v0000000002978d00_0;  alias, 1 drivers
v000000000297dd60_0 .var "result", 0 0;
E_00000000028d5560 .event edge, v000000000296eb00_0, v0000000002978d00_0;
S_00000000027dab30 .scope module, "mipsCPUData3" "mipsCPUData3" 3 251;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002984cc0_0 .net "MOC", 0 0, v0000000002982470_0;  1 drivers
v0000000002986660_0 .net *"_s11", 3 0, L_00000000029e2bc0;  1 drivers
v00000000029840e0_0 .net "aluB", 31 0, v0000000002983230_0;  1 drivers
v00000000029851c0_0 .net "aluCode", 5 0, v0000000002981390_0;  1 drivers
v0000000002984720_0 .net "aluOut", 31 0, v0000000002984c20_0;  1 drivers
v0000000002985260_0 .net "aluSource", 1 0, v00000000029805d0_0;  1 drivers
v0000000002984180_0 .net "andOut", 0 0, v0000000002984680_0;  1 drivers
v0000000002984220_0 .net "branch", 0 0, v0000000002981ed0_0;  1 drivers
v0000000002985300_0 .net "branchAddOut", 31 0, v0000000002985620_0;  1 drivers
v0000000002985440_0 .net "branchSelect", 31 0, v0000000002982bf0_0;  1 drivers
v00000000029847c0_0 .net "byte", 0 0, v0000000002980ad0_0;  1 drivers
o000000000291e6b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002984860_0 .net "clk", 0 0, o000000000291e6b8;  0 drivers
v00000000029854e0_0 .net "func", 5 0, v00000000029842c0_0;  1 drivers
v0000000002985800_0 .net "immediate", 0 0, v00000000029800d0_0;  1 drivers
v00000000029858a0_0 .net "instruction", 31 0, v0000000002980170_0;  1 drivers
v0000000002985940_0 .net "irLoad", 0 0, v0000000002980210_0;  1 drivers
v0000000002985a80_0 .net "jump", 0 0, v0000000002982010_0;  1 drivers
v0000000002987f60_0 .net "jumpMuxOut", 31 0, v0000000002982290_0;  1 drivers
v0000000002987e20_0 .net "marInput", 31 0, v00000000029862a0_0;  1 drivers
v0000000002986fc0_0 .net "marLoad", 0 0, v0000000002980490_0;  1 drivers
v0000000002987b00_0 .net "mdrData", 31 0, v0000000002980990_0;  1 drivers
v0000000002986d40_0 .net "mdrIn", 31 0, v0000000002985580_0;  1 drivers
v0000000002987060_0 .net "mdrLoad", 0 0, v0000000002980e90_0;  1 drivers
v0000000002987100_0 .net "mdrSource", 0 0, v00000000029802b0_0;  1 drivers
v00000000029872e0_0 .net "memAdress", 31 0, v00000000029823d0_0;  1 drivers
v0000000002986f20_0 .net "memData", 31 0, v00000000029825b0_0;  1 drivers
v0000000002987380_0 .net "memEnable", 0 0, v00000000029820b0_0;  1 drivers
v0000000002987420_0 .net "next", 31 0, v0000000002981e30_0;  1 drivers
v0000000002986ac0_0 .net "npcLoad", 0 0, v0000000002981750_0;  1 drivers
v00000000029868e0_0 .net "pcAdd4", 31 0, L_00000000029e3840;  1 drivers
v0000000002987ba0_0 .net "pcLoad", 0 0, v0000000002981bb0_0;  1 drivers
v0000000002986b60_0 .net "pcOut", 31 0, v00000000029807b0_0;  1 drivers
v0000000002986de0_0 .net "pcSelect", 0 0, v0000000002980b70_0;  1 drivers
v00000000029877e0_0 .net "regMuxOut", 4 0, v0000000002985bc0_0;  1 drivers
v0000000002987c40_0 .net "regOutA", 31 0, v0000000002981430_0;  1 drivers
v0000000002987240_0 .net "regOutB", 31 0, v0000000002980fd0_0;  1 drivers
v00000000029874c0_0 .net "regWrite", 0 0, v0000000002981c50_0;  1 drivers
o000000000291e928 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002986c00_0 .net "reset", 0 0, o000000000291e928;  0 drivers
v0000000002987ce0_0 .net "rfSource", 0 0, v0000000002981cf0_0;  1 drivers
v0000000002987ec0_0 .net "rw", 0 0, v0000000002981f70_0;  1 drivers
v00000000029879c0_0 .net "shftLeft28Out", 27 0, v00000000029853a0_0;  1 drivers
v0000000002986ca0_0 .net "shftLeftOut", 31 0, v0000000002984fe0_0;  1 drivers
v0000000002987a60_0 .net "signExtOut", 31 0, v0000000002985b20_0;  1 drivers
v0000000002987600_0 .net "unSign", 0 0, v0000000002980530_0;  1 drivers
v0000000002987d80_0 .net "zFlag", 0 0, v0000000002984a40_0;  1 drivers
L_00000000029e32a0 .part v0000000002980170_0, 26, 6;
L_00000000029e47e0 .part v0000000002980170_0, 0, 6;
L_00000000029e4600 .part v0000000002980170_0, 16, 5;
L_00000000029e35c0 .part v0000000002980170_0, 11, 5;
L_00000000029e2bc0 .part L_00000000029e3840, 28, 4;
L_00000000029e4420 .concat [ 28 4 0 0], v00000000029853a0_0, L_00000000029e2bc0;
L_00000000029e3700 .part v0000000002980170_0, 21, 5;
L_00000000029e42e0 .part v0000000002980170_0, 16, 5;
L_00000000029e2d00 .part v0000000002980170_0, 0, 16;
L_00000000029e30c0 .part v0000000002980170_0, 0, 26;
S_000000000297f130 .scope module, "ALU_Mux" "mux4inputs" 3 343, 4 47 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v0000000002983d70_0 .net "one", 31 0, v0000000002985b20_0;  alias, 1 drivers
v0000000002983230_0 .var "result", 31 0;
v0000000002982ab0_0 .net "s", 1 0, v00000000029805d0_0;  alias, 1 drivers
L_000000000298a1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002983730_0 .net "three", 31 0, L_000000000298a1c8;  1 drivers
v00000000029835f0_0 .net "two", 31 0, v0000000002980990_0;  alias, 1 drivers
v00000000029837d0_0 .net "zero", 31 0, v0000000002980fd0_0;  alias, 1 drivers
E_00000000028d51a0/0 .event edge, v0000000002982ab0_0, v00000000029837d0_0, v0000000002983d70_0, v00000000029835f0_0;
E_00000000028d51a0/1 .event edge, v0000000002983730_0;
E_00000000028d51a0 .event/or E_00000000028d51a0/0, E_00000000028d51a0/1;
S_000000000297efb0 .scope module, "Branch_Mux" "mux32" 3 345, 4 33 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002983870_0 .net "one", 31 0, v0000000002985620_0;  alias, 1 drivers
v0000000002982bf0_0 .var "result", 31 0;
v0000000002983a50_0 .net "s", 0 0, v0000000002984680_0;  alias, 1 drivers
v0000000002983e10_0 .net "zero", 31 0, L_00000000029e3840;  alias, 1 drivers
E_00000000028d5a20 .event edge, v0000000002983a50_0, v0000000002983e10_0, v0000000002983870_0;
S_000000000297f2b0 .scope module, "Control_Unit" "control" 3 334, 5 1 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v0000000002983eb0_0 .net "MOC", 0 0, v0000000002982470_0;  alias, 1 drivers
v0000000002981f70_0 .var "RW", 0 0;
v0000000002981390_0 .var "aluCode", 5 0;
v00000000029805d0_0 .var "aluSrc", 1 0;
v0000000002981ed0_0 .var "branch", 0 0;
v0000000002980ad0_0 .var "byte", 0 0;
v0000000002982830_0 .net "clk", 0 0, o000000000291e6b8;  alias, 0 drivers
v00000000029800d0_0 .var "immediate", 0 0;
v0000000002980210_0 .var "irLoad", 0 0;
v0000000002982010_0 .var "jump", 0 0;
v0000000002980490_0 .var "marLoad", 0 0;
v0000000002980e90_0 .var "mdrLoad", 0 0;
v00000000029802b0_0 .var "mdrSource", 0 0;
v00000000029820b0_0 .var "memEnable", 0 0;
v0000000002981750_0 .var "npcLoad", 0 0;
v0000000002981b10_0 .net "opCode", 5 0, L_00000000029e32a0;  1 drivers
v0000000002981bb0_0 .var "pcLoad", 0 0;
v0000000002980b70_0 .var "pcSelect", 0 0;
v0000000002981c50_0 .var "regWrite", 0 0;
v0000000002980c10_0 .net "reset", 0 0, o000000000291e928;  alias, 0 drivers
v0000000002981cf0_0 .var "rfSource", 0 0;
v0000000002981610_0 .var "state", 4 0;
v0000000002980530_0 .var "unSign", 0 0;
E_00000000028d5660 .event posedge, v0000000002982830_0;
S_000000000297eb30 .scope module, "IR" "register" 3 328, 6 48 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002982150_0 .net "clk", 0 0, o000000000291e6b8;  alias, 0 drivers
v0000000002980cb0_0 .net "in", 31 0, v00000000029825b0_0;  alias, 1 drivers
v00000000029821f0_0 .net "load", 0 0, v0000000002980210_0;  alias, 1 drivers
v0000000002980170_0 .var "result", 31 0;
E_00000000028d5820 .event posedge, v0000000002980210_0;
S_000000000297e230 .scope module, "Jump_Mux" "mux32" 3 346, 4 33 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029826f0_0 .net "one", 31 0, L_00000000029e4420;  1 drivers
v0000000002982290_0 .var "result", 31 0;
v00000000029812f0_0 .net "s", 0 0, v0000000002982010_0;  alias, 1 drivers
v0000000002980d50_0 .net "zero", 31 0, v0000000002982bf0_0;  alias, 1 drivers
E_00000000028d51e0 .event edge, v0000000002982010_0, v0000000002982bf0_0, v00000000029826f0_0;
S_000000000297e830 .scope module, "MAR" "register" 3 325, 6 48 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002982330_0 .net "clk", 0 0, o000000000291e6b8;  alias, 0 drivers
v0000000002981890_0 .net "in", 31 0, v00000000029862a0_0;  alias, 1 drivers
v0000000002981250_0 .net "load", 0 0, v0000000002980490_0;  alias, 1 drivers
v00000000029823d0_0 .var "result", 31 0;
E_00000000028d5220 .event posedge, v0000000002980490_0;
S_000000000297f430 .scope module, "MDR" "register" 3 326, 6 48 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002980350_0 .net "clk", 0 0, o000000000291e6b8;  alias, 0 drivers
v00000000029803f0_0 .net "in", 31 0, v0000000002985580_0;  alias, 1 drivers
v0000000002980850_0 .net "load", 0 0, v0000000002980e90_0;  alias, 1 drivers
v0000000002980990_0 .var "result", 31 0;
E_00000000028d5a60 .event posedge, v0000000002980e90_0;
S_000000000297f5b0 .scope module, "Memory" "MemoryTest1" 3 356, 7 1 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002982470_0 .var "MOC", 0 0;
v0000000002981070 .array "Mem", 511 0, 7 0;
v0000000002982510_0 .net "address", 31 0, v00000000029823d0_0;  alias, 1 drivers
v0000000002981570_0 .net "byte", 0 0, v0000000002980ad0_0;  alias, 1 drivers
v0000000002981110_0 .net "dataIn", 31 0, v0000000002980990_0;  alias, 1 drivers
v0000000002981d90_0 .net "memEnable", 0 0, v00000000029820b0_0;  alias, 1 drivers
v00000000029825b0_0 .var "output_destination", 31 0;
v0000000002980a30_0 .net "rw", 0 0, v0000000002981f70_0;  alias, 1 drivers
E_00000000028d5be0 .event posedge, v00000000029820b0_0;
S_000000000297e530 .scope module, "NPC" "register" 3 327, 6 48 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002982650_0 .net "clk", 0 0, o000000000291e6b8;  alias, 0 drivers
v0000000002980670_0 .net "in", 31 0, v0000000002982290_0;  alias, 1 drivers
v0000000002980f30_0 .net "load", 0 0, v0000000002981750_0;  alias, 1 drivers
v0000000002981e30_0 .var "result", 31 0;
E_00000000028d5ba0 .event posedge, v0000000002981750_0;
S_000000000297e9b0 .scope module, "Program_Counter" "ProgramCounter" 3 331, 5 329 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v0000000002980710_0 .net "Clk", 0 0, o000000000291e6b8;  alias, 0 drivers
v0000000002982790_0 .net "Load", 0 0, v0000000002981bb0_0;  alias, 1 drivers
v00000000029808f0_0 .net "PCNext", 31 0, v0000000002981e30_0;  alias, 1 drivers
v00000000029807b0_0 .var "PCResult", 31 0;
v00000000029811b0_0 .net "Reset", 0 0, o000000000291e928;  alias, 0 drivers
E_00000000028d5260 .event posedge, v0000000002981bb0_0;
S_000000000297e6b0 .scope module, "Register_File" "RegisterFile" 3 350, 8 1 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000029817f0_0 .net "A_Address", 4 0, L_00000000029e3700;  1 drivers
v0000000002981430_0 .var "A_Data", 31 0;
v0000000002980df0_0 .net "B_Address", 4 0, L_00000000029e42e0;  1 drivers
v0000000002980fd0_0 .var "B_Data", 31 0;
v00000000029816b0_0 .net "C_Address", 4 0, v0000000002985bc0_0;  alias, 1 drivers
v00000000029814d0_0 .net "C_Data", 31 0, v0000000002985580_0;  alias, 1 drivers
v0000000002981930_0 .net "Clk", 0 0, o000000000291e6b8;  alias, 0 drivers
v00000000029819d0 .array "Registers", 31 0, 31 0;
v0000000002981a70_0 .net "Write", 0 0, v0000000002981c50_0;  alias, 1 drivers
v00000000029819d0_0 .array/port v00000000029819d0, 0;
v00000000029819d0_1 .array/port v00000000029819d0, 1;
v00000000029819d0_2 .array/port v00000000029819d0, 2;
E_00000000028d66e0/0 .event edge, v00000000029817f0_0, v00000000029819d0_0, v00000000029819d0_1, v00000000029819d0_2;
v00000000029819d0_3 .array/port v00000000029819d0, 3;
v00000000029819d0_4 .array/port v00000000029819d0, 4;
v00000000029819d0_5 .array/port v00000000029819d0, 5;
v00000000029819d0_6 .array/port v00000000029819d0, 6;
E_00000000028d66e0/1 .event edge, v00000000029819d0_3, v00000000029819d0_4, v00000000029819d0_5, v00000000029819d0_6;
v00000000029819d0_7 .array/port v00000000029819d0, 7;
v00000000029819d0_8 .array/port v00000000029819d0, 8;
v00000000029819d0_9 .array/port v00000000029819d0, 9;
v00000000029819d0_10 .array/port v00000000029819d0, 10;
E_00000000028d66e0/2 .event edge, v00000000029819d0_7, v00000000029819d0_8, v00000000029819d0_9, v00000000029819d0_10;
v00000000029819d0_11 .array/port v00000000029819d0, 11;
v00000000029819d0_12 .array/port v00000000029819d0, 12;
v00000000029819d0_13 .array/port v00000000029819d0, 13;
v00000000029819d0_14 .array/port v00000000029819d0, 14;
E_00000000028d66e0/3 .event edge, v00000000029819d0_11, v00000000029819d0_12, v00000000029819d0_13, v00000000029819d0_14;
v00000000029819d0_15 .array/port v00000000029819d0, 15;
v00000000029819d0_16 .array/port v00000000029819d0, 16;
v00000000029819d0_17 .array/port v00000000029819d0, 17;
v00000000029819d0_18 .array/port v00000000029819d0, 18;
E_00000000028d66e0/4 .event edge, v00000000029819d0_15, v00000000029819d0_16, v00000000029819d0_17, v00000000029819d0_18;
v00000000029819d0_19 .array/port v00000000029819d0, 19;
v00000000029819d0_20 .array/port v00000000029819d0, 20;
v00000000029819d0_21 .array/port v00000000029819d0, 21;
v00000000029819d0_22 .array/port v00000000029819d0, 22;
E_00000000028d66e0/5 .event edge, v00000000029819d0_19, v00000000029819d0_20, v00000000029819d0_21, v00000000029819d0_22;
v00000000029819d0_23 .array/port v00000000029819d0, 23;
v00000000029819d0_24 .array/port v00000000029819d0, 24;
v00000000029819d0_25 .array/port v00000000029819d0, 25;
v00000000029819d0_26 .array/port v00000000029819d0, 26;
E_00000000028d66e0/6 .event edge, v00000000029819d0_23, v00000000029819d0_24, v00000000029819d0_25, v00000000029819d0_26;
v00000000029819d0_27 .array/port v00000000029819d0, 27;
v00000000029819d0_28 .array/port v00000000029819d0, 28;
v00000000029819d0_29 .array/port v00000000029819d0, 29;
v00000000029819d0_30 .array/port v00000000029819d0, 30;
E_00000000028d66e0/7 .event edge, v00000000029819d0_27, v00000000029819d0_28, v00000000029819d0_29, v00000000029819d0_30;
v00000000029819d0_31 .array/port v00000000029819d0, 31;
E_00000000028d66e0/8 .event edge, v00000000029819d0_31, v0000000002980df0_0;
E_00000000028d66e0 .event/or E_00000000028d66e0/0, E_00000000028d66e0/1, E_00000000028d66e0/2, E_00000000028d66e0/3, E_00000000028d66e0/4, E_00000000028d66e0/5, E_00000000028d66e0/6, E_00000000028d66e0/7, E_00000000028d66e0/8;
E_00000000028d64e0 .event posedge, v0000000002981c50_0;
S_000000000297ecb0 .scope module, "Register_Mux" "mux4" 3 341, 4 13 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029863e0_0 .net "one", 4 0, L_00000000029e35c0;  1 drivers
v0000000002985bc0_0 .var "result", 4 0;
v0000000002986200_0 .net "s", 0 0, v0000000002981cf0_0;  alias, 1 drivers
v0000000002985d00_0 .net "zero", 4 0, L_00000000029e4600;  1 drivers
E_00000000028d6d60 .event edge, v0000000002981cf0_0, v0000000002985d00_0, v00000000029863e0_0;
S_000000000297ee30 .scope module, "addFour" "addplus4" 3 363, 6 3 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_000000000298a210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002984d60_0 .net/2u *"_s0", 31 0, L_000000000298a210;  1 drivers
v0000000002984540_0 .net "pc", 31 0, v00000000029807b0_0;  alias, 1 drivers
v0000000002986020_0 .net "result", 31 0, L_00000000029e3840;  alias, 1 drivers
L_00000000029e3840 .arith/sum 32, v00000000029807b0_0, L_000000000298a210;
S_000000000297feb0 .scope module, "adder" "adder" 3 364, 6 7 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000029849a0_0 .net "entry0", 31 0, v0000000002984fe0_0;  alias, 1 drivers
v0000000002984ae0_0 .net "entry1", 31 0, v00000000029807b0_0;  alias, 1 drivers
v0000000002985620_0 .var "result", 31 0;
E_00000000028d64a0 .event edge, v00000000029849a0_0, v00000000029807b0_0;
S_000000000297f730 .scope module, "alu" "ALU" 3 353, 9 1 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v0000000002984c20_0 .var "Result", 31 0;
v0000000002985080_0 .net "a", 31 0, v0000000002981430_0;  alias, 1 drivers
v0000000002985c60_0 .net "b", 31 0, v0000000002983230_0;  alias, 1 drivers
v0000000002985f80_0 .var "carryFlag", 0 0;
v0000000002984a40_0 .var "condition", 0 0;
v00000000029856c0_0 .var/i "counter", 31 0;
v0000000002984900_0 .var/i "index", 31 0;
v00000000029867a0_0 .var "negativeFlag", 0 0;
v0000000002985120_0 .net "operation", 5 0, v00000000029842c0_0;  alias, 1 drivers
v0000000002984e00_0 .var "overFlowFlag", 0 0;
v00000000029860c0_0 .var "tempVar", 31 0;
v00000000029844a0_0 .var/i "var", 31 0;
v0000000002984ea0_0 .var "zeroFlag", 0 0;
E_00000000028d63a0 .event edge, v0000000002985120_0, v0000000002983230_0, v0000000002981430_0;
S_000000000297f8b0 .scope module, "funcMux" "mux6" 3 340, 4 23 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v00000000029845e0_0 .net "one", 5 0, v0000000002981390_0;  alias, 1 drivers
v00000000029842c0_0 .var "result", 5 0;
v0000000002986160_0 .net "s", 0 0, v00000000029800d0_0;  alias, 1 drivers
v0000000002986520_0 .net "zero", 5 0, L_00000000029e47e0;  1 drivers
E_00000000028d6320 .event edge, v00000000029800d0_0, v0000000002986520_0, v0000000002981390_0;
S_000000000297fa30 .scope module, "mdrMux" "mux32" 3 344, 4 33 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002985da0_0 .net "one", 31 0, v0000000002984c20_0;  alias, 1 drivers
v0000000002985580_0 .var "result", 31 0;
v0000000002985760_0 .net "s", 0 0, v00000000029802b0_0;  alias, 1 drivers
v0000000002986840_0 .net "zero", 31 0, v00000000029825b0_0;  alias, 1 drivers
E_00000000028d69a0 .event edge, v00000000029802b0_0, v0000000002980cb0_0, v0000000002984c20_0;
S_000000000297fbb0 .scope module, "pcMux" "mux32" 3 339, 4 33 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002985ee0_0 .net "one", 31 0, v00000000029807b0_0;  alias, 1 drivers
v00000000029862a0_0 .var "result", 31 0;
v0000000002985e40_0 .net "s", 0 0, v0000000002980b70_0;  alias, 1 drivers
v0000000002984b80_0 .net "zero", 31 0, v0000000002984c20_0;  alias, 1 drivers
E_00000000028d6a20 .event edge, v0000000002980b70_0, v0000000002984c20_0, v00000000029807b0_0;
S_00000000029895e0 .scope module, "shftJump" "shftLeft28" 3 361, 6 19 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002984360_0 .net "in", 25 0, L_00000000029e30c0;  1 drivers
v00000000029853a0_0 .var "result", 27 0;
E_00000000028d61e0 .event edge, v0000000002984360_0;
S_0000000002989760 .scope module, "shftLeft" "shftLeft" 3 362, 6 41 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002984f40_0 .net "in", 31 0, v0000000002985b20_0;  alias, 1 drivers
v0000000002984fe0_0 .var "result", 31 0;
E_00000000028d6520 .event edge, v0000000002983d70_0;
S_00000000029898e0 .scope module, "signExt" "signExtender" 3 360, 6 26 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002986480_0 .net "ins", 15 0, L_00000000029e2d00;  1 drivers
v0000000002985b20_0 .var "result", 31 0;
v00000000029859e0_0 .var "tempOnes", 15 0;
v0000000002986340_0 .var "tempZero", 15 0;
v0000000002986700_0 .net "unSign", 0 0, v0000000002980530_0;  alias, 1 drivers
E_00000000028d6a60 .event edge, v0000000002986480_0;
S_0000000002989a60 .scope module, "simpleAND" "AND" 3 365, 6 13 0, S_00000000027dab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v00000000029865c0_0 .net "branch", 0 0, v0000000002981ed0_0;  alias, 1 drivers
v0000000002984400_0 .net "condition", 0 0, v0000000002984a40_0;  alias, 1 drivers
v0000000002984680_0 .var "result", 0 0;
E_00000000028d65e0 .event edge, v0000000002981ed0_0, v0000000002984a40_0;
S_00000000027dacb0 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o0000000002920938 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002986980_0 .net "one", 4 0, o0000000002920938;  0 drivers
v00000000029871a0_0 .var "result", 4 0;
o0000000002920998 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000002986a20_0 .net "s", 1 0, o0000000002920998;  0 drivers
o00000000029209c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002986e80_0 .net "two", 4 0, o00000000029209c8;  0 drivers
o00000000029209f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002987560_0 .net "zero", 4 0, o00000000029209f8;  0 drivers
E_00000000028d6220 .event edge, v0000000002986a20_0, v0000000002987560_0, v0000000002986980_0, v0000000002986e80_0;
    .scope S_00000000027b0d40;
T_0 ;
    %wait E_00000000028d4f60;
    %load/vec4 v0000000002965ce0_0;
    %store/vec4 v0000000002965060_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000027b0ec0;
T_1 ;
    %wait E_00000000028d41e0;
    %load/vec4 v0000000002966280_0;
    %store/vec4 v0000000002966640_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002801ea0;
T_2 ;
    %wait E_00000000028d4420;
    %load/vec4 v0000000002965100_0;
    %store/vec4 v0000000002966aa0_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002966e40;
T_3 ;
    %wait E_00000000028d0260;
    %load/vec4 v0000000002965f60_0;
    %store/vec4 v00000000029651a0_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027fb7e0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002965e20_0, 0;
    %end;
    .thread T_4;
    .scope S_00000000027fb7e0;
T_5 ;
    %wait E_00000000028d5860;
    %delay 1, 0;
    %load/vec4 v0000000002966be0_0;
    %store/vec4 v0000000002965e20_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000277adb0;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %end;
    .thread T_6;
    .scope S_000000000277adb0;
T_7 ;
    %wait E_00000000028cfd20;
    %load/vec4 v0000000002965600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb920_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002965600_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028fca00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fba60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb4c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002965600_0, 0, 5;
    %jmp T_7.16;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fba60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966a00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000028fca00_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000028fcc80_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd040_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.16;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fba60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcd20_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000002965600_0, 0, 5;
    %jmp T_7.16;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb6a0_0, 0, 1;
    %load/vec4 v00000000028fcfa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd0e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000002965600_0, 0, 5;
T_7.17 ;
    %jmp T_7.16;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fba60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb920_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028fca00_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000028fcc80_0, 0, 6;
    %load/vec4 v00000000028fb740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %jmp T_7.34;
T_7.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.34;
T_7.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000000028fcc80_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.34;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966a00_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v00000000028fcc80_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.34;
T_7.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v00000000028fcc80_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.34;
T_7.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v00000000028fcc80_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.34;
T_7.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000028fcc80_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcb40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000028fcc80_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcb40_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000028fcc80_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcb40_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v00000000028fcc80_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.34;
T_7.30 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v00000000028fcc80_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.34;
T_7.31 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002965600_0, 0, 5;
    %jmp T_7.34;
T_7.32 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002965600_0, 0, 5;
    %jmp T_7.34;
T_7.33 ;
    %vpi_call 5 170 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v00000000028fcc80_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002965600_0, 0, 5;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %jmp T_7.16;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb920_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028fca00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.16;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002966960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcd20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb920_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000028fca00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002965600_0, 0, 5;
    %jmp T_7.16;
T_7.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000028fca00_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000028fcc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd040_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fba60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.16;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fba60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcd20_0, 0, 1;
    %load/vec4 v00000000028fcfa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
T_7.35 ;
    %jmp T_7.16;
T_7.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002965600_0, 0, 5;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000028fca00_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000028fcc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd040_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fba60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fba60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb4c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000028fca00_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v00000000028fcc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd040_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd360_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd360_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000028fcc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fcd20_0, 0, 1;
    %load/vec4 v00000000028fcfa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcb40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
T_7.37 ;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd2c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fd2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fcd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fba60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028fb920_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000028fca00_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fd040_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000028fca00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028fb6a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002965600_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000029674a0;
T_8 ;
    %wait E_00000000028d5c60;
    %load/vec4 v0000000002968530_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000002969570_0;
    %store/vec4 v0000000002969430_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000002969390_0;
    %store/vec4 v0000000002969430_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000029671a0;
T_9 ;
    %wait E_00000000028d5ca0;
    %load/vec4 v0000000002969110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000000002968cb0_0;
    %store/vec4 v0000000002969750_0, 0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000002968fd0_0;
    %store/vec4 v0000000002969750_0, 0, 6;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000002967920;
T_10 ;
    %wait E_00000000028d5fa0;
    %load/vec4 v00000000029654c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000000029657e0_0;
    %store/vec4 v0000000002965b00_0, 0, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000029652e0_0;
    %store/vec4 v0000000002965b00_0, 0, 5;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000278bfc0;
T_11 ;
    %wait E_00000000028cf8e0;
    %load/vec4 v00000000028fc3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v00000000028fcaa0_0;
    %store/vec4 v00000000028fc000_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v00000000028fcaa0_0;
    %store/vec4 v00000000028fc000_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v00000000028fc0a0_0;
    %store/vec4 v00000000028fc000_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v00000000028fd220_0;
    %store/vec4 v00000000028fc000_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v00000000028fd180_0;
    %store/vec4 v00000000028fc000_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000002967320;
T_12 ;
    %wait E_00000000028d60e0;
    %load/vec4 v0000000002968670_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v00000000029692f0_0;
    %store/vec4 v00000000029697f0_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000029680d0_0;
    %store/vec4 v00000000029697f0_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000000000277ac30;
T_13 ;
    %wait E_00000000028cf5a0;
    %load/vec4 v00000000028fbce0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v00000000028fc8c0_0;
    %store/vec4 v00000000028fc500_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000028fbd80_0;
    %store/vec4 v00000000028fc500_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000000000276c040;
T_14 ;
    %wait E_00000000028d09a0;
    %load/vec4 v0000000002965c40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000000029666e0_0;
    %store/vec4 v0000000002966000_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000002965ba0_0;
    %store/vec4 v0000000002966000_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000002967020;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
    %end;
    .thread T_15;
    .scope S_0000000002967020;
T_16 ;
    %wait E_00000000028d53a0;
    %load/vec4 v0000000002964e80_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_16.0, 4;
    %delay 1, 0;
    %load/vec4 v0000000002964fc0_0;
    %load/vec4 v0000000002964e80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002965880, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000002967020;
T_17 ;
    %wait E_00000000028d52e0;
    %load/vec4 v0000000002966c80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002965880, 4;
    %assign/vec4 v00000000029659c0_0, 0;
    %load/vec4 v0000000002965a60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002965880, 4;
    %assign/vec4 v0000000002966d20_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000002967da0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029694d0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0000000002967da0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002968350_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0000000002967da0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029683f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002968ad0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0000000002967da0;
T_21 ;
    %wait E_00000000028d5de0;
    %load/vec4 v0000000002969250_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %jmp T_21.25;
T_21.0 ;
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002969e30_0;
    %cmp/e;
    %jmp/0xz  T_21.26, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029683f0_0, 0, 1;
    %jmp T_21.27;
T_21.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029683f0_0, 0, 1;
T_21.27 ;
    %jmp T_21.25;
T_21.1 ;
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002969e30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_21.28, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_21.29, 8;
T_21.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_21.29, 8;
 ; End of false expr.
    %blend;
T_21.29;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %load/vec4 v00000000029691b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.31, 8;
T_21.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.31, 8;
 ; End of false expr.
    %blend;
T_21.31;
    %store/vec4 v00000000029683f0_0, 0, 1;
    %load/vec4 v00000000029691b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.32, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.33, 8;
T_21.32 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.33, 8;
 ; End of false expr.
    %blend;
T_21.33;
    %pad/s 1;
    %store/vec4 v0000000002968c10_0, 0, 1;
    %jmp T_21.25;
T_21.2 ;
    %vpi_call 9 126 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002969e30_0;
    %vpi_call 9 127 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0000000002969e30_0;
    %load/vec4 v0000000002968a30_0;
    %cmp/s;
    %jmp/0xz  T_21.34, 5;
    %vpi_call 9 134 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002968ad0_0, 0, 1;
    %jmp T_21.35;
T_21.34 ;
    %vpi_call 9 138 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002968ad0_0, 0, 1;
T_21.35 ;
    %jmp T_21.25;
T_21.3 ;
    %vpi_call 9 145 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002969e30_0;
    %vpi_call 9 146 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002968a30_0;
    %cmp/s;
    %jmp/0xz  T_21.36, 5;
    %vpi_call 9 153 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002968ad0_0, 0, 1;
    %jmp T_21.37;
T_21.36 ;
    %vpi_call 9 157 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002968ad0_0, 0, 1;
T_21.37 ;
    %jmp T_21.25;
T_21.4 ;
    %load/vec4 v0000000002968a30_0;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.25;
T_21.5 ;
    %load/vec4 v0000000002969e30_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.38, 4;
    %load/vec4 v0000000002968a30_0;
    %store/vec4 v00000000029691b0_0, 0, 32;
T_21.38 ;
    %jmp T_21.25;
T_21.6 ;
    %load/vec4 v0000000002969e30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.40, 4;
    %load/vec4 v0000000002968a30_0;
    %store/vec4 v00000000029691b0_0, 0, 32;
T_21.40 ;
    %jmp T_21.25;
T_21.7 ;
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002969e30_0;
    %and;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.25;
T_21.8 ;
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002969e30_0;
    %or;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.25;
T_21.9 ;
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002969e30_0;
    %xor;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.25;
T_21.10 ;
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002969e30_0;
    %or;
    %inv;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.25;
T_21.11 ;
    %load/vec4 v0000000002968a30_0;
    %pad/u 33;
    %load/vec4 v0000000002969e30_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %store/vec4 v0000000002969070_0, 0, 1;
    %load/vec4 v0000000002968a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002969e30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.42, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.43, 8;
T_21.42 ; End of true expr.
    %load/vec4 v0000000002969e30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029691b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.44, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.45, 9;
T_21.44 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.45, 9;
 ; End of false expr.
    %blend;
T_21.45;
    %jmp/0 T_21.43, 8;
 ; End of false expr.
    %blend;
T_21.43;
    %pad/s 1;
    %store/vec4 v0000000002968e90_0, 0, 1;
    %jmp T_21.25;
T_21.12 ;
    %load/vec4 v0000000002968a30_0;
    %pad/u 33;
    %load/vec4 v0000000002969e30_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %store/vec4 v0000000002969070_0, 0, 1;
    %load/vec4 v0000000002968a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002969e30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.47, 8;
T_21.46 ; End of true expr.
    %load/vec4 v0000000002969e30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029691b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.48, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.49, 9;
T_21.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.49, 9;
 ; End of false expr.
    %blend;
T_21.49;
    %jmp/0 T_21.47, 8;
 ; End of false expr.
    %blend;
T_21.47;
    %pad/s 1;
    %store/vec4 v0000000002968e90_0, 0, 1;
    %jmp T_21.25;
T_21.13 ;
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002969e30_0;
    %add;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %load/vec4 v0000000002968a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002969e30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.50, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.51, 8;
T_21.50 ; End of true expr.
    %load/vec4 v0000000002969e30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029691b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.52, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.53, 9;
T_21.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.53, 9;
 ; End of false expr.
    %blend;
T_21.53;
    %jmp/0 T_21.51, 8;
 ; End of false expr.
    %blend;
T_21.51;
    %pad/s 1;
    %store/vec4 v0000000002968e90_0, 0, 1;
    %load/vec4 v00000000029691b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.54, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.55, 8;
T_21.54 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.55, 8;
 ; End of false expr.
    %blend;
T_21.55;
    %pad/s 1;
    %store/vec4 v0000000002968c10_0, 0, 1;
    %load/vec4 v00000000029691b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.56, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.57, 8;
T_21.56 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.57, 8;
 ; End of false expr.
    %blend;
T_21.57;
    %store/vec4 v00000000029683f0_0, 0, 1;
    %jmp T_21.25;
T_21.14 ;
    %load/vec4 v0000000002969e30_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002968f30_0, 0, 32;
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002968f30_0;
    %add;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %load/vec4 v0000000002968a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002968f30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.58, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.59, 8;
T_21.58 ; End of true expr.
    %load/vec4 v0000000002968f30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029691b0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.60, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.61, 9;
T_21.60 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.61, 9;
 ; End of false expr.
    %blend;
T_21.61;
    %jmp/0 T_21.59, 8;
 ; End of false expr.
    %blend;
T_21.59;
    %pad/s 1;
    %store/vec4 v0000000002968e90_0, 0, 1;
    %load/vec4 v00000000029691b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.62, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.63, 8;
T_21.62 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.63, 8;
 ; End of false expr.
    %blend;
T_21.63;
    %pad/s 1;
    %store/vec4 v0000000002968c10_0, 0, 1;
    %load/vec4 v00000000029691b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.64, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.65, 8;
T_21.64 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.65, 8;
 ; End of false expr.
    %blend;
T_21.65;
    %store/vec4 v00000000029683f0_0, 0, 1;
    %jmp T_21.25;
T_21.15 ;
    %load/vec4 v0000000002969e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.25;
T_21.16 ;
    %load/vec4 v0000000002969e30_0;
    %ix/getv 4, v0000000002968a30_0;
    %shiftl 4;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.25;
T_21.17 ;
    %load/vec4 v0000000002969e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.25;
T_21.18 ;
    %load/vec4 v0000000002969e30_0;
    %ix/getv 4, v0000000002968a30_0;
    %shiftr 4;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.25;
T_21.19 ;
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002969e30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.66, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.67;
T_21.66 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029691b0_0, 0, 32;
T_21.67 ;
    %jmp T_21.25;
T_21.20 ;
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002969e30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.69;
T_21.68 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029691b0_0, 0, 32;
T_21.69 ;
    %jmp T_21.25;
T_21.21 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002968b70_0, 0, 32;
T_21.70 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002968b70_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.71, 5;
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002968b70_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.72, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002968350_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002968b70_0, 0, 32;
T_21.72 ;
    %load/vec4 v0000000002968350_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.74, 4;
    %load/vec4 v00000000029694d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029694d0_0, 0, 32;
T_21.74 ;
    %load/vec4 v0000000002968b70_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002968b70_0, 0, 32;
    %jmp T_21.70;
T_21.71 ;
    %load/vec4 v00000000029694d0_0;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.25;
T_21.22 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002968b70_0, 0, 32;
T_21.76 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002968b70_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.77, 5;
    %load/vec4 v0000000002968a30_0;
    %load/vec4 v0000000002968b70_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.78, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002968350_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002968b70_0, 0, 32;
T_21.78 ;
    %load/vec4 v0000000002968350_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.80, 4;
    %load/vec4 v00000000029694d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029694d0_0, 0, 32;
T_21.80 ;
    %load/vec4 v0000000002968b70_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002968b70_0, 0, 32;
    %jmp T_21.76;
T_21.77 ;
    %load/vec4 v00000000029694d0_0;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.25;
T_21.23 ;
    %load/vec4 v0000000002968a30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.25;
T_21.24 ;
    %load/vec4 v0000000002968a30_0;
    %ix/getv 4, v0000000002969e30_0;
    %shiftr 4;
    %store/vec4 v00000000029691b0_0, 0, 32;
    %jmp T_21.25;
T_21.25 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000000002801d20;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002966780_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000000002801d20;
T_23 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v0000000002965d80 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002965d80, 0>, &A<v0000000002965d80, 1>, &A<v0000000002965d80, 2>, &A<v0000000002965d80, 3> {0 0 0};
    %end;
    .thread T_23;
    .scope S_0000000002801d20;
T_24 ;
    %wait E_00000000028d5e60;
    %load/vec4 v0000000002966500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0000000002965920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002966780_0;
    %ix/getv 4, v0000000002966320_0;
    %load/vec4a v0000000002965d80, 4;
    %load/vec4 v0000000002966320_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002965d80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002966320_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002965d80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002966320_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002965d80, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029660a0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002966780_0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002966780_0;
    %load/vec4 v0000000002965ec0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002966320_0;
    %store/vec4a v0000000002965d80, 4, 0;
    %load/vec4 v0000000002965ec0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002966320_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002965d80, 4, 0;
    %load/vec4 v0000000002965ec0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002966320_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002965d80, 4, 0;
    %load/vec4 v0000000002965ec0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002966320_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002965d80, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002966780_0;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000002965920_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002966780_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000000002966320_0;
    %load/vec4a v0000000002965d80, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029660a0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002966780_0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002966780_0;
    %load/vec4 v0000000002965ec0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000000002966320_0;
    %store/vec4a v0000000002965d80, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002966780_0;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000000000296b3c0;
T_25 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002968d50_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_000000000296b3c0;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002969a70_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_000000000296b3c0;
T_27 ;
    %wait E_00000000028d5d60;
    %load/vec4 v0000000002969ed0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002969b10_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0000000002969a70_0;
    %load/vec4 v0000000002969ed0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029699d0_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000002968d50_0;
    %load/vec4 v0000000002969ed0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029699d0_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0000000002967620;
T_28 ;
    %wait E_00000000028d6160;
    %load/vec4 v0000000002969610_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029696b0_0, 0, 28;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000000029677a0;
T_29 ;
    %wait E_00000000028d5620;
    %load/vec4 v0000000002969890_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002969c50_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000000002967c20;
T_30 ;
    %wait E_00000000028d5720;
    %load/vec4 v0000000002969bb0_0;
    %load/vec4 v0000000002969930_0;
    %add;
    %store/vec4 v00000000029688f0_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000296a4c0;
T_31 ;
    %wait E_00000000028d6120;
    %load/vec4 v0000000002969d90_0;
    %load/vec4 v0000000002968030_0;
    %and;
    %store/vec4 v0000000002968df0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000002907040;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ceb0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0000000002907040;
T_33 ;
    %vpi_call 2 17 "$dumpfile", "results/CPUFileTest1.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, v000000000296c230_0, v000000000296ceb0_0, S_00000000027fb7e0, S_0000000002801d20, S_000000000277adb0, S_0000000002967da0, S_0000000002967020, S_0000000002967aa0, S_0000000002967c20, S_000000000296b3c0, S_0000000002967620, S_00000000029677a0, S_000000000296a4c0, S_00000000027b0d40, S_00000000027b0ec0, S_0000000002801ea0, S_0000000002966e40, S_00000000029671a0, S_00000000029674a0, S_000000000276c040, S_000000000278bfc0, S_0000000002967920, S_0000000002967320, S_000000000277ac30 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000002966aa0_0, 0, 32;
    %vpi_func 2 62 "$fopen" 32, "output/Memory1StatusFile.txt", "w" {0 0 0};
    %store/vec4 v000000000296c690_0, 0, 32;
    %vpi_func 2 63 "$fopen" 32, "output/StateChangeTest1.txt", "w" {0 0 0};
    %store/vec4 v000000000296d450_0, 0, 32;
    %vpi_call 2 65 "$fwrite", v000000000296c690_0, "\012----------Memory at Start Up---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000296c2d0_0, 0, 32;
T_33.0 ;
    %load/vec4 v000000000296c2d0_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v000000000296c2d0_0;
    %addi 1, 0, 32;
    %load/vec4 v000000000296c2d0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002965d80, 4;
    %load/vec4 v000000000296c2d0_0;
    %addi 2, 0, 32;
    %load/vec4 v000000000296c2d0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002965d80, 4;
    %load/vec4 v000000000296c2d0_0;
    %addi 3, 0, 32;
    %load/vec4 v000000000296c2d0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002965d80, 4;
    %vpi_call 2 67 "$fwrite", v000000000296c690_0, "\012Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b", v000000000296c2d0_0, &A<v0000000002965d80, v000000000296c2d0_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v000000000296c2d0_0;
    %addi 4, 0, 32;
    %store/vec4 v000000000296c2d0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000296c2d0_0, 0, 32;
T_33.2 ;
    %load/vec4 v000000000296c2d0_0;
    %cmpi/s 600, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296c230_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296c230_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 73 "$fwrite", v000000000296d450_0, "\012 ---------CLOCK CYCLE: %d START-----------\012", v000000000296c2d0_0 {0 0 0};
    %vpi_call 2 75 "$fwrite", v000000000296d450_0, "\012\012State: %d", v0000000002965600_0 {0 0 0};
    %vpi_call 2 77 "$fwrite", v000000000296d450_0, "\012Current Instruction: %b", v00000000029660a0_0 {0 0 0};
    %vpi_call 2 79 "$fwrite", v000000000296d450_0, "\012Register S Address: %d , %b", v0000000002966c80_0, v0000000002966c80_0 {0 0 0};
    %vpi_call 2 80 "$fwrite", v000000000296d450_0, "\012Register T Address: %d , %b", v0000000002965a60_0, v0000000002965a60_0 {0 0 0};
    %vpi_call 2 81 "$fwrite", v000000000296d450_0, "\012Offset: %d\012\012", v0000000002969ed0_0 {0 0 0};
    %vpi_call 2 83 "$fwrite", v000000000296d450_0, "\012MAR: %d", v0000000002965060_0 {0 0 0};
    %vpi_call 2 86 "$fwrite", v000000000296d450_0, "\012IR: %b", v00000000029651a0_0 {0 0 0};
    %load/vec4 v000000000296c2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000296c2d0_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %vpi_call 2 88 "$fwrite", v000000000296c690_0, "\012----------Memory at End---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000296c2d0_0, 0, 32;
T_33.4 ;
    %load/vec4 v000000000296c2d0_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.5, 5;
    %load/vec4 v000000000296c2d0_0;
    %addi 1, 0, 32;
    %load/vec4 v000000000296c2d0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002965d80, 4;
    %load/vec4 v000000000296c2d0_0;
    %addi 2, 0, 32;
    %load/vec4 v000000000296c2d0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002965d80, 4;
    %load/vec4 v000000000296c2d0_0;
    %addi 3, 0, 32;
    %load/vec4 v000000000296c2d0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0000000002965d80, 4;
    %vpi_call 2 90 "$fwrite", v000000000296c690_0, "\012Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b", v000000000296c2d0_0, &A<v0000000002965d80, v000000000296c2d0_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v000000000296c2d0_0;
    %addi 4, 0, 32;
    %store/vec4 v000000000296c2d0_0, 0, 32;
    %jmp T_33.4;
T_33.5 ;
    %vpi_call 2 92 "$fclose", v000000000296d450_0 {0 0 0};
    %vpi_call 2 93 "$fclose", v000000000296c690_0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_00000000028dd690;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296c4b0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_00000000028dd690;
T_35 ;
    %vpi_call 7 75 "$readmemb", "Input/testcode_mips2.txt", v000000000296d6d0 {0 0 0};
    %vpi_call 7 76 "$display", "verify memory at 2: %b%b%b%b", &A<v000000000296d6d0, 0>, &A<v000000000296d6d0, 1>, &A<v000000000296d6d0, 2>, &A<v000000000296d6d0, 3> {0 0 0};
    %end;
    .thread T_35;
    .scope S_00000000028dd690;
T_36 ;
    %wait E_00000000028d56a0;
    %load/vec4 v000000000296c5f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v000000000296f780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000296c4b0_0;
    %ix/getv 4, v000000000296c550_0;
    %load/vec4a v000000000296d6d0, 4;
    %load/vec4 v000000000296c550_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000296d6d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000296c550_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000296d6d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000296c550_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000296d6d0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000296d9f0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000296c4b0_0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000296c4b0_0;
    %load/vec4 v000000000296d810_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000296c550_0;
    %store/vec4a v000000000296d6d0, 4, 0;
    %load/vec4 v000000000296d810_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000296c550_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000296d6d0, 4, 0;
    %load/vec4 v000000000296d810_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000296c550_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000296d6d0, 4, 0;
    %load/vec4 v000000000296d810_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000000000296c550_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000296d6d0, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000296c4b0_0;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000000000296f780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000296c4b0_0;
    %ix/getv 4, v000000000296c550_0;
    %load/vec4a v000000000296d6d0, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v000000000296d9f0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000296c4b0_0;
    %jmp T_36.5;
T_36.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000296c4b0_0;
    %load/vec4 v000000000296d810_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000296c550_0;
    %store/vec4a v000000000296d6d0, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000296c4b0_0;
T_36.5 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_00000000027d6700;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296fa00_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_00000000027d6700;
T_38 ;
    %vpi_call 7 135 "$readmemb", "Input/testcode_mips3.txt", v000000000296f5a0 {0 0 0};
    %vpi_call 7 136 "$display", "verify memory at 2: %b%b%b%b", &A<v000000000296f5a0, 0>, &A<v000000000296f5a0, 1>, &A<v000000000296f5a0, 2>, &A<v000000000296f5a0, 3> {0 0 0};
    %end;
    .thread T_38;
    .scope S_00000000027d6700;
T_39 ;
    %wait E_00000000028d00a0;
    %load/vec4 v000000000296eba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v000000000296fe60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000296fa00_0;
    %ix/getv 4, v000000000296fd20_0;
    %load/vec4a v000000000296f5a0, 4;
    %load/vec4 v000000000296fd20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000296f5a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000296fd20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000296f5a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000296fd20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000296f5a0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000296fdc0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000296fa00_0;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000296fa00_0;
    %load/vec4 v000000000296f000_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000296fd20_0;
    %store/vec4a v000000000296f5a0, 4, 0;
    %load/vec4 v000000000296f000_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000296fd20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000296f5a0, 4, 0;
    %load/vec4 v000000000296f000_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000296fd20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000296f5a0, 4, 0;
    %load/vec4 v000000000296f000_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000000000296fd20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000296f5a0, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000296fa00_0;
T_39.3 ;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000000000296fe60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000296fa00_0;
    %ix/getv 4, v000000000296fd20_0;
    %load/vec4a v000000000296f5a0, 4;
    %concati/vec4 0, 0, 24;
    %store/vec4 v000000000296fdc0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000296fa00_0;
    %jmp T_39.5;
T_39.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000296fa00_0;
    %load/vec4 v000000000296f000_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000296fd20_0;
    %store/vec4a v000000000296f5a0, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000296fa00_0;
T_39.5 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000000000296a940;
T_40 ;
    %wait E_00000000028d5ae0;
    %load/vec4 v0000000002979ca0_0;
    %store/vec4 v0000000002979700_0, 0, 32;
    %jmp T_40;
    .thread T_40;
    .scope S_000000000296b840;
T_41 ;
    %wait E_00000000028d5ce0;
    %load/vec4 v0000000002979520_0;
    %store/vec4 v0000000002979d40_0, 0, 32;
    %jmp T_41;
    .thread T_41;
    .scope S_000000000296b6c0;
T_42 ;
    %wait E_00000000028d5d20;
    %load/vec4 v0000000002979e80_0;
    %store/vec4 v0000000002979b60_0, 0, 32;
    %jmp T_42;
    .thread T_42;
    .scope S_000000000296b0c0;
T_43 ;
    %wait E_00000000028d5ea0;
    %load/vec4 v000000000296f460_0;
    %store/vec4 v000000000296f640_0, 0, 32;
    %jmp T_43;
    .thread T_43;
    .scope S_000000000296bcc0;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002979c00_0, 0;
    %end;
    .thread T_44;
    .scope S_000000000296bcc0;
T_45 ;
    %wait E_00000000028d53e0;
    %delay 1, 0;
    %load/vec4 v0000000002979660_0;
    %store/vec4 v0000000002979c00_0, 0, 32;
    %jmp T_45;
    .thread T_45;
    .scope S_000000000296b240;
T_46 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %end;
    .thread T_46;
    .scope S_000000000296b240;
T_47 ;
    %wait E_00000000028d5360;
    %load/vec4 v000000000296f140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_47.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_47.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_47.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_47.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_47.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_47.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_47.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_47.15, 6;
    %jmp T_47.16;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296eec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000296f140_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000296e6a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ed80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296eb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ec40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e9c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000296f140_0, 0, 5;
    %jmp T_47.16;
T_47.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ed80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f280_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000296e6a0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000296e600_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296fc80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.16;
T_47.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296ece0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e920_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ec40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000000000296f140_0, 0, 5;
    %jmp T_47.16;
T_47.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e100_0, 0, 1;
    %load/vec4 v000000000296e4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296eec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f0a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000000000296f140_0, 0, 5;
T_47.17 ;
    %jmp T_47.16;
T_47.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ec40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ed80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296f0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000296e6a0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000296e600_0, 0, 6;
    %load/vec4 v000000000296ef60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_47.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_47.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_47.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_47.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_47.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_47.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_47.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_47.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_47.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_47.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_47.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_47.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_47.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_47.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_47.33, 6;
    %jmp T_47.34;
T_47.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.34;
T_47.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000000000296e600_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.34;
T_47.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f280_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000000000296e600_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.34;
T_47.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000000000296e600_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.34;
T_47.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000000000296e600_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.34;
T_47.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.34;
T_47.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000296e600_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.34;
T_47.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e920_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.34;
T_47.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000296e600_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.34;
T_47.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e920_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000296e600_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.34;
T_47.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296f280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e920_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v000000000296e600_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.34;
T_47.30 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000000000296e600_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.34;
T_47.31 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000296f140_0, 0, 5;
    %jmp T_47.34;
T_47.32 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000296f140_0, 0, 5;
    %jmp T_47.34;
T_47.33 ;
    %vpi_call 5 170 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000000000296e600_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000296f140_0, 0, 5;
    %jmp T_47.34;
T_47.34 ;
    %pop/vec4 1;
    %jmp T_47.16;
T_47.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296eec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296eb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ec40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000296e6a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296ed80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.16;
T_47.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296eb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ec40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e1a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000296e6a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296ed80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000296f140_0, 0, 5;
    %jmp T_47.16;
T_47.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000296e6a0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000296e600_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296fc80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.16;
T_47.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ec40_0, 0, 1;
    %load/vec4 v000000000296e4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
T_47.35 ;
    %jmp T_47.16;
T_47.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296ed80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000000000296f140_0, 0, 5;
    %jmp T_47.16;
T_47.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000296e6a0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000296e600_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296fc80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.16;
T_47.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000296e6a0_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v000000000296e600_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296fc80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e060_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.16;
T_47.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e060_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000296e600_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296eec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296ec40_0, 0, 1;
    %load/vec4 v000000000296e4c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e920_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
T_47.37 ;
    %jmp T_47.16;
T_47.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e740_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.16;
T_47.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296eec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296ed80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296eb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296fc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296ec40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000296e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000296e6a0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.16;
T_47.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296eb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296fc80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000296e6a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000296e100_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v000000000296f140_0, 0;
    %jmp T_47.16;
T_47.16 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47;
    .scope S_000000000296ac40;
T_48 ;
    %wait E_00000000028d54e0;
    %load/vec4 v000000000297da40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_48.0, 4;
    %load/vec4 v000000000297ce60_0;
    %store/vec4 v000000000297ca00_0, 0, 32;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000000000297d7c0_0;
    %store/vec4 v000000000297ca00_0, 0, 32;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000000000296af40;
T_49 ;
    %wait E_00000000028d5320;
    %load/vec4 v000000000297c460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %load/vec4 v000000000297cb40_0;
    %store/vec4 v000000000297d900_0, 0, 6;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v000000000297d0e0_0;
    %store/vec4 v000000000297d900_0, 0, 6;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000000000296be40;
T_50 ;
    %wait E_00000000028d5520;
    %load/vec4 v00000000029786c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v00000000029790c0_0;
    %store/vec4 v0000000002978580_0, 0, 5;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0000000002978e40_0;
    %store/vec4 v0000000002978580_0, 0, 5;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_000000000296b540;
T_51 ;
    %wait E_00000000028d5760;
    %load/vec4 v000000000296ee20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %load/vec4 v000000000296f3c0_0;
    %store/vec4 v000000000296f820_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v000000000296f3c0_0;
    %store/vec4 v000000000296f820_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v000000000296fb40_0;
    %store/vec4 v000000000296f820_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v000000000296f500_0;
    %store/vec4 v000000000296f820_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v000000000296e7e0_0;
    %store/vec4 v000000000296f820_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000000000296a7c0;
T_52 ;
    %wait E_00000000028d54a0;
    %load/vec4 v000000000297dc20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v000000000297d9a0_0;
    %store/vec4 v000000000297d720_0, 0, 32;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000000000297d360_0;
    %store/vec4 v000000000297d720_0, 0, 32;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000000000296bb40;
T_53 ;
    %wait E_00000000028cfa60;
    %load/vec4 v000000000296e380_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v000000000296ea60_0;
    %store/vec4 v000000000296fbe0_0, 0, 32;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000000000296f1e0_0;
    %store/vec4 v000000000296fbe0_0, 0, 32;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000000000296a340;
T_54 ;
    %wait E_00000000028d58e0;
    %load/vec4 v000000000296f8c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v000000000296f960_0;
    %store/vec4 v000000000296f6e0_0, 0, 32;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000000000296e560_0;
    %store/vec4 v000000000296f6e0_0, 0, 32;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000000000296b9c0;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
    %end;
    .thread T_55;
    .scope S_000000000296b9c0;
T_56 ;
    %wait E_00000000028d5f20;
    %load/vec4 v0000000002978300_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_56.0, 4;
    %delay 1, 0;
    %load/vec4 v00000000029783a0_0;
    %load/vec4 v0000000002978300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029793e0, 0, 4;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000000000296b9c0;
T_57 ;
    %wait E_00000000028d5b20;
    %load/vec4 v0000000002978080_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029793e0, 4;
    %assign/vec4 v0000000002978120_0, 0;
    %load/vec4 v00000000029781c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029793e0, 4;
    %assign/vec4 v0000000002978260_0, 0;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000000000296a640;
T_58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002978da0_0, 0, 32;
    %end;
    .thread T_58;
    .scope S_000000000296a640;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000297c6e0_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_000000000296a640;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297d220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002978d00_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_000000000296a640;
T_61 ;
    %wait E_00000000028d57e0;
    %load/vec4 v000000000297d860_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_61.10, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_61.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_61.12, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_61.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_61.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_61.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_61.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_61.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_61.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_61.19, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_61.20, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_61.21, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_61.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_61.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_61.24, 6;
    %jmp T_61.25;
T_61.0 ;
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v0000000002978c60_0;
    %cmp/e;
    %jmp/0xz  T_61.26, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000297d220_0, 0, 1;
    %jmp T_61.27;
T_61.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000297d220_0, 0, 1;
T_61.27 ;
    %jmp T_61.25;
T_61.1 ;
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v0000000002978c60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.28, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_61.29, 8;
T_61.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_61.29, 8;
 ; End of false expr.
    %blend;
T_61.29;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %load/vec4 v0000000002978a80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.31, 8;
T_61.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.31, 8;
 ; End of false expr.
    %blend;
T_61.31;
    %store/vec4 v000000000297d220_0, 0, 1;
    %load/vec4 v0000000002978a80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.32, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.33, 8;
T_61.32 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.33, 8;
 ; End of false expr.
    %blend;
T_61.33;
    %pad/s 1;
    %store/vec4 v000000000297c3c0_0, 0, 1;
    %jmp T_61.25;
T_61.2 ;
    %vpi_call 9 126 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v0000000002978c60_0;
    %vpi_call 9 127 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0000000002978c60_0;
    %load/vec4 v0000000002978ee0_0;
    %cmp/s;
    %jmp/0xz  T_61.34, 5;
    %vpi_call 9 134 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002978d00_0, 0, 1;
    %jmp T_61.35;
T_61.34 ;
    %vpi_call 9 138 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002978d00_0, 0, 1;
T_61.35 ;
    %jmp T_61.25;
T_61.3 ;
    %vpi_call 9 145 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v0000000002978c60_0;
    %vpi_call 9 146 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002978ee0_0;
    %cmp/s;
    %jmp/0xz  T_61.36, 5;
    %vpi_call 9 153 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002978d00_0, 0, 1;
    %jmp T_61.37;
T_61.36 ;
    %vpi_call 9 157 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002978d00_0, 0, 1;
T_61.37 ;
    %jmp T_61.25;
T_61.4 ;
    %load/vec4 v0000000002978ee0_0;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.25;
T_61.5 ;
    %load/vec4 v0000000002978c60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_61.38, 4;
    %load/vec4 v0000000002978ee0_0;
    %store/vec4 v0000000002978a80_0, 0, 32;
T_61.38 ;
    %jmp T_61.25;
T_61.6 ;
    %load/vec4 v0000000002978c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.40, 4;
    %load/vec4 v0000000002978ee0_0;
    %store/vec4 v0000000002978a80_0, 0, 32;
T_61.40 ;
    %jmp T_61.25;
T_61.7 ;
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v0000000002978c60_0;
    %and;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.25;
T_61.8 ;
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v0000000002978c60_0;
    %or;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.25;
T_61.9 ;
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v0000000002978c60_0;
    %xor;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.25;
T_61.10 ;
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v0000000002978c60_0;
    %or;
    %inv;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.25;
T_61.11 ;
    %load/vec4 v0000000002978ee0_0;
    %pad/u 33;
    %load/vec4 v0000000002978c60_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %store/vec4 v0000000002978b20_0, 0, 1;
    %load/vec4 v0000000002978ee0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002978c60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.42, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.43, 8;
T_61.42 ; End of true expr.
    %load/vec4 v0000000002978c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002978a80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.44, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.45, 9;
T_61.44 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.45, 9;
 ; End of false expr.
    %blend;
T_61.45;
    %jmp/0 T_61.43, 8;
 ; End of false expr.
    %blend;
T_61.43;
    %pad/s 1;
    %store/vec4 v000000000297d680_0, 0, 1;
    %jmp T_61.25;
T_61.12 ;
    %load/vec4 v0000000002978ee0_0;
    %pad/u 33;
    %load/vec4 v0000000002978c60_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %store/vec4 v0000000002978b20_0, 0, 1;
    %load/vec4 v0000000002978ee0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002978c60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.47, 8;
T_61.46 ; End of true expr.
    %load/vec4 v0000000002978c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002978a80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.48, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.49, 9;
T_61.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.49, 9;
 ; End of false expr.
    %blend;
T_61.49;
    %jmp/0 T_61.47, 8;
 ; End of false expr.
    %blend;
T_61.47;
    %pad/s 1;
    %store/vec4 v000000000297d680_0, 0, 1;
    %jmp T_61.25;
T_61.13 ;
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v0000000002978c60_0;
    %add;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %load/vec4 v0000000002978ee0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002978c60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.50, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.51, 8;
T_61.50 ; End of true expr.
    %load/vec4 v0000000002978c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002978a80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.52, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.53, 9;
T_61.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.53, 9;
 ; End of false expr.
    %blend;
T_61.53;
    %jmp/0 T_61.51, 8;
 ; End of false expr.
    %blend;
T_61.51;
    %pad/s 1;
    %store/vec4 v000000000297d680_0, 0, 1;
    %load/vec4 v0000000002978a80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.54, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.55, 8;
T_61.54 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.55, 8;
 ; End of false expr.
    %blend;
T_61.55;
    %pad/s 1;
    %store/vec4 v000000000297c3c0_0, 0, 1;
    %load/vec4 v0000000002978a80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.56, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.57, 8;
T_61.56 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.57, 8;
 ; End of false expr.
    %blend;
T_61.57;
    %store/vec4 v000000000297d220_0, 0, 1;
    %jmp T_61.25;
T_61.14 ;
    %load/vec4 v0000000002978c60_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000297caa0_0, 0, 32;
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v000000000297caa0_0;
    %add;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %load/vec4 v0000000002978ee0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000297caa0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.58, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.59, 8;
T_61.58 ; End of true expr.
    %load/vec4 v000000000297caa0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002978a80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.60, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.61, 9;
T_61.60 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.61, 9;
 ; End of false expr.
    %blend;
T_61.61;
    %jmp/0 T_61.59, 8;
 ; End of false expr.
    %blend;
T_61.59;
    %pad/s 1;
    %store/vec4 v000000000297d680_0, 0, 1;
    %load/vec4 v0000000002978a80_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.62, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.63, 8;
T_61.62 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.63, 8;
 ; End of false expr.
    %blend;
T_61.63;
    %pad/s 1;
    %store/vec4 v000000000297c3c0_0, 0, 1;
    %load/vec4 v0000000002978a80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.64, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.65, 8;
T_61.64 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.65, 8;
 ; End of false expr.
    %blend;
T_61.65;
    %store/vec4 v000000000297d220_0, 0, 1;
    %jmp T_61.25;
T_61.15 ;
    %load/vec4 v0000000002978c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.25;
T_61.16 ;
    %load/vec4 v0000000002978c60_0;
    %ix/getv 4, v0000000002978ee0_0;
    %shiftl 4;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.25;
T_61.17 ;
    %load/vec4 v0000000002978c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.25;
T_61.18 ;
    %load/vec4 v0000000002978c60_0;
    %ix/getv 4, v0000000002978ee0_0;
    %shiftr 4;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.25;
T_61.19 ;
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v0000000002978c60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.66, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.67;
T_61.66 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002978a80_0, 0, 32;
T_61.67 ;
    %jmp T_61.25;
T_61.20 ;
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v0000000002978c60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.69;
T_61.68 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002978a80_0, 0, 32;
T_61.69 ;
    %jmp T_61.25;
T_61.21 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000297d2c0_0, 0, 32;
T_61.70 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000297d2c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_61.71, 5;
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v000000000297d2c0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_61.72, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000297c6e0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000297d2c0_0, 0, 32;
T_61.72 ;
    %load/vec4 v000000000297c6e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.74, 4;
    %load/vec4 v0000000002978da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002978da0_0, 0, 32;
T_61.74 ;
    %load/vec4 v000000000297d2c0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000297d2c0_0, 0, 32;
    %jmp T_61.70;
T_61.71 ;
    %load/vec4 v0000000002978da0_0;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.25;
T_61.22 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000297d2c0_0, 0, 32;
T_61.76 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000297d2c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_61.77, 5;
    %load/vec4 v0000000002978ee0_0;
    %load/vec4 v000000000297d2c0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_61.78, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000297c6e0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000297d2c0_0, 0, 32;
T_61.78 ;
    %load/vec4 v000000000297c6e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.80, 4;
    %load/vec4 v0000000002978da0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002978da0_0, 0, 32;
T_61.80 ;
    %load/vec4 v000000000297d2c0_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000297d2c0_0, 0, 32;
    %jmp T_61.76;
T_61.77 ;
    %load/vec4 v0000000002978da0_0;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.25;
T_61.23 ;
    %load/vec4 v0000000002978ee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.25;
T_61.24 ;
    %load/vec4 v0000000002978ee0_0;
    %ix/getv 4, v0000000002978c60_0;
    %shiftr 4;
    %store/vec4 v0000000002978a80_0, 0, 32;
    %jmp T_61.25;
T_61.25 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_000000000296aac0;
T_62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002979340_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_000000000296aac0;
T_63 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v0000000002979200 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002979200, 0>, &A<v0000000002979200, 1>, &A<v0000000002979200, 2>, &A<v0000000002979200, 3> {0 0 0};
    %end;
    .thread T_63;
    .scope S_000000000296aac0;
T_64 ;
    %wait E_00000000028d6060;
    %load/vec4 v00000000029789e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.0, 4;
    %load/vec4 v0000000002979980_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002979340_0;
    %ix/getv 4, v0000000002978620_0;
    %load/vec4a v0000000002979200, 4;
    %load/vec4 v0000000002978620_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002979200, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002978620_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002979200, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002978620_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002979200, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002979ac0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002979340_0;
    %jmp T_64.3;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002979340_0;
    %load/vec4 v00000000029792a0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002978620_0;
    %store/vec4a v0000000002979200, 4, 0;
    %load/vec4 v00000000029792a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002978620_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002979200, 4, 0;
    %load/vec4 v00000000029792a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002978620_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002979200, 4, 0;
    %load/vec4 v00000000029792a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002978620_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002979200, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002979340_0;
T_64.3 ;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000000002979980_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002979340_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000000002978620_0;
    %load/vec4a v0000000002979200, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002979ac0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002979340_0;
    %jmp T_64.5;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002979340_0;
    %load/vec4 v00000000029792a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000000002978620_0;
    %store/vec4a v0000000002979200, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002979340_0;
T_64.5 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000000000297fd30;
T_65 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000297cf00_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_000000000297fd30;
T_66 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000297c500_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_000000000297fd30;
T_67 ;
    %wait E_00000000028d59a0;
    %load/vec4 v000000000297d400_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000297dcc0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_67.0, 4;
    %load/vec4 v000000000297c500_0;
    %load/vec4 v000000000297d400_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000297c960_0, 0, 32;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v000000000297cf00_0;
    %load/vec4 v000000000297d400_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000297c960_0, 0, 32;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_000000000296adc0;
T_68 ;
    %wait E_00000000028d5fe0;
    %load/vec4 v000000000297dae0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000297db80_0, 0, 28;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_000000000297e3b0;
T_69 ;
    %wait E_00000000028d6020;
    %load/vec4 v000000000297c280_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000297c780_0, 0, 32;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_000000000296a1c0;
T_70 ;
    %wait E_00000000028d5920;
    %load/vec4 v0000000002978940_0;
    %load/vec4 v0000000002979480_0;
    %add;
    %store/vec4 v0000000002979160_0, 0, 32;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000000000297e0b0;
T_71 ;
    %wait E_00000000028d5560;
    %load/vec4 v000000000297c5a0_0;
    %load/vec4 v000000000297d180_0;
    %and;
    %store/vec4 v000000000297dd60_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_000000000297e830;
T_72 ;
    %wait E_00000000028d5220;
    %load/vec4 v0000000002981890_0;
    %store/vec4 v00000000029823d0_0, 0, 32;
    %jmp T_72;
    .thread T_72;
    .scope S_000000000297f430;
T_73 ;
    %wait E_00000000028d5a60;
    %load/vec4 v00000000029803f0_0;
    %store/vec4 v0000000002980990_0, 0, 32;
    %jmp T_73;
    .thread T_73;
    .scope S_000000000297e530;
T_74 ;
    %wait E_00000000028d5ba0;
    %load/vec4 v0000000002980670_0;
    %store/vec4 v0000000002981e30_0, 0, 32;
    %jmp T_74;
    .thread T_74;
    .scope S_000000000297eb30;
T_75 ;
    %wait E_00000000028d5820;
    %load/vec4 v0000000002980cb0_0;
    %store/vec4 v0000000002980170_0, 0, 32;
    %jmp T_75;
    .thread T_75;
    .scope S_000000000297e9b0;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029807b0_0, 0;
    %end;
    .thread T_76;
    .scope S_000000000297e9b0;
T_77 ;
    %wait E_00000000028d5260;
    %delay 1, 0;
    %load/vec4 v00000000029808f0_0;
    %store/vec4 v00000000029807b0_0, 0, 32;
    %jmp T_77;
    .thread T_77;
    .scope S_000000000297f2b0;
T_78 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %end;
    .thread T_78;
    .scope S_000000000297f2b0;
T_79 ;
    %wait E_00000000028d5660;
    %load/vec4 v0000000002981610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_79.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_79.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_79.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_79.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_79.15, 6;
    %jmp T_79.16;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029820b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980b70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002981610_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029805d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029800d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002982010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029802b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002981610_0, 0, 5;
    %jmp T_79.16;
T_79.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980530_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000029805d0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002981390_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029800d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.16;
T_79.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002981bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002981750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029820b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981f70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000002981610_0, 0, 5;
    %jmp T_79.16;
T_79.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981750_0, 0, 1;
    %load/vec4 v0000000002983eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029820b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980210_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000002981610_0, 0, 5;
T_79.17 ;
    %jmp T_79.16;
T_79.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029802b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029800d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980b70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029805d0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002981390_0, 0, 6;
    %load/vec4 v0000000002981b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_79.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_79.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_79.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_79.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_79.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_79.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_79.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_79.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_79.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_79.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_79.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_79.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_79.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_79.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_79.33, 6;
    %jmp T_79.34;
T_79.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.34;
T_79.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000000002981390_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.34;
T_79.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980530_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000000002981390_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.34;
T_79.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0000000002981390_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.34;
T_79.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0000000002981390_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.34;
T_79.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.34;
T_79.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002981390_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.34;
T_79.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980ad0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.34;
T_79.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002981390_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.34;
T_79.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980ad0_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002981390_0, 0;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.34;
T_79.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980ad0_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0000000002981390_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.34;
T_79.30 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0000000002981390_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.34;
T_79.31 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002981610_0, 0, 5;
    %jmp T_79.34;
T_79.32 ;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002981610_0, 0, 5;
    %jmp T_79.34;
T_79.33 ;
    %vpi_call 5 170 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0000000002981390_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002981610_0, 0, 5;
    %jmp T_79.34;
T_79.34 ;
    %pop/vec4 1;
    %jmp T_79.16;
T_79.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029820b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002981cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029800d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029802b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980b70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029805d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002981c50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.16;
T_79.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029820b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002982010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029800d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029802b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980b70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000029805d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002981c50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002981610_0, 0, 5;
    %jmp T_79.16;
T_79.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000029805d0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002981390_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029800d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980490_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.16;
T_79.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029820b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981f70_0, 0, 1;
    %load/vec4 v0000000002983eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
T_79.35 ;
    %jmp T_79.16;
T_79.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029820b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029802b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002981c50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002981610_0, 0, 5;
    %jmp T_79.16;
T_79.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000029805d0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002981390_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029800d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980490_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.16;
T_79.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029802b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000029805d0_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0000000002981390_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029800d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980e90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.16;
T_79.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980e90_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000002981390_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029820b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002981f70_0, 0, 1;
    %load/vec4 v0000000002983eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029820b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980ad0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
T_79.37 ;
    %jmp T_79.16;
T_79.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002982010_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.16;
T_79.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029820b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002981cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002981c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002982010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029800d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002981f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002980e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029802b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002980b70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029805d0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.16;
T_79.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002981ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029800d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000029805d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002981750_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002981610_0, 0;
    %jmp T_79.16;
T_79.16 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79;
    .scope S_000000000297fbb0;
T_80 ;
    %wait E_00000000028d6a20;
    %load/vec4 v0000000002985e40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v0000000002984b80_0;
    %store/vec4 v00000000029862a0_0, 0, 32;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000000002985ee0_0;
    %store/vec4 v00000000029862a0_0, 0, 32;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_000000000297f8b0;
T_81 ;
    %wait E_00000000028d6320;
    %load/vec4 v0000000002986160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v0000000002986520_0;
    %store/vec4 v00000000029842c0_0, 0, 6;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v00000000029845e0_0;
    %store/vec4 v00000000029842c0_0, 0, 6;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_000000000297ecb0;
T_82 ;
    %wait E_00000000028d6d60;
    %load/vec4 v0000000002986200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v0000000002985d00_0;
    %store/vec4 v0000000002985bc0_0, 0, 5;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v00000000029863e0_0;
    %store/vec4 v0000000002985bc0_0, 0, 5;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_000000000297f130;
T_83 ;
    %wait E_00000000028d51a0;
    %load/vec4 v0000000002982ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %load/vec4 v00000000029837d0_0;
    %store/vec4 v0000000002983230_0, 0, 32;
    %jmp T_83.5;
T_83.0 ;
    %load/vec4 v00000000029837d0_0;
    %store/vec4 v0000000002983230_0, 0, 32;
    %jmp T_83.5;
T_83.1 ;
    %load/vec4 v0000000002983d70_0;
    %store/vec4 v0000000002983230_0, 0, 32;
    %jmp T_83.5;
T_83.2 ;
    %load/vec4 v00000000029835f0_0;
    %store/vec4 v0000000002983230_0, 0, 32;
    %jmp T_83.5;
T_83.3 ;
    %load/vec4 v0000000002983730_0;
    %store/vec4 v0000000002983230_0, 0, 32;
    %jmp T_83.5;
T_83.5 ;
    %pop/vec4 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_000000000297fa30;
T_84 ;
    %wait E_00000000028d69a0;
    %load/vec4 v0000000002985760_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_84.0, 4;
    %load/vec4 v0000000002986840_0;
    %store/vec4 v0000000002985580_0, 0, 32;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0000000002985da0_0;
    %store/vec4 v0000000002985580_0, 0, 32;
T_84.1 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_000000000297efb0;
T_85 ;
    %wait E_00000000028d5a20;
    %load/vec4 v0000000002983a50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_85.0, 4;
    %load/vec4 v0000000002983e10_0;
    %store/vec4 v0000000002982bf0_0, 0, 32;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0000000002983870_0;
    %store/vec4 v0000000002982bf0_0, 0, 32;
T_85.1 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_000000000297e230;
T_86 ;
    %wait E_00000000028d51e0;
    %load/vec4 v00000000029812f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_86.0, 4;
    %load/vec4 v0000000002980d50_0;
    %store/vec4 v0000000002982290_0, 0, 32;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v00000000029826f0_0;
    %store/vec4 v0000000002982290_0, 0, 32;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_000000000297e6b0;
T_87 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
    %end;
    .thread T_87;
    .scope S_000000000297e6b0;
T_88 ;
    %wait E_00000000028d64e0;
    %load/vec4 v00000000029816b0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_88.0, 4;
    %delay 1, 0;
    %load/vec4 v00000000029814d0_0;
    %load/vec4 v00000000029816b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029819d0, 0, 4;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_000000000297e6b0;
T_89 ;
    %wait E_00000000028d66e0;
    %load/vec4 v00000000029817f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029819d0, 4;
    %assign/vec4 v0000000002981430_0, 0;
    %load/vec4 v0000000002980df0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029819d0, 4;
    %assign/vec4 v0000000002980fd0_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_000000000297f730;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029856c0_0, 0, 32;
    %end;
    .thread T_90;
    .scope S_000000000297f730;
T_91 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029844a0_0, 0, 32;
    %end;
    .thread T_91;
    .scope S_000000000297f730;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002984ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002984a40_0, 0, 1;
    %end;
    .thread T_92;
    .scope S_000000000297f730;
T_93 ;
    %wait E_00000000028d63a0;
    %load/vec4 v0000000002985120_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_93.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_93.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_93.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_93.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_93.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_93.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_93.10, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_93.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_93.12, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_93.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_93.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_93.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_93.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_93.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_93.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_93.19, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_93.20, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_93.21, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_93.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_93.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_93.24, 6;
    %jmp T_93.25;
T_93.0 ;
    %load/vec4 v0000000002985080_0;
    %load/vec4 v0000000002985c60_0;
    %cmp/e;
    %jmp/0xz  T_93.26, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002984ea0_0, 0, 1;
    %jmp T_93.27;
T_93.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002984ea0_0, 0, 1;
T_93.27 ;
    %jmp T_93.25;
T_93.1 ;
    %load/vec4 v0000000002985080_0;
    %load/vec4 v0000000002985c60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_93.28, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_93.29, 8;
T_93.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_93.29, 8;
 ; End of false expr.
    %blend;
T_93.29;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %load/vec4 v0000000002984c20_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.31, 8;
T_93.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.31, 8;
 ; End of false expr.
    %blend;
T_93.31;
    %store/vec4 v0000000002984ea0_0, 0, 1;
    %load/vec4 v0000000002984c20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.32, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.33, 8;
T_93.32 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.33, 8;
 ; End of false expr.
    %blend;
T_93.33;
    %pad/s 1;
    %store/vec4 v00000000029867a0_0, 0, 1;
    %jmp T_93.25;
T_93.2 ;
    %vpi_call 9 126 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002985080_0;
    %load/vec4 v0000000002985c60_0;
    %vpi_call 9 127 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0000000002985c60_0;
    %load/vec4 v0000000002985080_0;
    %cmp/s;
    %jmp/0xz  T_93.34, 5;
    %vpi_call 9 134 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002984a40_0, 0, 1;
    %jmp T_93.35;
T_93.34 ;
    %vpi_call 9 138 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002984a40_0, 0, 1;
T_93.35 ;
    %jmp T_93.25;
T_93.3 ;
    %vpi_call 9 145 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v0000000002985080_0;
    %load/vec4 v0000000002985c60_0;
    %vpi_call 9 146 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002985080_0;
    %cmp/s;
    %jmp/0xz  T_93.36, 5;
    %vpi_call 9 153 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002984a40_0, 0, 1;
    %jmp T_93.37;
T_93.36 ;
    %vpi_call 9 157 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002984a40_0, 0, 1;
T_93.37 ;
    %jmp T_93.25;
T_93.4 ;
    %load/vec4 v0000000002985080_0;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.25;
T_93.5 ;
    %load/vec4 v0000000002985c60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_93.38, 4;
    %load/vec4 v0000000002985080_0;
    %store/vec4 v0000000002984c20_0, 0, 32;
T_93.38 ;
    %jmp T_93.25;
T_93.6 ;
    %load/vec4 v0000000002985c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.40, 4;
    %load/vec4 v0000000002985080_0;
    %store/vec4 v0000000002984c20_0, 0, 32;
T_93.40 ;
    %jmp T_93.25;
T_93.7 ;
    %load/vec4 v0000000002985080_0;
    %load/vec4 v0000000002985c60_0;
    %and;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.25;
T_93.8 ;
    %load/vec4 v0000000002985080_0;
    %load/vec4 v0000000002985c60_0;
    %or;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.25;
T_93.9 ;
    %load/vec4 v0000000002985080_0;
    %load/vec4 v0000000002985c60_0;
    %xor;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.25;
T_93.10 ;
    %load/vec4 v0000000002985080_0;
    %load/vec4 v0000000002985c60_0;
    %or;
    %inv;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.25;
T_93.11 ;
    %load/vec4 v0000000002985080_0;
    %pad/u 33;
    %load/vec4 v0000000002985c60_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %store/vec4 v0000000002985f80_0, 0, 1;
    %load/vec4 v0000000002985080_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002985c60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.42, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.43, 8;
T_93.42 ; End of true expr.
    %load/vec4 v0000000002985c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002984c20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.44, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.45, 9;
T_93.44 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.45, 9;
 ; End of false expr.
    %blend;
T_93.45;
    %jmp/0 T_93.43, 8;
 ; End of false expr.
    %blend;
T_93.43;
    %pad/s 1;
    %store/vec4 v0000000002984e00_0, 0, 1;
    %jmp T_93.25;
T_93.12 ;
    %load/vec4 v0000000002985080_0;
    %pad/u 33;
    %load/vec4 v0000000002985c60_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %store/vec4 v0000000002985f80_0, 0, 1;
    %load/vec4 v0000000002985080_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002985c60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.47, 8;
T_93.46 ; End of true expr.
    %load/vec4 v0000000002985c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002984c20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.48, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.49, 9;
T_93.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.49, 9;
 ; End of false expr.
    %blend;
T_93.49;
    %jmp/0 T_93.47, 8;
 ; End of false expr.
    %blend;
T_93.47;
    %pad/s 1;
    %store/vec4 v0000000002984e00_0, 0, 1;
    %jmp T_93.25;
T_93.13 ;
    %load/vec4 v0000000002985080_0;
    %load/vec4 v0000000002985c60_0;
    %add;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %load/vec4 v0000000002985080_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002985c60_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.50, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.51, 8;
T_93.50 ; End of true expr.
    %load/vec4 v0000000002985c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002984c20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.52, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.53, 9;
T_93.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.53, 9;
 ; End of false expr.
    %blend;
T_93.53;
    %jmp/0 T_93.51, 8;
 ; End of false expr.
    %blend;
T_93.51;
    %pad/s 1;
    %store/vec4 v0000000002984e00_0, 0, 1;
    %load/vec4 v0000000002984c20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.54, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.55, 8;
T_93.54 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.55, 8;
 ; End of false expr.
    %blend;
T_93.55;
    %pad/s 1;
    %store/vec4 v00000000029867a0_0, 0, 1;
    %load/vec4 v0000000002984c20_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.56, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.57, 8;
T_93.56 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.57, 8;
 ; End of false expr.
    %blend;
T_93.57;
    %store/vec4 v0000000002984ea0_0, 0, 1;
    %jmp T_93.25;
T_93.14 ;
    %load/vec4 v0000000002985c60_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000029860c0_0, 0, 32;
    %load/vec4 v0000000002985080_0;
    %load/vec4 v00000000029860c0_0;
    %add;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %load/vec4 v0000000002985080_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029860c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.58, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.59, 8;
T_93.58 ; End of true expr.
    %load/vec4 v00000000029860c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000002984c20_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.60, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.61, 9;
T_93.60 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.61, 9;
 ; End of false expr.
    %blend;
T_93.61;
    %jmp/0 T_93.59, 8;
 ; End of false expr.
    %blend;
T_93.59;
    %pad/s 1;
    %store/vec4 v0000000002984e00_0, 0, 1;
    %load/vec4 v0000000002984c20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.62, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.63, 8;
T_93.62 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.63, 8;
 ; End of false expr.
    %blend;
T_93.63;
    %pad/s 1;
    %store/vec4 v00000000029867a0_0, 0, 1;
    %load/vec4 v0000000002984c20_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.64, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.65, 8;
T_93.64 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.65, 8;
 ; End of false expr.
    %blend;
T_93.65;
    %store/vec4 v0000000002984ea0_0, 0, 1;
    %jmp T_93.25;
T_93.15 ;
    %load/vec4 v0000000002985c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.25;
T_93.16 ;
    %load/vec4 v0000000002985c60_0;
    %ix/getv 4, v0000000002985080_0;
    %shiftl 4;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.25;
T_93.17 ;
    %load/vec4 v0000000002985c60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.25;
T_93.18 ;
    %load/vec4 v0000000002985c60_0;
    %ix/getv 4, v0000000002985080_0;
    %shiftr 4;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.25;
T_93.19 ;
    %load/vec4 v0000000002985080_0;
    %load/vec4 v0000000002985c60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.66, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.67;
T_93.66 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002984c20_0, 0, 32;
T_93.67 ;
    %jmp T_93.25;
T_93.20 ;
    %load/vec4 v0000000002985080_0;
    %load/vec4 v0000000002985c60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.69;
T_93.68 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002984c20_0, 0, 32;
T_93.69 ;
    %jmp T_93.25;
T_93.21 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002984900_0, 0, 32;
T_93.70 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002984900_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_93.71, 5;
    %load/vec4 v0000000002985080_0;
    %load/vec4 v0000000002984900_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_93.72, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029844a0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002984900_0, 0, 32;
T_93.72 ;
    %load/vec4 v00000000029844a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.74, 4;
    %load/vec4 v00000000029856c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029856c0_0, 0, 32;
T_93.74 ;
    %load/vec4 v0000000002984900_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002984900_0, 0, 32;
    %jmp T_93.70;
T_93.71 ;
    %load/vec4 v00000000029856c0_0;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.25;
T_93.22 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002984900_0, 0, 32;
T_93.76 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002984900_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_93.77, 5;
    %load/vec4 v0000000002985080_0;
    %load/vec4 v0000000002984900_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_93.78, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029844a0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002984900_0, 0, 32;
T_93.78 ;
    %load/vec4 v00000000029844a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.80, 4;
    %load/vec4 v00000000029856c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029856c0_0, 0, 32;
T_93.80 ;
    %load/vec4 v0000000002984900_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002984900_0, 0, 32;
    %jmp T_93.76;
T_93.77 ;
    %load/vec4 v00000000029856c0_0;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.25;
T_93.23 ;
    %load/vec4 v0000000002985080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.25;
T_93.24 ;
    %load/vec4 v0000000002985080_0;
    %ix/getv 4, v0000000002985c60_0;
    %shiftr 4;
    %store/vec4 v0000000002984c20_0, 0, 32;
    %jmp T_93.25;
T_93.25 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_000000000297f5b0;
T_94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002982470_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_000000000297f5b0;
T_95 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v0000000002981070 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002981070, 0>, &A<v0000000002981070, 1>, &A<v0000000002981070, 2>, &A<v0000000002981070, 3> {0 0 0};
    %end;
    .thread T_95;
    .scope S_000000000297f5b0;
T_96 ;
    %wait E_00000000028d5be0;
    %load/vec4 v0000000002981570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.0, 4;
    %load/vec4 v0000000002980a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002982470_0;
    %ix/getv 4, v0000000002982510_0;
    %load/vec4a v0000000002981070, 4;
    %load/vec4 v0000000002982510_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002981070, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002982510_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002981070, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002982510_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002981070, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029825b0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002982470_0;
    %jmp T_96.3;
T_96.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002982470_0;
    %load/vec4 v0000000002981110_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002982510_0;
    %store/vec4a v0000000002981070, 4, 0;
    %load/vec4 v0000000002981110_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002982510_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002981070, 4, 0;
    %load/vec4 v0000000002981110_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002982510_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002981070, 4, 0;
    %load/vec4 v0000000002981110_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002982510_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002981070, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002982470_0;
T_96.3 ;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0000000002980a30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002982470_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000000002982510_0;
    %load/vec4a v0000000002981070, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029825b0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002982470_0;
    %jmp T_96.5;
T_96.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002982470_0;
    %load/vec4 v0000000002981110_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000000002982510_0;
    %store/vec4a v0000000002981070, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002982470_0;
T_96.5 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_00000000029898e0;
T_97 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000029859e0_0, 0, 16;
    %end;
    .thread T_97;
    .scope S_00000000029898e0;
T_98 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002986340_0, 0, 16;
    %end;
    .thread T_98;
    .scope S_00000000029898e0;
T_99 ;
    %wait E_00000000028d6a60;
    %load/vec4 v0000000002986480_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002986700_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_99.0, 4;
    %load/vec4 v0000000002986340_0;
    %load/vec4 v0000000002986480_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002985b20_0, 0, 32;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v00000000029859e0_0;
    %load/vec4 v0000000002986480_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002985b20_0, 0, 32;
T_99.1 ;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_00000000029895e0;
T_100 ;
    %wait E_00000000028d61e0;
    %load/vec4 v0000000002984360_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029853a0_0, 0, 28;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0000000002989760;
T_101 ;
    %wait E_00000000028d6520;
    %load/vec4 v0000000002984f40_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002984fe0_0, 0, 32;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_000000000297feb0;
T_102 ;
    %wait E_00000000028d64a0;
    %load/vec4 v00000000029849a0_0;
    %load/vec4 v0000000002984ae0_0;
    %add;
    %store/vec4 v0000000002985620_0, 0, 32;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0000000002989a60;
T_103 ;
    %wait E_00000000028d65e0;
    %load/vec4 v00000000029865c0_0;
    %load/vec4 v0000000002984400_0;
    %and;
    %store/vec4 v0000000002984680_0, 0, 1;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_00000000027dacb0;
T_104 ;
    %wait E_00000000028d6220;
    %load/vec4 v0000000002986a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_104.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_104.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_104.2, 6;
    %load/vec4 v0000000002987560_0;
    %store/vec4 v00000000029871a0_0, 0, 5;
    %jmp T_104.4;
T_104.0 ;
    %load/vec4 v0000000002987560_0;
    %store/vec4 v00000000029871a0_0, 0, 5;
    %jmp T_104.4;
T_104.1 ;
    %load/vec4 v0000000002986980_0;
    %store/vec4 v00000000029871a0_0, 0, 5;
    %jmp T_104.4;
T_104.2 ;
    %load/vec4 v0000000002986e80_0;
    %store/vec4 v00000000029871a0_0, 0, 5;
    %jmp T_104.4;
T_104.4 ;
    %pop/vec4 1;
    %jmp T_104;
    .thread T_104, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest1.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "UtilModules.v";
    "RamModules.v";
    "RegisterFile.v";
    "ALUModule.v";
