# Invalid link line

.chipsets:
input in_1
input in_2
output out
and gate

.links:
azerty
in_2:1 gate:2
out:1 gate:3
