Protel Design System Design Rule Check
PCB File : C:\Users\vince\Documents\neptune\neptune Altium\NeptuneSense_outdoor_station.PcbDoc
Date     : 06/05/2024
Time     : 17:23:23

ERROR : More than 500 violations detected, DRC was stopped

WARNING: 1 Net Tie failed verification
   SMT Small Component C1_14-CMS_0805 (84.015mm,92.595mm) on Top Layer, SMT Small Component C1_14-CMS_0805 (84.015mm,92.595mm) on Top Layer, has isolated copper

Processing Rule : Clearance Constraint (Gap=0.5mm) (All),(All)
   Violation between Clearance Constraint: (0.36mm < 0.5mm) Between Area Fill (30.108mm,35.082mm) (30.638mm,35.412mm) on Top Layer And Pad U1_5-A4(30.373mm,34.257mm) on Top Layer 
   Violation between Clearance Constraint: (0.264mm < 0.5mm) Between Area Fill (30.108mm,35.082mm) (30.638mm,35.412mm) on Top Layer And Track (30.373mm,34.257mm)(30.373mm,34.691mm) on Top Layer 
   Violation between Clearance Constraint: (0.03mm < 0.5mm) Between Area Fill (30.108mm,35.082mm) (30.638mm,35.412mm) on Top Layer And Track (30.373mm,34.691mm)(30.607mm,34.925mm) on Top Layer 
   Violation between Clearance Constraint: (0.03mm < 0.5mm) Between Area Fill (30.108mm,35.082mm) (30.638mm,35.412mm) on Top Layer And Track (30.607mm,34.925mm)(32.639mm,34.925mm) on Top Layer 
   Violation between Clearance Constraint: (0.343mm < 0.5mm) Between Pad C1_12-1(57.658mm,44.831mm) on Top Layer And Track (58.293mm,43.561mm)(58.984mm,44.252mm) on Top Layer 
   Violation between Clearance Constraint: (0.254mm < 0.5mm) Between Pad C1_2-1(33.01mm,74.029mm) on Top Layer And Track (33.361mm,75.636mm)(34.789mm,74.208mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.5mm) Between Pad D1_3-1(73.152mm,84.178mm) on Multi-Layer And Pad D1_3-2(71.882mm,84.178mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.402mm < 0.5mm) Between Pad D1_3-2(71.882mm,84.178mm) on Multi-Layer And Track (65.407mm,84.178mm)(70.612mm,84.178mm) on Top Layer 
   Violation between Clearance Constraint: (0.314mm < 0.5mm) Between Pad D1_3-2(71.882mm,84.178mm) on Multi-Layer And Track (70.612mm,84.178mm)(70.701mm,84.089mm) on Top Layer 
   Violation between Clearance Constraint: (0.314mm < 0.5mm) Between Pad D1_3-2(71.882mm,84.178mm) on Multi-Layer And Track (73.063mm,84.089mm)(73.152mm,84.178mm) on Top Layer 
   Violation between Clearance Constraint: (0.355mm < 0.5mm) Between Pad D1_5-A(74.93mm,36.381mm) on Multi-Layer And Track (74.422mm,35.155mm)(76.438mm,33.14mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.357mm < 0.5mm) Between Pad R1_25-1(76.2mm,76.835mm) on Top Layer And Track (77.51mm,70.262mm)(77.51mm,79.296mm) on Top Layer 
   Violation between Clearance Constraint: (0.357mm < 0.5mm) Between Pad R1_25-2(76.2mm,74.701mm) on Top Layer And Track (77.51mm,70.262mm)(77.51mm,79.296mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.5mm) Between Pad U1_1-1(76.26mm,58.262mm) on Top Layer And Pad U1_1-2(77.51mm,58.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.5mm) Between Pad U1_1-15(83.76mm,70.262mm) on Top Layer And Pad U1_1-16(82.51mm,70.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.432mm < 0.5mm) Between Pad U1_1-16(82.51mm,70.262mm) on Top Layer And Track (80.01mm,70.262mm)(81.26mm,70.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.5mm) Between Pad U1_1-19(78.76mm,70.262mm) on Top Layer And Pad U1_1-20(77.51mm,70.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.432mm < 0.5mm) Between Pad U1_1-19(78.76mm,70.262mm) on Top Layer And Track (77.51mm,70.262mm)(77.51mm,79.296mm) on Top Layer 
   Violation between Clearance Constraint: (0.433mm < 0.5mm) Between Pad U1_1-19(78.76mm,70.262mm) on Top Layer And Track (80.01mm,70.262mm)(81.26mm,70.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.394mm < 0.5mm) Between Pad U1_1-2(77.51mm,58.262mm) on Top Layer And Track (76.26mm,58.262mm)(76.298mm,58.224mm) on Top Layer 
   Violation between Clearance Constraint: (0.433mm < 0.5mm) Between Pad U1_1-2(77.51mm,58.262mm) on Top Layer And Track (78.76mm,38.842mm)(78.76mm,58.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.5mm) Between Pad U1_1-20(77.51mm,70.262mm) on Top Layer And Pad U1_1-21(76.26mm,70.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.432mm < 0.5mm) Between Pad U1_1-20(77.51mm,70.262mm) on Top Layer And Track (76.23mm,70.292mm)(76.26mm,70.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.433mm < 0.5mm) Between Pad U1_1-21(76.26mm,70.262mm) on Top Layer And Track (77.51mm,70.262mm)(77.51mm,79.296mm) on Top Layer 
   Violation between Clearance Constraint: (0.433mm < 0.5mm) Between Pad U1_1-3(78.76mm,58.262mm) on Top Layer And Track (80.01mm,39.751mm)(80.01mm,58.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.432mm < 0.5mm) Between Pad U1_1-4(80.01mm,58.262mm) on Top Layer And Track (78.76mm,38.842mm)(78.76mm,58.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.25mm < 0.5mm) Between Pad U1_1-5(81.26mm,58.262mm) on Top Layer And Pad U1_1-6(82.51mm,58.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.432mm < 0.5mm) Between Pad U1_1-5(81.26mm,58.262mm) on Top Layer And Track (80.01mm,39.751mm)(80.01mm,58.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.433mm < 0.5mm) Between Pad U1_1-5(81.26mm,58.262mm) on Top Layer And Track (82.51mm,53.708mm)(82.51mm,58.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.433mm < 0.5mm) Between Pad U1_1-6(82.51mm,58.262mm) on Top Layer And Track (83.76mm,55.305mm)(83.76mm,58.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.432mm < 0.5mm) Between Pad U1_1-7(83.76mm,58.262mm) on Top Layer And Track (82.51mm,53.708mm)(82.51mm,58.262mm) on Top Layer 
   Violation between Clearance Constraint: (0.263mm < 0.5mm) Between Pad U1_2-1(36.025mm,73.791mm) on Top Layer And Track (33.361mm,75.636mm)(34.789mm,74.208mm) on Top Layer 
   Violation between Clearance Constraint: (0.263mm < 0.5mm) Between Pad U1_2-1(36.025mm,73.791mm) on Top Layer And Track (34.789mm,72.547mm)(34.789mm,74.208mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.5mm) Between Pad U1_3-1(34.972mm,58.461mm) on Top Layer And Pad U1_3-2(34.972mm,59.111mm) on Top Layer 
   Violation between Clearance Constraint: (0.388mm < 0.5mm) Between Pad U1_3-1(34.972mm,58.461mm) on Top Layer And Track (33.782mm,59.563mm)(34.141mm,59.204mm) on Top Layer 
   Violation between Clearance Constraint: (0.214mm < 0.5mm) Between Pad U1_3-2(34.972mm,59.111mm) on Top Layer And Track (34.972mm,55.444mm)(34.972mm,58.461mm) on Top Layer 
   Violation between Clearance Constraint: (0.214mm < 0.5mm) Between Pad U1_3-2(34.972mm,59.111mm) on Top Layer And Track (34.972mm,58.461mm)(39.098mm,58.461mm) on Top Layer 
   Violation between Clearance Constraint: (0.368mm < 0.5mm) Between Pad U1_3-3(34.972mm,59.761mm) on Top Layer And Track (33.782mm,59.563mm)(33.782mm,63.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.207mm < 0.5mm) Between Pad U1_3-3(34.972mm,59.761mm) on Top Layer And Track (33.782mm,59.563mm)(34.141mm,59.204mm) on Top Layer 
   Violation between Clearance Constraint: (0.368mm < 0.5mm) Between Pad U1_3-4(34.972mm,60.411mm) on Top Layer And Track (33.782mm,59.563mm)(33.782mm,63.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.5mm) Between Pad U1_3-5(32.592mm,60.411mm) on Top Layer And Pad U1_3-6(32.592mm,59.761mm) on Top Layer 
   Violation between Clearance Constraint: (0.368mm < 0.5mm) Between Pad U1_3-5(32.592mm,60.411mm) on Top Layer And Track (33.782mm,59.563mm)(33.782mm,63.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.16mm < 0.5mm) Between Pad U1_3-6(32.592mm,59.761mm) on Top Layer And Pad U1_3-7(32.592mm,59.111mm) on Top Layer 
   Violation between Clearance Constraint: (0.246mm < 0.5mm) Between Pad U1_3-6(32.592mm,59.761mm) on Top Layer And Track (30.963mm,59.08mm)(32.592mm,59.08mm) on Top Layer 
   Violation between Clearance Constraint: (0.368mm < 0.5mm) Between Pad U1_3-6(32.592mm,59.761mm) on Top Layer And Track (33.782mm,59.563mm)(33.782mm,63.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.368mm < 0.5mm) Between Pad U1_3-6(32.592mm,59.761mm) on Top Layer And Track (33.782mm,59.563mm)(34.141mm,59.204mm) on Top Layer 
   Violation between Clearance Constraint: (0.427mm < 0.5mm) Between Pad U1_3-7(32.592mm,59.111mm) on Top Layer And Track (33.782mm,59.563mm)(33.782mm,63.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.427mm < 0.5mm) Between Pad U1_3-7(32.592mm,59.111mm) on Top Layer And Track (33.782mm,59.563mm)(34.141mm,59.204mm) on Top Layer 
   Violation between Clearance Constraint: (0.183mm < 0.5mm) Between Pad U1_3-8(32.592mm,58.461mm) on Top Layer And Track (30.963mm,59.08mm)(32.592mm,59.08mm) on Top Layer 
   Violation between Clearance Constraint: (0.493mm < 0.5mm) Between Pad U1_5-(28.023mm,33.697mm) on Multi-Layer And Pad U1_5-B12(28.823mm,33.047mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.17mm < 0.5mm) Between Pad U1_5-A10(33.373mm,34.257mm) on Top Layer And Pad U1_5-A9(32.873mm,34.257mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.5mm) Between Pad U1_5-A11(33.873mm,34.257mm) on Top Layer And Pad U1_5-A12(34.373mm,34.257mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.5mm) Between Pad U1_5-A3(29.873mm,34.257mm) on Top Layer And Track (30.373mm,33.097mm)(30.373mm,34.257mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.5mm) Between Pad U1_5-A3(29.873mm,34.257mm) on Top Layer And Track (30.373mm,34.257mm)(30.373mm,34.691mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.5mm) Between Pad U1_5-A3(29.873mm,34.257mm) on Top Layer And Track (30.373mm,34.691mm)(30.607mm,34.925mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.5mm) Between Pad U1_5-A5(30.873mm,34.257mm) on Top Layer And Track (30.373mm,33.097mm)(30.373mm,34.257mm) on Top Layer 
   Violation between Clearance Constraint: (0.208mm < 0.5mm) Between Pad U1_5-A5(30.873mm,34.257mm) on Top Layer And Track (30.373mm,34.257mm)(30.373mm,34.691mm) on Top Layer 
   Violation between Clearance Constraint: (0.088mm < 0.5mm) Between Pad U1_5-A5(30.873mm,34.257mm) on Top Layer And Track (30.373mm,34.691mm)(30.607mm,34.925mm) on Top Layer 
   Violation between Clearance Constraint: (0.17mm < 0.5mm) Between Pad U1_5-A8(32.373mm,34.257mm) on Top Layer And Pad U1_5-A9(32.873mm,34.257mm) on Top Layer 
   Violation between Clearance Constraint: (0.406mm < 0.5mm) Between Pad U1_5-B3(33.223mm,32.347mm) on Multi-Layer And Pad U1_5-B4(32.823mm,33.047mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.4mm < 0.5mm) Between Pad U1_5-B7(31.223mm,33.047mm) on Multi-Layer And Pad U1_5-B9(30.423mm,33.047mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.406mm < 0.5mm) Between Pad U1_5-B8(30.823mm,32.347mm) on Multi-Layer And Pad U1_5-B9(30.423mm,33.047mm) on Multi-Layer 
   Violation between Clearance Constraint: (0.251mm < 0.5mm) Between Pad U1_6-2(50.328mm,59.507mm) on Top Layer And Track (50.328mm,58.857mm)(56.098mm,58.884mm) on Top Layer 
   Violation between Clearance Constraint: (0.386mm < 0.5mm) Between Pad U1_6-3(50.328mm,58.857mm) on Top Layer And Track (49.022mm,57.984mm)(49.245mm,58.207mm) on Top Layer 
   Violation between Clearance Constraint: (0.254mm < 0.5mm) Between Pad U1_6-3(50.328mm,58.857mm) on Top Layer And Track (49.245mm,58.207mm)(50.328mm,58.207mm) on Top Layer 
   Violation between Clearance Constraint: (0.255mm < 0.5mm) Between Pad U1_6-4(50.328mm,58.207mm) on Top Layer And Track (50.328mm,58.857mm)(56.098mm,58.884mm) on Top Layer 
   Violation between Clearance Constraint: (0.24mm < 0.5mm) Between Pad U1_6-5(56.098mm,58.207mm) on Top Layer And Pad U1_6-6(56.098mm,58.857mm) on Top Layer 
   Violation between Clearance Constraint: (0.279mm < 0.5mm) Between Pad U1_6-5(56.098mm,58.207mm) on Top Layer And Track (50.328mm,58.857mm)(56.098mm,58.884mm) on Top Layer 
   Violation between Clearance Constraint: (0.254mm < 0.5mm) Between Pad U1_6-6(56.098mm,58.857mm) on Top Layer And Track (56.098mm,58.207mm)(56.113mm,58.192mm) on Top Layer 
   Violation between Clearance Constraint: (0.426mm < 0.5mm) Between Pad U1_6-6(56.098mm,58.857mm) on Top Layer And Track (57.14mm,58.13mm)(58.068mm,58.13mm) on Top Layer 
   Violation between Clearance Constraint: (0.24mm < 0.5mm) Between Pad U1_6-7(56.098mm,59.507mm) on Top Layer And Pad U1_6-8(56.098mm,60.157mm) on Top Layer 
   Violation between Clearance Constraint: (0.227mm < 0.5mm) Between Pad U1_6-7(56.098mm,59.507mm) on Top Layer And Track (50.328mm,58.857mm)(56.098mm,58.884mm) on Top Layer 
   Violation between Clearance Constraint: (0.203mm < 0.5mm) Between Pad U1_7-2(37.059mm,40.132mm) on Top Layer And Pad U1_7-3(37.059mm,39.624mm) on Top Layer 
   Violation between Clearance Constraint: (0.229mm < 0.5mm) Between Pad U1_7-3(37.059mm,39.624mm) on Top Layer And Track (37.059mm,40.132mm)(37.059mm,40.615mm) on Top Layer 
   Violation between Clearance Constraint: (0.178mm < 0.5mm) Between Pad U1_7-4(37.059mm,39.116mm) on Top Layer And Pad U1_7-5(37.059mm,38.633mm) on Top Layer 
   Violation between Clearance Constraint: (0.178mm < 0.5mm) Between Pad U1_7-6(41.173mm,38.633mm) on Top Layer And Pad U1_7-7(41.173mm,39.116mm) on Top Layer 
   Violation between Clearance Constraint: (0.14mm < 0.5mm) Between Pad U1_7-9(41.173mm,40.132mm) on Top Layer And Track (41.173mm,40.615mm)(42.925mm,40.615mm) on Top Layer 
   Violation between Clearance Constraint: (0.24mm < 0.5mm) Between Pad U1_8-1(65.872mm,43.602mm) on Top Layer And Pad U1_8-2(65.872mm,44.252mm) on Top Layer 
   Violation between Clearance Constraint: (0.254mm < 0.5mm) Between Pad U1_8-2(65.872mm,44.252mm) on Top Layer And Track (65.872mm,43.348mm)(65.872mm,43.602mm) on Top Layer 
   Violation between Clearance Constraint: (0.255mm < 0.5mm) Between Pad U1_8-2(65.872mm,44.252mm) on Top Layer And Track (65.872mm,44.902mm)(67.55mm,44.902mm) on Top Layer 
   Violation between Clearance Constraint: (0.24mm < 0.5mm) Between Pad U1_8-3(65.872mm,44.902mm) on Top Layer And Pad U1_8-4(65.872mm,45.552mm) on Top Layer 
   Violation between Clearance Constraint: (0.281mm < 0.5mm) Between Pad U1_8-3(65.872mm,44.902mm) on Top Layer And Track (65.898mm,45.578mm)(69.961mm,45.578mm) on Top Layer 
   Violation between Clearance Constraint: (0.254mm < 0.5mm) Between Pad U1_8-4(65.872mm,45.552mm) on Top Layer And Track (65.872mm,44.902mm)(67.55mm,44.902mm) on Top Layer 
   Violation between Clearance Constraint: (0.416mm < 0.5mm) Between Pad U1_8-6(60.112mm,44.902mm) on Top Layer And Track (58.293mm,43.561mm)(58.984mm,44.252mm) on Top Layer 
   Violation between Clearance Constraint: (0.255mm < 0.5mm) Between Pad U1_8-6(60.112mm,44.902mm) on Top Layer And Track (59.522mm,45.567mm)(59.537mm,45.552mm) on Top Layer 
   Violation between Clearance Constraint: (0.255mm < 0.5mm) Between Pad U1_8-6(60.112mm,44.902mm) on Top Layer And Track (60.112mm,44.252mm)(61.412mm,44.252mm) on Top Layer 
   Violation between Clearance Constraint: (0.413mm < 0.5mm) Between Pad U1_8-8(60.112mm,43.602mm) on Top Layer And Track (58.293mm,43.561mm)(58.984mm,44.252mm) on Top Layer 
   Violation between Clearance Constraint: (0.255mm < 0.5mm) Between Pad U1_8-8(60.112mm,43.602mm) on Top Layer And Track (60.112mm,44.252mm)(61.412mm,44.252mm) on Top Layer 
   Violation between Clearance Constraint: (0.405mm < 0.5mm) Between Track (34.141mm,59.204mm)(34.879mm,59.204mm) on Top Layer And Track (34.972mm,55.444mm)(34.972mm,58.461mm) on Top Layer 
   Violation between Clearance Constraint: (0.405mm < 0.5mm) Between Track (34.141mm,59.204mm)(34.879mm,59.204mm) on Top Layer And Track (34.972mm,58.461mm)(39.098mm,58.461mm) on Top Layer 
   Violation between Clearance Constraint: (0.307mm < 0.5mm) Between Track (34.879mm,59.204mm)(34.972mm,59.111mm) on Top Layer And Track (34.972mm,55.444mm)(34.972mm,58.461mm) on Top Layer 
   Violation between Clearance Constraint: (0.307mm < 0.5mm) Between Track (34.879mm,59.204mm)(34.972mm,59.111mm) on Top Layer And Track (34.972mm,58.461mm)(39.098mm,58.461mm) on Top Layer 
   Violation between Clearance Constraint: (0.264mm < 0.5mm) Between Track (46.674mm,58.84mm)(50.328mm,58.857mm) on Top Layer And Track (49.022mm,57.984mm)(49.245mm,58.207mm) on Top Layer 
   Violation between Clearance Constraint: (0.264mm < 0.5mm) Between Track (46.674mm,58.84mm)(50.328mm,58.857mm) on Top Layer And Track (49.245mm,58.207mm)(50.328mm,58.207mm) on Top Layer 
   Violation between Clearance Constraint: (0.269mm < 0.5mm) Between Track (49.245mm,58.207mm)(50.328mm,58.207mm) on Top Layer And Track (50.328mm,58.857mm)(56.098mm,58.884mm) on Top Layer 
   Violation between Clearance Constraint: (0.296mm < 0.5mm) Between Track (50.328mm,58.857mm)(56.098mm,58.884mm) on Top Layer And Track (56.098mm,58.207mm)(56.113mm,58.192mm) on Top Layer 
   Violation between Clearance Constraint: (0.269mm < 0.5mm) Between Track (57.729mm,44.902mm)(60.112mm,44.902mm) on Top Layer And Track (60.112mm,44.252mm)(61.412mm,44.252mm) on Top Layer 
   Violation between Clearance Constraint: (0.269mm < 0.5mm) Between Track (64.221mm,45.552mm)(65.872mm,45.552mm) on Top Layer And Track (65.872mm,44.902mm)(67.55mm,44.902mm) on Top Layer 
   Violation between Clearance Constraint: (0.295mm < 0.5mm) Between Track (65.872mm,44.902mm)(67.55mm,44.902mm) on Top Layer And Track (65.898mm,45.578mm)(69.961mm,45.578mm) on Top Layer 
Rule Violations :99

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.762mm) (Preferred=0.635mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Pad J1_4-3_1(89.335mm,93.63mm) on Top Layer And Via (90.17mm,95.377mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Pad J1_4-3_2(89.335mm,93.63mm) on Bottom Layer And Via (90.17mm,95.377mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-1(76.26mm,58.262mm) on Top Layer And Pad U1_1-2(77.51mm,58.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-10(86.01mm,63.012mm) on Top Layer And Pad U1_1-11(86.01mm,64.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-10(86.01mm,63.012mm) on Top Layer And Pad U1_1-9(86.01mm,61.762mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-11(86.01mm,64.262mm) on Top Layer And Pad U1_1-12(86.01mm,65.512mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-12(86.01mm,65.512mm) on Top Layer And Pad U1_1-13(86.01mm,66.762mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-13(86.01mm,66.762mm) on Top Layer And Pad U1_1-14(86.01mm,68.012mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-15(83.76mm,70.262mm) on Top Layer And Pad U1_1-16(82.51mm,70.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-16(82.51mm,70.262mm) on Top Layer And Pad U1_1-17(81.26mm,70.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-17(81.26mm,70.262mm) on Top Layer And Pad U1_1-18(80.01mm,70.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-18(80.01mm,70.262mm) on Top Layer And Pad U1_1-19(78.76mm,70.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-19(78.76mm,70.262mm) on Top Layer And Pad U1_1-20(77.51mm,70.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-2(77.51mm,58.262mm) on Top Layer And Pad U1_1-3(78.76mm,58.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-20(77.51mm,70.262mm) on Top Layer And Pad U1_1-21(76.26mm,70.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-22(74.01mm,68.012mm) on Top Layer And Pad U1_1-23(74.01mm,66.762mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-23(74.01mm,66.762mm) on Top Layer And Pad U1_1-24(74.01mm,65.512mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-24(74.01mm,65.512mm) on Top Layer And Pad U1_1-25(74.01mm,64.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-25(74.01mm,64.262mm) on Top Layer And Pad U1_1-26(74.01mm,63.012mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-26(74.01mm,63.012mm) on Top Layer And Pad U1_1-27(74.01mm,61.762mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-27(74.01mm,61.762mm) on Top Layer And Pad U1_1-28(74.01mm,60.512mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-3(78.76mm,58.262mm) on Top Layer And Pad U1_1-4(80.01mm,58.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-4(80.01mm,58.262mm) on Top Layer And Pad U1_1-5(81.26mm,58.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-5(81.26mm,58.262mm) on Top Layer And Pad U1_1-6(82.51mm,58.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-6(82.51mm,58.262mm) on Top Layer And Pad U1_1-7(83.76mm,58.262mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U1_1-8(86.01mm,60.512mm) on Top Layer And Pad U1_1-9(86.01mm,61.762mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad U1_5-(28.023mm,33.697mm) on Multi-Layer And Pad U1_5-A1(28.873mm,34.257mm) on Top Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.004mm < 0.254mm) Between Pad U1_5-(35.223mm,33.697mm) on Multi-Layer And Pad U1_5-A12(34.373mm,34.257mm) on Top Layer [Top Solder] Mask Sliver [0.004mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Pad U1_5-(35.223mm,33.697mm) on Multi-Layer And Pad U1_5-B1(34.423mm,33.047mm) on Multi-Layer [Top Solder] Mask Sliver [0.189mm] / [Bottom Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Pad U1_5-(35.223mm,33.697mm) on Multi-Layer And Pad U1_5-S2(35.753mm,32.447mm) on Multi-Layer [Top Solder] Mask Sliver [0.218mm] / [Bottom Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad U1_5-B1(34.423mm,33.047mm) on Multi-Layer And Pad U1_5-B2(34.023mm,32.347mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1_5-B10(30.023mm,32.347mm) on Multi-Layer And Pad U1_5-B11(29.223mm,32.347mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1_5-B10(30.023mm,32.347mm) on Multi-Layer And Pad U1_5-B8(30.823mm,32.347mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad U1_5-B10(30.023mm,32.347mm) on Multi-Layer And Pad U1_5-B9(30.423mm,33.047mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad U1_5-B11(29.223mm,32.347mm) on Multi-Layer And Pad U1_5-B12(28.823mm,33.047mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1_5-B2(34.023mm,32.347mm) on Multi-Layer And Pad U1_5-B3(33.223mm,32.347mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad U1_5-B3(33.223mm,32.347mm) on Multi-Layer And Pad U1_5-B4(32.823mm,33.047mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1_5-B3(33.223mm,32.347mm) on Multi-Layer And Pad U1_5-B5(32.423mm,32.347mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad U1_5-B4(32.823mm,33.047mm) on Multi-Layer And Pad U1_5-B5(32.423mm,32.347mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1_5-B4(32.823mm,33.047mm) on Multi-Layer And Pad U1_5-B6(32.023mm,33.047mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad U1_5-B5(32.423mm,32.347mm) on Multi-Layer And Pad U1_5-B6(32.023mm,33.047mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1_5-B6(32.023mm,33.047mm) on Multi-Layer And Pad U1_5-B7(31.223mm,33.047mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad U1_5-B7(31.223mm,33.047mm) on Multi-Layer And Pad U1_5-B8(30.823mm,32.347mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1_5-B7(31.223mm,33.047mm) on Multi-Layer And Pad U1_5-B9(30.423mm,33.047mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad U1_5-B8(30.823mm,32.347mm) on Multi-Layer And Pad U1_5-B9(30.423mm,33.047mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1_6-1(50.328mm,60.157mm) on Top Layer And Pad U1_6-2(50.328mm,59.507mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1_6-2(50.328mm,59.507mm) on Top Layer And Pad U1_6-3(50.328mm,58.857mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1_6-3(50.328mm,58.857mm) on Top Layer And Pad U1_6-4(50.328mm,58.207mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1_6-5(56.098mm,58.207mm) on Top Layer And Pad U1_6-6(56.098mm,58.857mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1_6-6(56.098mm,58.857mm) on Top Layer And Pad U1_6-7(56.098mm,59.507mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1_6-7(56.098mm,59.507mm) on Top Layer And Pad U1_6-8(56.098mm,60.157mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1_8-1(65.872mm,43.602mm) on Top Layer And Pad U1_8-2(65.872mm,44.252mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1_8-2(65.872mm,44.252mm) on Top Layer And Pad U1_8-3(65.872mm,44.902mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1_8-3(65.872mm,44.902mm) on Top Layer And Pad U1_8-4(65.872mm,45.552mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1_8-5(60.112mm,45.552mm) on Top Layer And Pad U1_8-6(60.112mm,44.902mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1_8-6(60.112mm,44.902mm) on Top Layer And Pad U1_8-7(60.112mm,44.252mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad U1_8-7(60.112mm,44.252mm) on Top Layer And Pad U1_8-8(60.112mm,43.602mm) on Top Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Via (34.798mm,87.63mm) from Top Layer to Bottom Layer And Via (34.798mm,89.281mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.178mm] / [Bottom Solder] Mask Sliver [0.178mm]
Rule Violations :58

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_10-1(71.257mm,36.461mm) on Top Layer And Track (70.357mm,33.931mm)(70.357mm,37.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_10-1(71.257mm,36.461mm) on Top Layer And Track (70.357mm,37.201mm)(72.147mm,37.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_10-1(71.257mm,36.461mm) on Top Layer And Track (72.147mm,33.931mm)(72.147mm,37.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_10-2(71.247mm,34.671mm) on Top Layer And Track (70.357mm,33.931mm)(70.357mm,37.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_10-2(71.247mm,34.671mm) on Top Layer And Track (70.357mm,33.931mm)(72.147mm,33.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_10-2(71.247mm,34.671mm) on Top Layer And Track (72.147mm,33.931mm)(72.147mm,37.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_1-1(33.147mm,69.342mm) on Top Layer And Track (32.257mm,68.602mm)(32.257mm,71.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_1-1(33.147mm,69.342mm) on Top Layer And Track (32.257mm,68.602mm)(34.047mm,68.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_1-1(33.147mm,69.342mm) on Top Layer And Track (34.047mm,68.602mm)(34.047mm,71.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_11-1(63.627mm,40.64mm) on Top Layer And Track (62.727mm,38.11mm)(62.727mm,41.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_11-1(63.627mm,40.64mm) on Top Layer And Track (62.727mm,41.38mm)(64.517mm,41.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_11-1(63.627mm,40.64mm) on Top Layer And Track (64.517mm,38.11mm)(64.517mm,41.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_11-2(63.617mm,38.85mm) on Top Layer And Track (62.727mm,38.11mm)(62.727mm,41.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_11-2(63.617mm,38.85mm) on Top Layer And Track (62.727mm,38.11mm)(64.517mm,38.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_11-2(63.617mm,38.85mm) on Top Layer And Track (64.517mm,38.11mm)(64.517mm,41.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_1-2(33.157mm,71.132mm) on Top Layer And Track (32.257mm,68.602mm)(32.257mm,71.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_1-2(33.157mm,71.132mm) on Top Layer And Track (32.257mm,71.872mm)(34.047mm,71.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_1-2(33.157mm,71.132mm) on Top Layer And Track (34.047mm,68.602mm)(34.047mm,71.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_12-1(57.658mm,44.831mm) on Top Layer And Track (56.758mm,42.301mm)(56.758mm,45.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_12-1(57.658mm,44.831mm) on Top Layer And Track (56.758mm,45.571mm)(58.548mm,45.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_12-1(57.658mm,44.831mm) on Top Layer And Track (58.548mm,42.301mm)(58.548mm,45.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_12-2(57.648mm,43.041mm) on Top Layer And Track (56.758mm,42.301mm)(56.758mm,45.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_12-2(57.648mm,43.041mm) on Top Layer And Track (56.758mm,42.301mm)(58.548mm,42.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_12-2(57.648mm,43.041mm) on Top Layer And Track (58.548mm,42.301mm)(58.548mm,45.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_13-1(69.977mm,43.815mm) on Top Layer And Track (69.087mm,43.075mm)(69.087mm,46.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_13-1(69.977mm,43.815mm) on Top Layer And Track (69.087mm,43.075mm)(70.877mm,43.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_13-1(69.977mm,43.815mm) on Top Layer And Track (70.877mm,43.075mm)(70.877mm,46.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_13-2(69.987mm,45.605mm) on Top Layer And Track (69.087mm,43.075mm)(69.087mm,46.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_13-2(69.987mm,45.605mm) on Top Layer And Track (69.087mm,46.345mm)(70.877mm,46.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_13-2(69.987mm,45.605mm) on Top Layer And Track (70.877mm,43.075mm)(70.877mm,46.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_14-1(84.015mm,92.595mm) on Top Layer And Track (83.115mm,90.065mm)(83.115mm,93.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_14-1(84.015mm,92.595mm) on Top Layer And Track (83.115mm,93.335mm)(84.905mm,93.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_14-1(84.015mm,92.595mm) on Top Layer And Track (84.905mm,90.065mm)(84.905mm,93.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_14-2(84.005mm,90.805mm) on Top Layer And Track (83.115mm,90.065mm)(83.115mm,93.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_14-2(84.005mm,90.805mm) on Top Layer And Track (83.115mm,90.065mm)(84.905mm,90.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_14-2(84.005mm,90.805mm) on Top Layer And Track (84.905mm,90.065mm)(84.905mm,93.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_15-1(85.725mm,74.295mm) on Top Layer And Track (83.195mm,73.405mm)(86.465mm,73.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_15-1(85.725mm,74.295mm) on Top Layer And Track (83.195mm,75.195mm)(86.465mm,75.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_15-1(85.725mm,74.295mm) on Top Layer And Track (86.465mm,73.405mm)(86.465mm,75.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_15-2(83.935mm,74.305mm) on Top Layer And Track (83.195mm,73.405mm)(83.195mm,75.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_15-2(83.935mm,74.305mm) on Top Layer And Track (83.195mm,73.405mm)(86.465mm,73.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_15-2(83.935mm,74.305mm) on Top Layer And Track (83.195mm,75.195mm)(86.465mm,75.195mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_16-1(76.327mm,53.213mm) on Top Layer And Track (75.437mm,52.473mm)(75.437mm,55.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_16-1(76.327mm,53.213mm) on Top Layer And Track (75.437mm,52.473mm)(77.227mm,52.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_16-1(76.327mm,53.213mm) on Top Layer And Track (77.227mm,52.473mm)(77.227mm,55.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_16-2(76.337mm,55.003mm) on Top Layer And Track (75.437mm,52.473mm)(75.437mm,55.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_16-2(76.337mm,55.003mm) on Top Layer And Track (75.437mm,55.743mm)(77.227mm,55.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_16-2(76.337mm,55.003mm) on Top Layer And Track (77.227mm,52.473mm)(77.227mm,55.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_17-1(33.909mm,65.532mm) on Top Layer And Track (33.009mm,63.002mm)(33.009mm,66.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_17-1(33.909mm,65.532mm) on Top Layer And Track (33.009mm,66.272mm)(34.799mm,66.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_17-1(33.909mm,65.532mm) on Top Layer And Track (34.799mm,63.002mm)(34.799mm,66.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_17-2(33.899mm,63.742mm) on Top Layer And Track (33.009mm,63.002mm)(33.009mm,66.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_17-2(33.899mm,63.742mm) on Top Layer And Track (33.009mm,63.002mm)(34.799mm,63.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_17-2(33.899mm,63.742mm) on Top Layer And Track (34.799mm,63.002mm)(34.799mm,66.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_2-1(33.01mm,74.029mm) on Top Layer And Track (32.12mm,73.289mm)(32.12mm,76.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_2-1(33.01mm,74.029mm) on Top Layer And Track (32.12mm,73.289mm)(33.91mm,73.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_2-1(33.01mm,74.029mm) on Top Layer And Track (33.91mm,73.289mm)(33.91mm,76.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_3-1(40.513mm,65.659mm) on Top Layer And Track (39.613mm,63.129mm)(39.613mm,66.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_3-1(40.513mm,65.659mm) on Top Layer And Track (39.613mm,66.399mm)(41.403mm,66.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_3-1(40.513mm,65.659mm) on Top Layer And Track (41.403mm,63.129mm)(41.403mm,66.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_3-2(40.503mm,63.869mm) on Top Layer And Track (39.613mm,63.129mm)(39.613mm,66.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_3-2(40.503mm,63.869mm) on Top Layer And Track (39.613mm,63.129mm)(41.403mm,63.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_3-2(40.503mm,63.869mm) on Top Layer And Track (41.403mm,63.129mm)(41.403mm,66.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_4-2(36.185mm,63.742mm) on Top Layer And Track (35.295mm,63.002mm)(35.295mm,66.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_4-2(36.185mm,63.742mm) on Top Layer And Track (35.295mm,63.002mm)(37.085mm,63.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_4-2(36.185mm,63.742mm) on Top Layer And Track (37.085mm,63.002mm)(37.085mm,66.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_5-1(45.339mm,34.798mm) on Top Layer And Track (44.599mm,33.898mm)(44.599mm,35.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_5-1(45.339mm,34.798mm) on Top Layer And Track (44.599mm,33.898mm)(47.869mm,33.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_5-1(45.339mm,34.798mm) on Top Layer And Track (44.599mm,35.688mm)(47.869mm,35.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_5-2(47.129mm,34.788mm) on Top Layer And Track (44.599mm,33.898mm)(47.869mm,33.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_5-2(47.129mm,34.788mm) on Top Layer And Track (44.599mm,35.688mm)(47.869mm,35.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_5-2(47.129mm,34.788mm) on Top Layer And Track (47.869mm,33.898mm)(47.869mm,35.688mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_6-1(43.307mm,46.101mm) on Top Layer And Track (42.407mm,43.571mm)(42.407mm,46.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_6-1(43.307mm,46.101mm) on Top Layer And Track (42.407mm,46.841mm)(44.197mm,46.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_6-1(43.307mm,46.101mm) on Top Layer And Track (44.197mm,43.571mm)(44.197mm,46.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_6-2(43.297mm,44.311mm) on Top Layer And Track (42.407mm,43.571mm)(42.407mm,46.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_6-2(43.297mm,44.311mm) on Top Layer And Track (42.407mm,43.571mm)(44.197mm,43.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_6-2(43.297mm,44.311mm) on Top Layer And Track (44.197mm,43.571mm)(44.197mm,46.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_7-1(55.257mm,54.727mm) on Top Layer And Track (52.727mm,53.837mm)(55.997mm,53.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_7-1(55.257mm,54.727mm) on Top Layer And Track (52.727mm,55.627mm)(55.997mm,55.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_7-1(55.257mm,54.727mm) on Top Layer And Track (55.997mm,53.837mm)(55.997mm,55.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_7-2(53.467mm,54.737mm) on Top Layer And Track (52.727mm,53.837mm)(52.727mm,55.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_7-2(53.467mm,54.737mm) on Top Layer And Track (52.727mm,53.837mm)(55.997mm,53.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_7-2(53.467mm,54.737mm) on Top Layer And Track (52.727mm,55.627mm)(55.997mm,55.627mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_8-1(65.024mm,85.979mm) on Top Layer And Track (64.124mm,83.449mm)(64.124mm,86.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_8-1(65.024mm,85.979mm) on Top Layer And Track (64.124mm,86.719mm)(65.914mm,86.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_8-1(65.024mm,85.979mm) on Top Layer And Track (65.914mm,83.449mm)(65.914mm,86.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_8-2(65.014mm,84.189mm) on Top Layer And Track (64.124mm,83.449mm)(64.124mm,86.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_8-2(65.014mm,84.189mm) on Top Layer And Track (64.124mm,83.449mm)(65.914mm,83.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_8-2(65.014mm,84.189mm) on Top Layer And Track (65.914mm,83.449mm)(65.914mm,86.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_9-1(56.515mm,75.057mm) on Top Layer And Track (55.625mm,74.317mm)(55.625mm,77.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_9-1(56.515mm,75.057mm) on Top Layer And Track (55.625mm,74.317mm)(57.415mm,74.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_9-1(56.515mm,75.057mm) on Top Layer And Track (57.415mm,74.317mm)(57.415mm,77.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1_9-2(56.525mm,76.847mm) on Top Layer And Track (55.625mm,74.317mm)(55.625mm,77.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_9-2(56.525mm,76.847mm) on Top Layer And Track (55.625mm,77.587mm)(57.415mm,77.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad C1_9-2(56.525mm,76.847mm) on Top Layer And Track (57.415mm,74.317mm)(57.415mm,77.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_4-1(72.263mm,50.8mm) on Top Layer And Track (71.663mm,48.1mm)(71.663mm,51.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_4-1(72.263mm,50.8mm) on Top Layer And Track (71.663mm,51.4mm)(72.863mm,51.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_4-1(72.263mm,50.8mm) on Top Layer And Track (72.863mm,48.1mm)(72.863mm,51.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_4-2(72.263mm,48.737mm) on Top Layer And Track (71.663mm,48.1mm)(71.663mm,51.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad D1_4-2(72.263mm,48.737mm) on Top Layer And Track (71.663mm,48.1mm)(72.863mm,48.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_4-2(72.263mm,48.737mm) on Top Layer And Track (72.863mm,48.1mm)(72.863mm,51.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_6-1(61.753mm,27.686mm) on Top Layer And Track (59.053mm,27.086mm)(62.352mm,27.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_6-1(61.753mm,27.686mm) on Top Layer And Track (59.053mm,28.286mm)(62.352mm,28.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_6-1(61.753mm,27.686mm) on Top Layer And Track (62.352mm,27.086mm)(62.352mm,28.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad D1_6-2(59.69mm,27.686mm) on Top Layer And Track (59.053mm,27.086mm)(59.053mm,28.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_6-2(59.69mm,27.686mm) on Top Layer And Track (59.053mm,27.086mm)(62.352mm,27.086mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_6-2(59.69mm,27.686mm) on Top Layer And Track (59.053mm,28.286mm)(62.352mm,28.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_7-1(38.989mm,29.083mm) on Top Layer And Track (38.389mm,26.383mm)(38.389mm,29.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_7-1(38.989mm,29.083mm) on Top Layer And Track (38.389mm,29.683mm)(39.589mm,29.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_7-1(38.989mm,29.083mm) on Top Layer And Track (39.589mm,26.383mm)(39.589mm,29.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_7-2(38.989mm,27.02mm) on Top Layer And Track (38.389mm,26.383mm)(38.389mm,29.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad D1_7-2(38.989mm,27.02mm) on Top Layer And Track (38.389mm,26.383mm)(39.589mm,26.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1_7-2(38.989mm,27.02mm) on Top Layer And Track (39.589mm,26.383mm)(39.589mm,29.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-10(28.067mm,39.751mm) on Multi-Layer And Text "U1_5" (26.873mm,36.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad Free-9(88.646mm,44.069mm) on Multi-Layer And Text "10" (87.503mm,40.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J1_4-2_1(89.335mm,87.98mm) on Top Layer And Track (87.625mm,89.005mm)(87.625mm,89.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J1_4-2_1(89.335mm,87.98mm) on Top Layer And Track (91.435mm,89.005mm)(91.435mm,89.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J1_4-3_1(89.335mm,93.63mm) on Top Layer And Track (87.625mm,91.805mm)(87.625mm,92.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J1_4-3_1(89.335mm,93.63mm) on Top Layer And Track (91.435mm,91.805mm)(91.435mm,92.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad J1_5-2(27.868mm,101.799mm) on Multi-Layer And Track (26.893mm,93.274mm)(26.893mm,100.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1_5-2(27.868mm,101.799mm) on Multi-Layer And Track (29.337mm,102.774mm)(36.449mm,102.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad J1_5-2(27.868mm,91.749mm) on Multi-Layer And Track (26.893mm,93.274mm)(26.893mm,100.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1_5-2(27.868mm,91.749mm) on Multi-Layer And Track (29.337mm,90.774mm)(36.449mm,90.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1_5-2(37.918mm,101.799mm) on Multi-Layer And Track (29.337mm,102.774mm)(36.449mm,102.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1_5-2(37.918mm,101.799mm) on Multi-Layer And Track (38.893mm,93.218mm)(38.893mm,100.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1_5-2(37.918mm,91.749mm) on Multi-Layer And Track (29.337mm,90.774mm)(36.449mm,90.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1_5-2(37.918mm,91.749mm) on Multi-Layer And Track (38.893mm,93.218mm)(38.893mm,100.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L1_1-1(38.481mm,59.944mm) on Top Layer And Track (37.731mm,59.094mm)(37.731mm,60.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L1_1-1(38.481mm,59.944mm) on Top Layer And Track (37.731mm,59.094mm)(41.261mm,59.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad L1_1-1(38.481mm,59.944mm) on Top Layer And Track (37.731mm,60.804mm)(41.261mm,60.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L1_1-2(40.481mm,59.944mm) on Top Layer And Track (37.731mm,59.094mm)(41.261mm,59.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad L1_1-2(40.481mm,59.944mm) on Top Layer And Track (37.731mm,60.804mm)(41.261mm,60.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad L1_1-2(40.481mm,59.944mm) on Top Layer And Track (41.261mm,59.094mm)(41.261mm,60.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad L1_2-1(68.199mm,34.671mm) on Top Layer And Track (65.419mm,33.811mm)(68.949mm,33.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L1_2-1(68.199mm,34.671mm) on Top Layer And Track (65.419mm,35.521mm)(68.949mm,35.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L1_2-1(68.199mm,34.671mm) on Top Layer And Track (68.949mm,33.811mm)(68.949mm,35.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad L1_2-2(66.199mm,34.671mm) on Top Layer And Track (65.419mm,33.811mm)(65.419mm,35.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad L1_2-2(66.199mm,34.671mm) on Top Layer And Track (65.419mm,33.811mm)(68.949mm,33.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L1_2-2(66.199mm,34.671mm) on Top Layer And Track (65.419mm,35.521mm)(68.949mm,35.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_10-1(56.515mm,78.994mm) on Top Layer And Track (55.715mm,78.194mm)(55.715mm,81.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_10-1(56.515mm,78.994mm) on Top Layer And Track (55.715mm,78.194mm)(57.315mm,78.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_10-1(56.515mm,78.994mm) on Top Layer And Track (57.315mm,78.194mm)(57.315mm,81.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_10-2(56.515mm,81.128mm) on Top Layer And Track (55.715mm,78.194mm)(55.715mm,81.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_10-2(56.515mm,81.128mm) on Top Layer And Track (55.715mm,81.994mm)(57.315mm,81.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_10-2(56.515mm,81.128mm) on Top Layer And Track (57.315mm,78.194mm)(57.315mm,81.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_1-1(32.639mm,55.245mm) on Top Layer And Track (31.839mm,54.445mm)(31.839mm,56.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_1-1(32.639mm,55.245mm) on Top Layer And Track (31.839mm,54.445mm)(35.639mm,54.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_1-1(32.639mm,55.245mm) on Top Layer And Track (31.839mm,56.045mm)(35.639mm,56.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_11-1(41.91mm,85.852mm) on Top Layer And Track (41.11mm,85.052mm)(41.11mm,88.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_11-1(41.91mm,85.852mm) on Top Layer And Track (41.11mm,85.052mm)(42.71mm,85.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_11-1(41.91mm,85.852mm) on Top Layer And Track (42.71mm,85.052mm)(42.71mm,88.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_11-2(41.91mm,87.986mm) on Top Layer And Track (41.11mm,85.052mm)(41.11mm,88.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_11-2(41.91mm,87.986mm) on Top Layer And Track (41.11mm,88.852mm)(42.71mm,88.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_11-2(41.91mm,87.986mm) on Top Layer And Track (42.71mm,85.052mm)(42.71mm,88.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_1-2(34.773mm,55.245mm) on Top Layer And Track (31.839mm,54.445mm)(35.639mm,54.445mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_1-2(34.773mm,55.245mm) on Top Layer And Track (31.839mm,56.045mm)(35.639mm,56.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_1-2(34.773mm,55.245mm) on Top Layer And Track (35.639mm,54.445mm)(35.639mm,56.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_12-1(41.91mm,83.566mm) on Top Layer And Track (41.11mm,80.566mm)(41.11mm,84.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_12-1(41.91mm,83.566mm) on Top Layer And Track (41.11mm,84.366mm)(42.71mm,84.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_12-1(41.91mm,83.566mm) on Top Layer And Track (42.71mm,80.566mm)(42.71mm,84.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_12-2(41.91mm,81.432mm) on Top Layer And Track (41.11mm,80.566mm)(41.11mm,84.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_12-2(41.91mm,81.432mm) on Top Layer And Track (41.11mm,80.566mm)(42.71mm,80.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_12-2(41.91mm,81.432mm) on Top Layer And Track (42.71mm,80.566mm)(42.71mm,84.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_13-1(65.659mm,38.862mm) on Top Layer And Track (64.859mm,38.062mm)(64.859mm,39.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_13-1(65.659mm,38.862mm) on Top Layer And Track (64.859mm,38.062mm)(68.659mm,38.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_13-1(65.659mm,38.862mm) on Top Layer And Track (64.859mm,39.662mm)(68.659mm,39.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_13-2(67.793mm,38.862mm) on Top Layer And Track (64.859mm,38.062mm)(68.659mm,38.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_13-2(67.793mm,38.862mm) on Top Layer And Track (64.859mm,39.662mm)(68.659mm,39.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_13-2(67.793mm,38.862mm) on Top Layer And Track (68.659mm,38.062mm)(68.659mm,39.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_14-1(61.976mm,48.895mm) on Top Layer And Track (61.176mm,48.095mm)(61.176mm,49.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_14-1(61.976mm,48.895mm) on Top Layer And Track (61.176mm,48.095mm)(64.976mm,48.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_14-1(61.976mm,48.895mm) on Top Layer And Track (61.176mm,49.695mm)(64.976mm,49.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_14-2(64.11mm,48.895mm) on Top Layer And Track (61.176mm,48.095mm)(64.976mm,48.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_14-2(64.11mm,48.895mm) on Top Layer And Track (61.176mm,49.695mm)(64.976mm,49.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_14-2(64.11mm,48.895mm) on Top Layer And Track (64.976mm,48.095mm)(64.976mm,49.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_15-1(57.785mm,39.878mm) on Top Layer And Track (56.985mm,36.878mm)(56.985mm,40.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_15-1(57.785mm,39.878mm) on Top Layer And Track (56.985mm,40.678mm)(58.585mm,40.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_15-1(57.785mm,39.878mm) on Top Layer And Track (58.585mm,36.878mm)(58.585mm,40.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_15-2(57.785mm,37.744mm) on Top Layer And Track (56.985mm,36.878mm)(56.985mm,40.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_15-2(57.785mm,37.744mm) on Top Layer And Track (56.985mm,36.878mm)(58.585mm,36.878mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_15-2(57.785mm,37.744mm) on Top Layer And Track (58.585mm,36.878mm)(58.585mm,40.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_16-1(59.944mm,34.417mm) on Top Layer And Track (56.944mm,33.617mm)(60.744mm,33.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_16-1(59.944mm,34.417mm) on Top Layer And Track (56.944mm,35.217mm)(60.744mm,35.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_16-1(59.944mm,34.417mm) on Top Layer And Track (60.744mm,33.617mm)(60.744mm,35.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_16-2(57.81mm,34.417mm) on Top Layer And Track (56.944mm,33.617mm)(56.944mm,35.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_16-2(57.81mm,34.417mm) on Top Layer And Track (56.944mm,33.617mm)(60.744mm,33.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_16-2(57.81mm,34.417mm) on Top Layer And Track (56.944mm,35.217mm)(60.744mm,35.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_17-1(51.562mm,34.417mm) on Top Layer And Track (50.762mm,33.617mm)(50.762mm,35.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_17-1(51.562mm,34.417mm) on Top Layer And Track (50.762mm,33.617mm)(54.562mm,33.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_17-1(51.562mm,34.417mm) on Top Layer And Track (50.762mm,35.217mm)(54.562mm,35.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_17-2(53.696mm,34.417mm) on Top Layer And Track (50.762mm,33.617mm)(54.562mm,33.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_17-2(53.696mm,34.417mm) on Top Layer And Track (50.762mm,35.217mm)(54.562mm,35.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_17-2(53.696mm,34.417mm) on Top Layer And Track (54.562mm,33.617mm)(54.562mm,35.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_18-1(53.594mm,44.831mm) on Top Layer And Track (50.594mm,44.031mm)(54.394mm,44.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_18-1(53.594mm,44.831mm) on Top Layer And Track (50.594mm,45.631mm)(54.394mm,45.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_18-1(53.594mm,44.831mm) on Top Layer And Track (54.394mm,44.031mm)(54.394mm,45.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_18-2(51.46mm,44.831mm) on Top Layer And Track (50.594mm,44.031mm)(50.594mm,45.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_18-2(51.46mm,44.831mm) on Top Layer And Track (50.594mm,44.031mm)(54.394mm,44.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_18-2(51.46mm,44.831mm) on Top Layer And Track (50.594mm,45.631mm)(54.394mm,45.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_19-1(84.074mm,86.106mm) on Top Layer And Track (83.274mm,85.306mm)(83.274mm,89.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_19-1(84.074mm,86.106mm) on Top Layer And Track (83.274mm,85.306mm)(84.874mm,85.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_19-1(84.074mm,86.106mm) on Top Layer And Track (84.874mm,85.306mm)(84.874mm,89.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_19-2(84.074mm,88.24mm) on Top Layer And Track (83.274mm,85.306mm)(83.274mm,89.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_19-2(84.074mm,88.24mm) on Top Layer And Track (83.274mm,89.106mm)(84.874mm,89.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_19-2(84.074mm,88.24mm) on Top Layer And Track (84.874mm,85.306mm)(84.874mm,89.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_20-1(48.133mm,87.63mm) on Top Layer And Track (45.133mm,86.83mm)(48.933mm,86.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_20-1(48.133mm,87.63mm) on Top Layer And Track (45.133mm,88.43mm)(48.933mm,88.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_20-1(48.133mm,87.63mm) on Top Layer And Track (48.933mm,86.83mm)(48.933mm,88.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_20-2(45.999mm,87.63mm) on Top Layer And Track (45.133mm,86.83mm)(45.133mm,88.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_20-2(45.999mm,87.63mm) on Top Layer And Track (45.133mm,86.83mm)(48.933mm,86.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_20-2(45.999mm,87.63mm) on Top Layer And Track (45.133mm,88.43mm)(48.933mm,88.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_2-1(28.575mm,61.62mm) on Top Layer And Track (27.775mm,60.82mm)(27.775mm,64.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_2-1(28.575mm,61.62mm) on Top Layer And Track (27.775mm,60.82mm)(29.375mm,60.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_2-1(28.575mm,61.62mm) on Top Layer And Track (29.375mm,60.82mm)(29.375mm,64.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_21-1(53.213mm,87.63mm) on Top Layer And Track (50.213mm,86.83mm)(54.013mm,86.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_21-1(53.213mm,87.63mm) on Top Layer And Track (50.213mm,88.43mm)(54.013mm,88.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_21-1(53.213mm,87.63mm) on Top Layer And Track (54.013mm,86.83mm)(54.013mm,88.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_21-2(51.079mm,87.63mm) on Top Layer And Track (50.213mm,86.83mm)(50.213mm,88.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_21-2(51.079mm,87.63mm) on Top Layer And Track (50.213mm,86.83mm)(54.013mm,86.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_21-2(51.079mm,87.63mm) on Top Layer And Track (50.213mm,88.43mm)(54.013mm,88.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_2-2(28.575mm,63.754mm) on Top Layer And Track (27.775mm,60.82mm)(27.775mm,64.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_2-2(28.575mm,63.754mm) on Top Layer And Track (27.775mm,64.62mm)(29.375mm,64.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_2-2(28.575mm,63.754mm) on Top Layer And Track (29.375mm,60.82mm)(29.375mm,64.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_22-1(72.263mm,55.118mm) on Top Layer And Track (71.463mm,52.118mm)(71.463mm,55.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_22-1(72.263mm,55.118mm) on Top Layer And Track (71.463mm,55.918mm)(73.063mm,55.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_22-1(72.263mm,55.118mm) on Top Layer And Track (73.063mm,52.118mm)(73.063mm,55.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_22-2(72.263mm,52.984mm) on Top Layer And Track (71.463mm,52.118mm)(71.463mm,55.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_22-2(72.263mm,52.984mm) on Top Layer And Track (71.463mm,52.118mm)(73.063mm,52.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_22-2(72.263mm,52.984mm) on Top Layer And Track (73.063mm,52.118mm)(73.063mm,55.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_23-1(38.989mm,34.798mm) on Top Layer And Track (38.189mm,31.798mm)(38.189mm,35.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_23-1(38.989mm,34.798mm) on Top Layer And Track (38.189mm,35.598mm)(39.789mm,35.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_23-1(38.989mm,34.798mm) on Top Layer And Track (39.789mm,31.798mm)(39.789mm,35.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_23-2(38.989mm,32.664mm) on Top Layer And Track (38.189mm,31.798mm)(38.189mm,35.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_23-2(38.989mm,32.664mm) on Top Layer And Track (38.189mm,31.798mm)(39.789mm,31.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_23-2(38.989mm,32.664mm) on Top Layer And Track (39.789mm,31.798mm)(39.789mm,35.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_24-1(59.563mm,30.734mm) on Top Layer And Track (58.763mm,29.934mm)(58.763mm,31.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_24-1(59.563mm,30.734mm) on Top Layer And Track (58.763mm,29.934mm)(62.563mm,29.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_24-1(59.563mm,30.734mm) on Top Layer And Track (58.763mm,31.534mm)(62.563mm,31.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_24-2(61.697mm,30.734mm) on Top Layer And Track (58.763mm,29.934mm)(62.563mm,29.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_24-2(61.697mm,30.734mm) on Top Layer And Track (58.763mm,31.534mm)(62.563mm,31.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_24-2(61.697mm,30.734mm) on Top Layer And Track (62.563mm,29.934mm)(62.563mm,31.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_25-1(76.2mm,76.835mm) on Top Layer And Track (75.4mm,73.835mm)(75.4mm,77.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_25-1(76.2mm,76.835mm) on Top Layer And Track (75.4mm,77.635mm)(77mm,77.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_25-1(76.2mm,76.835mm) on Top Layer And Track (77mm,73.835mm)(77mm,77.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_25-2(76.2mm,74.701mm) on Top Layer And Track (75.4mm,73.835mm)(75.4mm,77.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_25-2(76.2mm,74.701mm) on Top Layer And Track (75.4mm,73.835mm)(77mm,73.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_25-2(76.2mm,74.701mm) on Top Layer And Track (77mm,73.835mm)(77mm,77.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_26-1(73.66mm,74.549mm) on Top Layer And Track (70.66mm,73.749mm)(74.46mm,73.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_26-1(73.66mm,74.549mm) on Top Layer And Track (70.66mm,75.349mm)(74.46mm,75.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_26-1(73.66mm,74.549mm) on Top Layer And Track (74.46mm,73.749mm)(74.46mm,75.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_26-2(71.526mm,74.549mm) on Top Layer And Track (70.66mm,73.749mm)(70.66mm,75.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_26-2(71.526mm,74.549mm) on Top Layer And Track (70.66mm,73.749mm)(74.46mm,73.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_26-2(71.526mm,74.549mm) on Top Layer And Track (70.66mm,75.349mm)(74.46mm,75.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_27-1(51.562mm,91.186mm) on Top Layer And Track (50.762mm,90.386mm)(50.762mm,91.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_27-1(51.562mm,91.186mm) on Top Layer And Track (50.762mm,90.386mm)(54.562mm,90.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_27-1(51.562mm,91.186mm) on Top Layer And Track (50.762mm,91.986mm)(54.562mm,91.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_27-2(53.696mm,91.186mm) on Top Layer And Track (50.762mm,90.386mm)(54.562mm,90.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_27-2(53.696mm,91.186mm) on Top Layer And Track (50.762mm,91.986mm)(54.562mm,91.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_27-2(53.696mm,91.186mm) on Top Layer And Track (54.562mm,90.386mm)(54.562mm,91.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_28-1(56.134mm,91.186mm) on Top Layer And Track (55.334mm,90.386mm)(55.334mm,91.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_28-1(56.134mm,91.186mm) on Top Layer And Track (55.334mm,90.386mm)(59.134mm,90.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_28-1(56.134mm,91.186mm) on Top Layer And Track (55.334mm,91.986mm)(59.134mm,91.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_28-2(58.268mm,91.186mm) on Top Layer And Track (55.334mm,90.386mm)(59.134mm,90.386mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_28-2(58.268mm,91.186mm) on Top Layer And Track (55.334mm,91.986mm)(59.134mm,91.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_28-2(58.268mm,91.186mm) on Top Layer And Track (59.134mm,90.386mm)(59.134mm,91.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_3-1(28.575mm,57.023mm) on Top Layer And Track (27.775mm,56.223mm)(27.775mm,60.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_3-1(28.575mm,57.023mm) on Top Layer And Track (27.775mm,56.223mm)(29.375mm,56.223mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_3-1(28.575mm,57.023mm) on Top Layer And Track (29.375mm,56.223mm)(29.375mm,60.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_3-2(28.575mm,59.157mm) on Top Layer And Track (27.775mm,56.223mm)(27.775mm,60.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_3-2(28.575mm,59.157mm) on Top Layer And Track (27.775mm,60.023mm)(29.375mm,60.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_3-2(28.575mm,59.157mm) on Top Layer And Track (29.375mm,56.223mm)(29.375mm,60.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_4-1(46.482mm,59.03mm) on Top Layer And Track (45.682mm,56.03mm)(45.682mm,59.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_4-1(46.482mm,59.03mm) on Top Layer And Track (45.682mm,59.83mm)(47.282mm,59.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_4-1(46.482mm,59.03mm) on Top Layer And Track (47.282mm,56.03mm)(47.282mm,59.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_4-2(46.482mm,56.896mm) on Top Layer And Track (45.682mm,56.03mm)(45.682mm,59.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_4-2(46.482mm,56.896mm) on Top Layer And Track (45.682mm,56.03mm)(47.282mm,56.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_4-2(46.482mm,56.896mm) on Top Layer And Track (47.282mm,56.03mm)(47.282mm,59.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_5-1(46.482mm,61.62mm) on Top Layer And Track (45.682mm,60.82mm)(45.682mm,64.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_5-1(46.482mm,61.62mm) on Top Layer And Track (45.682mm,60.82mm)(47.282mm,60.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_5-1(46.482mm,61.62mm) on Top Layer And Track (47.282mm,60.82mm)(47.282mm,64.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_5-2(46.482mm,63.754mm) on Top Layer And Track (45.682mm,60.82mm)(45.682mm,64.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_5-2(46.482mm,63.754mm) on Top Layer And Track (45.682mm,64.62mm)(47.282mm,64.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_5-2(46.482mm,63.754mm) on Top Layer And Track (47.282mm,60.82mm)(47.282mm,64.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_6-1(59.182mm,58.166mm) on Top Layer And Track (58.382mm,57.366mm)(58.382mm,58.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_6-1(59.182mm,58.166mm) on Top Layer And Track (58.382mm,57.366mm)(62.182mm,57.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_6-1(59.182mm,58.166mm) on Top Layer And Track (58.382mm,58.966mm)(62.182mm,58.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_6-2(61.316mm,58.166mm) on Top Layer And Track (58.382mm,57.366mm)(62.182mm,57.366mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_6-2(61.316mm,58.166mm) on Top Layer And Track (58.382mm,58.966mm)(62.182mm,58.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_6-2(61.316mm,58.166mm) on Top Layer And Track (62.182mm,57.366mm)(62.182mm,58.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_7-1(49.276mm,54.737mm) on Top Layer And Track (46.276mm,53.937mm)(50.076mm,53.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_7-1(49.276mm,54.737mm) on Top Layer And Track (46.276mm,55.537mm)(50.076mm,55.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_7-1(49.276mm,54.737mm) on Top Layer And Track (50.076mm,53.937mm)(50.076mm,55.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_7-2(47.142mm,54.737mm) on Top Layer And Track (46.276mm,53.937mm)(46.276mm,55.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_7-2(47.142mm,54.737mm) on Top Layer And Track (46.276mm,53.937mm)(50.076mm,53.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_7-2(47.142mm,54.737mm) on Top Layer And Track (46.276mm,55.537mm)(50.076mm,55.537mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_8-1(49.276mm,38.481mm) on Top Layer And Track (46.276mm,37.681mm)(50.076mm,37.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_8-1(49.276mm,38.481mm) on Top Layer And Track (46.276mm,39.281mm)(50.076mm,39.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_8-1(49.276mm,38.481mm) on Top Layer And Track (50.076mm,37.681mm)(50.076mm,39.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_8-2(47.142mm,38.481mm) on Top Layer And Track (46.276mm,37.681mm)(46.276mm,39.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_8-2(47.142mm,38.481mm) on Top Layer And Track (46.276mm,37.681mm)(50.076mm,37.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_8-2(47.142mm,38.481mm) on Top Layer And Track (46.276mm,39.281mm)(50.076mm,39.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_9-1(67.056mm,80.772mm) on Top Layer And Track (64.056mm,79.972mm)(67.856mm,79.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_9-1(67.056mm,80.772mm) on Top Layer And Track (64.056mm,81.572mm)(67.856mm,81.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_9-1(67.056mm,80.772mm) on Top Layer And Track (67.856mm,79.972mm)(67.856mm,81.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R1_9-2(64.922mm,80.772mm) on Top Layer And Track (64.056mm,79.972mm)(64.056mm,81.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_9-2(64.922mm,80.772mm) on Top Layer And Track (64.056mm,79.972mm)(67.856mm,79.972mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1_9-2(64.922mm,80.772mm) on Top Layer And Track (64.056mm,81.572mm)(67.856mm,81.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
Rule Violations :308

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Arc (61.341mm,53.721mm) on Top Overlay And Text "PT1_SDA" (58.992mm,55.944mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.13mm < 0.254mm) Between Text "1" (90.17mm,25.908mm) on Top Overlay And Track (85.852mm,26.494mm)(90.932mm,26.494mm) on Top Overlay Silk Text to Silk Clearance [0.13mm]
   Violation between Silk To Silk Clearance Constraint: (0.063mm < 0.254mm) Between Text "10" (87.503mm,40.259mm) on Top Overlay And Track (85.852mm,39.994mm)(90.932mm,39.994mm) on Top Overlay Silk Text to Silk Clearance [0.063mm]
   Violation between Silk To Silk Clearance Constraint: (0.131mm < 0.254mm) Between Text "2" (87.503mm,25.654mm) on Top Overlay And Track (85.852mm,26.494mm)(90.932mm,26.494mm) on Top Overlay Silk Text to Silk Clearance [0.131mm]
   Violation between Silk To Silk Clearance Constraint: (0.063mm < 0.254mm) Between Text "9" (90.043mm,40.259mm) on Top Overlay And Track (85.852mm,39.994mm)(90.932mm,39.994mm) on Top Overlay Silk Text to Silk Clearance [0.063mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "C" (73.163mm,48.3mm) on Top Overlay And Track (71.663mm,48.1mm)(72.863mm,48.1mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Text "C" (73.163mm,48.3mm) on Top Overlay And Track (72.863mm,48.1mm)(72.863mm,51.4mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.254mm) Between Text "C1_1" (31.83mm,68.902mm) on Top Overlay And Track (32.257mm,68.602mm)(32.257mm,71.872mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (0.101mm < 0.254mm) Between Text "C1_10" (69.597mm,37.656mm) on Top Overlay And Track (70.357mm,37.201mm)(72.147mm,37.201mm) on Top Overlay Silk Text to Silk Clearance [0.101mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C1_11" (62.293mm,38.1mm) on Top Overlay And Track (62.727mm,38.11mm)(64.517mm,38.11mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.08mm < 0.254mm) Between Text "C1_12" (56.324mm,42.292mm) on Top Overlay And Track (56.758mm,42.301mm)(56.758mm,45.571mm) on Top Overlay Silk Text to Silk Clearance [0.08mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C1_12" (56.324mm,42.292mm) on Top Overlay And Track (56.758mm,42.301mm)(58.548mm,42.301mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "C1_12" (56.324mm,42.292mm) on Top Overlay And Track (56.758mm,45.571mm)(58.548mm,45.571mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.08mm < 0.254mm) Between Text "C1_13" (68.653mm,42.939mm) on Top Overlay And Track (69.087mm,43.075mm)(69.087mm,46.345mm) on Top Overlay Silk Text to Silk Clearance [0.08mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "C1_13" (68.653mm,42.939mm) on Top Overlay And Track (69.087mm,43.075mm)(70.877mm,43.075mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "C1_14" (82.355mm,93.79mm) on Top Overlay And Track (83.115mm,90.065mm)(83.115mm,93.335mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.101mm < 0.254mm) Between Text "C1_14" (82.355mm,93.79mm) on Top Overlay And Track (83.115mm,93.335mm)(84.905mm,93.335mm) on Top Overlay Silk Text to Silk Clearance [0.101mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "C1_14" (82.355mm,93.79mm) on Top Overlay And Track (84.905mm,90.065mm)(84.905mm,93.335mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "C1_16" (74.993mm,52.579mm) on Top Overlay And Track (75.437mm,52.473mm)(75.437mm,55.743mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "C1_16" (74.993mm,52.579mm) on Top Overlay And Track (75.437mm,55.743mm)(77.227mm,55.743mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.08mm < 0.254mm) Between Text "C1_17" (32.575mm,62.993mm) on Top Overlay And Track (33.009mm,63.002mm)(33.009mm,66.272mm) on Top Overlay Silk Text to Silk Clearance [0.08mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C1_17" (32.575mm,62.993mm) on Top Overlay And Track (33.009mm,63.002mm)(34.799mm,63.002mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "C1_5" (44.899mm,36.115mm) on Top Overlay And Track (44.599mm,35.688mm)(47.869mm,35.688mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "D1_3" (69.787mm,86.297mm) on Top Overlay And Track (69.978mm,85.751mm)(73.786mm,85.751mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "D1_6" (59.373mm,28.766mm) on Top Overlay And Track (58.763mm,29.934mm)(62.563mm,29.934mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.126mm < 0.254mm) Between Text "D1_6" (59.373mm,28.766mm) on Top Overlay And Track (59.053mm,28.286mm)(62.352mm,28.286mm) on Top Overlay Silk Text to Silk Clearance [0.126mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "R1_17" (51.029mm,35.624mm) on Top Overlay And Track (50.762mm,35.217mm)(54.562mm,35.217mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "R1_18" (50.801mm,46.038mm) on Top Overlay And Track (50.594mm,44.031mm)(50.594mm,45.631mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "R1_18" (50.801mm,46.038mm) on Top Overlay And Track (50.594mm,45.631mm)(54.394mm,45.631mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "R1_19" (82.867mm,85.599mm) on Top Overlay And Track (83.274mm,85.306mm)(83.274mm,89.106mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "R1_20" (45.276mm,88.837mm) on Top Overlay And Track (45.133mm,86.83mm)(45.133mm,88.43mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "R1_20" (45.276mm,88.837mm) on Top Overlay And Track (45.133mm,88.43mm)(48.933mm,88.43mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "R1_21" (50.483mm,88.837mm) on Top Overlay And Track (50.213mm,88.43mm)(54.013mm,88.43mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "R1_6" (59.121mm,59.363mm) on Top Overlay And Track (58.382mm,58.966mm)(62.182mm,58.966mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "R1_7" (46.927mm,52.896mm) on Top Overlay And Track (46.276mm,53.937mm)(50.076mm,53.937mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
Rule Violations :35

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02