begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2014-2016 Jared D. McNeill<jmcneill@invisible.ca>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  */
end_comment

begin_comment
comment|/*  * Allwinner A10/A20 DMA controller  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/condvar.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|<arm/allwinner/a10_dmac.h>
end_include

begin_include
include|#
directive|include
file|<dev/extres/clk/clk.h>
end_include

begin_include
include|#
directive|include
file|"sunxi_dma_if.h"
end_include

begin_define
define|#
directive|define
name|NDMA_CHANNELS
value|8
end_define

begin_define
define|#
directive|define
name|DDMA_CHANNELS
value|8
end_define

begin_enum
enum|enum
name|a10dmac_type
block|{
name|CH_NDMA
block|,
name|CH_DDMA
block|}
enum|;
end_enum

begin_struct_decl
struct_decl|struct
name|a10dmac_softc
struct_decl|;
end_struct_decl

begin_struct
struct|struct
name|a10dmac_channel
block|{
name|struct
name|a10dmac_softc
modifier|*
name|ch_sc
decl_stmt|;
name|uint8_t
name|ch_index
decl_stmt|;
name|enum
name|a10dmac_type
name|ch_type
decl_stmt|;
name|void
function_decl|(
modifier|*
name|ch_callback
function_decl|)
parameter_list|(
name|void
modifier|*
parameter_list|)
function_decl|;
name|void
modifier|*
name|ch_callbackarg
decl_stmt|;
name|uint32_t
name|ch_regoff
decl_stmt|;
block|}
struct|;
end_struct

begin_struct
struct|struct
name|a10dmac_softc
block|{
name|struct
name|resource
modifier|*
name|sc_res
index|[
literal|2
index|]
decl_stmt|;
name|struct
name|mtx
name|sc_mtx
decl_stmt|;
name|void
modifier|*
name|sc_ih
decl_stmt|;
name|struct
name|a10dmac_channel
name|sc_ndma_channels
index|[
name|NDMA_CHANNELS
index|]
decl_stmt|;
name|struct
name|a10dmac_channel
name|sc_ddma_channels
index|[
name|DDMA_CHANNELS
index|]
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|struct
name|resource_spec
name|a10dmac_spec
index|[]
init|=
block|{
block|{
name|SYS_RES_MEMORY
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|DMA_READ
parameter_list|(
name|sc
parameter_list|,
name|reg
parameter_list|)
value|bus_read_4((sc)->sc_res[0], (reg))
end_define

begin_define
define|#
directive|define
name|DMA_WRITE
parameter_list|(
name|sc
parameter_list|,
name|reg
parameter_list|,
name|val
parameter_list|)
value|bus_write_4((sc)->sc_res[0], (reg), (val))
end_define

begin_define
define|#
directive|define
name|DMACH_READ
parameter_list|(
name|ch
parameter_list|,
name|reg
parameter_list|)
define|\
value|DMA_READ((ch)->ch_sc, (reg) + (ch)->ch_regoff)
end_define

begin_define
define|#
directive|define
name|DMACH_WRITE
parameter_list|(
name|ch
parameter_list|,
name|reg
parameter_list|,
name|val
parameter_list|)
define|\
value|DMA_WRITE((ch)->ch_sc, (reg) + (ch)->ch_regoff, (val))
end_define

begin_function_decl
specifier|static
name|void
name|a10dmac_intr
parameter_list|(
name|void
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function
specifier|static
name|int
name|a10dmac_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
operator|!
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"allwinner,sun4i-a10-dma"
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"Allwinner DMA controller"
argument_list|)
expr_stmt|;
return|return
operator|(
name|BUS_PROBE_DEFAULT
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10dmac_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|a10dmac_softc
modifier|*
name|sc
decl_stmt|;
name|unsigned
name|int
name|index
decl_stmt|;
name|clk_t
name|clk
decl_stmt|;
name|int
name|error
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|bus_alloc_resources
argument_list|(
name|dev
argument_list|,
name|a10dmac_spec
argument_list|,
name|sc
operator|->
name|sc_res
argument_list|)
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot allocate resources for device\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|mtx_init
argument_list|(
operator|&
name|sc
operator|->
name|sc_mtx
argument_list|,
literal|"a10 dmac"
argument_list|,
name|NULL
argument_list|,
name|MTX_SPIN
argument_list|)
expr_stmt|;
comment|/* Activate DMA controller clock */
name|error
operator|=
name|clk_get_by_ofw_index
argument_list|(
name|dev
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
operator|&
name|clk
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot get clock\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|error
operator|)
return|;
block|}
name|error
operator|=
name|clk_enable
argument_list|(
name|clk
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot enable clock\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|error
operator|)
return|;
block|}
comment|/* Disable all interrupts and clear pending status */
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|AWIN_DMA_IRQ_EN_REG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|AWIN_DMA_IRQ_PEND_STA_REG
argument_list|,
operator|~
literal|0
argument_list|)
expr_stmt|;
comment|/* Initialize channels */
for|for
control|(
name|index
operator|=
literal|0
init|;
name|index
operator|<
name|NDMA_CHANNELS
condition|;
name|index
operator|++
control|)
block|{
name|sc
operator|->
name|sc_ndma_channels
index|[
name|index
index|]
operator|.
name|ch_sc
operator|=
name|sc
expr_stmt|;
name|sc
operator|->
name|sc_ndma_channels
index|[
name|index
index|]
operator|.
name|ch_index
operator|=
name|index
expr_stmt|;
name|sc
operator|->
name|sc_ndma_channels
index|[
name|index
index|]
operator|.
name|ch_type
operator|=
name|CH_NDMA
expr_stmt|;
name|sc
operator|->
name|sc_ndma_channels
index|[
name|index
index|]
operator|.
name|ch_callback
operator|=
name|NULL
expr_stmt|;
name|sc
operator|->
name|sc_ndma_channels
index|[
name|index
index|]
operator|.
name|ch_callbackarg
operator|=
name|NULL
expr_stmt|;
name|sc
operator|->
name|sc_ndma_channels
index|[
name|index
index|]
operator|.
name|ch_regoff
operator|=
name|AWIN_NDMA_REG
argument_list|(
name|index
argument_list|)
expr_stmt|;
name|DMACH_WRITE
argument_list|(
operator|&
name|sc
operator|->
name|sc_ndma_channels
index|[
name|index
index|]
argument_list|,
name|AWIN_NDMA_CTL_REG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
for|for
control|(
name|index
operator|=
literal|0
init|;
name|index
operator|<
name|DDMA_CHANNELS
condition|;
name|index
operator|++
control|)
block|{
name|sc
operator|->
name|sc_ddma_channels
index|[
name|index
index|]
operator|.
name|ch_sc
operator|=
name|sc
expr_stmt|;
name|sc
operator|->
name|sc_ddma_channels
index|[
name|index
index|]
operator|.
name|ch_index
operator|=
name|index
expr_stmt|;
name|sc
operator|->
name|sc_ddma_channels
index|[
name|index
index|]
operator|.
name|ch_type
operator|=
name|CH_DDMA
expr_stmt|;
name|sc
operator|->
name|sc_ddma_channels
index|[
name|index
index|]
operator|.
name|ch_callback
operator|=
name|NULL
expr_stmt|;
name|sc
operator|->
name|sc_ddma_channels
index|[
name|index
index|]
operator|.
name|ch_callbackarg
operator|=
name|NULL
expr_stmt|;
name|sc
operator|->
name|sc_ddma_channels
index|[
name|index
index|]
operator|.
name|ch_regoff
operator|=
name|AWIN_DDMA_REG
argument_list|(
name|index
argument_list|)
expr_stmt|;
name|DMACH_WRITE
argument_list|(
operator|&
name|sc
operator|->
name|sc_ddma_channels
index|[
name|index
index|]
argument_list|,
name|AWIN_DDMA_CTL_REG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
name|error
operator|=
name|bus_setup_intr
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|sc_res
index|[
literal|1
index|]
argument_list|,
name|INTR_MPSAFE
operator||
name|INTR_TYPE_MISC
argument_list|,
name|NULL
argument_list|,
name|a10dmac_intr
argument_list|,
name|sc
argument_list|,
operator|&
name|sc
operator|->
name|sc_ih
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"could not setup interrupt handler\n"
argument_list|)
expr_stmt|;
name|bus_release_resources
argument_list|(
name|dev
argument_list|,
name|a10dmac_spec
argument_list|,
name|sc
operator|->
name|sc_res
argument_list|)
expr_stmt|;
name|mtx_destroy
argument_list|(
operator|&
name|sc
operator|->
name|sc_mtx
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|a10dmac_intr
parameter_list|(
name|void
modifier|*
name|priv
parameter_list|)
block|{
name|struct
name|a10dmac_softc
modifier|*
name|sc
init|=
name|priv
decl_stmt|;
name|uint32_t
name|sta
decl_stmt|,
name|bit
decl_stmt|,
name|mask
decl_stmt|;
name|uint8_t
name|index
decl_stmt|;
name|sta
operator|=
name|DMA_READ
argument_list|(
name|sc
argument_list|,
name|AWIN_DMA_IRQ_PEND_STA_REG
argument_list|)
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|AWIN_DMA_IRQ_PEND_STA_REG
argument_list|,
name|sta
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
name|bit
operator|=
name|ffs
argument_list|(
name|sta
operator|&
name|AWIN_DMA_IRQ_END_MASK
argument_list|)
operator|)
operator|!=
literal|0
condition|)
block|{
name|mask
operator|=
operator|(
literal|1U
operator|<<
operator|(
name|bit
operator|-
literal|1
operator|)
operator|)
expr_stmt|;
name|sta
operator|&=
operator|~
name|mask
expr_stmt|;
comment|/* 		 * Map status bit to channel number. The status register is 		 * encoded with two bits of status per channel (lowest bit 		 * is half transfer pending, highest bit is end transfer 		 * pending). The 8 normal DMA channel status are in the lower 		 * 16 bits and the 8 dedicated DMA channel status are in 		 * the upper 16 bits. The output is a channel number from 0-7. 		 */
name|index
operator|=
operator|(
operator|(
name|bit
operator|-
literal|1
operator|)
operator|/
literal|2
operator|)
operator|&
literal|7
expr_stmt|;
if|if
condition|(
name|mask
operator|&
name|AWIN_DMA_IRQ_NDMA
condition|)
block|{
if|if
condition|(
name|sc
operator|->
name|sc_ndma_channels
index|[
name|index
index|]
operator|.
name|ch_callback
operator|==
name|NULL
condition|)
continue|continue;
name|sc
operator|->
name|sc_ndma_channels
index|[
name|index
index|]
operator|.
name|ch_callback
argument_list|(
name|sc
operator|->
name|sc_ndma_channels
index|[
name|index
index|]
operator|.
name|ch_callbackarg
argument_list|)
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
name|sc
operator|->
name|sc_ddma_channels
index|[
name|index
index|]
operator|.
name|ch_callback
operator|==
name|NULL
condition|)
continue|continue;
name|sc
operator|->
name|sc_ddma_channels
index|[
name|index
index|]
operator|.
name|ch_callback
argument_list|(
name|sc
operator|->
name|sc_ddma_channels
index|[
name|index
index|]
operator|.
name|ch_callbackarg
argument_list|)
expr_stmt|;
block|}
block|}
block|}
end_function

begin_function
specifier|static
name|uint32_t
name|a10dmac_read_ctl
parameter_list|(
name|struct
name|a10dmac_channel
modifier|*
name|ch
parameter_list|)
block|{
if|if
condition|(
name|ch
operator|->
name|ch_type
operator|==
name|CH_NDMA
condition|)
block|{
return|return
operator|(
name|DMACH_READ
argument_list|(
name|ch
argument_list|,
name|AWIN_NDMA_CTL_REG
argument_list|)
operator|)
return|;
block|}
else|else
block|{
return|return
operator|(
name|DMACH_READ
argument_list|(
name|ch
argument_list|,
name|AWIN_DDMA_CTL_REG
argument_list|)
operator|)
return|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|a10dmac_write_ctl
parameter_list|(
name|struct
name|a10dmac_channel
modifier|*
name|ch
parameter_list|,
name|uint32_t
name|val
parameter_list|)
block|{
if|if
condition|(
name|ch
operator|->
name|ch_type
operator|==
name|CH_NDMA
condition|)
block|{
name|DMACH_WRITE
argument_list|(
name|ch
argument_list|,
name|AWIN_NDMA_CTL_REG
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|DMACH_WRITE
argument_list|(
name|ch
argument_list|,
name|AWIN_DDMA_CTL_REG
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|int
name|a10dmac_set_config
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|void
modifier|*
name|priv
parameter_list|,
specifier|const
name|struct
name|sunxi_dma_config
modifier|*
name|cfg
parameter_list|)
block|{
name|struct
name|a10dmac_channel
modifier|*
name|ch
init|=
name|priv
decl_stmt|;
name|uint32_t
name|val
decl_stmt|;
name|unsigned
name|int
name|dst_dw
decl_stmt|,
name|dst_bl
decl_stmt|,
name|dst_bs
decl_stmt|,
name|dst_wc
decl_stmt|,
name|dst_am
decl_stmt|;
name|unsigned
name|int
name|src_dw
decl_stmt|,
name|src_bl
decl_stmt|,
name|src_bs
decl_stmt|,
name|src_wc
decl_stmt|,
name|src_am
decl_stmt|;
switch|switch
condition|(
name|cfg
operator|->
name|dst_width
condition|)
block|{
case|case
literal|8
case|:
name|dst_dw
operator|=
name|AWIN_DMA_CTL_DATA_WIDTH_8
expr_stmt|;
break|break;
case|case
literal|16
case|:
name|dst_dw
operator|=
name|AWIN_DMA_CTL_DATA_WIDTH_16
expr_stmt|;
break|break;
case|case
literal|32
case|:
name|dst_dw
operator|=
name|AWIN_DMA_CTL_DATA_WIDTH_32
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
switch|switch
condition|(
name|cfg
operator|->
name|dst_burst_len
condition|)
block|{
case|case
literal|1
case|:
name|dst_bl
operator|=
name|AWIN_DMA_CTL_BURST_LEN_1
expr_stmt|;
break|break;
case|case
literal|4
case|:
name|dst_bl
operator|=
name|AWIN_DMA_CTL_BURST_LEN_4
expr_stmt|;
break|break;
case|case
literal|8
case|:
name|dst_bl
operator|=
name|AWIN_DMA_CTL_BURST_LEN_8
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
switch|switch
condition|(
name|cfg
operator|->
name|src_width
condition|)
block|{
case|case
literal|8
case|:
name|src_dw
operator|=
name|AWIN_DMA_CTL_DATA_WIDTH_8
expr_stmt|;
break|break;
case|case
literal|16
case|:
name|src_dw
operator|=
name|AWIN_DMA_CTL_DATA_WIDTH_16
expr_stmt|;
break|break;
case|case
literal|32
case|:
name|src_dw
operator|=
name|AWIN_DMA_CTL_DATA_WIDTH_32
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
switch|switch
condition|(
name|cfg
operator|->
name|src_burst_len
condition|)
block|{
case|case
literal|1
case|:
name|src_bl
operator|=
name|AWIN_DMA_CTL_BURST_LEN_1
expr_stmt|;
break|break;
case|case
literal|4
case|:
name|src_bl
operator|=
name|AWIN_DMA_CTL_BURST_LEN_4
expr_stmt|;
break|break;
case|case
literal|8
case|:
name|src_bl
operator|=
name|AWIN_DMA_CTL_BURST_LEN_8
expr_stmt|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|val
operator|=
operator|(
name|dst_dw
operator|<<
name|AWIN_DMA_CTL_DST_DATA_WIDTH_SHIFT
operator|)
operator||
operator|(
name|dst_bl
operator|<<
name|AWIN_DMA_CTL_DST_BURST_LEN_SHIFT
operator|)
operator||
operator|(
name|cfg
operator|->
name|dst_drqtype
operator|<<
name|AWIN_DMA_CTL_DST_DRQ_TYPE_SHIFT
operator|)
operator||
operator|(
name|src_dw
operator|<<
name|AWIN_DMA_CTL_SRC_DATA_WIDTH_SHIFT
operator|)
operator||
operator|(
name|src_bl
operator|<<
name|AWIN_DMA_CTL_SRC_BURST_LEN_SHIFT
operator|)
operator||
operator|(
name|cfg
operator|->
name|src_drqtype
operator|<<
name|AWIN_DMA_CTL_SRC_DRQ_TYPE_SHIFT
operator|)
expr_stmt|;
if|if
condition|(
name|ch
operator|->
name|ch_type
operator|==
name|CH_NDMA
condition|)
block|{
if|if
condition|(
name|cfg
operator|->
name|dst_noincr
condition|)
name|val
operator||=
name|AWIN_NDMA_CTL_DST_ADDR_NOINCR
expr_stmt|;
if|if
condition|(
name|cfg
operator|->
name|src_noincr
condition|)
name|val
operator||=
name|AWIN_NDMA_CTL_SRC_ADDR_NOINCR
expr_stmt|;
name|DMACH_WRITE
argument_list|(
name|ch
argument_list|,
name|AWIN_NDMA_CTL_REG
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|dst_am
operator|=
name|cfg
operator|->
name|dst_noincr
condition|?
name|AWIN_DDMA_CTL_DMA_ADDR_IO
else|:
name|AWIN_DDMA_CTL_DMA_ADDR_LINEAR
expr_stmt|;
name|src_am
operator|=
name|cfg
operator|->
name|src_noincr
condition|?
name|AWIN_DDMA_CTL_DMA_ADDR_IO
else|:
name|AWIN_DDMA_CTL_DMA_ADDR_LINEAR
expr_stmt|;
name|val
operator||=
operator|(
name|dst_am
operator|<<
name|AWIN_DDMA_CTL_DST_ADDR_MODE_SHIFT
operator|)
expr_stmt|;
name|val
operator||=
operator|(
name|src_am
operator|<<
name|AWIN_DDMA_CTL_SRC_ADDR_MODE_SHIFT
operator|)
expr_stmt|;
name|DMACH_WRITE
argument_list|(
name|ch
argument_list|,
name|AWIN_DDMA_CTL_REG
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|dst_bs
operator|=
name|cfg
operator|->
name|dst_blksize
operator|-
literal|1
expr_stmt|;
name|dst_wc
operator|=
name|cfg
operator|->
name|dst_wait_cyc
operator|-
literal|1
expr_stmt|;
name|src_bs
operator|=
name|cfg
operator|->
name|src_blksize
operator|-
literal|1
expr_stmt|;
name|src_wc
operator|=
name|cfg
operator|->
name|src_wait_cyc
operator|-
literal|1
expr_stmt|;
name|DMACH_WRITE
argument_list|(
name|ch
argument_list|,
name|AWIN_DDMA_PARA_REG
argument_list|,
operator|(
name|dst_bs
operator|<<
name|AWIN_DDMA_PARA_DST_DATA_BLK_SIZ_SHIFT
operator|)
operator||
operator|(
name|dst_wc
operator|<<
name|AWIN_DDMA_PARA_DST_WAIT_CYC_SHIFT
operator|)
operator||
operator|(
name|src_bs
operator|<<
name|AWIN_DDMA_PARA_SRC_DATA_BLK_SIZ_SHIFT
operator|)
operator||
operator|(
name|src_wc
operator|<<
name|AWIN_DDMA_PARA_SRC_WAIT_CYC_SHIFT
operator|)
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
modifier|*
name|a10dmac_alloc
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|bool
name|dedicated
parameter_list|,
name|void
function_decl|(
modifier|*
name|cb
function_decl|)
parameter_list|(
name|void
modifier|*
parameter_list|)
parameter_list|,
name|void
modifier|*
name|cbarg
parameter_list|)
block|{
name|struct
name|a10dmac_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|struct
name|a10dmac_channel
modifier|*
name|ch_list
decl_stmt|;
name|struct
name|a10dmac_channel
modifier|*
name|ch
init|=
name|NULL
decl_stmt|;
name|uint32_t
name|irqen
decl_stmt|;
name|uint8_t
name|ch_count
decl_stmt|,
name|index
decl_stmt|;
if|if
condition|(
name|dedicated
condition|)
block|{
name|ch_list
operator|=
name|sc
operator|->
name|sc_ddma_channels
expr_stmt|;
name|ch_count
operator|=
name|DDMA_CHANNELS
expr_stmt|;
block|}
else|else
block|{
name|ch_list
operator|=
name|sc
operator|->
name|sc_ndma_channels
expr_stmt|;
name|ch_count
operator|=
name|NDMA_CHANNELS
expr_stmt|;
block|}
name|mtx_lock_spin
argument_list|(
operator|&
name|sc
operator|->
name|sc_mtx
argument_list|)
expr_stmt|;
for|for
control|(
name|index
operator|=
literal|0
init|;
name|index
operator|<
name|ch_count
condition|;
name|index
operator|++
control|)
block|{
if|if
condition|(
name|ch_list
index|[
name|index
index|]
operator|.
name|ch_callback
operator|==
name|NULL
condition|)
block|{
name|ch
operator|=
operator|&
name|ch_list
index|[
name|index
index|]
expr_stmt|;
name|ch
operator|->
name|ch_callback
operator|=
name|cb
expr_stmt|;
name|ch
operator|->
name|ch_callbackarg
operator|=
name|cbarg
expr_stmt|;
name|irqen
operator|=
name|DMA_READ
argument_list|(
name|sc
argument_list|,
name|AWIN_DMA_IRQ_EN_REG
argument_list|)
expr_stmt|;
if|if
condition|(
name|ch
operator|->
name|ch_type
operator|==
name|CH_NDMA
condition|)
name|irqen
operator||=
name|AWIN_DMA_IRQ_NDMA_END
argument_list|(
name|index
argument_list|)
expr_stmt|;
else|else
name|irqen
operator||=
name|AWIN_DMA_IRQ_DDMA_END
argument_list|(
name|index
argument_list|)
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|AWIN_DMA_IRQ_EN_REG
argument_list|,
name|irqen
argument_list|)
expr_stmt|;
break|break;
block|}
block|}
name|mtx_unlock_spin
argument_list|(
operator|&
name|sc
operator|->
name|sc_mtx
argument_list|)
expr_stmt|;
return|return
operator|(
name|ch
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|a10dmac_free
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|void
modifier|*
name|priv
parameter_list|)
block|{
name|struct
name|a10dmac_channel
modifier|*
name|ch
init|=
name|priv
decl_stmt|;
name|struct
name|a10dmac_softc
modifier|*
name|sc
init|=
name|ch
operator|->
name|ch_sc
decl_stmt|;
name|uint32_t
name|irqen
decl_stmt|,
name|sta
decl_stmt|,
name|cfg
decl_stmt|;
name|mtx_lock_spin
argument_list|(
operator|&
name|sc
operator|->
name|sc_mtx
argument_list|)
expr_stmt|;
name|irqen
operator|=
name|DMA_READ
argument_list|(
name|sc
argument_list|,
name|AWIN_DMA_IRQ_EN_REG
argument_list|)
expr_stmt|;
name|cfg
operator|=
name|a10dmac_read_ctl
argument_list|(
name|ch
argument_list|)
expr_stmt|;
if|if
condition|(
name|ch
operator|->
name|ch_type
operator|==
name|CH_NDMA
condition|)
block|{
name|sta
operator|=
name|AWIN_DMA_IRQ_NDMA_END
argument_list|(
name|ch
operator|->
name|ch_index
argument_list|)
expr_stmt|;
name|cfg
operator|&=
operator|~
name|AWIN_NDMA_CTL_DMA_LOADING
expr_stmt|;
block|}
else|else
block|{
name|sta
operator|=
name|AWIN_DMA_IRQ_DDMA_END
argument_list|(
name|ch
operator|->
name|ch_index
argument_list|)
expr_stmt|;
name|cfg
operator|&=
operator|~
name|AWIN_DDMA_CTL_DMA_LOADING
expr_stmt|;
block|}
name|irqen
operator|&=
operator|~
name|sta
expr_stmt|;
name|a10dmac_write_ctl
argument_list|(
name|ch
argument_list|,
name|cfg
argument_list|)
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|AWIN_DMA_IRQ_EN_REG
argument_list|,
name|irqen
argument_list|)
expr_stmt|;
name|DMA_WRITE
argument_list|(
name|sc
argument_list|,
name|AWIN_DMA_IRQ_PEND_STA_REG
argument_list|,
name|sta
argument_list|)
expr_stmt|;
name|ch
operator|->
name|ch_callback
operator|=
name|NULL
expr_stmt|;
name|ch
operator|->
name|ch_callbackarg
operator|=
name|NULL
expr_stmt|;
name|mtx_unlock_spin
argument_list|(
operator|&
name|sc
operator|->
name|sc_mtx
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|a10dmac_transfer
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|void
modifier|*
name|priv
parameter_list|,
name|bus_addr_t
name|src
parameter_list|,
name|bus_addr_t
name|dst
parameter_list|,
name|size_t
name|nbytes
parameter_list|)
block|{
name|struct
name|a10dmac_channel
modifier|*
name|ch
init|=
name|priv
decl_stmt|;
name|uint32_t
name|cfg
decl_stmt|;
name|cfg
operator|=
name|a10dmac_read_ctl
argument_list|(
name|ch
argument_list|)
expr_stmt|;
if|if
condition|(
name|ch
operator|->
name|ch_type
operator|==
name|CH_NDMA
condition|)
block|{
if|if
condition|(
name|cfg
operator|&
name|AWIN_NDMA_CTL_DMA_LOADING
condition|)
return|return
operator|(
name|EBUSY
operator|)
return|;
name|DMACH_WRITE
argument_list|(
name|ch
argument_list|,
name|AWIN_NDMA_SRC_ADDR_REG
argument_list|,
name|src
argument_list|)
expr_stmt|;
name|DMACH_WRITE
argument_list|(
name|ch
argument_list|,
name|AWIN_NDMA_DEST_ADDR_REG
argument_list|,
name|dst
argument_list|)
expr_stmt|;
name|DMACH_WRITE
argument_list|(
name|ch
argument_list|,
name|AWIN_NDMA_BC_REG
argument_list|,
name|nbytes
argument_list|)
expr_stmt|;
name|cfg
operator||=
name|AWIN_NDMA_CTL_DMA_LOADING
expr_stmt|;
name|a10dmac_write_ctl
argument_list|(
name|ch
argument_list|,
name|cfg
argument_list|)
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
name|cfg
operator|&
name|AWIN_DDMA_CTL_DMA_LOADING
condition|)
return|return
operator|(
name|EBUSY
operator|)
return|;
name|DMACH_WRITE
argument_list|(
name|ch
argument_list|,
name|AWIN_DDMA_SRC_START_ADDR_REG
argument_list|,
name|src
argument_list|)
expr_stmt|;
name|DMACH_WRITE
argument_list|(
name|ch
argument_list|,
name|AWIN_DDMA_DEST_START_ADDR_REG
argument_list|,
name|dst
argument_list|)
expr_stmt|;
name|DMACH_WRITE
argument_list|(
name|ch
argument_list|,
name|AWIN_DDMA_BC_REG
argument_list|,
name|nbytes
argument_list|)
expr_stmt|;
name|cfg
operator||=
name|AWIN_DDMA_CTL_DMA_LOADING
expr_stmt|;
name|a10dmac_write_ctl
argument_list|(
name|ch
argument_list|,
name|cfg
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|a10dmac_halt
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|void
modifier|*
name|priv
parameter_list|)
block|{
name|struct
name|a10dmac_channel
modifier|*
name|ch
init|=
name|priv
decl_stmt|;
name|uint32_t
name|cfg
decl_stmt|;
name|cfg
operator|=
name|a10dmac_read_ctl
argument_list|(
name|ch
argument_list|)
expr_stmt|;
if|if
condition|(
name|ch
operator|->
name|ch_type
operator|==
name|CH_NDMA
condition|)
block|{
name|cfg
operator|&=
operator|~
name|AWIN_NDMA_CTL_DMA_LOADING
expr_stmt|;
block|}
else|else
block|{
name|cfg
operator|&=
operator|~
name|AWIN_DDMA_CTL_DMA_LOADING
expr_stmt|;
block|}
name|a10dmac_write_ctl
argument_list|(
name|ch
argument_list|,
name|cfg
argument_list|)
expr_stmt|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|a10dmac_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|a10dmac_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|a10dmac_attach
argument_list|)
block|,
comment|/* sunxi DMA interface */
name|DEVMETHOD
argument_list|(
name|sunxi_dma_alloc
argument_list|,
name|a10dmac_alloc
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|sunxi_dma_free
argument_list|,
name|a10dmac_free
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|sunxi_dma_set_config
argument_list|,
name|a10dmac_set_config
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|sunxi_dma_transfer
argument_list|,
name|a10dmac_transfer
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|sunxi_dma_halt
argument_list|,
name|a10dmac_halt
argument_list|)
block|,
name|DEVMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|a10dmac_driver
init|=
block|{
literal|"a10dmac"
block|,
name|a10dmac_methods
block|,
expr|sizeof
operator|(
expr|struct
name|a10dmac_softc
operator|)
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|a10dmac_devclass
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|a10dmac
argument_list|,
name|simplebus
argument_list|,
name|a10dmac_driver
argument_list|,
name|a10dmac_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

