// Seed: 1684728034
module module_0 (
    input supply0 id_0,
    output tri0 id_1,
    output wand module_0,
    input tri0 id_3,
    output tri1 id_4
);
  assign id_4 = id_0 && id_3;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wand id_3,
    output wire id_4,
    output tri id_5,
    input wire id_6,
    output wand id_7,
    input supply0 id_8,
    output tri0 id_9
);
  logic id_11;
  wire  id_12;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_9,
      id_8,
      id_0
  );
  wire id_13;
  ;
endmodule
