

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Mon Nov 18 09:35:46 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        algHLS
* Solution:       Optimization_1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16030|  16030|  16030|  16030|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-------+-------+----------+-----------+-----------+------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-------+-------+----------+-----------+-----------+------+----------+
        |- sizeLoop  |  16028|  16028|        45|         16|          1|  1000|    yes   |
        +------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 16, D = 45, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	47  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	2  / true
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0) nounwind, !map !21"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !33"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 54 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:11]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:12]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 4000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../myAccel.c:13]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.76ns)   --->   "br label %1" [../myAccel.c:23]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %.critedge ]"   --->   Operation 59 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.77ns)   --->   "%tmp = icmp eq i10 %i, -24" [../myAccel.c:23]   --->   Operation 60 'icmp' 'tmp' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [../myAccel.c:23]   --->   Operation 62 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %.preheader1.preheader" [../myAccel.c:23]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %i, i2 0)" [../myAccel.c:30]   --->   Operation 64 'bitconcatenate' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4 = zext i12 %tmp_1 to i64" [../myAccel.c:30]   --->   Operation 65 'zext' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr inbounds float* %data2, i64 %tmp_4" [../myAccel.c:30]   --->   Operation 66 'getelementptr' 'data2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 16) nounwind" [../myAccel.c:45]   --->   Operation 67 'readreq' 'data0_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr inbounds float* %data1, i64 %tmp_4" [../myAccel.c:45]   --->   Operation 68 'getelementptr' 'data1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:45]   --->   Operation 69 'readreq' 'data1_addr_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 70 [1/2] (8.75ns)   --->   "%data0_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0, i32 16) nounwind" [../myAccel.c:45]   --->   Operation 70 'readreq' 'data0_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 71 [1/2] (8.75ns)   --->   "%data1_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 4) nounwind" [../myAccel.c:45]   --->   Operation 71 'readreq' 'data1_addr_req' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 72 [1/1] (8.75ns)   --->   "%data0_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 72 'read' 'data0_read' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 73 [1/1] (8.75ns)   --->   "%data1_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:45]   --->   Operation 73 'read' 'data1_addr_read' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 74 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %data0_read, %data1_addr_read" [../myAccel.c:45]   --->   Operation 74 'fmul' 'tmp_s' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (8.75ns)   --->   "%data0_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 75 'read' 'data0_read_1' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 76 [1/1] (8.75ns)   --->   "%data1_addr_read_1 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:45]   --->   Operation 76 'read' 'data1_addr_read_1' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 77 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %data0_read, %data1_addr_read" [../myAccel.c:45]   --->   Operation 77 'fmul' 'tmp_s' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [4/4] (5.70ns)   --->   "%tmp_17_0_1 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 78 'fmul' 'tmp_17_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (8.75ns)   --->   "%data0_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 79 'read' 'data0_read_2' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_7 : Operation 80 [1/1] (8.75ns)   --->   "%data1_addr_read_2 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:45]   --->   Operation 80 'read' 'data1_addr_read_2' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 81 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %data0_read, %data1_addr_read" [../myAccel.c:45]   --->   Operation 81 'fmul' 'tmp_s' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [3/4] (5.70ns)   --->   "%tmp_17_0_1 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 82 'fmul' 'tmp_17_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [4/4] (5.70ns)   --->   "%tmp_17_0_2 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 83 'fmul' 'tmp_17_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (8.75ns)   --->   "%data0_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 84 'read' 'data0_read_3' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_8 : Operation 85 [1/1] (8.75ns)   --->   "%data1_addr_read_3 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [../myAccel.c:45]   --->   Operation 85 'read' 'data1_addr_read_3' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 86 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %data0_read, %data1_addr_read" [../myAccel.c:45]   --->   Operation 86 'fmul' 'tmp_s' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [2/4] (5.70ns)   --->   "%tmp_17_0_1 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 87 'fmul' 'tmp_17_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [3/4] (5.70ns)   --->   "%tmp_17_0_2 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 88 'fmul' 'tmp_17_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [4/4] (5.70ns)   --->   "%tmp_17_0_3 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 89 'fmul' 'tmp_17_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (8.75ns)   --->   "%data0_read_4 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 90 'read' 'data0_read_4' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 91 [5/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_s, 0.000000e+00" [../myAccel.c:45]   --->   Operation 91 'fadd' 'tempVal_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/4] (5.70ns)   --->   "%tmp_17_0_1 = fmul float %data0_read_1, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 92 'fmul' 'tmp_17_0_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [2/4] (5.70ns)   --->   "%tmp_17_0_2 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 93 'fmul' 'tmp_17_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [3/4] (5.70ns)   --->   "%tmp_17_0_3 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 94 'fmul' 'tmp_17_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [4/4] (5.70ns)   --->   "%tmp_17_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:45]   --->   Operation 95 'fmul' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (8.75ns)   --->   "%data0_read_5 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 96 'read' 'data0_read_5' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 97 [4/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_s, 0.000000e+00" [../myAccel.c:45]   --->   Operation 97 'fadd' 'tempVal_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/4] (5.70ns)   --->   "%tmp_17_0_2 = fmul float %data0_read_2, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 98 'fmul' 'tmp_17_0_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [2/4] (5.70ns)   --->   "%tmp_17_0_3 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 99 'fmul' 'tmp_17_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [3/4] (5.70ns)   --->   "%tmp_17_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:45]   --->   Operation 100 'fmul' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [4/4] (5.70ns)   --->   "%tmp_17_1_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 101 'fmul' 'tmp_17_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (8.75ns)   --->   "%data0_read_6 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 102 'read' 'data0_read_6' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 103 [3/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_s, 0.000000e+00" [../myAccel.c:45]   --->   Operation 103 'fadd' 'tempVal_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/4] (5.70ns)   --->   "%tmp_17_0_3 = fmul float %data0_read_3, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 104 'fmul' 'tmp_17_0_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [2/4] (5.70ns)   --->   "%tmp_17_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:45]   --->   Operation 105 'fmul' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [3/4] (5.70ns)   --->   "%tmp_17_1_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 106 'fmul' 'tmp_17_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [4/4] (5.70ns)   --->   "%tmp_17_1_2 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 107 'fmul' 'tmp_17_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (8.75ns)   --->   "%data0_read_7 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 108 'read' 'data0_read_7' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 109 [2/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_s, 0.000000e+00" [../myAccel.c:45]   --->   Operation 109 'fadd' 'tempVal_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/4] (5.70ns)   --->   "%tmp_17_1 = fmul float %data0_read_4, %data1_addr_read" [../myAccel.c:45]   --->   Operation 110 'fmul' 'tmp_17_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [2/4] (5.70ns)   --->   "%tmp_17_1_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 111 'fmul' 'tmp_17_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [3/4] (5.70ns)   --->   "%tmp_17_1_2 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 112 'fmul' 'tmp_17_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [4/4] (5.70ns)   --->   "%tmp_17_1_3 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 113 'fmul' 'tmp_17_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (8.75ns)   --->   "%data0_read_8 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 114 'read' 'data0_read_8' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 115 [1/5] (7.25ns)   --->   "%tempVal_1 = fadd float %tmp_s, 0.000000e+00" [../myAccel.c:45]   --->   Operation 115 'fadd' 'tempVal_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [5/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_17_1, 0.000000e+00" [../myAccel.c:45]   --->   Operation 116 'fadd' 'tempVal_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/4] (5.70ns)   --->   "%tmp_17_1_1 = fmul float %data0_read_5, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 117 'fmul' 'tmp_17_1_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [2/4] (5.70ns)   --->   "%tmp_17_1_2 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 118 'fmul' 'tmp_17_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [3/4] (5.70ns)   --->   "%tmp_17_1_3 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 119 'fmul' 'tmp_17_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [4/4] (5.70ns)   --->   "%tmp_17_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:45]   --->   Operation 120 'fmul' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (8.75ns)   --->   "%data0_read_9 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 121 'read' 'data0_read_9' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 122 [5/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_17_0_1" [../myAccel.c:45]   --->   Operation 122 'fadd' 'tempVal_1_0_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [4/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_17_1, 0.000000e+00" [../myAccel.c:45]   --->   Operation 123 'fadd' 'tempVal_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [1/4] (5.70ns)   --->   "%tmp_17_1_2 = fmul float %data0_read_6, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 124 'fmul' 'tmp_17_1_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [2/4] (5.70ns)   --->   "%tmp_17_1_3 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 125 'fmul' 'tmp_17_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [3/4] (5.70ns)   --->   "%tmp_17_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:45]   --->   Operation 126 'fmul' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [4/4] (5.70ns)   --->   "%tmp_17_2_1 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 127 'fmul' 'tmp_17_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [1/1] (8.75ns)   --->   "%data0_read_10 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 128 'read' 'data0_read_10' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 129 [4/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_17_0_1" [../myAccel.c:45]   --->   Operation 129 'fadd' 'tempVal_1_0_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [3/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_17_1, 0.000000e+00" [../myAccel.c:45]   --->   Operation 130 'fadd' 'tempVal_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/4] (5.70ns)   --->   "%tmp_17_1_3 = fmul float %data0_read_7, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 131 'fmul' 'tmp_17_1_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [2/4] (5.70ns)   --->   "%tmp_17_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:45]   --->   Operation 132 'fmul' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [3/4] (5.70ns)   --->   "%tmp_17_2_1 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 133 'fmul' 'tmp_17_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [4/4] (5.70ns)   --->   "%tmp_17_2_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 134 'fmul' 'tmp_17_2_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (8.75ns)   --->   "%data0_read_11 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 135 'read' 'data0_read_11' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 136 [3/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_17_0_1" [../myAccel.c:45]   --->   Operation 136 'fadd' 'tempVal_1_0_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [2/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_17_1, 0.000000e+00" [../myAccel.c:45]   --->   Operation 137 'fadd' 'tempVal_1_1' <Predicate = (!tmp)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/4] (5.70ns)   --->   "%tmp_17_2 = fmul float %data0_read_8, %data1_addr_read" [../myAccel.c:45]   --->   Operation 138 'fmul' 'tmp_17_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [2/4] (5.70ns)   --->   "%tmp_17_2_1 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 139 'fmul' 'tmp_17_2_1' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [3/4] (5.70ns)   --->   "%tmp_17_2_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 140 'fmul' 'tmp_17_2_2' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [4/4] (5.70ns)   --->   "%tmp_17_2_3 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 141 'fmul' 'tmp_17_2_3' <Predicate = (!tmp)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (8.75ns)   --->   "%data0_read_12 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 142 'read' 'data0_read_12' <Predicate = (!tmp)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 143 [2/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_17_0_1" [../myAccel.c:45]   --->   Operation 143 'fadd' 'tempVal_1_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [1/5] (7.25ns)   --->   "%tempVal_1_1 = fadd float %tmp_17_1, 0.000000e+00" [../myAccel.c:45]   --->   Operation 144 'fadd' 'tempVal_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [5/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_17_2, 0.000000e+00" [../myAccel.c:45]   --->   Operation 145 'fadd' 'tempVal_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/4] (5.70ns)   --->   "%tmp_17_2_1 = fmul float %data0_read_9, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 146 'fmul' 'tmp_17_2_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [2/4] (5.70ns)   --->   "%tmp_17_2_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 147 'fmul' 'tmp_17_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [3/4] (5.70ns)   --->   "%tmp_17_2_3 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 148 'fmul' 'tmp_17_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 149 [4/4] (5.70ns)   --->   "%tmp_17_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:45]   --->   Operation 149 'fmul' 'tmp_17_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (8.75ns)   --->   "%data0_read_13 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 150 'read' 'data0_read_13' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 151 [1/5] (7.25ns)   --->   "%tempVal_1_0_1 = fadd float %tempVal_1, %tmp_17_0_1" [../myAccel.c:45]   --->   Operation 151 'fadd' 'tempVal_1_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [5/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_17_1_1" [../myAccel.c:45]   --->   Operation 152 'fadd' 'tempVal_1_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [4/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_17_2, 0.000000e+00" [../myAccel.c:45]   --->   Operation 153 'fadd' 'tempVal_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/4] (5.70ns)   --->   "%tmp_17_2_2 = fmul float %data0_read_10, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 154 'fmul' 'tmp_17_2_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 155 [2/4] (5.70ns)   --->   "%tmp_17_2_3 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 155 'fmul' 'tmp_17_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [3/4] (5.70ns)   --->   "%tmp_17_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:45]   --->   Operation 156 'fmul' 'tmp_17_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [4/4] (5.70ns)   --->   "%tmp_17_3_1 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 157 'fmul' 'tmp_17_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (8.75ns)   --->   "%data0_read_14 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 158 'read' 'data0_read_14' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 159 [5/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_17_0_2" [../myAccel.c:45]   --->   Operation 159 'fadd' 'tempVal_1_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 160 [4/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_17_1_1" [../myAccel.c:45]   --->   Operation 160 'fadd' 'tempVal_1_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 161 [3/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_17_2, 0.000000e+00" [../myAccel.c:45]   --->   Operation 161 'fadd' 'tempVal_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [1/4] (5.70ns)   --->   "%tmp_17_2_3 = fmul float %data0_read_11, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 162 'fmul' 'tmp_17_2_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 163 [2/4] (5.70ns)   --->   "%tmp_17_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:45]   --->   Operation 163 'fmul' 'tmp_17_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 164 [3/4] (5.70ns)   --->   "%tmp_17_3_1 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 164 'fmul' 'tmp_17_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [4/4] (5.70ns)   --->   "%tmp_17_3_2 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 165 'fmul' 'tmp_17_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 166 [1/1] (8.75ns)   --->   "%data0_read_15 = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0) nounwind" [../myAccel.c:45]   --->   Operation 166 'read' 'data0_read_15' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 167 [4/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_17_0_2" [../myAccel.c:45]   --->   Operation 167 'fadd' 'tempVal_1_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 168 [3/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_17_1_1" [../myAccel.c:45]   --->   Operation 168 'fadd' 'tempVal_1_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [2/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_17_2, 0.000000e+00" [../myAccel.c:45]   --->   Operation 169 'fadd' 'tempVal_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 170 [1/4] (5.70ns)   --->   "%tmp_17_3 = fmul float %data0_read_12, %data1_addr_read" [../myAccel.c:45]   --->   Operation 170 'fmul' 'tmp_17_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [2/4] (5.70ns)   --->   "%tmp_17_3_1 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 171 'fmul' 'tmp_17_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [3/4] (5.70ns)   --->   "%tmp_17_3_2 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 172 'fmul' 'tmp_17_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [4/4] (5.70ns)   --->   "%tmp_17_3_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 173 'fmul' 'tmp_17_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 174 [3/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_17_0_2" [../myAccel.c:45]   --->   Operation 174 'fadd' 'tempVal_1_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 175 [2/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_17_1_1" [../myAccel.c:45]   --->   Operation 175 'fadd' 'tempVal_1_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 176 [1/5] (7.25ns)   --->   "%tempVal_1_2 = fadd float %tmp_17_2, 0.000000e+00" [../myAccel.c:45]   --->   Operation 176 'fadd' 'tempVal_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [5/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_17_3, 0.000000e+00" [../myAccel.c:45]   --->   Operation 177 'fadd' 'tempVal_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/4] (5.70ns)   --->   "%tmp_17_3_1 = fmul float %data0_read_13, %data1_addr_read_1" [../myAccel.c:45]   --->   Operation 178 'fmul' 'tmp_17_3_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [2/4] (5.70ns)   --->   "%tmp_17_3_2 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 179 'fmul' 'tmp_17_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 180 [3/4] (5.70ns)   --->   "%tmp_17_3_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 180 'fmul' 'tmp_17_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 181 [2/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_17_0_2" [../myAccel.c:45]   --->   Operation 181 'fadd' 'tempVal_1_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 182 [1/5] (7.25ns)   --->   "%tempVal_1_1_1 = fadd float %tempVal_1_1, %tmp_17_1_1" [../myAccel.c:45]   --->   Operation 182 'fadd' 'tempVal_1_1_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 183 [5/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_17_2_1" [../myAccel.c:45]   --->   Operation 183 'fadd' 'tempVal_1_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 184 [4/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_17_3, 0.000000e+00" [../myAccel.c:45]   --->   Operation 184 'fadd' 'tempVal_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [1/4] (5.70ns)   --->   "%tmp_17_3_2 = fmul float %data0_read_14, %data1_addr_read_2" [../myAccel.c:45]   --->   Operation 185 'fmul' 'tmp_17_3_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 186 [2/4] (5.70ns)   --->   "%tmp_17_3_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 186 'fmul' 'tmp_17_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 187 [1/5] (7.25ns)   --->   "%tempVal_1_0_2 = fadd float %tempVal_1_0_1, %tmp_17_0_2" [../myAccel.c:45]   --->   Operation 187 'fadd' 'tempVal_1_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 188 [5/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_17_1_2" [../myAccel.c:45]   --->   Operation 188 'fadd' 'tempVal_1_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 189 [4/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_17_2_1" [../myAccel.c:45]   --->   Operation 189 'fadd' 'tempVal_1_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [3/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_17_3, 0.000000e+00" [../myAccel.c:45]   --->   Operation 190 'fadd' 'tempVal_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/4] (5.70ns)   --->   "%tmp_17_3_3 = fmul float %data0_read_15, %data1_addr_read_3" [../myAccel.c:45]   --->   Operation 191 'fmul' 'tmp_17_3_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 192 [5/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_17_0_3" [../myAccel.c:45]   --->   Operation 192 'fadd' 'tempVal_1_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 193 [4/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_17_1_2" [../myAccel.c:45]   --->   Operation 193 'fadd' 'tempVal_1_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 194 [3/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_17_2_1" [../myAccel.c:45]   --->   Operation 194 'fadd' 'tempVal_1_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 195 [2/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_17_3, 0.000000e+00" [../myAccel.c:45]   --->   Operation 195 'fadd' 'tempVal_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 196 [4/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_17_0_3" [../myAccel.c:45]   --->   Operation 196 'fadd' 'tempVal_1_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 197 [3/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_17_1_2" [../myAccel.c:45]   --->   Operation 197 'fadd' 'tempVal_1_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 198 [2/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_17_2_1" [../myAccel.c:45]   --->   Operation 198 'fadd' 'tempVal_1_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 199 [1/5] (7.25ns)   --->   "%tempVal_1_3 = fadd float %tmp_17_3, 0.000000e+00" [../myAccel.c:45]   --->   Operation 199 'fadd' 'tempVal_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 200 [3/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_17_0_3" [../myAccel.c:45]   --->   Operation 200 'fadd' 'tempVal_1_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 201 [2/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_17_1_2" [../myAccel.c:45]   --->   Operation 201 'fadd' 'tempVal_1_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 202 [1/5] (7.25ns)   --->   "%tempVal_1_2_1 = fadd float %tempVal_1_2, %tmp_17_2_1" [../myAccel.c:45]   --->   Operation 202 'fadd' 'tempVal_1_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 203 [5/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_17_3_1" [../myAccel.c:45]   --->   Operation 203 'fadd' 'tempVal_1_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 204 [2/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_17_0_3" [../myAccel.c:45]   --->   Operation 204 'fadd' 'tempVal_1_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 205 [1/5] (7.25ns)   --->   "%tempVal_1_1_2 = fadd float %tempVal_1_1_1, %tmp_17_1_2" [../myAccel.c:45]   --->   Operation 205 'fadd' 'tempVal_1_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 206 [5/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_17_2_2" [../myAccel.c:45]   --->   Operation 206 'fadd' 'tempVal_1_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 207 [4/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_17_3_1" [../myAccel.c:45]   --->   Operation 207 'fadd' 'tempVal_1_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 208 [1/5] (7.25ns)   --->   "%tempVal_1_0_3 = fadd float %tempVal_1_0_2, %tmp_17_0_3" [../myAccel.c:45]   --->   Operation 208 'fadd' 'tempVal_1_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 209 [5/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_17_1_3" [../myAccel.c:45]   --->   Operation 209 'fadd' 'tempVal_1_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 210 [4/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_17_2_2" [../myAccel.c:45]   --->   Operation 210 'fadd' 'tempVal_1_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 211 [3/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_17_3_1" [../myAccel.c:45]   --->   Operation 211 'fadd' 'tempVal_1_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 212 [4/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_17_1_3" [../myAccel.c:45]   --->   Operation 212 'fadd' 'tempVal_1_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 213 [3/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_17_2_2" [../myAccel.c:45]   --->   Operation 213 'fadd' 'tempVal_1_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 214 [2/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_17_3_1" [../myAccel.c:45]   --->   Operation 214 'fadd' 'tempVal_1_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 215 [1/1] (6.78ns)   --->   "%tmp_7 = fcmp ogt float %tempVal_1_0_3, 1.000000e+02" [../myAccel.c:73]   --->   Operation 215 'fcmp' 'tmp_7' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 216 [1/1] (8.75ns)   --->   "%data2_addr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 4) nounwind" [../myAccel.c:49]   --->   Operation 216 'writereq' 'data2_addr_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_31 : Operation 217 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tempVal_1_0_3) nounwind" [../myAccel.c:49]   --->   Operation 217 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_31 : Operation 218 [3/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_17_1_3" [../myAccel.c:45]   --->   Operation 218 'fadd' 'tempVal_1_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 219 [2/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_17_2_2" [../myAccel.c:45]   --->   Operation 219 'fadd' 'tempVal_1_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 220 [1/5] (7.25ns)   --->   "%tempVal_1_3_1 = fadd float %tempVal_1_3, %tmp_17_3_1" [../myAccel.c:45]   --->   Operation 220 'fadd' 'tempVal_1_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 221 [1/1] (0.00ns)   --->   "%tempVal_1_0_3_to_int = bitcast float %tempVal_1_0_3 to i32" [../myAccel.c:73]   --->   Operation 221 'bitcast' 'tempVal_1_0_3_to_int' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_1_0_3_to_int, i32 23, i32 30)" [../myAccel.c:73]   --->   Operation 222 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i32 %tempVal_1_0_3_to_int to i23" [../myAccel.c:73]   --->   Operation 223 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 224 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_3, -1" [../myAccel.c:73]   --->   Operation 224 'icmp' 'notlhs' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 225 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_5, 0" [../myAccel.c:73]   --->   Operation 225 'icmp' 'notrhs' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 226 [2/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_17_1_3" [../myAccel.c:45]   --->   Operation 226 'fadd' 'tempVal_1_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 227 [1/5] (7.25ns)   --->   "%tempVal_1_2_2 = fadd float %tempVal_1_2_1, %tmp_17_2_2" [../myAccel.c:45]   --->   Operation 227 'fadd' 'tempVal_1_2_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 228 [5/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_17_3_2" [../myAccel.c:45]   --->   Operation 228 'fadd' 'tempVal_1_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 229 [1/5] (7.25ns)   --->   "%tempVal_1_1_3 = fadd float %tempVal_1_1_2, %tmp_17_1_3" [../myAccel.c:45]   --->   Operation 229 'fadd' 'tempVal_1_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 230 [5/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_17_2_3" [../myAccel.c:45]   --->   Operation 230 'fadd' 'tempVal_1_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 231 [4/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_17_3_2" [../myAccel.c:45]   --->   Operation 231 'fadd' 'tempVal_1_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 232 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tempVal_1_1_3) nounwind" [../myAccel.c:49]   --->   Operation 232 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_34 : Operation 233 [4/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_17_2_3" [../myAccel.c:45]   --->   Operation 233 'fadd' 'tempVal_1_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 234 [3/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_17_3_2" [../myAccel.c:45]   --->   Operation 234 'fadd' 'tempVal_1_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_6 = or i1 %notrhs, %notlhs" [../myAccel.c:73]   --->   Operation 235 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_8 = and i1 %tmp_6, %tmp_7" [../myAccel.c:73]   --->   Operation 236 'and' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 237 [1/1] (0.00ns)   --->   "%tempVal_1_1_3_to_int = bitcast float %tempVal_1_1_3 to i32" [../myAccel.c:73]   --->   Operation 237 'bitcast' 'tempVal_1_1_3_to_int' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_1_1_3_to_int, i32 23, i32 30)" [../myAccel.c:73]   --->   Operation 238 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %tempVal_1_1_3_to_int to i23" [../myAccel.c:73]   --->   Operation 239 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (1.55ns)   --->   "%notlhs7 = icmp ne i8 %tmp_9, -1" [../myAccel.c:73]   --->   Operation 240 'icmp' 'notlhs7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 241 [1/1] (2.44ns)   --->   "%notrhs8 = icmp eq i23 %tmp_10, 0" [../myAccel.c:73]   --->   Operation 241 'icmp' 'notrhs8' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_11 = or i1 %notrhs8, %notlhs7" [../myAccel.c:73]   --->   Operation 242 'or' 'tmp_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 243 [1/1] (6.78ns)   --->   "%tmp_12 = fcmp ogt float %tempVal_1_1_3, 1.000000e+02" [../myAccel.c:73]   --->   Operation 243 'fcmp' 'tmp_12' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_13 = and i1 %tmp_11, %tmp_12" [../myAccel.c:73]   --->   Operation 244 'and' 'tmp_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 245 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp1 = and i1 %tmp_8, %tmp_13" [../myAccel.c:73]   --->   Operation 245 'and' 'tmp1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 246 [3/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_17_2_3" [../myAccel.c:45]   --->   Operation 246 'fadd' 'tempVal_1_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 247 [2/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_17_3_2" [../myAccel.c:45]   --->   Operation 247 'fadd' 'tempVal_1_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 248 [2/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_17_2_3" [../myAccel.c:45]   --->   Operation 248 'fadd' 'tempVal_1_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 249 [1/5] (7.25ns)   --->   "%tempVal_1_3_2 = fadd float %tempVal_1_3_1, %tmp_17_3_2" [../myAccel.c:45]   --->   Operation 249 'fadd' 'tempVal_1_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 250 [1/5] (7.25ns)   --->   "%tempVal_1_2_3 = fadd float %tempVal_1_2_2, %tmp_17_2_3" [../myAccel.c:45]   --->   Operation 250 'fadd' 'tempVal_1_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 251 [5/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_17_3_3" [../myAccel.c:45]   --->   Operation 251 'fadd' 'tempVal_1_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 252 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tempVal_1_2_3) nounwind" [../myAccel.c:49]   --->   Operation 252 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_38 : Operation 253 [4/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_17_3_3" [../myAccel.c:45]   --->   Operation 253 'fadd' 'tempVal_1_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 254 [1/1] (0.00ns)   --->   "%tempVal_1_2_3_to_int = bitcast float %tempVal_1_2_3 to i32" [../myAccel.c:73]   --->   Operation 254 'bitcast' 'tempVal_1_2_3_to_int' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_1_2_3_to_int, i32 23, i32 30)" [../myAccel.c:73]   --->   Operation 255 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %tempVal_1_2_3_to_int to i23" [../myAccel.c:73]   --->   Operation 256 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 257 [1/1] (1.55ns)   --->   "%notlhs9 = icmp ne i8 %tmp_14, -1" [../myAccel.c:73]   --->   Operation 257 'icmp' 'notlhs9' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 258 [1/1] (2.44ns)   --->   "%notrhs1 = icmp eq i23 %tmp_15, 0" [../myAccel.c:73]   --->   Operation 258 'icmp' 'notrhs1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 259 [1/1] (6.78ns)   --->   "%tmp_17 = fcmp ogt float %tempVal_1_2_3, 1.000000e+02" [../myAccel.c:73]   --->   Operation 259 'fcmp' 'tmp_17' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 260 [3/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_17_3_3" [../myAccel.c:45]   --->   Operation 260 'fadd' 'tempVal_1_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 261 [2/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_17_3_3" [../myAccel.c:45]   --->   Operation 261 'fadd' 'tempVal_1_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 262 [1/5] (7.25ns)   --->   "%tempVal_1_3_3 = fadd float %tempVal_1_3_2, %tmp_17_3_3" [../myAccel.c:45]   --->   Operation 262 'fadd' 'tempVal_1_3_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 263 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %tempVal_1_3_3) nounwind" [../myAccel.c:49]   --->   Operation 263 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_42 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_16 = or i1 %notrhs1, %notlhs9" [../myAccel.c:73]   --->   Operation 264 'or' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_18 = and i1 %tmp_16, %tmp_17" [../myAccel.c:73]   --->   Operation 265 'and' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 266 [1/1] (0.00ns)   --->   "%tempVal_1_3_3_to_int = bitcast float %tempVal_1_3_3 to i32" [../myAccel.c:73]   --->   Operation 266 'bitcast' 'tempVal_1_3_3_to_int' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tempVal_1_3_3_to_int, i32 23, i32 30)" [../myAccel.c:73]   --->   Operation 267 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i32 %tempVal_1_3_3_to_int to i23" [../myAccel.c:73]   --->   Operation 268 'trunc' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 269 [1/1] (1.55ns)   --->   "%notlhs1 = icmp ne i8 %tmp_19, -1" [../myAccel.c:73]   --->   Operation 269 'icmp' 'notlhs1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 270 [1/1] (2.44ns)   --->   "%notrhs2 = icmp eq i23 %tmp_20, 0" [../myAccel.c:73]   --->   Operation 270 'icmp' 'notrhs2' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_21 = or i1 %notrhs2, %notlhs1" [../myAccel.c:73]   --->   Operation 271 'or' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 272 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %tempVal_1_3_3, 1.000000e+02" [../myAccel.c:73]   --->   Operation 272 'fcmp' 'tmp_22' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_23 = and i1 %tmp_21, %tmp_22" [../myAccel.c:73]   --->   Operation 273 'and' 'tmp_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 274 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2 = and i1 %tmp_18, %tmp_23" [../myAccel.c:73]   --->   Operation 274 'and' 'tmp2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 275 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = and i1 %tmp2, %tmp1" [../myAccel.c:73]   --->   Operation 275 'and' 'or_cond2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 276 [1/1] (0.00ns)   --->   "br i1 %or_cond2, label %.preheader.4, label %.critedge" [../myAccel.c:73]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 277 [1/1] (8.75ns)   --->   "%data2_addr_req1 = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 4) nounwind" [../myAccel.c:97]   --->   Operation 277 'writereq' 'data2_addr_req1' <Predicate = (or_cond2)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_43 : Operation 278 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [../myAccel.c:97]   --->   Operation 278 'write' <Predicate = (or_cond2)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 44 <SV = 43> <Delay = 8.75>
ST_44 : Operation 279 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [../myAccel.c:97]   --->   Operation 279 'write' <Predicate = (or_cond2)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 45 <SV = 44> <Delay = 8.75>
ST_45 : Operation 280 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [../myAccel.c:97]   --->   Operation 280 'write' <Predicate = (or_cond2)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 46 <SV = 45> <Delay = 8.75>
ST_46 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [../myAccel.c:24]   --->   Operation 281 'specloopname' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [../myAccel.c:24]   --->   Operation 282 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../myAccel.c:25]   --->   Operation 283 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 284 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [../myAccel.c:97]   --->   Operation 284 'write' <Predicate = (or_cond2)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_46 : Operation 285 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind" [../myAccel.c:100]   --->   Operation 285 'specregionend' 'empty_4' <Predicate = (or_cond2)> <Delay = 0.00>
ST_46 : Operation 286 [1/1] (0.00ns)   --->   "br label %.critedge" [../myAccel.c:100]   --->   Operation 286 'br' <Predicate = (or_cond2)> <Delay = 0.00>
ST_46 : Operation 287 [1/1] (0.00ns)   --->   "br label %1" [../myAccel.c:23]   --->   Operation 287 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 47 <SV = 2> <Delay = 0.00>
ST_47 : Operation 288 [1/1] (0.00ns)   --->   "ret void" [../myAccel.c:101]   --->   Operation 288 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../myAccel.c:23) [19]  (1.77 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('tmp', ../myAccel.c:23) [20]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('data1_addr', ../myAccel.c:45) [33]  (0 ns)
	bus request on port 'data1' (../myAccel.c:45) [34]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'data0' (../myAccel.c:45) [31]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [32]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [38]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [42]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [46]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [52]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [55]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [58]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [61]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [65]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [68]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [71]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [74]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [78]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [81]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [84]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'data0' (../myAccel.c:45) [87]  (8.75 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_2', ../myAccel.c:45) [45]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_2', ../myAccel.c:45) [45]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_2', ../myAccel.c:45) [45]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_2', ../myAccel.c:45) [45]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:45) [49]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:45) [49]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:45) [49]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:45) [49]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_0_3', ../myAccel.c:45) [49]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_1_3', ../myAccel.c:45) [63]  (7.26 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:49) [50]  (8.75 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_1_3', ../myAccel.c:45) [63]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_1_3', ../myAccel.c:45) [63]  (7.26 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:49) [64]  (8.75 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_2_3', ../myAccel.c:45) [76]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_2_3', ../myAccel.c:45) [76]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_2_3', ../myAccel.c:45) [76]  (7.26 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:49) [77]  (8.75 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_3_3', ../myAccel.c:45) [89]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_3_3', ../myAccel.c:45) [89]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tempVal_1_3_3', ../myAccel.c:45) [89]  (7.26 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:49) [90]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (../myAccel.c:97) [128]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:97) [130]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:97) [131]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus write on port 'data2' (../myAccel.c:97) [132]  (8.75 ns)

 <State 47>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
