v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 47200 46000 1 0 0 i-ffd.sym
{
T 48595 46800 5 10 1 1 0 0 1
refdes=X1
T 48095 48000 5 10 0 1 0 0 1
device=FFD-model
T 47200 46000 5 10 0 0 0 0 1
file=model/i-ffd.sch.cir
T 47200 46000 5 10 0 0 0 0 1
model-name=i-ffd
T 47200 46000 5 10 0 0 0 0 1
slot=1
}
C 42200 47600 1 0 0 vdc-1.sym
{
T 42900 48250 5 10 1 1 0 0 1
refdes=V3
T 42900 48450 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 42900 48650 5 10 0 0 0 0 1
footprint=none
T 42900 48050 5 10 1 1 0 0 1
value=DC 3.3V
}
C 45900 44000 1 0 0 vsin-1.sym
{
T 46600 44650 5 10 1 1 0 0 1
refdes=V2
T 46600 44850 5 10 0 0 0 0 1
device=vsin
T 46600 45050 5 10 0 0 0 0 1
footprint=none
T 46600 44450 5 10 1 1 0 0 1
value=sin 0 2 10k
}
C 44000 45100 1 0 0 vpulse-1.sym
{
T 44700 45750 5 10 1 1 0 0 1
refdes=V1
T 44700 45950 5 10 0 0 0 0 1
device=vpulse
T 44700 46150 5 10 0 0 0 0 1
footprint=none
T 44700 45550 5 10 1 1 0 0 1
value=pulse 0 3.3 0 .1u .1u 5u 10u DC 0
}
C 50000 44900 1 90 0 capacitor-1.sym
{
T 49300 45100 5 10 0 0 90 0 1
device=CAPACITOR
T 49500 45100 5 10 1 1 90 0 1
refdes=C1
T 49100 45100 5 10 0 0 90 0 1
symversion=0.1
T 50000 44900 5 10 1 1 0 0 1
value=47pF
}
C 50900 44900 1 90 0 capacitor-1.sym
{
T 50200 45100 5 10 0 0 90 0 1
device=CAPACITOR
T 50400 45100 5 10 1 1 90 0 1
refdes=C2
T 50000 45100 5 10 0 0 90 0 1
symversion=0.1
T 50900 44900 5 10 1 1 0 0 1
value=47pF
}
C 50800 46600 1 90 0 resistor-1.sym
{
T 50400 46900 5 10 0 0 90 0 1
device=RESISTOR
T 50500 46800 5 10 1 1 90 0 1
refdes=R2
T 50800 46600 5 10 1 1 0 0 1
value=100k
}
C 49900 46600 1 90 0 resistor-1.sym
{
T 49500 46900 5 10 0 0 90 0 1
device=RESISTOR
T 49600 46800 5 10 1 1 90 0 1
refdes=R1
T 49900 46600 5 10 1 1 0 0 1
value=100k
}
C 46100 43600 1 0 0 gnd-1.sym
C 44800 48600 1 0 0 spice-include-1.sym
{
T 44900 48900 5 10 0 1 0 0 1
device=include
T 44900 49000 5 10 1 1 0 0 1
refdes=A1
T 45300 48700 5 10 1 1 0 0 1
file=simul.cmd
}
C 49700 44500 1 0 0 gnd-1.sym
C 50600 44500 1 0 0 gnd-1.sym
C 42400 47200 1 0 0 gnd-1.sym
C 44200 44600 1 0 0 gnd-1.sym
C 42300 48900 1 0 0 vcc-2.sym
C 48000 47400 1 0 0 vcc-2.sym
C 49600 47700 1 0 0 vcc-2.sym
C 50500 47800 1 0 0 vcc-2.sym
N 50700 47800 50700 47500 4
N 49800 47500 49800 47700 4
N 49800 46600 49800 45800 4
N 49200 46400 49800 46400 4
{
T 49200 46400 5 10 1 1 0 0 1
netname=q
}
N 49200 46100 50700 46100 4
{
T 49200 46100 5 10 1 1 0 0 1
netname=nq
}
N 50700 45800 50700 46600 4
N 50700 44800 50700 44900 4
N 49800 44900 49800 44800 4
N 46200 45200 46200 46400 4
N 46200 46400 47200 46400 4
{
T 46200 46400 5 10 1 1 0 0 1
netname=d
}
N 44300 46300 44800 46300 4
N 44800 46300 44800 46100 4
N 44800 46100 47200 46100 4
{
T 44800 46100 5 10 1 1 0 0 1
netname=c
}
N 42500 47500 42500 47600 4
N 42500 48800 42500 48900 4
N 48200 47000 48200 47400 4
N 46200 44000 46200 43900 4
N 44300 45100 44300 44900 4
