-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "09/30/2025 14:59:55"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	maquina_expendedora IS
    PORT (
	clk : IN std_logic;
	reset : IN std_logic;
	confirmar : IN std_logic;
	sel_prod : IN std_logic_vector(3 DOWNTO 0);
	coin500 : IN std_logic;
	coin1000 : IN std_logic;
	disp0 : OUT std_logic_vector(6 DOWNTO 0);
	disp1 : OUT std_logic_vector(6 DOWNTO 0);
	disp2 : OUT std_logic_vector(6 DOWNTO 0);
	disp3 : OUT std_logic_vector(6 DOWNTO 0);
	led_compra : OUT std_logic;
	stock_leds : OUT std_logic_vector(2 DOWNTO 0);
	alerta_led : OUT std_logic;
	door_led : BUFFER std_logic
	);
END maquina_expendedora;

-- Design Ports Information
-- disp0[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp0[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp0[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp0[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp0[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp0[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp0[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp1[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp2[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- disp3[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_compra	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- stock_leds[0]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- stock_leds[1]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- stock_leds[2]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- alerta_led	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- door_led	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel_prod[0]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel_prod[1]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel_prod[3]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sel_prod[2]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- confirmar	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- coin1000	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- coin500	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF maquina_expendedora IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_confirmar : std_logic;
SIGNAL ww_sel_prod : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_coin500 : std_logic;
SIGNAL ww_coin1000 : std_logic;
SIGNAL ww_disp0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_disp1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_disp2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_disp3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_led_compra : std_logic;
SIGNAL ww_stock_leds : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_alerta_led : std_logic;
SIGNAL ww_door_led : std_logic;
SIGNAL \mostrar_cambio~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_div|out1~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \disp0[0]~output_o\ : std_logic;
SIGNAL \disp0[1]~output_o\ : std_logic;
SIGNAL \disp0[2]~output_o\ : std_logic;
SIGNAL \disp0[3]~output_o\ : std_logic;
SIGNAL \disp0[4]~output_o\ : std_logic;
SIGNAL \disp0[5]~output_o\ : std_logic;
SIGNAL \disp0[6]~output_o\ : std_logic;
SIGNAL \disp1[0]~output_o\ : std_logic;
SIGNAL \disp1[1]~output_o\ : std_logic;
SIGNAL \disp1[2]~output_o\ : std_logic;
SIGNAL \disp1[3]~output_o\ : std_logic;
SIGNAL \disp1[4]~output_o\ : std_logic;
SIGNAL \disp1[5]~output_o\ : std_logic;
SIGNAL \disp1[6]~output_o\ : std_logic;
SIGNAL \disp2[0]~output_o\ : std_logic;
SIGNAL \disp2[1]~output_o\ : std_logic;
SIGNAL \disp2[2]~output_o\ : std_logic;
SIGNAL \disp2[3]~output_o\ : std_logic;
SIGNAL \disp2[4]~output_o\ : std_logic;
SIGNAL \disp2[5]~output_o\ : std_logic;
SIGNAL \disp2[6]~output_o\ : std_logic;
SIGNAL \disp3[0]~output_o\ : std_logic;
SIGNAL \disp3[1]~output_o\ : std_logic;
SIGNAL \disp3[2]~output_o\ : std_logic;
SIGNAL \disp3[3]~output_o\ : std_logic;
SIGNAL \disp3[4]~output_o\ : std_logic;
SIGNAL \disp3[5]~output_o\ : std_logic;
SIGNAL \disp3[6]~output_o\ : std_logic;
SIGNAL \led_compra~output_o\ : std_logic;
SIGNAL \stock_leds[0]~output_o\ : std_logic;
SIGNAL \stock_leds[1]~output_o\ : std_logic;
SIGNAL \stock_leds[2]~output_o\ : std_logic;
SIGNAL \alerta_led~output_o\ : std_logic;
SIGNAL \door_led~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~0_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~1\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~2_combout\ : std_logic;
SIGNAL \U_div|Add0~1_cout\ : std_logic;
SIGNAL \U_div|Add0~2_combout\ : std_logic;
SIGNAL \U_div|Add0~3\ : std_logic;
SIGNAL \U_div|Add0~4_combout\ : std_logic;
SIGNAL \U_div|Add0~5\ : std_logic;
SIGNAL \U_div|Add0~6_combout\ : std_logic;
SIGNAL \U_div|Add0~7\ : std_logic;
SIGNAL \U_div|Add0~8_combout\ : std_logic;
SIGNAL \U_div|Add0~9\ : std_logic;
SIGNAL \U_div|Add0~10_combout\ : std_logic;
SIGNAL \U_div|count1~2_combout\ : std_logic;
SIGNAL \U_div|Add0~11\ : std_logic;
SIGNAL \U_div|Add0~12_combout\ : std_logic;
SIGNAL \U_div|Add0~13\ : std_logic;
SIGNAL \U_div|Add0~14_combout\ : std_logic;
SIGNAL \U_div|Add0~15\ : std_logic;
SIGNAL \U_div|Add0~16_combout\ : std_logic;
SIGNAL \U_div|Add0~17\ : std_logic;
SIGNAL \U_div|Add0~18_combout\ : std_logic;
SIGNAL \U_div|Add0~19\ : std_logic;
SIGNAL \U_div|Add0~20_combout\ : std_logic;
SIGNAL \U_div|count1~1_combout\ : std_logic;
SIGNAL \U_div|Add0~21\ : std_logic;
SIGNAL \U_div|Add0~22_combout\ : std_logic;
SIGNAL \U_div|count1~0_combout\ : std_logic;
SIGNAL \U_div|Add0~23\ : std_logic;
SIGNAL \U_div|Add0~24_combout\ : std_logic;
SIGNAL \U_div|count1~3_combout\ : std_logic;
SIGNAL \U_div|Add0~25\ : std_logic;
SIGNAL \U_div|Add0~26_combout\ : std_logic;
SIGNAL \U_div|count1~4_combout\ : std_logic;
SIGNAL \U_div|Add0~27\ : std_logic;
SIGNAL \U_div|Add0~28_combout\ : std_logic;
SIGNAL \U_div|Add0~29\ : std_logic;
SIGNAL \U_div|Add0~30_combout\ : std_logic;
SIGNAL \U_div|count1~5_combout\ : std_logic;
SIGNAL \U_div|Add0~31\ : std_logic;
SIGNAL \U_div|Add0~32_combout\ : std_logic;
SIGNAL \U_div|Add0~33\ : std_logic;
SIGNAL \U_div|Add0~34_combout\ : std_logic;
SIGNAL \U_div|count1~6_combout\ : std_logic;
SIGNAL \U_div|Add0~35\ : std_logic;
SIGNAL \U_div|Add0~36_combout\ : std_logic;
SIGNAL \U_div|count1~7_combout\ : std_logic;
SIGNAL \U_div|Equal0~5_combout\ : std_logic;
SIGNAL \U_div|Add0~37\ : std_logic;
SIGNAL \U_div|Add0~38_combout\ : std_logic;
SIGNAL \U_div|count1~8_combout\ : std_logic;
SIGNAL \U_div|Add0~39\ : std_logic;
SIGNAL \U_div|Add0~40_combout\ : std_logic;
SIGNAL \U_div|count1~9_combout\ : std_logic;
SIGNAL \U_div|Add0~41\ : std_logic;
SIGNAL \U_div|Add0~42_combout\ : std_logic;
SIGNAL \U_div|count1~10_combout\ : std_logic;
SIGNAL \U_div|Add0~43\ : std_logic;
SIGNAL \U_div|Add0~44_combout\ : std_logic;
SIGNAL \U_div|Add0~45\ : std_logic;
SIGNAL \U_div|Add0~46_combout\ : std_logic;
SIGNAL \U_div|count1~11_combout\ : std_logic;
SIGNAL \U_div|Add0~47\ : std_logic;
SIGNAL \U_div|Add0~48_combout\ : std_logic;
SIGNAL \U_div|Equal0~7_combout\ : std_logic;
SIGNAL \U_div|Equal0~6_combout\ : std_logic;
SIGNAL \U_div|Equal0~3_combout\ : std_logic;
SIGNAL \U_div|Equal0~1_combout\ : std_logic;
SIGNAL \U_div|Equal0~0_combout\ : std_logic;
SIGNAL \U_div|Equal0~2_combout\ : std_logic;
SIGNAL \U_div|Equal0~4_combout\ : std_logic;
SIGNAL \U_div|Equal0~8_combout\ : std_logic;
SIGNAL \U_div|out1~0_combout\ : std_logic;
SIGNAL \U_div|out1~feeder_combout\ : std_logic;
SIGNAL \U_div|out1~q\ : std_logic;
SIGNAL \U_div|out1~clkctrl_outclk\ : std_logic;
SIGNAL \sel_prod[3]~input_o\ : std_logic;
SIGNAL \sel_prod[2]~input_o\ : std_logic;
SIGNAL \sel_prod[1]~input_o\ : std_logic;
SIGNAL \coin1000~input_o\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \U_saldo|prev1000~q\ : std_logic;
SIGNAL \U_saldo|cnt1000[0]~21_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[0]~22\ : std_logic;
SIGNAL \U_saldo|cnt1000[1]~23_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[1]~24\ : std_logic;
SIGNAL \U_saldo|cnt1000[2]~25_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[2]~26\ : std_logic;
SIGNAL \U_saldo|cnt1000[3]~27_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[3]~28\ : std_logic;
SIGNAL \U_saldo|cnt1000[4]~29_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[4]~30\ : std_logic;
SIGNAL \U_saldo|cnt1000[5]~31_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[5]~32\ : std_logic;
SIGNAL \U_saldo|cnt1000[6]~33_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[6]~34\ : std_logic;
SIGNAL \U_saldo|cnt1000[7]~35_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[7]~36\ : std_logic;
SIGNAL \U_saldo|cnt1000[8]~37_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[8]~38\ : std_logic;
SIGNAL \U_saldo|cnt1000[9]~39_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[9]~40\ : std_logic;
SIGNAL \U_saldo|cnt1000[10]~41_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[10]~42\ : std_logic;
SIGNAL \U_saldo|cnt1000[11]~43_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[11]~44\ : std_logic;
SIGNAL \U_saldo|cnt1000[12]~45_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[12]~46\ : std_logic;
SIGNAL \U_saldo|cnt1000[13]~47_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[13]~48\ : std_logic;
SIGNAL \U_saldo|cnt1000[14]~49_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[14]~50\ : std_logic;
SIGNAL \U_saldo|cnt1000[15]~51_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[15]~52\ : std_logic;
SIGNAL \U_saldo|cnt1000[16]~53_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[16]~54\ : std_logic;
SIGNAL \U_saldo|cnt1000[17]~55_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[17]~56\ : std_logic;
SIGNAL \U_saldo|cnt1000[18]~57_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[18]~58\ : std_logic;
SIGNAL \U_saldo|cnt1000[19]~59_combout\ : std_logic;
SIGNAL \U_saldo|lock1000~0_combout\ : std_logic;
SIGNAL \U_saldo|lock1000~1_combout\ : std_logic;
SIGNAL \U_saldo|lock1000~2_combout\ : std_logic;
SIGNAL \U_saldo|lock1000~4_combout\ : std_logic;
SIGNAL \U_saldo|lock1000~3_combout\ : std_logic;
SIGNAL \U_saldo|lock1000~5_combout\ : std_logic;
SIGNAL \U_saldo|cnt1000[0]~20_combout\ : std_logic;
SIGNAL \U_saldo|lock1000~6_combout\ : std_logic;
SIGNAL \U_saldo|lock1000~q\ : std_logic;
SIGNAL \U_saldo|process_0~0_combout\ : std_logic;
SIGNAL \U_saldo|Add3~0_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~4_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~7_combout\ : std_logic;
SIGNAL \coin500~input_o\ : std_logic;
SIGNAL \U_saldo|prev500~q\ : std_logic;
SIGNAL \U_saldo|cnt500[0]~21_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[0]~22\ : std_logic;
SIGNAL \U_saldo|cnt500[1]~23_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[1]~24\ : std_logic;
SIGNAL \U_saldo|cnt500[2]~25_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[2]~26\ : std_logic;
SIGNAL \U_saldo|cnt500[3]~27_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[3]~28\ : std_logic;
SIGNAL \U_saldo|cnt500[4]~29_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[4]~30\ : std_logic;
SIGNAL \U_saldo|cnt500[5]~31_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[5]~32\ : std_logic;
SIGNAL \U_saldo|cnt500[6]~33_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[6]~34\ : std_logic;
SIGNAL \U_saldo|cnt500[7]~35_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[7]~36\ : std_logic;
SIGNAL \U_saldo|cnt500[8]~37_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[8]~38\ : std_logic;
SIGNAL \U_saldo|cnt500[9]~39_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[9]~40\ : std_logic;
SIGNAL \U_saldo|cnt500[10]~41_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[10]~42\ : std_logic;
SIGNAL \U_saldo|cnt500[11]~43_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[11]~44\ : std_logic;
SIGNAL \U_saldo|cnt500[12]~45_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[12]~46\ : std_logic;
SIGNAL \U_saldo|cnt500[13]~47_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[13]~48\ : std_logic;
SIGNAL \U_saldo|cnt500[14]~49_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[14]~50\ : std_logic;
SIGNAL \U_saldo|cnt500[15]~51_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[15]~52\ : std_logic;
SIGNAL \U_saldo|cnt500[16]~53_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[16]~54\ : std_logic;
SIGNAL \U_saldo|cnt500[17]~55_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[17]~56\ : std_logic;
SIGNAL \U_saldo|cnt500[18]~57_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[18]~58\ : std_logic;
SIGNAL \U_saldo|cnt500[19]~59_combout\ : std_logic;
SIGNAL \U_saldo|lock500~0_combout\ : std_logic;
SIGNAL \U_saldo|lock500~2_combout\ : std_logic;
SIGNAL \U_saldo|lock500~1_combout\ : std_logic;
SIGNAL \U_saldo|lock500~3_combout\ : std_logic;
SIGNAL \U_saldo|lock500~4_combout\ : std_logic;
SIGNAL \U_saldo|lock500~5_combout\ : std_logic;
SIGNAL \U_saldo|cnt500[5]~20_combout\ : std_logic;
SIGNAL \U_saldo|lock500~6_combout\ : std_logic;
SIGNAL \U_saldo|lock500~q\ : std_logic;
SIGNAL \U_saldo|process_0~1_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~8_combout\ : std_logic;
SIGNAL \U_saldo|Add3~1\ : std_logic;
SIGNAL \U_saldo|Add3~3\ : std_logic;
SIGNAL \U_saldo|Add3~5\ : std_logic;
SIGNAL \U_saldo|Add3~7\ : std_logic;
SIGNAL \U_saldo|Add3~9\ : std_logic;
SIGNAL \U_saldo|Add3~11\ : std_logic;
SIGNAL \U_saldo|Add3~12_combout\ : std_logic;
SIGNAL \U_saldo|Add2~13\ : std_logic;
SIGNAL \U_saldo|Add2~14_combout\ : std_logic;
SIGNAL \U_saldo|Add3~27_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg[10]~12_combout\ : std_logic;
SIGNAL \U_saldo|LessThan3~0_combout\ : std_logic;
SIGNAL \U_saldo|LessThan2~0_combout\ : std_logic;
SIGNAL \U_saldo|LessThan2~1_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg[2]~9_combout\ : std_logic;
SIGNAL \U_saldo|Add2~0_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg[2]~10_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg[2]~11_combout\ : std_logic;
SIGNAL \U_saldo|Add2~1\ : std_logic;
SIGNAL \U_saldo|Add2~2_combout\ : std_logic;
SIGNAL \U_saldo|Add3~32_combout\ : std_logic;
SIGNAL \U_saldo|Add2~3\ : std_logic;
SIGNAL \U_saldo|Add2~4_combout\ : std_logic;
SIGNAL \U_saldo|Add3~2_combout\ : std_logic;
SIGNAL \U_saldo|Add3~31_combout\ : std_logic;
SIGNAL \U_saldo|Add2~5\ : std_logic;
SIGNAL \U_saldo|Add2~6_combout\ : std_logic;
SIGNAL \U_saldo|Add3~4_combout\ : std_logic;
SIGNAL \U_saldo|Add3~30_combout\ : std_logic;
SIGNAL \U_saldo|Add2~7\ : std_logic;
SIGNAL \U_saldo|Add2~8_combout\ : std_logic;
SIGNAL \U_saldo|Add3~6_combout\ : std_logic;
SIGNAL \U_saldo|Add3~29_combout\ : std_logic;
SIGNAL \U_saldo|Add2~9\ : std_logic;
SIGNAL \U_saldo|Add2~10_combout\ : std_logic;
SIGNAL \U_saldo|Add3~8_combout\ : std_logic;
SIGNAL \U_saldo|Add3~28_combout\ : std_logic;
SIGNAL \U_saldo|Add2~11\ : std_logic;
SIGNAL \U_saldo|Add2~12_combout\ : std_logic;
SIGNAL \U_saldo|Add3~10_combout\ : std_logic;
SIGNAL \U_saldo|Add3~26_combout\ : std_logic;
SIGNAL \U_saldo|LessThan3~1_combout\ : std_logic;
SIGNAL \U_saldo|LessThan3~2_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~5_combout\ : std_logic;
SIGNAL \U_saldo|saldo_reg~6_combout\ : std_logic;
SIGNAL \U_saldo|Add2~15\ : std_logic;
SIGNAL \U_saldo|Add2~16_combout\ : std_logic;
SIGNAL \U_saldo|Add3~13\ : std_logic;
SIGNAL \U_saldo|Add3~14_combout\ : std_logic;
SIGNAL \U_saldo|Add3~25_combout\ : std_logic;
SIGNAL \U_saldo|Add2~17\ : std_logic;
SIGNAL \U_saldo|Add2~18_combout\ : std_logic;
SIGNAL \U_saldo|Add3~15\ : std_logic;
SIGNAL \U_saldo|Add3~16_combout\ : std_logic;
SIGNAL \U_saldo|Add3~24_combout\ : std_logic;
SIGNAL \U_saldo|Add3~17\ : std_logic;
SIGNAL \U_saldo|Add3~18_combout\ : std_logic;
SIGNAL \U_saldo|Add2~19\ : std_logic;
SIGNAL \U_saldo|Add2~20_combout\ : std_logic;
SIGNAL \U_saldo|Add3~23_combout\ : std_logic;
SIGNAL \U_saldo|Add2~21\ : std_logic;
SIGNAL \U_saldo|Add2~22_combout\ : std_logic;
SIGNAL \U_saldo|Add3~19\ : std_logic;
SIGNAL \U_saldo|Add3~20_combout\ : std_logic;
SIGNAL \U_saldo|Add3~22_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \confirmar~input_o\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \confirmar_valido~0_combout\ : std_logic;
SIGNAL \sel_prod[0]~input_o\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \Mux7~0_combout\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \LessThan0~2_cout\ : std_logic;
SIGNAL \LessThan0~4_cout\ : std_logic;
SIGNAL \LessThan0~6_cout\ : std_logic;
SIGNAL \LessThan0~8_cout\ : std_logic;
SIGNAL \LessThan0~10_cout\ : std_logic;
SIGNAL \LessThan0~11_combout\ : std_logic;
SIGNAL \LessThan0~13_combout\ : std_logic;
SIGNAL \LessThan0~14_combout\ : std_logic;
SIGNAL \LessThan0~15_combout\ : std_logic;
SIGNAL \LessThan0~16_combout\ : std_logic;
SIGNAL \confirmar_valido~combout\ : std_logic;
SIGNAL \U_door|count[0]~6_combout\ : std_logic;
SIGNAL \U_door|count[4]~18_combout\ : std_logic;
SIGNAL \U_door|count[4]~19_combout\ : std_logic;
SIGNAL \U_door|count[0]~7\ : std_logic;
SIGNAL \U_door|count[1]~8_combout\ : std_logic;
SIGNAL \U_door|count[1]~9\ : std_logic;
SIGNAL \U_door|count[2]~10_combout\ : std_logic;
SIGNAL \U_door|count[2]~11\ : std_logic;
SIGNAL \U_door|count[3]~12_combout\ : std_logic;
SIGNAL \U_door|count[3]~13\ : std_logic;
SIGNAL \U_door|count[4]~14_combout\ : std_logic;
SIGNAL \U_door|count[4]~15\ : std_logic;
SIGNAL \U_door|count[5]~16_combout\ : std_logic;
SIGNAL \U_door|active~0_combout\ : std_logic;
SIGNAL \U_door|active~1_combout\ : std_logic;
SIGNAL \U_door|active~2_combout\ : std_logic;
SIGNAL \U_door|active~q\ : std_logic;
SIGNAL \mostrar_cambio~0_combout\ : std_logic;
SIGNAL \mostrar_cambio~feeder_combout\ : std_logic;
SIGNAL \mostrar_cambio~q\ : std_logic;
SIGNAL \U_rest|cambio_reg[2]~14\ : std_logic;
SIGNAL \U_rest|cambio_reg[3]~16\ : std_logic;
SIGNAL \U_rest|cambio_reg[4]~18\ : std_logic;
SIGNAL \U_rest|cambio_reg[5]~20\ : std_logic;
SIGNAL \U_rest|cambio_reg[6]~22\ : std_logic;
SIGNAL \U_rest|cambio_reg[7]~24\ : std_logic;
SIGNAL \U_rest|cambio_reg[8]~26\ : std_logic;
SIGNAL \U_rest|cambio_reg[9]~28\ : std_logic;
SIGNAL \U_rest|cambio_reg[10]~30\ : std_logic;
SIGNAL \U_rest|cambio_reg[11]~32\ : std_logic;
SIGNAL \U_rest|cambio_reg[12]~34\ : std_logic;
SIGNAL \U_rest|cambio_reg[13]~35_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[13]~36\ : std_logic;
SIGNAL \U_rest|cambio_reg[14]~37_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[12]~33_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[11]~31_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[10]~29_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[9]~27_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[8]~25_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[7]~23_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[6]~21_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[5]~19_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[4]~17_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[3]~15_combout\ : std_logic;
SIGNAL \U_rest|cambio_reg[2]~13_combout\ : std_logic;
SIGNAL \Add0~1_cout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Add0~29_combout\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add0~31_combout\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Add0~33_combout\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~34_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~167_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~168_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~169_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~170_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~171_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~172_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~173_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[53]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[53]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~130_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~132_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~133_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~135_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~134_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~136_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~137_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \mostrar_cambio~clkctrl_outclk\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~174_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~175_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~176_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~177_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~178_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~179_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~180_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~138_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~196_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~197_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~139_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~198_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~140_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[59]~141_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[59]~199_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~142_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~143_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~145_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~144_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~113_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~114_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~17\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~181_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~182_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~183_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~184_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~185_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~186_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~187_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~188_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~189_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~146_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~181_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~147_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~182_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~183_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~148_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~200_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~149_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~150_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~201_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[65]~151_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[65]~152_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~126_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~127_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~128_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~190_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~191_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~192_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~193_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~194_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~195_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~196_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~197_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~198_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~199_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~200_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[78]~153_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[78]~184_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[77]~154_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[77]~185_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[76]~186_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[76]~155_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[75]~206_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[75]~156_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[74]~157_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[74]~202_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[73]~159_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[73]~158_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~142_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~141_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~201_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~143_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~17\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~19\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~21\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~251_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~166_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~252_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~167_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~253_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~168_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~254_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~169_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~255_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~170_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~207_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~171_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~256_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~257_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~172_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~258_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~173_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~174_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~259_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~175_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~260_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~261_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~176_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~177_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~262_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~208_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~263_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~179_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~264_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~180_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~266_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~181_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~267_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~182_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~268_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~183_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~184_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~269_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~185_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~270_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~271_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~186_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~209_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~272_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~273_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~188_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~274_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~190_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~275_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~276_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~191_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~277_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~192_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~193_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~278_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~194_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~279_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~280_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~195_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~196_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~281_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~210_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~282_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~283_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~198_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~284_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~199_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~200_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~285_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~201_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~286_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~287_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~202_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~203_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~288_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~289_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~204_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~290_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~205_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~206_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~291_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~292_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~207_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~211_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~293_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~294_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~209_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~295_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~210_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~211_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~296_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~212_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~297_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~213_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~298_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~299_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~214_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~300_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~301_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~302_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~303_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~304_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~212_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~305_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~306_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~221_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~222_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~307_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~223_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~308_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~224_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~309_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~310_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~225_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~226_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~311_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~312_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~227_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~313_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~228_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~314_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~229_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~315_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~230_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~316_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~231_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~317_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~232_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[86]~160_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[86]~187_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[85]~161_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[85]~188_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[84]~189_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[84]~162_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[83]~163_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[83]~207_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~203_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~164_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[81]~165_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[81]~166_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~157_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~158_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~159_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~213_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~318_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~319_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[93]~191_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[94]~167_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[94]~190_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[93]~168_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[92]~169_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[92]~192_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[91]~170_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[91]~208_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[90]~204_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[90]~171_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[89]~172_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[89]~173_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[102]~193_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[102]~174_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[101]~175_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[101]~194_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[100]~176_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[100]~195_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[99]~177_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[99]~209_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[98]~178_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[98]~205_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[97]~179_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[97]~180_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~11_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~235_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[182]~162_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[182]~161_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~26_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~236_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~237_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~238_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~239_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~170_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~259_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~260_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~171_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~172_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~261_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~323_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~262_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~240_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~173_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~263_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~174_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~175_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~264_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~265_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~176_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~177_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~266_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~324_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~267_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~241_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~178_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~268_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~179_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~269_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~180_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~270_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~181_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~182_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~271_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~272_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~183_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~325_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~242_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~184_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~273_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~274_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~185_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~186_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~275_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~276_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~187_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~188_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~277_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~189_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~278_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~279_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~190_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~326_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~243_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~191_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~280_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~281_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~192_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~282_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~193_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~283_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~194_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~195_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~284_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~196_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~285_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~197_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~286_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~287_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~198_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~327_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~288_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~244_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~199_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~289_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~200_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~201_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~290_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~202_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~291_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~203_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~292_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~204_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~293_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~294_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~205_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~206_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~295_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~207_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~296_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~328_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~297_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~245_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~208_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~298_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~209_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~210_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~299_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~211_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~300_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~212_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~301_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~213_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~302_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~214_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~303_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~215_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~304_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~216_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~305_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~306_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~217_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~246_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~329_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~218_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~307_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~308_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~219_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~309_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~220_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~221_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~310_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~311_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~222_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~312_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~223_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~313_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~224_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~314_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~225_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~315_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~226_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~227_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~316_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~228_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~317_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~247_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~330_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~229_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~318_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~319_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~230_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~231_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~320_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~232_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~321_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~322_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~233_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~234_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~323_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~324_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~235_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~236_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~325_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~326_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~237_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~327_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~238_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~239_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~328_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~329_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~240_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~331_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~330_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~241_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~331_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~242_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~243_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~332_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~244_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~333_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~245_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~334_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~335_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~246_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~336_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~247_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~248_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~337_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~249_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~338_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~339_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~250_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~251_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~340_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~252_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~341_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~342_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~253_combout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[168]~165_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[168]~164_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~163_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~332_combout\ : std_logic;
SIGNAL \U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~166_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~333_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~28_combout\ : std_logic;
SIGNAL \U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~250_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~254_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~343_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ : std_logic;
SIGNAL \U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\ : std_logic;
SIGNAL \U_d0|Mux6~0_combout\ : std_logic;
SIGNAL \U_d0|Mux5~0_combout\ : std_logic;
SIGNAL \U_d0|Mux4~0_combout\ : std_logic;
SIGNAL \U_d0|Mux3~0_combout\ : std_logic;
SIGNAL \U_d0|Mux2~0_combout\ : std_logic;
SIGNAL \U_d0|Mux1~0_combout\ : std_logic;
SIGNAL \U_d0|Mux0~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~120_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~80_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~81_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~121_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~82_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~122_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~123_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~83_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~84_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~124_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~85_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~125_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~86_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~126_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~127_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~87_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~128_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~88_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~129_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~89_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~130_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~90_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~131_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~91_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~132_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~92_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~133_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~93_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~134_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~94_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~135_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~95_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~136_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~96_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~137_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~97_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~138_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~98_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~99_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~139_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~101_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~141_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~102_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~142_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~103_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~143_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~140_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~100_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~104_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~144_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~145_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~105_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~106_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~146_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~147_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~107_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~108_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~148_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~149_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~109_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~150_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~110_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~111_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~151_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~112_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~152_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~113_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~153_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~154_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~114_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~155_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~115_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~116_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~156_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~117_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~157_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~158_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~118_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[60]~159_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|StageOut[60]~119_combout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ : std_logic;
SIGNAL \U_d1|Mux6~0_combout\ : std_logic;
SIGNAL \U_d1|Mux5~0_combout\ : std_logic;
SIGNAL \U_d1|Mux4~0_combout\ : std_logic;
SIGNAL \U_d1|Mux3~0_combout\ : std_logic;
SIGNAL \U_d1|Mux2~0_combout\ : std_logic;
SIGNAL \U_d1|Mux1~0_combout\ : std_logic;
SIGNAL \U_d1|Mux0~0_combout\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ : std_logic;
SIGNAL \U_prod|U1|Mux6~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~144_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~96_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~150_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~107_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~109_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~157_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~114_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~116_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~164_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~121_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~123_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~171_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~128_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~178_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~130_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~135_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~137_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~185_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~138_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~186_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~139_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~187_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~188_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~140_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~189_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~141_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~191_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~142_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \U_d2|Mux6~0_combout\ : std_logic;
SIGNAL \disp2~0_combout\ : std_logic;
SIGNAL \U_prod|U1|Mux5~0_combout\ : std_logic;
SIGNAL \U_d2|Mux5~0_combout\ : std_logic;
SIGNAL \disp2~1_combout\ : std_logic;
SIGNAL \U_d2|Mux4~0_combout\ : std_logic;
SIGNAL \U_prod|U1|Mux4~0_combout\ : std_logic;
SIGNAL \disp2~2_combout\ : std_logic;
SIGNAL \U_d2|Mux3~0_combout\ : std_logic;
SIGNAL \U_prod|U1|Mux3~0_combout\ : std_logic;
SIGNAL \disp2~3_combout\ : std_logic;
SIGNAL \U_d2|Mux2~0_combout\ : std_logic;
SIGNAL \U_prod|U1|Mux2~0_combout\ : std_logic;
SIGNAL \disp2~4_combout\ : std_logic;
SIGNAL \U_d2|Mux1~0_combout\ : std_logic;
SIGNAL \U_prod|U1|Mux1~0_combout\ : std_logic;
SIGNAL \disp2~5_combout\ : std_logic;
SIGNAL \U_prod|U1|Mux0~0_combout\ : std_logic;
SIGNAL \U_d2|Mux0~0_combout\ : std_logic;
SIGNAL \disp2~6_combout\ : std_logic;
SIGNAL \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\ : std_logic;
SIGNAL \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\ : std_logic;
SIGNAL \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\ : std_logic;
SIGNAL \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~103_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~58_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~67_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~110_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~77_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~76_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~116_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~79_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~87_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~88_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~89_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~124_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~92_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~125_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~93_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~126_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~127_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~128_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~95_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~96_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~129_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~97_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~130_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~100_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~99_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~101_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~102_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~131_combout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\ : std_logic;
SIGNAL \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ : std_logic;
SIGNAL \U_d3|Mux6~0_combout\ : std_logic;
SIGNAL \disp3~0_combout\ : std_logic;
SIGNAL \U_d3|Mux5~0_combout\ : std_logic;
SIGNAL \disp3~1_combout\ : std_logic;
SIGNAL \U_d3|Mux4~0_combout\ : std_logic;
SIGNAL \disp3~2_combout\ : std_logic;
SIGNAL \U_d3|Mux3~0_combout\ : std_logic;
SIGNAL \disp3~3_combout\ : std_logic;
SIGNAL \U_d3|Mux2~0_combout\ : std_logic;
SIGNAL \disp3~4_combout\ : std_logic;
SIGNAL \U_d3|Mux1~0_combout\ : std_logic;
SIGNAL \disp3~5_combout\ : std_logic;
SIGNAL \U_d3|Mux0~0_combout\ : std_logic;
SIGNAL \disp3~6_combout\ : std_logic;
SIGNAL \U_prod|confirm_pulse~4_combout\ : std_logic;
SIGNAL \U_prod|prev_conf~q\ : std_logic;
SIGNAL \U_prod|Mux0~0_combout\ : std_logic;
SIGNAL \U_prod|stock[14][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~26_combout\ : std_logic;
SIGNAL \U_prod|stock[14][0]~q\ : std_logic;
SIGNAL \U_prod|Mux0~1_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~14_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~15_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~25_combout\ : std_logic;
SIGNAL \U_prod|stock[12][0]~q\ : std_logic;
SIGNAL \U_prod|stock[13][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~32_combout\ : std_logic;
SIGNAL \U_prod|stock[13][0]~q\ : std_logic;
SIGNAL \U_prod|Mux1~7_combout\ : std_logic;
SIGNAL \U_prod|stock[10][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~19_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~20_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~23_combout\ : std_logic;
SIGNAL \U_prod|stock[10][0]~q\ : std_logic;
SIGNAL \U_prod|Decoder0~31_combout\ : std_logic;
SIGNAL \U_prod|stock[11][0]~q\ : std_logic;
SIGNAL \U_prod|Decoder0~24_combout\ : std_logic;
SIGNAL \U_prod|stock[8][0]~q\ : std_logic;
SIGNAL \U_prod|stock[9][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~30_combout\ : std_logic;
SIGNAL \U_prod|stock[9][0]~q\ : std_logic;
SIGNAL \U_prod|Mux1~5_combout\ : std_logic;
SIGNAL \U_prod|Mux1~6_combout\ : std_logic;
SIGNAL \U_prod|Mux1~8_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~22_combout\ : std_logic;
SIGNAL \U_prod|stock[0][0]~q\ : std_logic;
SIGNAL \U_prod|stock[2][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~21_combout\ : std_logic;
SIGNAL \U_prod|stock[2][0]~q\ : std_logic;
SIGNAL \U_prod|Mux1~2_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~29_combout\ : std_logic;
SIGNAL \U_prod|stock[3][0]~q\ : std_logic;
SIGNAL \U_prod|stock[1][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~28_combout\ : std_logic;
SIGNAL \U_prod|stock[1][0]~q\ : std_logic;
SIGNAL \U_prod|Mux1~3_combout\ : std_logic;
SIGNAL \U_prod|stock[6][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~12_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~13_combout\ : std_logic;
SIGNAL \U_prod|stock[6][0]~q\ : std_logic;
SIGNAL \U_prod|Decoder0~16_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~18_combout\ : std_logic;
SIGNAL \U_prod|stock[7][0]~q\ : std_logic;
SIGNAL \U_prod|Decoder0~17_combout\ : std_logic;
SIGNAL \U_prod|stock[4][0]~q\ : std_logic;
SIGNAL \U_prod|stock[5][0]~feeder_combout\ : std_logic;
SIGNAL \U_prod|Decoder0~27_combout\ : std_logic;
SIGNAL \U_prod|stock[5][0]~q\ : std_logic;
SIGNAL \U_prod|Mux1~0_combout\ : std_logic;
SIGNAL \U_prod|Mux1~1_combout\ : std_logic;
SIGNAL \U_prod|Mux1~4_combout\ : std_logic;
SIGNAL \U_prod|Mux1~9_combout\ : std_logic;
SIGNAL \U_prod|stock[13][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[13][1]~q\ : std_logic;
SIGNAL \U_prod|stock[14][1]~q\ : std_logic;
SIGNAL \U_prod|stock[12][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[12][1]~q\ : std_logic;
SIGNAL \U_prod|stock[9][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[9][1]~q\ : std_logic;
SIGNAL \U_prod|stock[11][1]~q\ : std_logic;
SIGNAL \U_prod|stock[8][1]~q\ : std_logic;
SIGNAL \U_prod|stock[10][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[10][1]~q\ : std_logic;
SIGNAL \U_prod|Mux0~7_combout\ : std_logic;
SIGNAL \U_prod|Mux0~8_combout\ : std_logic;
SIGNAL \U_prod|Mux0~9_combout\ : std_logic;
SIGNAL \U_prod|Mux0~10_combout\ : std_logic;
SIGNAL \U_prod|Add0~0_combout\ : std_logic;
SIGNAL \U_prod|stock[6][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[6][1]~q\ : std_logic;
SIGNAL \U_prod|stock[7][1]~q\ : std_logic;
SIGNAL \U_prod|stock[4][1]~q\ : std_logic;
SIGNAL \U_prod|stock[5][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[5][1]~q\ : std_logic;
SIGNAL \U_prod|Mux0~2_combout\ : std_logic;
SIGNAL \U_prod|Mux0~3_combout\ : std_logic;
SIGNAL \U_prod|stock[1][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[1][1]~q\ : std_logic;
SIGNAL \U_prod|stock[3][1]~q\ : std_logic;
SIGNAL \U_prod|stock[0][1]~q\ : std_logic;
SIGNAL \U_prod|stock[2][1]~feeder_combout\ : std_logic;
SIGNAL \U_prod|stock[2][1]~q\ : std_logic;
SIGNAL \U_prod|Mux0~4_combout\ : std_logic;
SIGNAL \U_prod|Mux0~5_combout\ : std_logic;
SIGNAL \U_prod|Mux0~6_combout\ : std_logic;
SIGNAL \U_prod|Mux0~11_combout\ : std_logic;
SIGNAL \U_prod|confirm_pulse~2_combout\ : std_logic;
SIGNAL \U_prod|confirm_pulse~3_combout\ : std_logic;
SIGNAL \U_prod|confirm_pulse~q\ : std_logic;
SIGNAL \U_prod|Mux2~0_combout\ : std_logic;
SIGNAL \U_prod|Mux2~1_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~3\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~4_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~5\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~6_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~7\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~8_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~9\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~10_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~11\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~12_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~13\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~14_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~2_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~15\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~16_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~17\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~18_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~19\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~20_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~21\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~22_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~23\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~24_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~1_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~25\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~26_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~0_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~27\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~28_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~3_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~29\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~30_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~4_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~31\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~32_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~33\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~34_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~5_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~35\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~36_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~37\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~38_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~6_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~39\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~40_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~7_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~41\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~42_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~8_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~43\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~44_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~9_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~45\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~46_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~10_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~6_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~5_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~47\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~48_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~49\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~50_combout\ : std_logic;
SIGNAL \U_prod|Udiv|count1~11_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~51\ : std_logic;
SIGNAL \U_prod|Udiv|Add0~52_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~7_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~1_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~3_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~2_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~0_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~4_combout\ : std_logic;
SIGNAL \U_prod|Udiv|Equal0~8_combout\ : std_logic;
SIGNAL \U_prod|Udiv|out1~0_combout\ : std_logic;
SIGNAL \U_prod|Udiv|out1~feeder_combout\ : std_logic;
SIGNAL \U_prod|Udiv|out1~q\ : std_logic;
SIGNAL \U_prod|alerta_sig~0_combout\ : std_logic;
SIGNAL \U_prod|alerta_sig~q\ : std_logic;
SIGNAL \U_door|count\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \U_saldo|saldo_reg\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \U_prod|Udiv|count1\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \U_saldo|cnt1000\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \U_rest|cambio_reg\ : std_logic_vector(14 DOWNTO 0);
SIGNAL saldo_dos_dig : std_logic_vector(6 DOWNTO 0);
SIGNAL \U_saldo|cnt500\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \U_div|count1\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \U_saldo|ALT_INV_cnt500[5]~20_combout\ : std_logic;
SIGNAL \U_saldo|ALT_INV_cnt1000[0]~20_combout\ : std_logic;
SIGNAL \U_saldo|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \ALT_INV_disp3~6_combout\ : std_logic;
SIGNAL \ALT_INV_disp2~6_combout\ : std_logic;
SIGNAL \U_d1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \U_d0|ALT_INV_Mux0~0_combout\ : std_logic;

BEGIN

ww_clk <= clk;
ww_reset <= reset;
ww_confirmar <= confirmar;
ww_sel_prod <= sel_prod;
ww_coin500 <= coin500;
ww_coin1000 <= coin1000;
disp0 <= ww_disp0;
disp1 <= ww_disp1;
disp2 <= ww_disp2;
disp3 <= ww_disp3;
led_compra <= ww_led_compra;
stock_leds <= ww_stock_leds;
alerta_led <= ww_alerta_led;
door_led <= ww_door_led;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\mostrar_cambio~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \mostrar_cambio~q\);

\U_div|out1~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \U_div|out1~q\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\U_saldo|ALT_INV_cnt500[5]~20_combout\ <= NOT \U_saldo|cnt500[5]~20_combout\;
\U_saldo|ALT_INV_cnt1000[0]~20_combout\ <= NOT \U_saldo|cnt1000[0]~20_combout\;
\U_saldo|ALT_INV_process_0~1_combout\ <= NOT \U_saldo|process_0~1_combout\;
\ALT_INV_disp3~6_combout\ <= NOT \disp3~6_combout\;
\ALT_INV_disp2~6_combout\ <= NOT \disp2~6_combout\;
\U_d1|ALT_INV_Mux0~0_combout\ <= NOT \U_d1|Mux0~0_combout\;
\U_d0|ALT_INV_Mux0~0_combout\ <= NOT \U_d0|Mux0~0_combout\;

-- Location: IOOBUF_X21_Y29_N23
\disp0[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \disp0[0]~output_o\);

-- Location: IOOBUF_X21_Y29_N30
\disp0[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \disp0[1]~output_o\);

-- Location: IOOBUF_X26_Y29_N2
\disp0[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \disp0[2]~output_o\);

-- Location: IOOBUF_X28_Y29_N30
\disp0[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \disp0[3]~output_o\);

-- Location: IOOBUF_X26_Y29_N9
\disp0[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \disp0[4]~output_o\);

-- Location: IOOBUF_X28_Y29_N23
\disp0[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \disp0[5]~output_o\);

-- Location: IOOBUF_X26_Y29_N16
\disp0[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d0|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \disp0[6]~output_o\);

-- Location: IOOBUF_X21_Y29_N2
\disp1[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => \disp1[0]~output_o\);

-- Location: IOOBUF_X21_Y29_N9
\disp1[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => \disp1[1]~output_o\);

-- Location: IOOBUF_X23_Y29_N2
\disp1[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => \disp1[2]~output_o\);

-- Location: IOOBUF_X23_Y29_N23
\disp1[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => \disp1[3]~output_o\);

-- Location: IOOBUF_X23_Y29_N30
\disp1[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \disp1[4]~output_o\);

-- Location: IOOBUF_X28_Y29_N16
\disp1[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => \disp1[5]~output_o\);

-- Location: IOOBUF_X26_Y29_N23
\disp1[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_d1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => \disp1[6]~output_o\);

-- Location: IOOBUF_X32_Y29_N30
\disp2[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp2~0_combout\,
	devoe => ww_devoe,
	o => \disp2[0]~output_o\);

-- Location: IOOBUF_X30_Y29_N30
\disp2[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp2~1_combout\,
	devoe => ww_devoe,
	o => \disp2[1]~output_o\);

-- Location: IOOBUF_X28_Y29_N2
\disp2[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp2~2_combout\,
	devoe => ww_devoe,
	o => \disp2[2]~output_o\);

-- Location: IOOBUF_X30_Y29_N2
\disp2[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp2~3_combout\,
	devoe => ww_devoe,
	o => \disp2[3]~output_o\);

-- Location: IOOBUF_X30_Y29_N16
\disp2[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp2~4_combout\,
	devoe => ww_devoe,
	o => \disp2[4]~output_o\);

-- Location: IOOBUF_X30_Y29_N23
\disp2[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp2~5_combout\,
	devoe => ww_devoe,
	o => \disp2[5]~output_o\);

-- Location: IOOBUF_X37_Y29_N2
\disp2[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_disp2~6_combout\,
	devoe => ww_devoe,
	o => \disp2[6]~output_o\);

-- Location: IOOBUF_X32_Y29_N23
\disp3[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp3~0_combout\,
	devoe => ww_devoe,
	o => \disp3[0]~output_o\);

-- Location: IOOBUF_X39_Y29_N16
\disp3[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp3~1_combout\,
	devoe => ww_devoe,
	o => \disp3[1]~output_o\);

-- Location: IOOBUF_X32_Y29_N9
\disp3[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp3~2_combout\,
	devoe => ww_devoe,
	o => \disp3[2]~output_o\);

-- Location: IOOBUF_X32_Y29_N2
\disp3[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp3~3_combout\,
	devoe => ww_devoe,
	o => \disp3[3]~output_o\);

-- Location: IOOBUF_X37_Y29_N23
\disp3[4]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp3~4_combout\,
	devoe => ww_devoe,
	o => \disp3[4]~output_o\);

-- Location: IOOBUF_X37_Y29_N30
\disp3[5]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \disp3~5_combout\,
	devoe => ww_devoe,
	o => \disp3[5]~output_o\);

-- Location: IOOBUF_X39_Y29_N30
\disp3[6]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_disp3~6_combout\,
	devoe => ww_devoe,
	o => \disp3[6]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\led_compra~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_prod|confirm_pulse~q\,
	devoe => ww_devoe,
	o => \led_compra~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\stock_leds[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_prod|Mux2~0_combout\,
	devoe => ww_devoe,
	o => \stock_leds[0]~output_o\);

-- Location: IOOBUF_X0_Y27_N9
\stock_leds[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_prod|Mux0~11_combout\,
	devoe => ww_devoe,
	o => \stock_leds[1]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\stock_leds[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_prod|Mux2~1_combout\,
	devoe => ww_devoe,
	o => \stock_leds[2]~output_o\);

-- Location: IOOBUF_X0_Y26_N23
\alerta_led~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_prod|alerta_sig~q\,
	devoe => ww_devoe,
	o => \alerta_led~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\door_led~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \U_door|active~q\,
	devoe => ww_devoe,
	o => \door_led~output_o\);

-- Location: IOIBUF_X41_Y15_N1
\clk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G9
\clk~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X19_Y18_N6
\U_prod|Udiv|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~0_combout\ = \U_prod|Udiv|count1\(0) $ (VCC)
-- \U_prod|Udiv|Add0~1\ = CARRY(\U_prod|Udiv|count1\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(0),
	datad => VCC,
	combout => \U_prod|Udiv|Add0~0_combout\,
	cout => \U_prod|Udiv|Add0~1\);

-- Location: FF_X19_Y18_N7
\U_prod|Udiv|count1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(0));

-- Location: LCCOMB_X19_Y18_N8
\U_prod|Udiv|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~2_combout\ = (\U_prod|Udiv|count1\(1) & (!\U_prod|Udiv|Add0~1\)) # (!\U_prod|Udiv|count1\(1) & ((\U_prod|Udiv|Add0~1\) # (GND)))
-- \U_prod|Udiv|Add0~3\ = CARRY((!\U_prod|Udiv|Add0~1\) # (!\U_prod|Udiv|count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(1),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~1\,
	combout => \U_prod|Udiv|Add0~2_combout\,
	cout => \U_prod|Udiv|Add0~3\);

-- Location: FF_X19_Y18_N9
\U_prod|Udiv|count1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(1));

-- Location: LCCOMB_X17_Y18_N8
\U_div|Add0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~1_cout\ = CARRY((\U_prod|Udiv|count1\(0) & \U_prod|Udiv|count1\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(0),
	datab => \U_prod|Udiv|count1\(1),
	datad => VCC,
	cout => \U_div|Add0~1_cout\);

-- Location: LCCOMB_X17_Y18_N10
\U_div|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~2_combout\ = (\U_div|count1\(2) & (!\U_div|Add0~1_cout\)) # (!\U_div|count1\(2) & ((\U_div|Add0~1_cout\) # (GND)))
-- \U_div|Add0~3\ = CARRY((!\U_div|Add0~1_cout\) # (!\U_div|count1\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(2),
	datad => VCC,
	cin => \U_div|Add0~1_cout\,
	combout => \U_div|Add0~2_combout\,
	cout => \U_div|Add0~3\);

-- Location: FF_X17_Y18_N11
\U_div|count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(2));

-- Location: LCCOMB_X17_Y18_N12
\U_div|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~4_combout\ = (\U_div|count1\(3) & (\U_div|Add0~3\ $ (GND))) # (!\U_div|count1\(3) & (!\U_div|Add0~3\ & VCC))
-- \U_div|Add0~5\ = CARRY((\U_div|count1\(3) & !\U_div|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(3),
	datad => VCC,
	cin => \U_div|Add0~3\,
	combout => \U_div|Add0~4_combout\,
	cout => \U_div|Add0~5\);

-- Location: FF_X17_Y18_N13
\U_div|count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(3));

-- Location: LCCOMB_X17_Y18_N14
\U_div|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~6_combout\ = (\U_div|count1\(4) & (!\U_div|Add0~5\)) # (!\U_div|count1\(4) & ((\U_div|Add0~5\) # (GND)))
-- \U_div|Add0~7\ = CARRY((!\U_div|Add0~5\) # (!\U_div|count1\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(4),
	datad => VCC,
	cin => \U_div|Add0~5\,
	combout => \U_div|Add0~6_combout\,
	cout => \U_div|Add0~7\);

-- Location: FF_X17_Y18_N15
\U_div|count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(4));

-- Location: LCCOMB_X17_Y18_N16
\U_div|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~8_combout\ = (\U_div|count1\(5) & (\U_div|Add0~7\ $ (GND))) # (!\U_div|count1\(5) & (!\U_div|Add0~7\ & VCC))
-- \U_div|Add0~9\ = CARRY((\U_div|count1\(5) & !\U_div|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(5),
	datad => VCC,
	cin => \U_div|Add0~7\,
	combout => \U_div|Add0~8_combout\,
	cout => \U_div|Add0~9\);

-- Location: FF_X17_Y18_N17
\U_div|count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(5));

-- Location: LCCOMB_X17_Y18_N18
\U_div|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~10_combout\ = (\U_div|count1\(6) & (!\U_div|Add0~9\)) # (!\U_div|count1\(6) & ((\U_div|Add0~9\) # (GND)))
-- \U_div|Add0~11\ = CARRY((!\U_div|Add0~9\) # (!\U_div|count1\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(6),
	datad => VCC,
	cin => \U_div|Add0~9\,
	combout => \U_div|Add0~10_combout\,
	cout => \U_div|Add0~11\);

-- Location: LCCOMB_X16_Y17_N18
\U_div|count1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~2_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_div|Equal0~8_combout\,
	datac => \U_div|Add0~10_combout\,
	combout => \U_div|count1~2_combout\);

-- Location: FF_X16_Y17_N19
\U_div|count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(6));

-- Location: LCCOMB_X17_Y18_N20
\U_div|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~12_combout\ = (\U_div|count1\(7) & (\U_div|Add0~11\ $ (GND))) # (!\U_div|count1\(7) & (!\U_div|Add0~11\ & VCC))
-- \U_div|Add0~13\ = CARRY((\U_div|count1\(7) & !\U_div|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(7),
	datad => VCC,
	cin => \U_div|Add0~11\,
	combout => \U_div|Add0~12_combout\,
	cout => \U_div|Add0~13\);

-- Location: FF_X17_Y18_N21
\U_div|count1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(7));

-- Location: LCCOMB_X17_Y18_N22
\U_div|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~14_combout\ = (\U_div|count1\(8) & (!\U_div|Add0~13\)) # (!\U_div|count1\(8) & ((\U_div|Add0~13\) # (GND)))
-- \U_div|Add0~15\ = CARRY((!\U_div|Add0~13\) # (!\U_div|count1\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(8),
	datad => VCC,
	cin => \U_div|Add0~13\,
	combout => \U_div|Add0~14_combout\,
	cout => \U_div|Add0~15\);

-- Location: FF_X17_Y18_N23
\U_div|count1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(8));

-- Location: LCCOMB_X17_Y18_N24
\U_div|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~16_combout\ = (\U_div|count1\(9) & (\U_div|Add0~15\ $ (GND))) # (!\U_div|count1\(9) & (!\U_div|Add0~15\ & VCC))
-- \U_div|Add0~17\ = CARRY((\U_div|count1\(9) & !\U_div|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(9),
	datad => VCC,
	cin => \U_div|Add0~15\,
	combout => \U_div|Add0~16_combout\,
	cout => \U_div|Add0~17\);

-- Location: FF_X17_Y18_N25
\U_div|count1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(9));

-- Location: LCCOMB_X17_Y18_N26
\U_div|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~18_combout\ = (\U_div|count1\(10) & (!\U_div|Add0~17\)) # (!\U_div|count1\(10) & ((\U_div|Add0~17\) # (GND)))
-- \U_div|Add0~19\ = CARRY((!\U_div|Add0~17\) # (!\U_div|count1\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(10),
	datad => VCC,
	cin => \U_div|Add0~17\,
	combout => \U_div|Add0~18_combout\,
	cout => \U_div|Add0~19\);

-- Location: FF_X17_Y18_N27
\U_div|count1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(10));

-- Location: LCCOMB_X17_Y18_N28
\U_div|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~20_combout\ = (\U_div|count1\(11) & (\U_div|Add0~19\ $ (GND))) # (!\U_div|count1\(11) & (!\U_div|Add0~19\ & VCC))
-- \U_div|Add0~21\ = CARRY((\U_div|count1\(11) & !\U_div|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(11),
	datad => VCC,
	cin => \U_div|Add0~19\,
	combout => \U_div|Add0~20_combout\,
	cout => \U_div|Add0~21\);

-- Location: LCCOMB_X17_Y18_N2
\U_div|count1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~1_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_div|Equal0~8_combout\,
	datad => \U_div|Add0~20_combout\,
	combout => \U_div|count1~1_combout\);

-- Location: FF_X17_Y18_N3
\U_div|count1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(11));

-- Location: LCCOMB_X17_Y18_N30
\U_div|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~22_combout\ = (\U_div|count1\(12) & (!\U_div|Add0~21\)) # (!\U_div|count1\(12) & ((\U_div|Add0~21\) # (GND)))
-- \U_div|Add0~23\ = CARRY((!\U_div|Add0~21\) # (!\U_div|count1\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(12),
	datad => VCC,
	cin => \U_div|Add0~21\,
	combout => \U_div|Add0~22_combout\,
	cout => \U_div|Add0~23\);

-- Location: LCCOMB_X17_Y18_N4
\U_div|count1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~0_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|Equal0~8_combout\,
	datac => \U_div|Add0~22_combout\,
	combout => \U_div|count1~0_combout\);

-- Location: FF_X17_Y18_N5
\U_div|count1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(12));

-- Location: LCCOMB_X17_Y17_N0
\U_div|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~24_combout\ = (\U_div|count1\(13) & (\U_div|Add0~23\ $ (GND))) # (!\U_div|count1\(13) & (!\U_div|Add0~23\ & VCC))
-- \U_div|Add0~25\ = CARRY((\U_div|count1\(13) & !\U_div|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(13),
	datad => VCC,
	cin => \U_div|Add0~23\,
	combout => \U_div|Add0~24_combout\,
	cout => \U_div|Add0~25\);

-- Location: LCCOMB_X16_Y17_N8
\U_div|count1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~3_combout\ = (\U_div|Add0~24_combout\ & !\U_div|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_div|Add0~24_combout\,
	datad => \U_div|Equal0~8_combout\,
	combout => \U_div|count1~3_combout\);

-- Location: FF_X16_Y17_N9
\U_div|count1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(13));

-- Location: LCCOMB_X17_Y17_N2
\U_div|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~26_combout\ = (\U_div|count1\(14) & (!\U_div|Add0~25\)) # (!\U_div|count1\(14) & ((\U_div|Add0~25\) # (GND)))
-- \U_div|Add0~27\ = CARRY((!\U_div|Add0~25\) # (!\U_div|count1\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(14),
	datad => VCC,
	cin => \U_div|Add0~25\,
	combout => \U_div|Add0~26_combout\,
	cout => \U_div|Add0~27\);

-- Location: LCCOMB_X16_Y17_N20
\U_div|count1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~4_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_div|Equal0~8_combout\,
	datad => \U_div|Add0~26_combout\,
	combout => \U_div|count1~4_combout\);

-- Location: FF_X16_Y17_N21
\U_div|count1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(14));

-- Location: LCCOMB_X17_Y17_N4
\U_div|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~28_combout\ = (\U_div|count1\(15) & (\U_div|Add0~27\ $ (GND))) # (!\U_div|count1\(15) & (!\U_div|Add0~27\ & VCC))
-- \U_div|Add0~29\ = CARRY((\U_div|count1\(15) & !\U_div|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(15),
	datad => VCC,
	cin => \U_div|Add0~27\,
	combout => \U_div|Add0~28_combout\,
	cout => \U_div|Add0~29\);

-- Location: FF_X17_Y17_N5
\U_div|count1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(15));

-- Location: LCCOMB_X17_Y17_N6
\U_div|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~30_combout\ = (\U_div|count1\(16) & (!\U_div|Add0~29\)) # (!\U_div|count1\(16) & ((\U_div|Add0~29\) # (GND)))
-- \U_div|Add0~31\ = CARRY((!\U_div|Add0~29\) # (!\U_div|count1\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(16),
	datad => VCC,
	cin => \U_div|Add0~29\,
	combout => \U_div|Add0~30_combout\,
	cout => \U_div|Add0~31\);

-- Location: LCCOMB_X16_Y17_N6
\U_div|count1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~5_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_div|Equal0~8_combout\,
	datad => \U_div|Add0~30_combout\,
	combout => \U_div|count1~5_combout\);

-- Location: FF_X16_Y17_N7
\U_div|count1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(16));

-- Location: LCCOMB_X17_Y17_N8
\U_div|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~32_combout\ = (\U_div|count1\(17) & (\U_div|Add0~31\ $ (GND))) # (!\U_div|count1\(17) & (!\U_div|Add0~31\ & VCC))
-- \U_div|Add0~33\ = CARRY((\U_div|count1\(17) & !\U_div|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(17),
	datad => VCC,
	cin => \U_div|Add0~31\,
	combout => \U_div|Add0~32_combout\,
	cout => \U_div|Add0~33\);

-- Location: FF_X17_Y17_N9
\U_div|count1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(17));

-- Location: LCCOMB_X17_Y17_N10
\U_div|Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~34_combout\ = (\U_div|count1\(18) & (!\U_div|Add0~33\)) # (!\U_div|count1\(18) & ((\U_div|Add0~33\) # (GND)))
-- \U_div|Add0~35\ = CARRY((!\U_div|Add0~33\) # (!\U_div|count1\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(18),
	datad => VCC,
	cin => \U_div|Add0~33\,
	combout => \U_div|Add0~34_combout\,
	cout => \U_div|Add0~35\);

-- Location: LCCOMB_X16_Y17_N16
\U_div|count1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~6_combout\ = (\U_div|Add0~34_combout\ & !\U_div|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_div|Add0~34_combout\,
	datad => \U_div|Equal0~8_combout\,
	combout => \U_div|count1~6_combout\);

-- Location: FF_X16_Y17_N17
\U_div|count1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(18));

-- Location: LCCOMB_X17_Y17_N12
\U_div|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~36_combout\ = (\U_div|count1\(19) & (\U_div|Add0~35\ $ (GND))) # (!\U_div|count1\(19) & (!\U_div|Add0~35\ & VCC))
-- \U_div|Add0~37\ = CARRY((\U_div|count1\(19) & !\U_div|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(19),
	datad => VCC,
	cin => \U_div|Add0~35\,
	combout => \U_div|Add0~36_combout\,
	cout => \U_div|Add0~37\);

-- Location: LCCOMB_X17_Y17_N26
\U_div|count1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~7_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_div|Equal0~8_combout\,
	datad => \U_div|Add0~36_combout\,
	combout => \U_div|count1~7_combout\);

-- Location: FF_X17_Y17_N27
\U_div|count1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(19));

-- Location: LCCOMB_X16_Y17_N14
\U_div|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~5_combout\ = (\U_div|count1\(16) & (\U_div|count1\(18) & (!\U_div|count1\(17) & \U_div|count1\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(16),
	datab => \U_div|count1\(18),
	datac => \U_div|count1\(17),
	datad => \U_div|count1\(19),
	combout => \U_div|Equal0~5_combout\);

-- Location: LCCOMB_X17_Y17_N14
\U_div|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~38_combout\ = (\U_div|count1\(20) & (!\U_div|Add0~37\)) # (!\U_div|count1\(20) & ((\U_div|Add0~37\) # (GND)))
-- \U_div|Add0~39\ = CARRY((!\U_div|Add0~37\) # (!\U_div|count1\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(20),
	datad => VCC,
	cin => \U_div|Add0~37\,
	combout => \U_div|Add0~38_combout\,
	cout => \U_div|Add0~39\);

-- Location: LCCOMB_X17_Y17_N28
\U_div|count1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~8_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|Equal0~8_combout\,
	datac => \U_div|Add0~38_combout\,
	combout => \U_div|count1~8_combout\);

-- Location: FF_X17_Y17_N29
\U_div|count1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(20));

-- Location: LCCOMB_X17_Y17_N16
\U_div|Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~40_combout\ = (\U_div|count1\(21) & (\U_div|Add0~39\ $ (GND))) # (!\U_div|count1\(21) & (!\U_div|Add0~39\ & VCC))
-- \U_div|Add0~41\ = CARRY((\U_div|count1\(21) & !\U_div|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(21),
	datad => VCC,
	cin => \U_div|Add0~39\,
	combout => \U_div|Add0~40_combout\,
	cout => \U_div|Add0~41\);

-- Location: LCCOMB_X17_Y17_N30
\U_div|count1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~9_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_div|Equal0~8_combout\,
	datad => \U_div|Add0~40_combout\,
	combout => \U_div|count1~9_combout\);

-- Location: FF_X17_Y17_N31
\U_div|count1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(21));

-- Location: LCCOMB_X17_Y17_N18
\U_div|Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~42_combout\ = (\U_div|count1\(22) & (!\U_div|Add0~41\)) # (!\U_div|count1\(22) & ((\U_div|Add0~41\) # (GND)))
-- \U_div|Add0~43\ = CARRY((!\U_div|Add0~41\) # (!\U_div|count1\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(22),
	datad => VCC,
	cin => \U_div|Add0~41\,
	combout => \U_div|Add0~42_combout\,
	cout => \U_div|Add0~43\);

-- Location: LCCOMB_X16_Y17_N2
\U_div|count1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~10_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_div|Equal0~8_combout\,
	datad => \U_div|Add0~42_combout\,
	combout => \U_div|count1~10_combout\);

-- Location: FF_X16_Y17_N3
\U_div|count1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(22));

-- Location: LCCOMB_X17_Y17_N20
\U_div|Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~44_combout\ = (\U_div|count1\(23) & (\U_div|Add0~43\ $ (GND))) # (!\U_div|count1\(23) & (!\U_div|Add0~43\ & VCC))
-- \U_div|Add0~45\ = CARRY((\U_div|count1\(23) & !\U_div|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(23),
	datad => VCC,
	cin => \U_div|Add0~43\,
	combout => \U_div|Add0~44_combout\,
	cout => \U_div|Add0~45\);

-- Location: FF_X17_Y17_N21
\U_div|count1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(23));

-- Location: LCCOMB_X17_Y17_N22
\U_div|Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~46_combout\ = (\U_div|count1\(24) & (!\U_div|Add0~45\)) # (!\U_div|count1\(24) & ((\U_div|Add0~45\) # (GND)))
-- \U_div|Add0~47\ = CARRY((!\U_div|Add0~45\) # (!\U_div|count1\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_div|count1\(24),
	datad => VCC,
	cin => \U_div|Add0~45\,
	combout => \U_div|Add0~46_combout\,
	cout => \U_div|Add0~47\);

-- Location: LCCOMB_X16_Y17_N4
\U_div|count1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|count1~11_combout\ = (!\U_div|Equal0~8_combout\ & \U_div|Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_div|Equal0~8_combout\,
	datad => \U_div|Add0~46_combout\,
	combout => \U_div|count1~11_combout\);

-- Location: FF_X16_Y17_N5
\U_div|count1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|count1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(24));

-- Location: LCCOMB_X17_Y17_N24
\U_div|Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Add0~48_combout\ = \U_div|Add0~47\ $ (!\U_div|count1\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U_div|count1\(25),
	cin => \U_div|Add0~47\,
	combout => \U_div|Add0~48_combout\);

-- Location: FF_X17_Y17_N25
\U_div|count1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|count1\(25));

-- Location: LCCOMB_X16_Y17_N24
\U_div|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~7_combout\ = (\U_div|count1\(24) & !\U_div|count1\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_div|count1\(24),
	datad => \U_div|count1\(25),
	combout => \U_div|Equal0~7_combout\);

-- Location: LCCOMB_X16_Y17_N26
\U_div|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~6_combout\ = (\U_div|count1\(21) & (\U_div|count1\(22) & (!\U_div|count1\(23) & \U_div|count1\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(21),
	datab => \U_div|count1\(22),
	datac => \U_div|count1\(23),
	datad => \U_div|count1\(20),
	combout => \U_div|Equal0~6_combout\);

-- Location: LCCOMB_X16_Y17_N22
\U_div|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~3_combout\ = (\U_div|count1\(13) & (\U_div|count1\(14) & (\U_div|count1\(2) & !\U_div|count1\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(13),
	datab => \U_div|count1\(14),
	datac => \U_div|count1\(2),
	datad => \U_div|count1\(15),
	combout => \U_div|Equal0~3_combout\);

-- Location: LCCOMB_X17_Y18_N6
\U_div|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~1_combout\ = (!\U_div|count1\(8) & (!\U_div|count1\(7) & (!\U_div|count1\(10) & !\U_div|count1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(8),
	datab => \U_div|count1\(7),
	datac => \U_div|count1\(10),
	datad => \U_div|count1\(9),
	combout => \U_div|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y18_N0
\U_div|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~0_combout\ = (\U_div|count1\(11) & (\U_div|count1\(12) & (\U_prod|Udiv|count1\(1) & \U_prod|Udiv|count1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(11),
	datab => \U_div|count1\(12),
	datac => \U_prod|Udiv|count1\(1),
	datad => \U_prod|Udiv|count1\(0),
	combout => \U_div|Equal0~0_combout\);

-- Location: LCCOMB_X16_Y17_N28
\U_div|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~2_combout\ = (!\U_div|count1\(6) & (\U_div|count1\(4) & (\U_div|count1\(3) & \U_div|count1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|count1\(6),
	datab => \U_div|count1\(4),
	datac => \U_div|count1\(3),
	datad => \U_div|count1\(5),
	combout => \U_div|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y17_N12
\U_div|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~4_combout\ = (\U_div|Equal0~3_combout\ & (\U_div|Equal0~1_combout\ & (\U_div|Equal0~0_combout\ & \U_div|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|Equal0~3_combout\,
	datab => \U_div|Equal0~1_combout\,
	datac => \U_div|Equal0~0_combout\,
	datad => \U_div|Equal0~2_combout\,
	combout => \U_div|Equal0~4_combout\);

-- Location: LCCOMB_X16_Y17_N0
\U_div|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|Equal0~8_combout\ = (\U_div|Equal0~5_combout\ & (\U_div|Equal0~7_combout\ & (\U_div|Equal0~6_combout\ & \U_div|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_div|Equal0~5_combout\,
	datab => \U_div|Equal0~7_combout\,
	datac => \U_div|Equal0~6_combout\,
	datad => \U_div|Equal0~4_combout\,
	combout => \U_div|Equal0~8_combout\);

-- Location: LCCOMB_X16_Y17_N10
\U_div|out1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|out1~0_combout\ = \U_div|out1~q\ $ (\U_div|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_div|out1~q\,
	datad => \U_div|Equal0~8_combout\,
	combout => \U_div|out1~0_combout\);

-- Location: LCCOMB_X16_Y17_N30
\U_div|out1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_div|out1~feeder_combout\ = \U_div|out1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_div|out1~0_combout\,
	combout => \U_div|out1~feeder_combout\);

-- Location: FF_X16_Y17_N31
\U_div|out1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_div|out1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_div|out1~q\);

-- Location: CLKCTRL_G14
\U_div|out1~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \U_div|out1~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \U_div|out1~clkctrl_outclk\);

-- Location: IOIBUF_X0_Y25_N1
\sel_prod[3]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sel_prod(3),
	o => \sel_prod[3]~input_o\);

-- Location: IOIBUF_X0_Y26_N1
\sel_prod[2]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sel_prod(2),
	o => \sel_prod[2]~input_o\);

-- Location: IOIBUF_X0_Y26_N8
\sel_prod[1]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sel_prod(1),
	o => \sel_prod[1]~input_o\);

-- Location: IOIBUF_X0_Y25_N22
\coin1000~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_coin1000,
	o => \coin1000~input_o\);

-- Location: IOIBUF_X0_Y24_N1
\reset~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: FF_X28_Y22_N19
\U_saldo|prev1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \coin1000~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|prev1000~q\);

-- Location: LCCOMB_X29_Y23_N12
\U_saldo|cnt1000[0]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[0]~21_combout\ = \U_saldo|cnt1000\(0) $ (VCC)
-- \U_saldo|cnt1000[0]~22\ = CARRY(\U_saldo|cnt1000\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt1000\(0),
	datad => VCC,
	combout => \U_saldo|cnt1000[0]~21_combout\,
	cout => \U_saldo|cnt1000[0]~22\);

-- Location: LCCOMB_X30_Y26_N0
\~GND\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X29_Y23_N13
\U_saldo|cnt1000[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[0]~21_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(0));

-- Location: LCCOMB_X29_Y23_N14
\U_saldo|cnt1000[1]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[1]~23_combout\ = (\U_saldo|cnt1000\(1) & (\U_saldo|cnt1000[0]~22\ & VCC)) # (!\U_saldo|cnt1000\(1) & (!\U_saldo|cnt1000[0]~22\))
-- \U_saldo|cnt1000[1]~24\ = CARRY((!\U_saldo|cnt1000\(1) & !\U_saldo|cnt1000[0]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt1000\(1),
	datad => VCC,
	cin => \U_saldo|cnt1000[0]~22\,
	combout => \U_saldo|cnt1000[1]~23_combout\,
	cout => \U_saldo|cnt1000[1]~24\);

-- Location: FF_X29_Y23_N15
\U_saldo|cnt1000[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[1]~23_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(1));

-- Location: LCCOMB_X29_Y23_N16
\U_saldo|cnt1000[2]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[2]~25_combout\ = (\U_saldo|cnt1000\(2) & ((GND) # (!\U_saldo|cnt1000[1]~24\))) # (!\U_saldo|cnt1000\(2) & (\U_saldo|cnt1000[1]~24\ $ (GND)))
-- \U_saldo|cnt1000[2]~26\ = CARRY((\U_saldo|cnt1000\(2)) # (!\U_saldo|cnt1000[1]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt1000\(2),
	datad => VCC,
	cin => \U_saldo|cnt1000[1]~24\,
	combout => \U_saldo|cnt1000[2]~25_combout\,
	cout => \U_saldo|cnt1000[2]~26\);

-- Location: FF_X29_Y23_N17
\U_saldo|cnt1000[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[2]~25_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(2));

-- Location: LCCOMB_X29_Y23_N18
\U_saldo|cnt1000[3]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[3]~27_combout\ = (\U_saldo|cnt1000\(3) & (\U_saldo|cnt1000[2]~26\ & VCC)) # (!\U_saldo|cnt1000\(3) & (!\U_saldo|cnt1000[2]~26\))
-- \U_saldo|cnt1000[3]~28\ = CARRY((!\U_saldo|cnt1000\(3) & !\U_saldo|cnt1000[2]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt1000\(3),
	datad => VCC,
	cin => \U_saldo|cnt1000[2]~26\,
	combout => \U_saldo|cnt1000[3]~27_combout\,
	cout => \U_saldo|cnt1000[3]~28\);

-- Location: FF_X29_Y23_N19
\U_saldo|cnt1000[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[3]~27_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(3));

-- Location: LCCOMB_X29_Y23_N20
\U_saldo|cnt1000[4]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[4]~29_combout\ = (\U_saldo|cnt1000\(4) & ((GND) # (!\U_saldo|cnt1000[3]~28\))) # (!\U_saldo|cnt1000\(4) & (\U_saldo|cnt1000[3]~28\ $ (GND)))
-- \U_saldo|cnt1000[4]~30\ = CARRY((\U_saldo|cnt1000\(4)) # (!\U_saldo|cnt1000[3]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt1000\(4),
	datad => VCC,
	cin => \U_saldo|cnt1000[3]~28\,
	combout => \U_saldo|cnt1000[4]~29_combout\,
	cout => \U_saldo|cnt1000[4]~30\);

-- Location: FF_X29_Y23_N21
\U_saldo|cnt1000[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[4]~29_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(4));

-- Location: LCCOMB_X29_Y23_N22
\U_saldo|cnt1000[5]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[5]~31_combout\ = (\U_saldo|cnt1000\(5) & (\U_saldo|cnt1000[4]~30\ & VCC)) # (!\U_saldo|cnt1000\(5) & (!\U_saldo|cnt1000[4]~30\))
-- \U_saldo|cnt1000[5]~32\ = CARRY((!\U_saldo|cnt1000\(5) & !\U_saldo|cnt1000[4]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt1000\(5),
	datad => VCC,
	cin => \U_saldo|cnt1000[4]~30\,
	combout => \U_saldo|cnt1000[5]~31_combout\,
	cout => \U_saldo|cnt1000[5]~32\);

-- Location: FF_X29_Y23_N23
\U_saldo|cnt1000[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[5]~31_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(5));

-- Location: LCCOMB_X29_Y23_N24
\U_saldo|cnt1000[6]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[6]~33_combout\ = (\U_saldo|cnt1000\(6) & ((GND) # (!\U_saldo|cnt1000[5]~32\))) # (!\U_saldo|cnt1000\(6) & (\U_saldo|cnt1000[5]~32\ $ (GND)))
-- \U_saldo|cnt1000[6]~34\ = CARRY((\U_saldo|cnt1000\(6)) # (!\U_saldo|cnt1000[5]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt1000\(6),
	datad => VCC,
	cin => \U_saldo|cnt1000[5]~32\,
	combout => \U_saldo|cnt1000[6]~33_combout\,
	cout => \U_saldo|cnt1000[6]~34\);

-- Location: FF_X29_Y23_N25
\U_saldo|cnt1000[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[6]~33_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(6));

-- Location: LCCOMB_X29_Y23_N26
\U_saldo|cnt1000[7]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[7]~35_combout\ = (\U_saldo|cnt1000\(7) & (\U_saldo|cnt1000[6]~34\ & VCC)) # (!\U_saldo|cnt1000\(7) & (!\U_saldo|cnt1000[6]~34\))
-- \U_saldo|cnt1000[7]~36\ = CARRY((!\U_saldo|cnt1000\(7) & !\U_saldo|cnt1000[6]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt1000\(7),
	datad => VCC,
	cin => \U_saldo|cnt1000[6]~34\,
	combout => \U_saldo|cnt1000[7]~35_combout\,
	cout => \U_saldo|cnt1000[7]~36\);

-- Location: FF_X29_Y23_N27
\U_saldo|cnt1000[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[7]~35_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(7));

-- Location: LCCOMB_X29_Y23_N28
\U_saldo|cnt1000[8]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[8]~37_combout\ = (\U_saldo|cnt1000\(8) & ((GND) # (!\U_saldo|cnt1000[7]~36\))) # (!\U_saldo|cnt1000\(8) & (\U_saldo|cnt1000[7]~36\ $ (GND)))
-- \U_saldo|cnt1000[8]~38\ = CARRY((\U_saldo|cnt1000\(8)) # (!\U_saldo|cnt1000[7]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt1000\(8),
	datad => VCC,
	cin => \U_saldo|cnt1000[7]~36\,
	combout => \U_saldo|cnt1000[8]~37_combout\,
	cout => \U_saldo|cnt1000[8]~38\);

-- Location: FF_X29_Y23_N29
\U_saldo|cnt1000[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[8]~37_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(8));

-- Location: LCCOMB_X29_Y23_N30
\U_saldo|cnt1000[9]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[9]~39_combout\ = (\U_saldo|cnt1000\(9) & (\U_saldo|cnt1000[8]~38\ & VCC)) # (!\U_saldo|cnt1000\(9) & (!\U_saldo|cnt1000[8]~38\))
-- \U_saldo|cnt1000[9]~40\ = CARRY((!\U_saldo|cnt1000\(9) & !\U_saldo|cnt1000[8]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt1000\(9),
	datad => VCC,
	cin => \U_saldo|cnt1000[8]~38\,
	combout => \U_saldo|cnt1000[9]~39_combout\,
	cout => \U_saldo|cnt1000[9]~40\);

-- Location: FF_X29_Y23_N31
\U_saldo|cnt1000[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[9]~39_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(9));

-- Location: LCCOMB_X29_Y22_N0
\U_saldo|cnt1000[10]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[10]~41_combout\ = (\U_saldo|cnt1000\(10) & ((GND) # (!\U_saldo|cnt1000[9]~40\))) # (!\U_saldo|cnt1000\(10) & (\U_saldo|cnt1000[9]~40\ $ (GND)))
-- \U_saldo|cnt1000[10]~42\ = CARRY((\U_saldo|cnt1000\(10)) # (!\U_saldo|cnt1000[9]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt1000\(10),
	datad => VCC,
	cin => \U_saldo|cnt1000[9]~40\,
	combout => \U_saldo|cnt1000[10]~41_combout\,
	cout => \U_saldo|cnt1000[10]~42\);

-- Location: FF_X29_Y22_N1
\U_saldo|cnt1000[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[10]~41_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(10));

-- Location: LCCOMB_X29_Y22_N2
\U_saldo|cnt1000[11]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[11]~43_combout\ = (\U_saldo|cnt1000\(11) & (\U_saldo|cnt1000[10]~42\ & VCC)) # (!\U_saldo|cnt1000\(11) & (!\U_saldo|cnt1000[10]~42\))
-- \U_saldo|cnt1000[11]~44\ = CARRY((!\U_saldo|cnt1000\(11) & !\U_saldo|cnt1000[10]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt1000\(11),
	datad => VCC,
	cin => \U_saldo|cnt1000[10]~42\,
	combout => \U_saldo|cnt1000[11]~43_combout\,
	cout => \U_saldo|cnt1000[11]~44\);

-- Location: FF_X29_Y22_N3
\U_saldo|cnt1000[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[11]~43_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(11));

-- Location: LCCOMB_X29_Y22_N4
\U_saldo|cnt1000[12]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[12]~45_combout\ = (\U_saldo|cnt1000\(12) & ((GND) # (!\U_saldo|cnt1000[11]~44\))) # (!\U_saldo|cnt1000\(12) & (\U_saldo|cnt1000[11]~44\ $ (GND)))
-- \U_saldo|cnt1000[12]~46\ = CARRY((\U_saldo|cnt1000\(12)) # (!\U_saldo|cnt1000[11]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt1000\(12),
	datad => VCC,
	cin => \U_saldo|cnt1000[11]~44\,
	combout => \U_saldo|cnt1000[12]~45_combout\,
	cout => \U_saldo|cnt1000[12]~46\);

-- Location: FF_X29_Y22_N5
\U_saldo|cnt1000[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[12]~45_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(12));

-- Location: LCCOMB_X29_Y22_N6
\U_saldo|cnt1000[13]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[13]~47_combout\ = (\U_saldo|cnt1000\(13) & (\U_saldo|cnt1000[12]~46\ & VCC)) # (!\U_saldo|cnt1000\(13) & (!\U_saldo|cnt1000[12]~46\))
-- \U_saldo|cnt1000[13]~48\ = CARRY((!\U_saldo|cnt1000\(13) & !\U_saldo|cnt1000[12]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt1000\(13),
	datad => VCC,
	cin => \U_saldo|cnt1000[12]~46\,
	combout => \U_saldo|cnt1000[13]~47_combout\,
	cout => \U_saldo|cnt1000[13]~48\);

-- Location: FF_X29_Y22_N7
\U_saldo|cnt1000[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[13]~47_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(13));

-- Location: LCCOMB_X29_Y22_N8
\U_saldo|cnt1000[14]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[14]~49_combout\ = (\U_saldo|cnt1000\(14) & ((GND) # (!\U_saldo|cnt1000[13]~48\))) # (!\U_saldo|cnt1000\(14) & (\U_saldo|cnt1000[13]~48\ $ (GND)))
-- \U_saldo|cnt1000[14]~50\ = CARRY((\U_saldo|cnt1000\(14)) # (!\U_saldo|cnt1000[13]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt1000\(14),
	datad => VCC,
	cin => \U_saldo|cnt1000[13]~48\,
	combout => \U_saldo|cnt1000[14]~49_combout\,
	cout => \U_saldo|cnt1000[14]~50\);

-- Location: FF_X29_Y22_N9
\U_saldo|cnt1000[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[14]~49_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(14));

-- Location: LCCOMB_X29_Y22_N10
\U_saldo|cnt1000[15]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[15]~51_combout\ = (\U_saldo|cnt1000\(15) & (\U_saldo|cnt1000[14]~50\ & VCC)) # (!\U_saldo|cnt1000\(15) & (!\U_saldo|cnt1000[14]~50\))
-- \U_saldo|cnt1000[15]~52\ = CARRY((!\U_saldo|cnt1000\(15) & !\U_saldo|cnt1000[14]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt1000\(15),
	datad => VCC,
	cin => \U_saldo|cnt1000[14]~50\,
	combout => \U_saldo|cnt1000[15]~51_combout\,
	cout => \U_saldo|cnt1000[15]~52\);

-- Location: FF_X29_Y22_N11
\U_saldo|cnt1000[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[15]~51_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(15));

-- Location: LCCOMB_X29_Y22_N12
\U_saldo|cnt1000[16]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[16]~53_combout\ = (\U_saldo|cnt1000\(16) & ((GND) # (!\U_saldo|cnt1000[15]~52\))) # (!\U_saldo|cnt1000\(16) & (\U_saldo|cnt1000[15]~52\ $ (GND)))
-- \U_saldo|cnt1000[16]~54\ = CARRY((\U_saldo|cnt1000\(16)) # (!\U_saldo|cnt1000[15]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt1000\(16),
	datad => VCC,
	cin => \U_saldo|cnt1000[15]~52\,
	combout => \U_saldo|cnt1000[16]~53_combout\,
	cout => \U_saldo|cnt1000[16]~54\);

-- Location: FF_X29_Y22_N13
\U_saldo|cnt1000[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[16]~53_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(16));

-- Location: LCCOMB_X29_Y22_N14
\U_saldo|cnt1000[17]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[17]~55_combout\ = (\U_saldo|cnt1000\(17) & (\U_saldo|cnt1000[16]~54\ & VCC)) # (!\U_saldo|cnt1000\(17) & (!\U_saldo|cnt1000[16]~54\))
-- \U_saldo|cnt1000[17]~56\ = CARRY((!\U_saldo|cnt1000\(17) & !\U_saldo|cnt1000[16]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt1000\(17),
	datad => VCC,
	cin => \U_saldo|cnt1000[16]~54\,
	combout => \U_saldo|cnt1000[17]~55_combout\,
	cout => \U_saldo|cnt1000[17]~56\);

-- Location: FF_X29_Y22_N15
\U_saldo|cnt1000[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[17]~55_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(17));

-- Location: LCCOMB_X29_Y22_N16
\U_saldo|cnt1000[18]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[18]~57_combout\ = (\U_saldo|cnt1000\(18) & ((GND) # (!\U_saldo|cnt1000[17]~56\))) # (!\U_saldo|cnt1000\(18) & (\U_saldo|cnt1000[17]~56\ $ (GND)))
-- \U_saldo|cnt1000[18]~58\ = CARRY((\U_saldo|cnt1000\(18)) # (!\U_saldo|cnt1000[17]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt1000\(18),
	datad => VCC,
	cin => \U_saldo|cnt1000[17]~56\,
	combout => \U_saldo|cnt1000[18]~57_combout\,
	cout => \U_saldo|cnt1000[18]~58\);

-- Location: FF_X29_Y22_N17
\U_saldo|cnt1000[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[18]~57_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(18));

-- Location: LCCOMB_X29_Y22_N18
\U_saldo|cnt1000[19]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[19]~59_combout\ = \U_saldo|cnt1000[18]~58\ $ (!\U_saldo|cnt1000\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U_saldo|cnt1000\(19),
	cin => \U_saldo|cnt1000[18]~58\,
	combout => \U_saldo|cnt1000[19]~59_combout\);

-- Location: FF_X29_Y22_N19
\U_saldo|cnt1000[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt1000[19]~59_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|process_0~0_combout\,
	ena => \U_saldo|ALT_INV_cnt1000[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt1000\(19));

-- Location: LCCOMB_X29_Y22_N22
\U_saldo|lock1000~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock1000~0_combout\ = (!\U_saldo|cnt1000\(16) & (!\U_saldo|cnt1000\(19) & (!\U_saldo|cnt1000\(17) & !\U_saldo|cnt1000\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt1000\(16),
	datab => \U_saldo|cnt1000\(19),
	datac => \U_saldo|cnt1000\(17),
	datad => \U_saldo|cnt1000\(18),
	combout => \U_saldo|lock1000~0_combout\);

-- Location: LCCOMB_X29_Y23_N6
\U_saldo|lock1000~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock1000~1_combout\ = (!\U_saldo|cnt1000\(0) & (!\U_saldo|cnt1000\(2) & (!\U_saldo|cnt1000\(1) & !\U_saldo|cnt1000\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt1000\(0),
	datab => \U_saldo|cnt1000\(2),
	datac => \U_saldo|cnt1000\(1),
	datad => \U_saldo|cnt1000\(3),
	combout => \U_saldo|lock1000~1_combout\);

-- Location: LCCOMB_X29_Y23_N4
\U_saldo|lock1000~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock1000~2_combout\ = (!\U_saldo|cnt1000\(5) & (!\U_saldo|cnt1000\(6) & (!\U_saldo|cnt1000\(7) & !\U_saldo|cnt1000\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt1000\(5),
	datab => \U_saldo|cnt1000\(6),
	datac => \U_saldo|cnt1000\(7),
	datad => \U_saldo|cnt1000\(4),
	combout => \U_saldo|lock1000~2_combout\);

-- Location: LCCOMB_X29_Y22_N28
\U_saldo|lock1000~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock1000~4_combout\ = (!\U_saldo|cnt1000\(13) & (!\U_saldo|cnt1000\(14) & (!\U_saldo|cnt1000\(12) & !\U_saldo|cnt1000\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt1000\(13),
	datab => \U_saldo|cnt1000\(14),
	datac => \U_saldo|cnt1000\(12),
	datad => \U_saldo|cnt1000\(15),
	combout => \U_saldo|lock1000~4_combout\);

-- Location: LCCOMB_X29_Y23_N2
\U_saldo|lock1000~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock1000~3_combout\ = (!\U_saldo|cnt1000\(11) & (!\U_saldo|cnt1000\(10) & (!\U_saldo|cnt1000\(9) & !\U_saldo|cnt1000\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt1000\(11),
	datab => \U_saldo|cnt1000\(10),
	datac => \U_saldo|cnt1000\(9),
	datad => \U_saldo|cnt1000\(8),
	combout => \U_saldo|lock1000~3_combout\);

-- Location: LCCOMB_X29_Y23_N8
\U_saldo|lock1000~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock1000~5_combout\ = (\U_saldo|lock1000~1_combout\ & (\U_saldo|lock1000~2_combout\ & (\U_saldo|lock1000~4_combout\ & \U_saldo|lock1000~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|lock1000~1_combout\,
	datab => \U_saldo|lock1000~2_combout\,
	datac => \U_saldo|lock1000~4_combout\,
	datad => \U_saldo|lock1000~3_combout\,
	combout => \U_saldo|lock1000~5_combout\);

-- Location: LCCOMB_X29_Y22_N30
\U_saldo|cnt1000[0]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt1000[0]~20_combout\ = (!\U_saldo|process_0~0_combout\ & (((\U_saldo|lock1000~0_combout\ & \U_saldo|lock1000~5_combout\)) # (!\U_saldo|lock1000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|lock1000~0_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|lock1000~q\,
	datad => \U_saldo|lock1000~5_combout\,
	combout => \U_saldo|cnt1000[0]~20_combout\);

-- Location: LCCOMB_X29_Y22_N24
\U_saldo|lock1000~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock1000~6_combout\ = !\U_saldo|cnt1000[0]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_saldo|cnt1000[0]~20_combout\,
	combout => \U_saldo|lock1000~6_combout\);

-- Location: FF_X29_Y22_N25
\U_saldo|lock1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|lock1000~6_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|lock1000~q\);

-- Location: LCCOMB_X28_Y22_N18
\U_saldo|process_0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|process_0~0_combout\ = (\coin1000~input_o\ & (!\U_saldo|prev1000~q\ & !\U_saldo|lock1000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coin1000~input_o\,
	datac => \U_saldo|prev1000~q\,
	datad => \U_saldo|lock1000~q\,
	combout => \U_saldo|process_0~0_combout\);

-- Location: LCCOMB_X30_Y23_N4
\U_saldo|Add3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~0_combout\ = \U_saldo|saldo_reg\(3) $ (VCC)
-- \U_saldo|Add3~1\ = CARRY(\U_saldo|saldo_reg\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(3),
	datad => VCC,
	combout => \U_saldo|Add3~0_combout\,
	cout => \U_saldo|Add3~1\);

-- Location: LCCOMB_X30_Y23_N28
\U_saldo|saldo_reg~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~4_combout\ = (!\U_saldo|saldo_reg\(12) & (!\U_saldo|saldo_reg\(11) & !\U_saldo|saldo_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(12),
	datac => \U_saldo|saldo_reg\(11),
	datad => \U_saldo|saldo_reg\(10),
	combout => \U_saldo|saldo_reg~4_combout\);

-- Location: LCCOMB_X28_Y22_N8
\U_saldo|saldo_reg~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~7_combout\ = (\U_saldo|process_0~0_combout\ & (\U_saldo|saldo_reg\(13) & ((\U_saldo|LessThan3~2_combout\) # (!\U_saldo|saldo_reg~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg~4_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|saldo_reg\(13),
	datad => \U_saldo|LessThan3~2_combout\,
	combout => \U_saldo|saldo_reg~7_combout\);

-- Location: IOIBUF_X0_Y23_N8
\coin500~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_coin500,
	o => \coin500~input_o\);

-- Location: FF_X28_Y22_N23
\U_saldo|prev500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \coin500~input_o\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|prev500~q\);

-- Location: LCCOMB_X30_Y26_N12
\U_saldo|cnt500[0]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[0]~21_combout\ = \U_saldo|cnt500\(0) $ (VCC)
-- \U_saldo|cnt500[0]~22\ = CARRY(\U_saldo|cnt500\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt500\(0),
	datad => VCC,
	combout => \U_saldo|cnt500[0]~21_combout\,
	cout => \U_saldo|cnt500[0]~22\);

-- Location: FF_X30_Y26_N13
\U_saldo|cnt500[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[0]~21_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(0));

-- Location: LCCOMB_X30_Y26_N14
\U_saldo|cnt500[1]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[1]~23_combout\ = (\U_saldo|cnt500\(1) & (\U_saldo|cnt500[0]~22\ & VCC)) # (!\U_saldo|cnt500\(1) & (!\U_saldo|cnt500[0]~22\))
-- \U_saldo|cnt500[1]~24\ = CARRY((!\U_saldo|cnt500\(1) & !\U_saldo|cnt500[0]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt500\(1),
	datad => VCC,
	cin => \U_saldo|cnt500[0]~22\,
	combout => \U_saldo|cnt500[1]~23_combout\,
	cout => \U_saldo|cnt500[1]~24\);

-- Location: FF_X30_Y26_N15
\U_saldo|cnt500[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[1]~23_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(1));

-- Location: LCCOMB_X30_Y26_N16
\U_saldo|cnt500[2]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[2]~25_combout\ = (\U_saldo|cnt500\(2) & ((GND) # (!\U_saldo|cnt500[1]~24\))) # (!\U_saldo|cnt500\(2) & (\U_saldo|cnt500[1]~24\ $ (GND)))
-- \U_saldo|cnt500[2]~26\ = CARRY((\U_saldo|cnt500\(2)) # (!\U_saldo|cnt500[1]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt500\(2),
	datad => VCC,
	cin => \U_saldo|cnt500[1]~24\,
	combout => \U_saldo|cnt500[2]~25_combout\,
	cout => \U_saldo|cnt500[2]~26\);

-- Location: FF_X30_Y26_N17
\U_saldo|cnt500[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[2]~25_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(2));

-- Location: LCCOMB_X30_Y26_N18
\U_saldo|cnt500[3]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[3]~27_combout\ = (\U_saldo|cnt500\(3) & (\U_saldo|cnt500[2]~26\ & VCC)) # (!\U_saldo|cnt500\(3) & (!\U_saldo|cnt500[2]~26\))
-- \U_saldo|cnt500[3]~28\ = CARRY((!\U_saldo|cnt500\(3) & !\U_saldo|cnt500[2]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt500\(3),
	datad => VCC,
	cin => \U_saldo|cnt500[2]~26\,
	combout => \U_saldo|cnt500[3]~27_combout\,
	cout => \U_saldo|cnt500[3]~28\);

-- Location: FF_X30_Y26_N19
\U_saldo|cnt500[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[3]~27_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(3));

-- Location: LCCOMB_X30_Y26_N20
\U_saldo|cnt500[4]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[4]~29_combout\ = (\U_saldo|cnt500\(4) & ((GND) # (!\U_saldo|cnt500[3]~28\))) # (!\U_saldo|cnt500\(4) & (\U_saldo|cnt500[3]~28\ $ (GND)))
-- \U_saldo|cnt500[4]~30\ = CARRY((\U_saldo|cnt500\(4)) # (!\U_saldo|cnt500[3]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt500\(4),
	datad => VCC,
	cin => \U_saldo|cnt500[3]~28\,
	combout => \U_saldo|cnt500[4]~29_combout\,
	cout => \U_saldo|cnt500[4]~30\);

-- Location: FF_X30_Y26_N21
\U_saldo|cnt500[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[4]~29_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(4));

-- Location: LCCOMB_X30_Y26_N22
\U_saldo|cnt500[5]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[5]~31_combout\ = (\U_saldo|cnt500\(5) & (\U_saldo|cnt500[4]~30\ & VCC)) # (!\U_saldo|cnt500\(5) & (!\U_saldo|cnt500[4]~30\))
-- \U_saldo|cnt500[5]~32\ = CARRY((!\U_saldo|cnt500\(5) & !\U_saldo|cnt500[4]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt500\(5),
	datad => VCC,
	cin => \U_saldo|cnt500[4]~30\,
	combout => \U_saldo|cnt500[5]~31_combout\,
	cout => \U_saldo|cnt500[5]~32\);

-- Location: FF_X30_Y26_N23
\U_saldo|cnt500[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[5]~31_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(5));

-- Location: LCCOMB_X30_Y26_N24
\U_saldo|cnt500[6]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[6]~33_combout\ = (\U_saldo|cnt500\(6) & ((GND) # (!\U_saldo|cnt500[5]~32\))) # (!\U_saldo|cnt500\(6) & (\U_saldo|cnt500[5]~32\ $ (GND)))
-- \U_saldo|cnt500[6]~34\ = CARRY((\U_saldo|cnt500\(6)) # (!\U_saldo|cnt500[5]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt500\(6),
	datad => VCC,
	cin => \U_saldo|cnt500[5]~32\,
	combout => \U_saldo|cnt500[6]~33_combout\,
	cout => \U_saldo|cnt500[6]~34\);

-- Location: FF_X30_Y26_N25
\U_saldo|cnt500[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[6]~33_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(6));

-- Location: LCCOMB_X30_Y26_N26
\U_saldo|cnt500[7]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[7]~35_combout\ = (\U_saldo|cnt500\(7) & (\U_saldo|cnt500[6]~34\ & VCC)) # (!\U_saldo|cnt500\(7) & (!\U_saldo|cnt500[6]~34\))
-- \U_saldo|cnt500[7]~36\ = CARRY((!\U_saldo|cnt500\(7) & !\U_saldo|cnt500[6]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt500\(7),
	datad => VCC,
	cin => \U_saldo|cnt500[6]~34\,
	combout => \U_saldo|cnt500[7]~35_combout\,
	cout => \U_saldo|cnt500[7]~36\);

-- Location: FF_X30_Y26_N27
\U_saldo|cnt500[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[7]~35_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(7));

-- Location: LCCOMB_X30_Y26_N28
\U_saldo|cnt500[8]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[8]~37_combout\ = (\U_saldo|cnt500\(8) & ((GND) # (!\U_saldo|cnt500[7]~36\))) # (!\U_saldo|cnt500\(8) & (\U_saldo|cnt500[7]~36\ $ (GND)))
-- \U_saldo|cnt500[8]~38\ = CARRY((\U_saldo|cnt500\(8)) # (!\U_saldo|cnt500[7]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt500\(8),
	datad => VCC,
	cin => \U_saldo|cnt500[7]~36\,
	combout => \U_saldo|cnt500[8]~37_combout\,
	cout => \U_saldo|cnt500[8]~38\);

-- Location: FF_X30_Y26_N29
\U_saldo|cnt500[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[8]~37_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(8));

-- Location: LCCOMB_X30_Y26_N30
\U_saldo|cnt500[9]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[9]~39_combout\ = (\U_saldo|cnt500\(9) & (\U_saldo|cnt500[8]~38\ & VCC)) # (!\U_saldo|cnt500\(9) & (!\U_saldo|cnt500[8]~38\))
-- \U_saldo|cnt500[9]~40\ = CARRY((!\U_saldo|cnt500\(9) & !\U_saldo|cnt500[8]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt500\(9),
	datad => VCC,
	cin => \U_saldo|cnt500[8]~38\,
	combout => \U_saldo|cnt500[9]~39_combout\,
	cout => \U_saldo|cnt500[9]~40\);

-- Location: FF_X30_Y26_N31
\U_saldo|cnt500[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[9]~39_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(9));

-- Location: LCCOMB_X30_Y25_N0
\U_saldo|cnt500[10]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[10]~41_combout\ = (\U_saldo|cnt500\(10) & ((GND) # (!\U_saldo|cnt500[9]~40\))) # (!\U_saldo|cnt500\(10) & (\U_saldo|cnt500[9]~40\ $ (GND)))
-- \U_saldo|cnt500[10]~42\ = CARRY((\U_saldo|cnt500\(10)) # (!\U_saldo|cnt500[9]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt500\(10),
	datad => VCC,
	cin => \U_saldo|cnt500[9]~40\,
	combout => \U_saldo|cnt500[10]~41_combout\,
	cout => \U_saldo|cnt500[10]~42\);

-- Location: FF_X30_Y25_N1
\U_saldo|cnt500[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[10]~41_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(10));

-- Location: LCCOMB_X30_Y25_N2
\U_saldo|cnt500[11]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[11]~43_combout\ = (\U_saldo|cnt500\(11) & (\U_saldo|cnt500[10]~42\ & VCC)) # (!\U_saldo|cnt500\(11) & (!\U_saldo|cnt500[10]~42\))
-- \U_saldo|cnt500[11]~44\ = CARRY((!\U_saldo|cnt500\(11) & !\U_saldo|cnt500[10]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt500\(11),
	datad => VCC,
	cin => \U_saldo|cnt500[10]~42\,
	combout => \U_saldo|cnt500[11]~43_combout\,
	cout => \U_saldo|cnt500[11]~44\);

-- Location: FF_X30_Y25_N3
\U_saldo|cnt500[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[11]~43_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(11));

-- Location: LCCOMB_X30_Y25_N4
\U_saldo|cnt500[12]~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[12]~45_combout\ = (\U_saldo|cnt500\(12) & ((GND) # (!\U_saldo|cnt500[11]~44\))) # (!\U_saldo|cnt500\(12) & (\U_saldo|cnt500[11]~44\ $ (GND)))
-- \U_saldo|cnt500[12]~46\ = CARRY((\U_saldo|cnt500\(12)) # (!\U_saldo|cnt500[11]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt500\(12),
	datad => VCC,
	cin => \U_saldo|cnt500[11]~44\,
	combout => \U_saldo|cnt500[12]~45_combout\,
	cout => \U_saldo|cnt500[12]~46\);

-- Location: FF_X30_Y25_N5
\U_saldo|cnt500[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[12]~45_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(12));

-- Location: LCCOMB_X30_Y25_N6
\U_saldo|cnt500[13]~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[13]~47_combout\ = (\U_saldo|cnt500\(13) & (\U_saldo|cnt500[12]~46\ & VCC)) # (!\U_saldo|cnt500\(13) & (!\U_saldo|cnt500[12]~46\))
-- \U_saldo|cnt500[13]~48\ = CARRY((!\U_saldo|cnt500\(13) & !\U_saldo|cnt500[12]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt500\(13),
	datad => VCC,
	cin => \U_saldo|cnt500[12]~46\,
	combout => \U_saldo|cnt500[13]~47_combout\,
	cout => \U_saldo|cnt500[13]~48\);

-- Location: FF_X30_Y25_N7
\U_saldo|cnt500[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[13]~47_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(13));

-- Location: LCCOMB_X30_Y25_N8
\U_saldo|cnt500[14]~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[14]~49_combout\ = (\U_saldo|cnt500\(14) & ((GND) # (!\U_saldo|cnt500[13]~48\))) # (!\U_saldo|cnt500\(14) & (\U_saldo|cnt500[13]~48\ $ (GND)))
-- \U_saldo|cnt500[14]~50\ = CARRY((\U_saldo|cnt500\(14)) # (!\U_saldo|cnt500[13]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt500\(14),
	datad => VCC,
	cin => \U_saldo|cnt500[13]~48\,
	combout => \U_saldo|cnt500[14]~49_combout\,
	cout => \U_saldo|cnt500[14]~50\);

-- Location: FF_X30_Y25_N9
\U_saldo|cnt500[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[14]~49_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(14));

-- Location: LCCOMB_X30_Y25_N10
\U_saldo|cnt500[15]~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[15]~51_combout\ = (\U_saldo|cnt500\(15) & (\U_saldo|cnt500[14]~50\ & VCC)) # (!\U_saldo|cnt500\(15) & (!\U_saldo|cnt500[14]~50\))
-- \U_saldo|cnt500[15]~52\ = CARRY((!\U_saldo|cnt500\(15) & !\U_saldo|cnt500[14]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt500\(15),
	datad => VCC,
	cin => \U_saldo|cnt500[14]~50\,
	combout => \U_saldo|cnt500[15]~51_combout\,
	cout => \U_saldo|cnt500[15]~52\);

-- Location: FF_X30_Y25_N11
\U_saldo|cnt500[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[15]~51_combout\,
	asdata => \~GND~combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(15));

-- Location: LCCOMB_X30_Y25_N12
\U_saldo|cnt500[16]~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[16]~53_combout\ = (\U_saldo|cnt500\(16) & ((GND) # (!\U_saldo|cnt500[15]~52\))) # (!\U_saldo|cnt500\(16) & (\U_saldo|cnt500[15]~52\ $ (GND)))
-- \U_saldo|cnt500[16]~54\ = CARRY((\U_saldo|cnt500\(16)) # (!\U_saldo|cnt500[15]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt500\(16),
	datad => VCC,
	cin => \U_saldo|cnt500[15]~52\,
	combout => \U_saldo|cnt500[16]~53_combout\,
	cout => \U_saldo|cnt500[16]~54\);

-- Location: FF_X30_Y25_N13
\U_saldo|cnt500[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[16]~53_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(16));

-- Location: LCCOMB_X30_Y25_N14
\U_saldo|cnt500[17]~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[17]~55_combout\ = (\U_saldo|cnt500\(17) & (\U_saldo|cnt500[16]~54\ & VCC)) # (!\U_saldo|cnt500\(17) & (!\U_saldo|cnt500[16]~54\))
-- \U_saldo|cnt500[17]~56\ = CARRY((!\U_saldo|cnt500\(17) & !\U_saldo|cnt500[16]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt500\(17),
	datad => VCC,
	cin => \U_saldo|cnt500[16]~54\,
	combout => \U_saldo|cnt500[17]~55_combout\,
	cout => \U_saldo|cnt500[17]~56\);

-- Location: FF_X30_Y25_N15
\U_saldo|cnt500[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[17]~55_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(17));

-- Location: LCCOMB_X30_Y25_N16
\U_saldo|cnt500[18]~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[18]~57_combout\ = (\U_saldo|cnt500\(18) & ((GND) # (!\U_saldo|cnt500[17]~56\))) # (!\U_saldo|cnt500\(18) & (\U_saldo|cnt500[17]~56\ $ (GND)))
-- \U_saldo|cnt500[18]~58\ = CARRY((\U_saldo|cnt500\(18)) # (!\U_saldo|cnt500[17]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|cnt500\(18),
	datad => VCC,
	cin => \U_saldo|cnt500[17]~56\,
	combout => \U_saldo|cnt500[18]~57_combout\,
	cout => \U_saldo|cnt500[18]~58\);

-- Location: FF_X30_Y25_N17
\U_saldo|cnt500[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[18]~57_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(18));

-- Location: LCCOMB_X30_Y25_N18
\U_saldo|cnt500[19]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[19]~59_combout\ = \U_saldo|cnt500[18]~58\ $ (!\U_saldo|cnt500\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U_saldo|cnt500\(19),
	cin => \U_saldo|cnt500[18]~58\,
	combout => \U_saldo|cnt500[19]~59_combout\);

-- Location: FF_X30_Y25_N19
\U_saldo|cnt500[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|cnt500[19]~59_combout\,
	asdata => VCC,
	clrn => \ALT_INV_reset~input_o\,
	sload => \U_saldo|ALT_INV_process_0~1_combout\,
	ena => \U_saldo|ALT_INV_cnt500[5]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|cnt500\(19));

-- Location: LCCOMB_X30_Y25_N26
\U_saldo|lock500~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock500~0_combout\ = (!\U_saldo|cnt500\(16) & (!\U_saldo|cnt500\(19) & (!\U_saldo|cnt500\(17) & !\U_saldo|cnt500\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt500\(16),
	datab => \U_saldo|cnt500\(19),
	datac => \U_saldo|cnt500\(17),
	datad => \U_saldo|cnt500\(18),
	combout => \U_saldo|lock500~0_combout\);

-- Location: LCCOMB_X30_Y26_N10
\U_saldo|lock500~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock500~2_combout\ = (!\U_saldo|cnt500\(7) & (!\U_saldo|cnt500\(6) & (!\U_saldo|cnt500\(5) & !\U_saldo|cnt500\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt500\(7),
	datab => \U_saldo|cnt500\(6),
	datac => \U_saldo|cnt500\(5),
	datad => \U_saldo|cnt500\(4),
	combout => \U_saldo|lock500~2_combout\);

-- Location: LCCOMB_X30_Y26_N4
\U_saldo|lock500~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock500~1_combout\ = (!\U_saldo|cnt500\(0) & (!\U_saldo|cnt500\(2) & (!\U_saldo|cnt500\(1) & !\U_saldo|cnt500\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt500\(0),
	datab => \U_saldo|cnt500\(2),
	datac => \U_saldo|cnt500\(1),
	datad => \U_saldo|cnt500\(3),
	combout => \U_saldo|lock500~1_combout\);

-- Location: LCCOMB_X30_Y26_N8
\U_saldo|lock500~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock500~3_combout\ = (!\U_saldo|cnt500\(11) & (!\U_saldo|cnt500\(8) & (!\U_saldo|cnt500\(9) & !\U_saldo|cnt500\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt500\(11),
	datab => \U_saldo|cnt500\(8),
	datac => \U_saldo|cnt500\(9),
	datad => \U_saldo|cnt500\(10),
	combout => \U_saldo|lock500~3_combout\);

-- Location: LCCOMB_X30_Y25_N20
\U_saldo|lock500~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock500~4_combout\ = (!\U_saldo|cnt500\(15) & (!\U_saldo|cnt500\(14) & (!\U_saldo|cnt500\(12) & !\U_saldo|cnt500\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|cnt500\(15),
	datab => \U_saldo|cnt500\(14),
	datac => \U_saldo|cnt500\(12),
	datad => \U_saldo|cnt500\(13),
	combout => \U_saldo|lock500~4_combout\);

-- Location: LCCOMB_X30_Y26_N6
\U_saldo|lock500~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock500~5_combout\ = (\U_saldo|lock500~2_combout\ & (\U_saldo|lock500~1_combout\ & (\U_saldo|lock500~3_combout\ & \U_saldo|lock500~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|lock500~2_combout\,
	datab => \U_saldo|lock500~1_combout\,
	datac => \U_saldo|lock500~3_combout\,
	datad => \U_saldo|lock500~4_combout\,
	combout => \U_saldo|lock500~5_combout\);

-- Location: LCCOMB_X30_Y25_N22
\U_saldo|cnt500[5]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|cnt500[5]~20_combout\ = (\U_saldo|process_0~1_combout\ & (((\U_saldo|lock500~0_combout\ & \U_saldo|lock500~5_combout\)) # (!\U_saldo|lock500~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|lock500~0_combout\,
	datab => \U_saldo|lock500~q\,
	datac => \U_saldo|lock500~5_combout\,
	datad => \U_saldo|process_0~1_combout\,
	combout => \U_saldo|cnt500[5]~20_combout\);

-- Location: LCCOMB_X30_Y25_N24
\U_saldo|lock500~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|lock500~6_combout\ = !\U_saldo|cnt500[5]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_saldo|cnt500[5]~20_combout\,
	combout => \U_saldo|lock500~6_combout\);

-- Location: FF_X30_Y25_N25
\U_saldo|lock500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|lock500~6_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|lock500~q\);

-- Location: LCCOMB_X28_Y22_N24
\U_saldo|process_0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|process_0~1_combout\ = (\U_saldo|prev500~q\) # ((\U_saldo|lock500~q\) # (!\coin500~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|prev500~q\,
	datac => \coin500~input_o\,
	datad => \U_saldo|lock500~q\,
	combout => \U_saldo|process_0~1_combout\);

-- Location: LCCOMB_X28_Y22_N30
\U_saldo|saldo_reg~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~8_combout\ = (\U_saldo|saldo_reg~7_combout\) # ((!\U_saldo|process_0~0_combout\ & !\U_saldo|process_0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|saldo_reg~7_combout\,
	datad => \U_saldo|process_0~1_combout\,
	combout => \U_saldo|saldo_reg~8_combout\);

-- Location: LCCOMB_X30_Y23_N6
\U_saldo|Add3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~2_combout\ = (\U_saldo|saldo_reg\(4) & (!\U_saldo|Add3~1\)) # (!\U_saldo|saldo_reg\(4) & ((\U_saldo|Add3~1\) # (GND)))
-- \U_saldo|Add3~3\ = CARRY((!\U_saldo|Add3~1\) # (!\U_saldo|saldo_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(4),
	datad => VCC,
	cin => \U_saldo|Add3~1\,
	combout => \U_saldo|Add3~2_combout\,
	cout => \U_saldo|Add3~3\);

-- Location: LCCOMB_X30_Y23_N8
\U_saldo|Add3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~4_combout\ = (\U_saldo|saldo_reg\(5) & ((GND) # (!\U_saldo|Add3~3\))) # (!\U_saldo|saldo_reg\(5) & (\U_saldo|Add3~3\ $ (GND)))
-- \U_saldo|Add3~5\ = CARRY((\U_saldo|saldo_reg\(5)) # (!\U_saldo|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(5),
	datad => VCC,
	cin => \U_saldo|Add3~3\,
	combout => \U_saldo|Add3~4_combout\,
	cout => \U_saldo|Add3~5\);

-- Location: LCCOMB_X30_Y23_N10
\U_saldo|Add3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~6_combout\ = (\U_saldo|saldo_reg\(6) & (\U_saldo|Add3~5\ & VCC)) # (!\U_saldo|saldo_reg\(6) & (!\U_saldo|Add3~5\))
-- \U_saldo|Add3~7\ = CARRY((!\U_saldo|saldo_reg\(6) & !\U_saldo|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(6),
	datad => VCC,
	cin => \U_saldo|Add3~5\,
	combout => \U_saldo|Add3~6_combout\,
	cout => \U_saldo|Add3~7\);

-- Location: LCCOMB_X30_Y23_N12
\U_saldo|Add3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~8_combout\ = (\U_saldo|saldo_reg\(7) & ((GND) # (!\U_saldo|Add3~7\))) # (!\U_saldo|saldo_reg\(7) & (\U_saldo|Add3~7\ $ (GND)))
-- \U_saldo|Add3~9\ = CARRY((\U_saldo|saldo_reg\(7)) # (!\U_saldo|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(7),
	datad => VCC,
	cin => \U_saldo|Add3~7\,
	combout => \U_saldo|Add3~8_combout\,
	cout => \U_saldo|Add3~9\);

-- Location: LCCOMB_X30_Y23_N14
\U_saldo|Add3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~10_combout\ = (\U_saldo|saldo_reg\(8) & (\U_saldo|Add3~9\ & VCC)) # (!\U_saldo|saldo_reg\(8) & (!\U_saldo|Add3~9\))
-- \U_saldo|Add3~11\ = CARRY((!\U_saldo|saldo_reg\(8) & !\U_saldo|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(8),
	datad => VCC,
	cin => \U_saldo|Add3~9\,
	combout => \U_saldo|Add3~10_combout\,
	cout => \U_saldo|Add3~11\);

-- Location: LCCOMB_X30_Y23_N16
\U_saldo|Add3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~12_combout\ = (\U_saldo|saldo_reg\(9) & ((GND) # (!\U_saldo|Add3~11\))) # (!\U_saldo|saldo_reg\(9) & (\U_saldo|Add3~11\ $ (GND)))
-- \U_saldo|Add3~13\ = CARRY((\U_saldo|saldo_reg\(9)) # (!\U_saldo|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(9),
	datad => VCC,
	cin => \U_saldo|Add3~11\,
	combout => \U_saldo|Add3~12_combout\,
	cout => \U_saldo|Add3~13\);

-- Location: LCCOMB_X27_Y23_N14
\U_saldo|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add2~12_combout\ = (\U_saldo|saldo_reg\(8) & ((GND) # (!\U_saldo|Add2~11\))) # (!\U_saldo|saldo_reg\(8) & (\U_saldo|Add2~11\ $ (GND)))
-- \U_saldo|Add2~13\ = CARRY((\U_saldo|saldo_reg\(8)) # (!\U_saldo|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(8),
	datad => VCC,
	cin => \U_saldo|Add2~11\,
	combout => \U_saldo|Add2~12_combout\,
	cout => \U_saldo|Add2~13\);

-- Location: LCCOMB_X27_Y23_N16
\U_saldo|Add2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add2~14_combout\ = (\U_saldo|saldo_reg\(9) & (!\U_saldo|Add2~13\)) # (!\U_saldo|saldo_reg\(9) & ((\U_saldo|Add2~13\) # (GND)))
-- \U_saldo|Add2~15\ = CARRY((!\U_saldo|Add2~13\) # (!\U_saldo|saldo_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(9),
	datad => VCC,
	cin => \U_saldo|Add2~13\,
	combout => \U_saldo|Add2~14_combout\,
	cout => \U_saldo|Add2~15\);

-- Location: LCCOMB_X31_Y23_N16
\U_saldo|Add3~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~27_combout\ = (!\U_saldo|saldo_reg~6_combout\ & ((\U_saldo|process_0~0_combout\ & (\U_saldo|Add3~12_combout\)) # (!\U_saldo|process_0~0_combout\ & ((\U_saldo|Add2~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add3~12_combout\,
	datab => \U_saldo|saldo_reg~6_combout\,
	datac => \U_saldo|process_0~0_combout\,
	datad => \U_saldo|Add2~14_combout\,
	combout => \U_saldo|Add3~27_combout\);

-- Location: LCCOMB_X28_Y22_N26
\U_saldo|saldo_reg[10]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg[10]~12_combout\ = (\U_saldo|process_0~0_combout\) # ((\coin500~input_o\ & (!\U_saldo|lock500~q\ & !\U_saldo|prev500~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coin500~input_o\,
	datab => \U_saldo|lock500~q\,
	datac => \U_saldo|process_0~0_combout\,
	datad => \U_saldo|prev500~q\,
	combout => \U_saldo|saldo_reg[10]~12_combout\);

-- Location: FF_X31_Y23_N17
\U_saldo|saldo_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|Add3~27_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_saldo|saldo_reg[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(9));

-- Location: LCCOMB_X28_Y22_N22
\U_saldo|LessThan3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|LessThan3~0_combout\ = (!\U_saldo|saldo_reg\(6) & !\U_saldo|saldo_reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(6),
	datad => \U_saldo|saldo_reg\(7),
	combout => \U_saldo|LessThan3~0_combout\);

-- Location: LCCOMB_X28_Y22_N16
\U_saldo|LessThan2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|LessThan2~0_combout\ = (\U_saldo|saldo_reg\(5) & ((\U_saldo|saldo_reg\(4)) # ((\U_saldo|saldo_reg\(3) & \U_saldo|saldo_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(5),
	datab => \U_saldo|saldo_reg\(4),
	datac => \U_saldo|saldo_reg\(3),
	datad => \U_saldo|saldo_reg\(2),
	combout => \U_saldo|LessThan2~0_combout\);

-- Location: LCCOMB_X28_Y22_N4
\U_saldo|LessThan2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|LessThan2~1_combout\ = (\U_saldo|saldo_reg\(8) & (\U_saldo|saldo_reg\(9) & ((\U_saldo|LessThan2~0_combout\) # (!\U_saldo|LessThan3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(8),
	datab => \U_saldo|saldo_reg\(9),
	datac => \U_saldo|LessThan3~0_combout\,
	datad => \U_saldo|LessThan2~0_combout\,
	combout => \U_saldo|LessThan2~1_combout\);

-- Location: LCCOMB_X28_Y22_N2
\U_saldo|saldo_reg[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg[2]~9_combout\ = (\U_saldo|saldo_reg\(13) & ((\U_saldo|LessThan2~1_combout\) # (!\U_saldo|saldo_reg~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(13),
	datab => \U_saldo|LessThan2~1_combout\,
	datad => \U_saldo|saldo_reg~4_combout\,
	combout => \U_saldo|saldo_reg[2]~9_combout\);

-- Location: LCCOMB_X27_Y23_N2
\U_saldo|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add2~0_combout\ = \U_saldo|saldo_reg\(2) $ (VCC)
-- \U_saldo|Add2~1\ = CARRY(\U_saldo|saldo_reg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(2),
	datad => VCC,
	combout => \U_saldo|Add2~0_combout\,
	cout => \U_saldo|Add2~1\);

-- Location: LCCOMB_X28_Y22_N28
\U_saldo|saldo_reg[2]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg[2]~10_combout\ = (\U_saldo|Add2~0_combout\) # ((!\U_saldo|prev1000~q\ & (\coin1000~input_o\ & !\U_saldo|lock1000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|prev1000~q\,
	datab => \U_saldo|Add2~0_combout\,
	datac => \coin1000~input_o\,
	datad => \U_saldo|lock1000~q\,
	combout => \U_saldo|saldo_reg[2]~10_combout\);

-- Location: LCCOMB_X27_Y22_N14
\U_saldo|saldo_reg[2]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg[2]~11_combout\ = (\U_saldo|saldo_reg~8_combout\ & ((\U_saldo|saldo_reg[2]~9_combout\) # ((\U_saldo|saldo_reg[2]~10_combout\)))) # (!\U_saldo|saldo_reg~8_combout\ & (((\U_saldo|saldo_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg~8_combout\,
	datab => \U_saldo|saldo_reg[2]~9_combout\,
	datac => \U_saldo|saldo_reg\(2),
	datad => \U_saldo|saldo_reg[2]~10_combout\,
	combout => \U_saldo|saldo_reg[2]~11_combout\);

-- Location: FF_X27_Y22_N15
\U_saldo|saldo_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|saldo_reg[2]~11_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(2));

-- Location: LCCOMB_X27_Y23_N4
\U_saldo|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add2~2_combout\ = (\U_saldo|saldo_reg\(3) & (!\U_saldo|Add2~1\)) # (!\U_saldo|saldo_reg\(3) & ((\U_saldo|Add2~1\) # (GND)))
-- \U_saldo|Add2~3\ = CARRY((!\U_saldo|Add2~1\) # (!\U_saldo|saldo_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(3),
	datad => VCC,
	cin => \U_saldo|Add2~1\,
	combout => \U_saldo|Add2~2_combout\,
	cout => \U_saldo|Add2~3\);

-- Location: LCCOMB_X28_Y23_N20
\U_saldo|Add3~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~32_combout\ = (\U_saldo|saldo_reg~6_combout\) # ((\U_saldo|process_0~0_combout\ & (\U_saldo|Add3~0_combout\)) # (!\U_saldo|process_0~0_combout\ & ((\U_saldo|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|process_0~0_combout\,
	datab => \U_saldo|Add3~0_combout\,
	datac => \U_saldo|Add2~2_combout\,
	datad => \U_saldo|saldo_reg~6_combout\,
	combout => \U_saldo|Add3~32_combout\);

-- Location: FF_X27_Y22_N9
\U_saldo|saldo_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|Add3~32_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_saldo|saldo_reg[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(3));

-- Location: LCCOMB_X27_Y23_N6
\U_saldo|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add2~4_combout\ = (\U_saldo|saldo_reg\(4) & ((GND) # (!\U_saldo|Add2~3\))) # (!\U_saldo|saldo_reg\(4) & (\U_saldo|Add2~3\ $ (GND)))
-- \U_saldo|Add2~5\ = CARRY((\U_saldo|saldo_reg\(4)) # (!\U_saldo|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(4),
	datad => VCC,
	cin => \U_saldo|Add2~3\,
	combout => \U_saldo|Add2~4_combout\,
	cout => \U_saldo|Add2~5\);

-- Location: LCCOMB_X27_Y23_N28
\U_saldo|Add3~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~31_combout\ = (\U_saldo|saldo_reg~6_combout\) # ((\U_saldo|process_0~0_combout\ & ((\U_saldo|Add3~2_combout\))) # (!\U_saldo|process_0~0_combout\ & (\U_saldo|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add2~4_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|Add3~2_combout\,
	datad => \U_saldo|saldo_reg~6_combout\,
	combout => \U_saldo|Add3~31_combout\);

-- Location: FF_X28_Y22_N3
\U_saldo|saldo_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|Add3~31_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_saldo|saldo_reg[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(4));

-- Location: LCCOMB_X27_Y23_N8
\U_saldo|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add2~6_combout\ = (\U_saldo|saldo_reg\(5) & (\U_saldo|Add2~5\ & VCC)) # (!\U_saldo|saldo_reg\(5) & (!\U_saldo|Add2~5\))
-- \U_saldo|Add2~7\ = CARRY((!\U_saldo|saldo_reg\(5) & !\U_saldo|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(5),
	datad => VCC,
	cin => \U_saldo|Add2~5\,
	combout => \U_saldo|Add2~6_combout\,
	cout => \U_saldo|Add2~7\);

-- Location: LCCOMB_X28_Y22_N14
\U_saldo|Add3~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~30_combout\ = (!\U_saldo|saldo_reg~6_combout\ & ((\U_saldo|process_0~0_combout\ & ((\U_saldo|Add3~4_combout\))) # (!\U_saldo|process_0~0_combout\ & (\U_saldo|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg~6_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|Add2~6_combout\,
	datad => \U_saldo|Add3~4_combout\,
	combout => \U_saldo|Add3~30_combout\);

-- Location: FF_X27_Y22_N13
\U_saldo|saldo_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|Add3~30_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_saldo|saldo_reg[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(5));

-- Location: LCCOMB_X27_Y23_N10
\U_saldo|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add2~8_combout\ = (\U_saldo|saldo_reg\(6) & ((GND) # (!\U_saldo|Add2~7\))) # (!\U_saldo|saldo_reg\(6) & (\U_saldo|Add2~7\ $ (GND)))
-- \U_saldo|Add2~9\ = CARRY((\U_saldo|saldo_reg\(6)) # (!\U_saldo|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(6),
	datad => VCC,
	cin => \U_saldo|Add2~7\,
	combout => \U_saldo|Add2~8_combout\,
	cout => \U_saldo|Add2~9\);

-- Location: LCCOMB_X28_Y22_N20
\U_saldo|Add3~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~29_combout\ = (!\U_saldo|saldo_reg~6_combout\ & ((\U_saldo|process_0~0_combout\ & ((\U_saldo|Add3~6_combout\))) # (!\U_saldo|process_0~0_combout\ & (\U_saldo|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg~6_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|Add2~8_combout\,
	datad => \U_saldo|Add3~6_combout\,
	combout => \U_saldo|Add3~29_combout\);

-- Location: FF_X28_Y22_N21
\U_saldo|saldo_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|Add3~29_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_saldo|saldo_reg[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(6));

-- Location: LCCOMB_X27_Y23_N12
\U_saldo|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add2~10_combout\ = (\U_saldo|saldo_reg\(7) & (\U_saldo|Add2~9\ & VCC)) # (!\U_saldo|saldo_reg\(7) & (!\U_saldo|Add2~9\))
-- \U_saldo|Add2~11\ = CARRY((!\U_saldo|saldo_reg\(7) & !\U_saldo|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(7),
	datad => VCC,
	cin => \U_saldo|Add2~9\,
	combout => \U_saldo|Add2~10_combout\,
	cout => \U_saldo|Add2~11\);

-- Location: LCCOMB_X28_Y23_N28
\U_saldo|Add3~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~28_combout\ = (!\U_saldo|saldo_reg~6_combout\ & ((\U_saldo|process_0~0_combout\ & ((\U_saldo|Add3~8_combout\))) # (!\U_saldo|process_0~0_combout\ & (\U_saldo|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|process_0~0_combout\,
	datab => \U_saldo|Add2~10_combout\,
	datac => \U_saldo|Add3~8_combout\,
	datad => \U_saldo|saldo_reg~6_combout\,
	combout => \U_saldo|Add3~28_combout\);

-- Location: FF_X28_Y23_N29
\U_saldo|saldo_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|Add3~28_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_saldo|saldo_reg[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(7));

-- Location: LCCOMB_X29_Y23_N0
\U_saldo|Add3~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~26_combout\ = (\U_saldo|saldo_reg~6_combout\) # ((\U_saldo|process_0~0_combout\ & ((\U_saldo|Add3~10_combout\))) # (!\U_saldo|process_0~0_combout\ & (\U_saldo|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add2~12_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|Add3~10_combout\,
	datad => \U_saldo|saldo_reg~6_combout\,
	combout => \U_saldo|Add3~26_combout\);

-- Location: FF_X28_Y23_N31
\U_saldo|saldo_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|Add3~26_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_saldo|saldo_reg[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(8));

-- Location: LCCOMB_X28_Y22_N6
\U_saldo|LessThan3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|LessThan3~1_combout\ = (\U_saldo|saldo_reg\(5) & (\U_saldo|saldo_reg\(3) & \U_saldo|saldo_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(5),
	datac => \U_saldo|saldo_reg\(3),
	datad => \U_saldo|saldo_reg\(4),
	combout => \U_saldo|LessThan3~1_combout\);

-- Location: LCCOMB_X28_Y22_N0
\U_saldo|LessThan3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|LessThan3~2_combout\ = (\U_saldo|saldo_reg\(9)) # ((\U_saldo|saldo_reg\(8) & ((\U_saldo|LessThan3~1_combout\) # (!\U_saldo|LessThan3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(8),
	datab => \U_saldo|saldo_reg\(9),
	datac => \U_saldo|LessThan3~0_combout\,
	datad => \U_saldo|LessThan3~1_combout\,
	combout => \U_saldo|LessThan3~2_combout\);

-- Location: LCCOMB_X28_Y22_N12
\U_saldo|saldo_reg~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~5_combout\ = ((!\U_saldo|process_0~0_combout\ & \U_saldo|LessThan2~1_combout\)) # (!\U_saldo|saldo_reg~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|LessThan2~1_combout\,
	datad => \U_saldo|saldo_reg~4_combout\,
	combout => \U_saldo|saldo_reg~5_combout\);

-- Location: LCCOMB_X28_Y22_N10
\U_saldo|saldo_reg~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|saldo_reg~6_combout\ = (\U_saldo|saldo_reg\(13) & ((\U_saldo|saldo_reg~5_combout\) # ((\U_saldo|process_0~0_combout\ & \U_saldo|LessThan3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|process_0~0_combout\,
	datab => \U_saldo|LessThan3~2_combout\,
	datac => \U_saldo|saldo_reg\(13),
	datad => \U_saldo|saldo_reg~5_combout\,
	combout => \U_saldo|saldo_reg~6_combout\);

-- Location: LCCOMB_X27_Y23_N18
\U_saldo|Add2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add2~16_combout\ = (\U_saldo|saldo_reg\(10) & (\U_saldo|Add2~15\ $ (GND))) # (!\U_saldo|saldo_reg\(10) & (!\U_saldo|Add2~15\ & VCC))
-- \U_saldo|Add2~17\ = CARRY((\U_saldo|saldo_reg\(10) & !\U_saldo|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(10),
	datad => VCC,
	cin => \U_saldo|Add2~15\,
	combout => \U_saldo|Add2~16_combout\,
	cout => \U_saldo|Add2~17\);

-- Location: LCCOMB_X30_Y23_N18
\U_saldo|Add3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~14_combout\ = (\U_saldo|saldo_reg\(10) & (!\U_saldo|Add3~13\)) # (!\U_saldo|saldo_reg\(10) & ((\U_saldo|Add3~13\) # (GND)))
-- \U_saldo|Add3~15\ = CARRY((!\U_saldo|Add3~13\) # (!\U_saldo|saldo_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(10),
	datad => VCC,
	cin => \U_saldo|Add3~13\,
	combout => \U_saldo|Add3~14_combout\,
	cout => \U_saldo|Add3~15\);

-- Location: LCCOMB_X31_Y23_N2
\U_saldo|Add3~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~25_combout\ = (\U_saldo|saldo_reg~6_combout\) # ((\U_saldo|process_0~0_combout\ & ((\U_saldo|Add3~14_combout\))) # (!\U_saldo|process_0~0_combout\ & (\U_saldo|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg~6_combout\,
	datab => \U_saldo|Add2~16_combout\,
	datac => \U_saldo|process_0~0_combout\,
	datad => \U_saldo|Add3~14_combout\,
	combout => \U_saldo|Add3~25_combout\);

-- Location: FF_X31_Y23_N3
\U_saldo|saldo_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_saldo|Add3~25_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_saldo|saldo_reg[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(10));

-- Location: LCCOMB_X27_Y23_N20
\U_saldo|Add2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add2~18_combout\ = (\U_saldo|saldo_reg\(11) & (!\U_saldo|Add2~17\)) # (!\U_saldo|saldo_reg\(11) & ((\U_saldo|Add2~17\) # (GND)))
-- \U_saldo|Add2~19\ = CARRY((!\U_saldo|Add2~17\) # (!\U_saldo|saldo_reg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(11),
	datad => VCC,
	cin => \U_saldo|Add2~17\,
	combout => \U_saldo|Add2~18_combout\,
	cout => \U_saldo|Add2~19\);

-- Location: LCCOMB_X30_Y23_N20
\U_saldo|Add3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~16_combout\ = (\U_saldo|saldo_reg\(11) & (\U_saldo|Add3~15\ $ (GND))) # (!\U_saldo|saldo_reg\(11) & (!\U_saldo|Add3~15\ & VCC))
-- \U_saldo|Add3~17\ = CARRY((\U_saldo|saldo_reg\(11) & !\U_saldo|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(11),
	datad => VCC,
	cin => \U_saldo|Add3~15\,
	combout => \U_saldo|Add3~16_combout\,
	cout => \U_saldo|Add3~17\);

-- Location: LCCOMB_X31_Y23_N20
\U_saldo|Add3~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~24_combout\ = (!\U_saldo|saldo_reg~6_combout\ & ((\U_saldo|process_0~0_combout\ & ((\U_saldo|Add3~16_combout\))) # (!\U_saldo|process_0~0_combout\ & (\U_saldo|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add2~18_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|saldo_reg~6_combout\,
	datad => \U_saldo|Add3~16_combout\,
	combout => \U_saldo|Add3~24_combout\);

-- Location: FF_X32_Y23_N3
\U_saldo|saldo_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|Add3~24_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_saldo|saldo_reg[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(11));

-- Location: LCCOMB_X30_Y23_N22
\U_saldo|Add3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~18_combout\ = (\U_saldo|saldo_reg\(12) & (!\U_saldo|Add3~17\)) # (!\U_saldo|saldo_reg\(12) & ((\U_saldo|Add3~17\) # (GND)))
-- \U_saldo|Add3~19\ = CARRY((!\U_saldo|Add3~17\) # (!\U_saldo|saldo_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(12),
	datad => VCC,
	cin => \U_saldo|Add3~17\,
	combout => \U_saldo|Add3~18_combout\,
	cout => \U_saldo|Add3~19\);

-- Location: LCCOMB_X27_Y23_N22
\U_saldo|Add2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add2~20_combout\ = (\U_saldo|saldo_reg\(12) & (\U_saldo|Add2~19\ $ (GND))) # (!\U_saldo|saldo_reg\(12) & (!\U_saldo|Add2~19\ & VCC))
-- \U_saldo|Add2~21\ = CARRY((\U_saldo|saldo_reg\(12) & !\U_saldo|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(12),
	datad => VCC,
	cin => \U_saldo|Add2~19\,
	combout => \U_saldo|Add2~20_combout\,
	cout => \U_saldo|Add2~21\);

-- Location: LCCOMB_X30_Y23_N26
\U_saldo|Add3~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~23_combout\ = (!\U_saldo|saldo_reg~6_combout\ & ((\U_saldo|process_0~0_combout\ & (\U_saldo|Add3~18_combout\)) # (!\U_saldo|process_0~0_combout\ & ((\U_saldo|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add3~18_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|saldo_reg~6_combout\,
	datad => \U_saldo|Add2~20_combout\,
	combout => \U_saldo|Add3~23_combout\);

-- Location: FF_X31_Y23_N13
\U_saldo|saldo_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|Add3~23_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_saldo|saldo_reg[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(12));

-- Location: LCCOMB_X27_Y23_N24
\U_saldo|Add2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add2~22_combout\ = \U_saldo|Add2~21\ $ (\U_saldo|saldo_reg\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U_saldo|saldo_reg\(13),
	cin => \U_saldo|Add2~21\,
	combout => \U_saldo|Add2~22_combout\);

-- Location: LCCOMB_X30_Y23_N24
\U_saldo|Add3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~20_combout\ = \U_saldo|saldo_reg\(13) $ (!\U_saldo|Add3~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(13),
	cin => \U_saldo|Add3~19\,
	combout => \U_saldo|Add3~20_combout\);

-- Location: LCCOMB_X30_Y23_N30
\U_saldo|Add3~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_saldo|Add3~22_combout\ = (\U_saldo|saldo_reg~6_combout\) # ((\U_saldo|process_0~0_combout\ & ((\U_saldo|Add3~20_combout\))) # (!\U_saldo|process_0~0_combout\ & (\U_saldo|Add2~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|Add2~22_combout\,
	datab => \U_saldo|process_0~0_combout\,
	datac => \U_saldo|saldo_reg~6_combout\,
	datad => \U_saldo|Add3~20_combout\,
	combout => \U_saldo|Add3~22_combout\);

-- Location: FF_X32_Y23_N5
\U_saldo|saldo_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_saldo|Add3~22_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_saldo|saldo_reg[10]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_saldo|saldo_reg\(13));

-- Location: LCCOMB_X26_Y22_N20
\LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = \U_saldo|saldo_reg\(13) $ (((\sel_prod[3]~input_o\ & (\sel_prod[2]~input_o\ & \sel_prod[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \sel_prod[2]~input_o\,
	datac => \sel_prod[1]~input_o\,
	datad => \U_saldo|saldo_reg\(13),
	combout => \LessThan0~0_combout\);

-- Location: IOIBUF_X0_Y27_N1
\confirmar~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_confirmar,
	o => \confirmar~input_o\);

-- Location: LCCOMB_X24_Y22_N0
\Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\sel_prod[2]~input_o\ & (\sel_prod[1]~input_o\ & \sel_prod[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[1]~input_o\,
	datad => \sel_prod[3]~input_o\,
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X26_Y22_N26
\confirmar_valido~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \confirmar_valido~0_combout\ = (\confirmar~input_o\ & ((\U_saldo|saldo_reg\(13)) # (!\Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \confirmar~input_o\,
	datab => \Mux0~0_combout\,
	datad => \U_saldo|saldo_reg\(13),
	combout => \confirmar_valido~0_combout\);

-- Location: IOIBUF_X0_Y25_N15
\sel_prod[0]~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sel_prod(0),
	o => \sel_prod[0]~input_o\);

-- Location: LCCOMB_X27_Y22_N6
\Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (\sel_prod[1]~input_o\ & ((\sel_prod[3]~input_o\ & ((!\sel_prod[2]~input_o\))) # (!\sel_prod[3]~input_o\ & (\sel_prod[0]~input_o\ & \sel_prod[2]~input_o\)))) # (!\sel_prod[1]~input_o\ & (\sel_prod[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[1]~input_o\,
	datab => \sel_prod[3]~input_o\,
	datac => \sel_prod[0]~input_o\,
	datad => \sel_prod[2]~input_o\,
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X24_Y22_N6
\Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (\sel_prod[2]~input_o\ & (((!\sel_prod[3]~input_o\ & !\sel_prod[0]~input_o\)) # (!\sel_prod[1]~input_o\))) # (!\sel_prod[2]~input_o\ & (\sel_prod[3]~input_o\ & (\sel_prod[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[3]~input_o\,
	datac => \sel_prod[1]~input_o\,
	datad => \sel_prod[0]~input_o\,
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X24_Y22_N28
\Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (\sel_prod[1]~input_o\ & (\sel_prod[3]~input_o\ $ (((!\sel_prod[0]~input_o\) # (!\sel_prod[2]~input_o\))))) # (!\sel_prod[1]~input_o\ & (\sel_prod[3]~input_o\ & ((\sel_prod[2]~input_o\) # (\sel_prod[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[3]~input_o\,
	datac => \sel_prod[1]~input_o\,
	datad => \sel_prod[0]~input_o\,
	combout => \Mux3~0_combout\);

-- Location: LCCOMB_X24_Y22_N30
\Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (\sel_prod[2]~input_o\ & ((\sel_prod[1]~input_o\ $ (\sel_prod[0]~input_o\)))) # (!\sel_prod[2]~input_o\ & ((\sel_prod[0]~input_o\) # ((\sel_prod[3]~input_o\ & !\sel_prod[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[3]~input_o\,
	datac => \sel_prod[1]~input_o\,
	datad => \sel_prod[0]~input_o\,
	combout => \Mux4~0_combout\);

-- Location: LCCOMB_X26_Y22_N22
\Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (\sel_prod[3]~input_o\ & ((\sel_prod[2]~input_o\) # ((\sel_prod[1]~input_o\) # (\sel_prod[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \sel_prod[2]~input_o\,
	datac => \sel_prod[1]~input_o\,
	datad => \sel_prod[0]~input_o\,
	combout => \Mux5~0_combout\);

-- Location: LCCOMB_X24_Y22_N16
\Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (\sel_prod[2]~input_o\ & ((\sel_prod[1]~input_o\) # ((!\sel_prod[3]~input_o\ & \sel_prod[0]~input_o\)))) # (!\sel_prod[2]~input_o\ & (\sel_prod[3]~input_o\ & (!\sel_prod[1]~input_o\ & !\sel_prod[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[3]~input_o\,
	datac => \sel_prod[1]~input_o\,
	datad => \sel_prod[0]~input_o\,
	combout => \Mux6~0_combout\);

-- Location: LCCOMB_X24_Y22_N10
\Mux7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux7~0_combout\ = (\sel_prod[0]~input_o\ & ((\sel_prod[1]~input_o\) # ((\sel_prod[2]~input_o\ & \sel_prod[3]~input_o\)))) # (!\sel_prod[0]~input_o\ & (\sel_prod[1]~input_o\ $ (((\sel_prod[2]~input_o\) # (\sel_prod[3]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[3]~input_o\,
	datac => \sel_prod[1]~input_o\,
	datad => \sel_prod[0]~input_o\,
	combout => \Mux7~0_combout\);

-- Location: LCCOMB_X27_Y22_N30
\Mux8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (\sel_prod[0]~input_o\ & (!\sel_prod[1]~input_o\ & (\sel_prod[3]~input_o\ $ (!\sel_prod[2]~input_o\)))) # (!\sel_prod[0]~input_o\ & (((\sel_prod[3]~input_o\) # (\sel_prod[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[1]~input_o\,
	datab => \sel_prod[3]~input_o\,
	datac => \sel_prod[0]~input_o\,
	datad => \sel_prod[2]~input_o\,
	combout => \Mux8~0_combout\);

-- Location: LCCOMB_X24_Y22_N24
\Mux9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = \sel_prod[3]~input_o\ $ (((\sel_prod[1]~input_o\ & (!\sel_prod[2]~input_o\ & !\sel_prod[0]~input_o\)) # (!\sel_prod[1]~input_o\ & ((\sel_prod[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[3]~input_o\,
	datac => \sel_prod[1]~input_o\,
	datad => \sel_prod[0]~input_o\,
	combout => \Mux9~0_combout\);

-- Location: LCCOMB_X27_Y22_N18
\LessThan0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~2_cout\ = CARRY((!\Mux4~0_combout\ & !\U_saldo|saldo_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~0_combout\,
	datab => \U_saldo|saldo_reg\(2),
	datad => VCC,
	cout => \LessThan0~2_cout\);

-- Location: LCCOMB_X27_Y22_N20
\LessThan0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~4_cout\ = CARRY((\U_saldo|saldo_reg\(3) & ((!\LessThan0~2_cout\) # (!\Mux9~0_combout\))) # (!\U_saldo|saldo_reg\(3) & (!\Mux9~0_combout\ & !\LessThan0~2_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(3),
	datab => \Mux9~0_combout\,
	datad => VCC,
	cin => \LessThan0~2_cout\,
	cout => \LessThan0~4_cout\);

-- Location: LCCOMB_X27_Y22_N22
\LessThan0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~6_cout\ = CARRY((\U_saldo|saldo_reg\(4) & (!\Mux8~0_combout\ & !\LessThan0~4_cout\)) # (!\U_saldo|saldo_reg\(4) & ((!\LessThan0~4_cout\) # (!\Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(4),
	datab => \Mux8~0_combout\,
	datad => VCC,
	cin => \LessThan0~4_cout\,
	cout => \LessThan0~6_cout\);

-- Location: LCCOMB_X27_Y22_N24
\LessThan0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~8_cout\ = CARRY((\Mux7~0_combout\ & ((\U_saldo|saldo_reg\(5)) # (!\LessThan0~6_cout\))) # (!\Mux7~0_combout\ & (\U_saldo|saldo_reg\(5) & !\LessThan0~6_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~0_combout\,
	datab => \U_saldo|saldo_reg\(5),
	datad => VCC,
	cin => \LessThan0~6_cout\,
	cout => \LessThan0~8_cout\);

-- Location: LCCOMB_X27_Y22_N26
\LessThan0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~10_cout\ = CARRY((\U_saldo|saldo_reg\(6) & (!\Mux6~0_combout\ & !\LessThan0~8_cout\)) # (!\U_saldo|saldo_reg\(6) & ((!\LessThan0~8_cout\) # (!\Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(6),
	datab => \Mux6~0_combout\,
	datad => VCC,
	cin => \LessThan0~8_cout\,
	cout => \LessThan0~10_cout\);

-- Location: LCCOMB_X27_Y22_N28
\LessThan0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~11_combout\ = (\Mux5~0_combout\ & (\LessThan0~10_cout\ & !\U_saldo|saldo_reg\(7))) # (!\Mux5~0_combout\ & ((\LessThan0~10_cout\) # (!\U_saldo|saldo_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mux5~0_combout\,
	datad => \U_saldo|saldo_reg\(7),
	cin => \LessThan0~10_cout\,
	combout => \LessThan0~11_combout\);

-- Location: LCCOMB_X27_Y22_N16
\LessThan0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~13_combout\ = (\Mux4~0_combout\ & (\U_saldo|saldo_reg\(8) & (\U_saldo|saldo_reg\(9) & !\LessThan0~11_combout\))) # (!\Mux4~0_combout\ & ((\U_saldo|saldo_reg\(9)) # ((\U_saldo|saldo_reg\(8) & !\LessThan0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~0_combout\,
	datab => \U_saldo|saldo_reg\(8),
	datac => \U_saldo|saldo_reg\(9),
	datad => \LessThan0~11_combout\,
	combout => \LessThan0~13_combout\);

-- Location: LCCOMB_X27_Y22_N12
\LessThan0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~14_combout\ = (\Mux3~0_combout\ & (\U_saldo|saldo_reg\(10) & \LessThan0~13_combout\)) # (!\Mux3~0_combout\ & ((\U_saldo|saldo_reg\(10)) # (\LessThan0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~0_combout\,
	datab => \U_saldo|saldo_reg\(10),
	datad => \LessThan0~13_combout\,
	combout => \LessThan0~14_combout\);

-- Location: LCCOMB_X27_Y22_N8
\LessThan0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~15_combout\ = (\Mux2~0_combout\ & (\U_saldo|saldo_reg\(11) & \LessThan0~14_combout\)) # (!\Mux2~0_combout\ & ((\U_saldo|saldo_reg\(11)) # (\LessThan0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux2~0_combout\,
	datab => \U_saldo|saldo_reg\(11),
	datad => \LessThan0~14_combout\,
	combout => \LessThan0~15_combout\);

-- Location: LCCOMB_X27_Y22_N10
\LessThan0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~16_combout\ = (\Mux1~0_combout\ & ((!\U_saldo|saldo_reg\(12)) # (!\LessThan0~15_combout\))) # (!\Mux1~0_combout\ & (!\LessThan0~15_combout\ & !\U_saldo|saldo_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux1~0_combout\,
	datac => \LessThan0~15_combout\,
	datad => \U_saldo|saldo_reg\(12),
	combout => \LessThan0~16_combout\);

-- Location: LCCOMB_X27_Y22_N0
confirmar_valido : cycloneiii_lcell_comb
-- Equation(s):
-- \confirmar_valido~combout\ = (\confirmar_valido~0_combout\ & (!\U_door|active~q\ & ((\LessThan0~0_combout\) # (!\LessThan0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~0_combout\,
	datab => \confirmar_valido~0_combout\,
	datac => \U_door|active~q\,
	datad => \LessThan0~16_combout\,
	combout => \confirmar_valido~combout\);

-- Location: LCCOMB_X26_Y22_N2
\U_door|count[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[0]~6_combout\ = \U_door|count\(0) $ (VCC)
-- \U_door|count[0]~7\ = CARRY(\U_door|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_door|count\(0),
	datad => VCC,
	combout => \U_door|count[0]~6_combout\,
	cout => \U_door|count[0]~7\);

-- Location: LCCOMB_X26_Y22_N24
\U_door|count[4]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[4]~18_combout\ = (!\U_door|active~q\ & (((!\LessThan0~0_combout\ & \LessThan0~16_combout\)) # (!\confirmar_valido~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~0_combout\,
	datab => \U_door|active~q\,
	datac => \LessThan0~16_combout\,
	datad => \confirmar_valido~0_combout\,
	combout => \U_door|count[4]~18_combout\);

-- Location: LCCOMB_X26_Y22_N18
\U_door|count[4]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[4]~19_combout\ = (!\U_door|count[4]~18_combout\ & ((!\U_door|active~1_combout\) # (!\U_door|active~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_door|active~q\,
	datac => \U_door|active~1_combout\,
	datad => \U_door|count[4]~18_combout\,
	combout => \U_door|count[4]~19_combout\);

-- Location: FF_X26_Y22_N3
\U_door|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|count[0]~6_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \confirmar_valido~combout\,
	ena => \U_door|count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|count\(0));

-- Location: LCCOMB_X26_Y22_N4
\U_door|count[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[1]~8_combout\ = (\U_door|count\(1) & (!\U_door|count[0]~7\)) # (!\U_door|count\(1) & ((\U_door|count[0]~7\) # (GND)))
-- \U_door|count[1]~9\ = CARRY((!\U_door|count[0]~7\) # (!\U_door|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_door|count\(1),
	datad => VCC,
	cin => \U_door|count[0]~7\,
	combout => \U_door|count[1]~8_combout\,
	cout => \U_door|count[1]~9\);

-- Location: FF_X26_Y22_N5
\U_door|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|count[1]~8_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \confirmar_valido~combout\,
	ena => \U_door|count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|count\(1));

-- Location: LCCOMB_X26_Y22_N6
\U_door|count[2]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[2]~10_combout\ = (\U_door|count\(2) & (\U_door|count[1]~9\ $ (GND))) # (!\U_door|count\(2) & (!\U_door|count[1]~9\ & VCC))
-- \U_door|count[2]~11\ = CARRY((\U_door|count\(2) & !\U_door|count[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_door|count\(2),
	datad => VCC,
	cin => \U_door|count[1]~9\,
	combout => \U_door|count[2]~10_combout\,
	cout => \U_door|count[2]~11\);

-- Location: FF_X26_Y22_N7
\U_door|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|count[2]~10_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \confirmar_valido~combout\,
	ena => \U_door|count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|count\(2));

-- Location: LCCOMB_X26_Y22_N8
\U_door|count[3]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[3]~12_combout\ = (\U_door|count\(3) & (!\U_door|count[2]~11\)) # (!\U_door|count\(3) & ((\U_door|count[2]~11\) # (GND)))
-- \U_door|count[3]~13\ = CARRY((!\U_door|count[2]~11\) # (!\U_door|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_door|count\(3),
	datad => VCC,
	cin => \U_door|count[2]~11\,
	combout => \U_door|count[3]~12_combout\,
	cout => \U_door|count[3]~13\);

-- Location: FF_X26_Y22_N9
\U_door|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|count[3]~12_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \confirmar_valido~combout\,
	ena => \U_door|count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|count\(3));

-- Location: LCCOMB_X26_Y22_N10
\U_door|count[4]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[4]~14_combout\ = (\U_door|count\(4) & (\U_door|count[3]~13\ $ (GND))) # (!\U_door|count\(4) & (!\U_door|count[3]~13\ & VCC))
-- \U_door|count[4]~15\ = CARRY((\U_door|count\(4) & !\U_door|count[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_door|count\(4),
	datad => VCC,
	cin => \U_door|count[3]~13\,
	combout => \U_door|count[4]~14_combout\,
	cout => \U_door|count[4]~15\);

-- Location: FF_X26_Y22_N11
\U_door|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|count[4]~14_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \confirmar_valido~combout\,
	ena => \U_door|count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|count\(4));

-- Location: LCCOMB_X26_Y22_N12
\U_door|count[5]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|count[5]~16_combout\ = \U_door|count[4]~15\ $ (\U_door|count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U_door|count\(5),
	cin => \U_door|count[4]~15\,
	combout => \U_door|count[5]~16_combout\);

-- Location: FF_X26_Y22_N13
\U_door|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|count[5]~16_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sclr => \confirmar_valido~combout\,
	ena => \U_door|count[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|count\(5));

-- Location: LCCOMB_X26_Y22_N16
\U_door|active~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|active~0_combout\ = (\U_door|count\(2) & (\U_door|count\(3) & ((\U_door|count\(1)) # (\U_door|count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_door|count\(2),
	datab => \U_door|count\(3),
	datac => \U_door|count\(1),
	datad => \U_door|count\(0),
	combout => \U_door|active~0_combout\);

-- Location: LCCOMB_X26_Y22_N14
\U_door|active~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|active~1_combout\ = (\U_door|count\(5)) # ((\U_door|count\(4) & \U_door|active~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_door|count\(5),
	datac => \U_door|count\(4),
	datad => \U_door|active~0_combout\,
	combout => \U_door|active~1_combout\);

-- Location: LCCOMB_X26_Y22_N0
\U_door|active~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_door|active~2_combout\ = (\confirmar_valido~combout\) # ((\U_door|active~q\ & !\U_door|active~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \confirmar_valido~combout\,
	datac => \U_door|active~q\,
	datad => \U_door|active~1_combout\,
	combout => \U_door|active~2_combout\);

-- Location: FF_X26_Y22_N1
\U_door|active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_div|out1~clkctrl_outclk\,
	d => \U_door|active~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_door|active~q\);

-- Location: LCCOMB_X26_Y23_N12
\mostrar_cambio~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mostrar_cambio~0_combout\ = (\confirmar_valido~combout\) # ((\U_door|active~q\ & \mostrar_cambio~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_door|active~q\,
	datac => \mostrar_cambio~q\,
	datad => \confirmar_valido~combout\,
	combout => \mostrar_cambio~0_combout\);

-- Location: LCCOMB_X26_Y23_N10
\mostrar_cambio~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \mostrar_cambio~feeder_combout\ = \mostrar_cambio~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mostrar_cambio~0_combout\,
	combout => \mostrar_cambio~feeder_combout\);

-- Location: FF_X26_Y23_N11
mostrar_cambio : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mostrar_cambio~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mostrar_cambio~q\);

-- Location: LCCOMB_X30_Y22_N4
\U_rest|cambio_reg[2]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[2]~13_combout\ = (\Mux4~0_combout\ & ((\U_saldo|saldo_reg\(2)) # (GND))) # (!\Mux4~0_combout\ & (\U_saldo|saldo_reg\(2) $ (VCC)))
-- \U_rest|cambio_reg[2]~14\ = CARRY((\Mux4~0_combout\) # (\U_saldo|saldo_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~0_combout\,
	datab => \U_saldo|saldo_reg\(2),
	datad => VCC,
	combout => \U_rest|cambio_reg[2]~13_combout\,
	cout => \U_rest|cambio_reg[2]~14\);

-- Location: LCCOMB_X30_Y22_N6
\U_rest|cambio_reg[3]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[3]~15_combout\ = (\Mux9~0_combout\ & ((\U_saldo|saldo_reg\(3) & (!\U_rest|cambio_reg[2]~14\)) # (!\U_saldo|saldo_reg\(3) & ((\U_rest|cambio_reg[2]~14\) # (GND))))) # (!\Mux9~0_combout\ & ((\U_saldo|saldo_reg\(3) & 
-- (\U_rest|cambio_reg[2]~14\ & VCC)) # (!\U_saldo|saldo_reg\(3) & (!\U_rest|cambio_reg[2]~14\))))
-- \U_rest|cambio_reg[3]~16\ = CARRY((\Mux9~0_combout\ & ((!\U_rest|cambio_reg[2]~14\) # (!\U_saldo|saldo_reg\(3)))) # (!\Mux9~0_combout\ & (!\U_saldo|saldo_reg\(3) & !\U_rest|cambio_reg[2]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux9~0_combout\,
	datab => \U_saldo|saldo_reg\(3),
	datad => VCC,
	cin => \U_rest|cambio_reg[2]~14\,
	combout => \U_rest|cambio_reg[3]~15_combout\,
	cout => \U_rest|cambio_reg[3]~16\);

-- Location: LCCOMB_X30_Y22_N8
\U_rest|cambio_reg[4]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[4]~17_combout\ = ((\U_saldo|saldo_reg\(4) $ (\Mux8~0_combout\ $ (!\U_rest|cambio_reg[3]~16\)))) # (GND)
-- \U_rest|cambio_reg[4]~18\ = CARRY((\U_saldo|saldo_reg\(4) & ((\Mux8~0_combout\) # (!\U_rest|cambio_reg[3]~16\))) # (!\U_saldo|saldo_reg\(4) & (\Mux8~0_combout\ & !\U_rest|cambio_reg[3]~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(4),
	datab => \Mux8~0_combout\,
	datad => VCC,
	cin => \U_rest|cambio_reg[3]~16\,
	combout => \U_rest|cambio_reg[4]~17_combout\,
	cout => \U_rest|cambio_reg[4]~18\);

-- Location: LCCOMB_X30_Y22_N10
\U_rest|cambio_reg[5]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[5]~19_combout\ = (\Mux7~0_combout\ & ((\U_saldo|saldo_reg\(5) & (\U_rest|cambio_reg[4]~18\ & VCC)) # (!\U_saldo|saldo_reg\(5) & (!\U_rest|cambio_reg[4]~18\)))) # (!\Mux7~0_combout\ & ((\U_saldo|saldo_reg\(5) & 
-- (!\U_rest|cambio_reg[4]~18\)) # (!\U_saldo|saldo_reg\(5) & ((\U_rest|cambio_reg[4]~18\) # (GND)))))
-- \U_rest|cambio_reg[5]~20\ = CARRY((\Mux7~0_combout\ & (!\U_saldo|saldo_reg\(5) & !\U_rest|cambio_reg[4]~18\)) # (!\Mux7~0_combout\ & ((!\U_rest|cambio_reg[4]~18\) # (!\U_saldo|saldo_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux7~0_combout\,
	datab => \U_saldo|saldo_reg\(5),
	datad => VCC,
	cin => \U_rest|cambio_reg[4]~18\,
	combout => \U_rest|cambio_reg[5]~19_combout\,
	cout => \U_rest|cambio_reg[5]~20\);

-- Location: LCCOMB_X30_Y22_N12
\U_rest|cambio_reg[6]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[6]~21_combout\ = ((\Mux6~0_combout\ $ (\U_saldo|saldo_reg\(6) $ (!\U_rest|cambio_reg[5]~20\)))) # (GND)
-- \U_rest|cambio_reg[6]~22\ = CARRY((\Mux6~0_combout\ & ((\U_saldo|saldo_reg\(6)) # (!\U_rest|cambio_reg[5]~20\))) # (!\Mux6~0_combout\ & (\U_saldo|saldo_reg\(6) & !\U_rest|cambio_reg[5]~20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux6~0_combout\,
	datab => \U_saldo|saldo_reg\(6),
	datad => VCC,
	cin => \U_rest|cambio_reg[5]~20\,
	combout => \U_rest|cambio_reg[6]~21_combout\,
	cout => \U_rest|cambio_reg[6]~22\);

-- Location: LCCOMB_X30_Y22_N14
\U_rest|cambio_reg[7]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[7]~23_combout\ = (\U_saldo|saldo_reg\(7) & ((\Mux5~0_combout\ & (\U_rest|cambio_reg[6]~22\ & VCC)) # (!\Mux5~0_combout\ & (!\U_rest|cambio_reg[6]~22\)))) # (!\U_saldo|saldo_reg\(7) & ((\Mux5~0_combout\ & (!\U_rest|cambio_reg[6]~22\)) # 
-- (!\Mux5~0_combout\ & ((\U_rest|cambio_reg[6]~22\) # (GND)))))
-- \U_rest|cambio_reg[7]~24\ = CARRY((\U_saldo|saldo_reg\(7) & (!\Mux5~0_combout\ & !\U_rest|cambio_reg[6]~22\)) # (!\U_saldo|saldo_reg\(7) & ((!\U_rest|cambio_reg[6]~22\) # (!\Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(7),
	datab => \Mux5~0_combout\,
	datad => VCC,
	cin => \U_rest|cambio_reg[6]~22\,
	combout => \U_rest|cambio_reg[7]~23_combout\,
	cout => \U_rest|cambio_reg[7]~24\);

-- Location: LCCOMB_X30_Y22_N16
\U_rest|cambio_reg[8]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[8]~25_combout\ = (\U_saldo|saldo_reg\(8) & (\U_rest|cambio_reg[7]~24\ $ (GND))) # (!\U_saldo|saldo_reg\(8) & (!\U_rest|cambio_reg[7]~24\ & VCC))
-- \U_rest|cambio_reg[8]~26\ = CARRY((\U_saldo|saldo_reg\(8) & !\U_rest|cambio_reg[7]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(8),
	datad => VCC,
	cin => \U_rest|cambio_reg[7]~24\,
	combout => \U_rest|cambio_reg[8]~25_combout\,
	cout => \U_rest|cambio_reg[8]~26\);

-- Location: LCCOMB_X30_Y22_N18
\U_rest|cambio_reg[9]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[9]~27_combout\ = (\Mux4~0_combout\ & ((\U_saldo|saldo_reg\(9) & (!\U_rest|cambio_reg[8]~26\)) # (!\U_saldo|saldo_reg\(9) & ((\U_rest|cambio_reg[8]~26\) # (GND))))) # (!\Mux4~0_combout\ & ((\U_saldo|saldo_reg\(9) & 
-- (\U_rest|cambio_reg[8]~26\ & VCC)) # (!\U_saldo|saldo_reg\(9) & (!\U_rest|cambio_reg[8]~26\))))
-- \U_rest|cambio_reg[9]~28\ = CARRY((\Mux4~0_combout\ & ((!\U_rest|cambio_reg[8]~26\) # (!\U_saldo|saldo_reg\(9)))) # (!\Mux4~0_combout\ & (!\U_saldo|saldo_reg\(9) & !\U_rest|cambio_reg[8]~26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux4~0_combout\,
	datab => \U_saldo|saldo_reg\(9),
	datad => VCC,
	cin => \U_rest|cambio_reg[8]~26\,
	combout => \U_rest|cambio_reg[9]~27_combout\,
	cout => \U_rest|cambio_reg[9]~28\);

-- Location: LCCOMB_X30_Y22_N20
\U_rest|cambio_reg[10]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[10]~29_combout\ = ((\Mux3~0_combout\ $ (\U_saldo|saldo_reg\(10) $ (\U_rest|cambio_reg[9]~28\)))) # (GND)
-- \U_rest|cambio_reg[10]~30\ = CARRY((\Mux3~0_combout\ & (\U_saldo|saldo_reg\(10) & !\U_rest|cambio_reg[9]~28\)) # (!\Mux3~0_combout\ & ((\U_saldo|saldo_reg\(10)) # (!\U_rest|cambio_reg[9]~28\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux3~0_combout\,
	datab => \U_saldo|saldo_reg\(10),
	datad => VCC,
	cin => \U_rest|cambio_reg[9]~28\,
	combout => \U_rest|cambio_reg[10]~29_combout\,
	cout => \U_rest|cambio_reg[10]~30\);

-- Location: LCCOMB_X30_Y22_N22
\U_rest|cambio_reg[11]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[11]~31_combout\ = (\U_saldo|saldo_reg\(11) & ((\Mux2~0_combout\ & (!\U_rest|cambio_reg[10]~30\)) # (!\Mux2~0_combout\ & (\U_rest|cambio_reg[10]~30\ & VCC)))) # (!\U_saldo|saldo_reg\(11) & ((\Mux2~0_combout\ & 
-- ((\U_rest|cambio_reg[10]~30\) # (GND))) # (!\Mux2~0_combout\ & (!\U_rest|cambio_reg[10]~30\))))
-- \U_rest|cambio_reg[11]~32\ = CARRY((\U_saldo|saldo_reg\(11) & (\Mux2~0_combout\ & !\U_rest|cambio_reg[10]~30\)) # (!\U_saldo|saldo_reg\(11) & ((\Mux2~0_combout\) # (!\U_rest|cambio_reg[10]~30\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(11),
	datab => \Mux2~0_combout\,
	datad => VCC,
	cin => \U_rest|cambio_reg[10]~30\,
	combout => \U_rest|cambio_reg[11]~31_combout\,
	cout => \U_rest|cambio_reg[11]~32\);

-- Location: LCCOMB_X30_Y22_N24
\U_rest|cambio_reg[12]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[12]~33_combout\ = ((\U_saldo|saldo_reg\(12) $ (\Mux1~0_combout\ $ (\U_rest|cambio_reg[11]~32\)))) # (GND)
-- \U_rest|cambio_reg[12]~34\ = CARRY((\U_saldo|saldo_reg\(12) & ((!\U_rest|cambio_reg[11]~32\) # (!\Mux1~0_combout\))) # (!\U_saldo|saldo_reg\(12) & (!\Mux1~0_combout\ & !\U_rest|cambio_reg[11]~32\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(12),
	datab => \Mux1~0_combout\,
	datad => VCC,
	cin => \U_rest|cambio_reg[11]~32\,
	combout => \U_rest|cambio_reg[12]~33_combout\,
	cout => \U_rest|cambio_reg[12]~34\);

-- Location: LCCOMB_X30_Y22_N26
\U_rest|cambio_reg[13]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[13]~35_combout\ = (\Mux0~0_combout\ & ((\U_saldo|saldo_reg\(13) & (!\U_rest|cambio_reg[12]~34\)) # (!\U_saldo|saldo_reg\(13) & ((\U_rest|cambio_reg[12]~34\) # (GND))))) # (!\Mux0~0_combout\ & ((\U_saldo|saldo_reg\(13) & 
-- (\U_rest|cambio_reg[12]~34\ & VCC)) # (!\U_saldo|saldo_reg\(13) & (!\U_rest|cambio_reg[12]~34\))))
-- \U_rest|cambio_reg[13]~36\ = CARRY((\Mux0~0_combout\ & ((!\U_rest|cambio_reg[12]~34\) # (!\U_saldo|saldo_reg\(13)))) # (!\Mux0~0_combout\ & (!\U_saldo|saldo_reg\(13) & !\U_rest|cambio_reg[12]~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~0_combout\,
	datab => \U_saldo|saldo_reg\(13),
	datad => VCC,
	cin => \U_rest|cambio_reg[12]~34\,
	combout => \U_rest|cambio_reg[13]~35_combout\,
	cout => \U_rest|cambio_reg[13]~36\);

-- Location: FF_X30_Y22_N27
\U_rest|cambio_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[13]~35_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \confirmar_valido~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(13));

-- Location: LCCOMB_X30_Y22_N28
\U_rest|cambio_reg[14]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_rest|cambio_reg[14]~37_combout\ = \U_rest|cambio_reg[13]~36\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_rest|cambio_reg[13]~36\,
	combout => \U_rest|cambio_reg[14]~37_combout\);

-- Location: FF_X30_Y22_N29
\U_rest|cambio_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[14]~37_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \confirmar_valido~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(14));

-- Location: FF_X30_Y22_N25
\U_rest|cambio_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[12]~33_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \confirmar_valido~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(12));

-- Location: FF_X30_Y22_N23
\U_rest|cambio_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[11]~31_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \confirmar_valido~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(11));

-- Location: FF_X30_Y22_N21
\U_rest|cambio_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[10]~29_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \confirmar_valido~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(10));

-- Location: FF_X30_Y22_N19
\U_rest|cambio_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[9]~27_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \confirmar_valido~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(9));

-- Location: FF_X30_Y22_N17
\U_rest|cambio_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[8]~25_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \confirmar_valido~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(8));

-- Location: FF_X30_Y22_N15
\U_rest|cambio_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[7]~23_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \confirmar_valido~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(7));

-- Location: FF_X30_Y22_N13
\U_rest|cambio_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[6]~21_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \confirmar_valido~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(6));

-- Location: FF_X30_Y22_N11
\U_rest|cambio_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[5]~19_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \confirmar_valido~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(5));

-- Location: FF_X30_Y22_N9
\U_rest|cambio_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[4]~17_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \confirmar_valido~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(4));

-- Location: FF_X30_Y22_N7
\U_rest|cambio_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[3]~15_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \confirmar_valido~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(3));

-- Location: FF_X30_Y22_N5
\U_rest|cambio_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_rest|cambio_reg[2]~13_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \confirmar_valido~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_rest|cambio_reg\(2));

-- Location: LCCOMB_X31_Y22_N4
\Add0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~1_cout\ = CARRY(\U_rest|cambio_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(14),
	datad => VCC,
	cout => \Add0~1_cout\);

-- Location: LCCOMB_X31_Y22_N6
\Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (\U_rest|cambio_reg\(14) & (!\Add0~1_cout\)) # (!\U_rest|cambio_reg\(14) & ((\Add0~1_cout\) # (GND)))
-- \Add0~3\ = CARRY((!\Add0~1_cout\) # (!\U_rest|cambio_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(14),
	datad => VCC,
	cin => \Add0~1_cout\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X31_Y22_N8
\Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (\Add0~3\ & ((\U_rest|cambio_reg\(2) $ (\U_rest|cambio_reg\(14))))) # (!\Add0~3\ & (\U_rest|cambio_reg\(2) $ (\U_rest|cambio_reg\(14) $ (VCC))))
-- \Add0~5\ = CARRY((!\Add0~3\ & (\U_rest|cambio_reg\(2) $ (\U_rest|cambio_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(2),
	datab => \U_rest|cambio_reg\(14),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X31_Y22_N10
\Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (\Add0~5\ & (\U_rest|cambio_reg\(14) $ ((!\U_rest|cambio_reg\(3))))) # (!\Add0~5\ & ((\U_rest|cambio_reg\(14) $ (\U_rest|cambio_reg\(3))) # (GND)))
-- \Add0~7\ = CARRY((\U_rest|cambio_reg\(14) $ (!\U_rest|cambio_reg\(3))) # (!\Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(14),
	datab => \U_rest|cambio_reg\(3),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X31_Y22_N12
\Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (\Add0~7\ & ((\U_rest|cambio_reg\(4) $ (\U_rest|cambio_reg\(14))))) # (!\Add0~7\ & (\U_rest|cambio_reg\(4) $ (\U_rest|cambio_reg\(14) $ (VCC))))
-- \Add0~9\ = CARRY((!\Add0~7\ & (\U_rest|cambio_reg\(4) $ (\U_rest|cambio_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(4),
	datab => \U_rest|cambio_reg\(14),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X31_Y22_N14
\Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (\Add0~9\ & (\U_rest|cambio_reg\(5) $ ((!\U_rest|cambio_reg\(14))))) # (!\Add0~9\ & ((\U_rest|cambio_reg\(5) $ (\U_rest|cambio_reg\(14))) # (GND)))
-- \Add0~11\ = CARRY((\U_rest|cambio_reg\(5) $ (!\U_rest|cambio_reg\(14))) # (!\Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(5),
	datab => \U_rest|cambio_reg\(14),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X31_Y22_N16
\Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (\Add0~11\ & ((\U_rest|cambio_reg\(6) $ (\U_rest|cambio_reg\(14))))) # (!\Add0~11\ & (\U_rest|cambio_reg\(6) $ (\U_rest|cambio_reg\(14) $ (VCC))))
-- \Add0~13\ = CARRY((!\Add0~11\ & (\U_rest|cambio_reg\(6) $ (\U_rest|cambio_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(6),
	datab => \U_rest|cambio_reg\(14),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X31_Y22_N18
\Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (\Add0~13\ & (\U_rest|cambio_reg\(14) $ ((!\U_rest|cambio_reg\(7))))) # (!\Add0~13\ & ((\U_rest|cambio_reg\(14) $ (\U_rest|cambio_reg\(7))) # (GND)))
-- \Add0~15\ = CARRY((\U_rest|cambio_reg\(14) $ (!\U_rest|cambio_reg\(7))) # (!\Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(14),
	datab => \U_rest|cambio_reg\(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCCOMB_X31_Y22_N20
\Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (\Add0~15\ & ((\U_rest|cambio_reg\(8) $ (\U_rest|cambio_reg\(14))))) # (!\Add0~15\ & (\U_rest|cambio_reg\(8) $ (\U_rest|cambio_reg\(14) $ (VCC))))
-- \Add0~17\ = CARRY((!\Add0~15\ & (\U_rest|cambio_reg\(8) $ (\U_rest|cambio_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(8),
	datab => \U_rest|cambio_reg\(14),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X31_Y22_N22
\Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (\Add0~17\ & (\U_rest|cambio_reg\(9) $ ((!\U_rest|cambio_reg\(14))))) # (!\Add0~17\ & ((\U_rest|cambio_reg\(9) $ (\U_rest|cambio_reg\(14))) # (GND)))
-- \Add0~19\ = CARRY((\U_rest|cambio_reg\(9) $ (!\U_rest|cambio_reg\(14))) # (!\Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(9),
	datab => \U_rest|cambio_reg\(14),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCCOMB_X31_Y22_N24
\Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (\Add0~19\ & ((\U_rest|cambio_reg\(10) $ (\U_rest|cambio_reg\(14))))) # (!\Add0~19\ & (\U_rest|cambio_reg\(10) $ (\U_rest|cambio_reg\(14) $ (VCC))))
-- \Add0~21\ = CARRY((!\Add0~19\ & (\U_rest|cambio_reg\(10) $ (\U_rest|cambio_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(10),
	datab => \U_rest|cambio_reg\(14),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: LCCOMB_X31_Y22_N26
\Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (\Add0~21\ & (\U_rest|cambio_reg\(14) $ ((!\U_rest|cambio_reg\(11))))) # (!\Add0~21\ & ((\U_rest|cambio_reg\(14) $ (\U_rest|cambio_reg\(11))) # (GND)))
-- \Add0~23\ = CARRY((\U_rest|cambio_reg\(14) $ (!\U_rest|cambio_reg\(11))) # (!\Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(14),
	datab => \U_rest|cambio_reg\(11),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: LCCOMB_X31_Y22_N28
\Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (\Add0~23\ & ((\U_rest|cambio_reg\(14) $ (\U_rest|cambio_reg\(12))))) # (!\Add0~23\ & (\U_rest|cambio_reg\(14) $ (\U_rest|cambio_reg\(12) $ (VCC))))
-- \Add0~25\ = CARRY((!\Add0~23\ & (\U_rest|cambio_reg\(14) $ (\U_rest|cambio_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(14),
	datab => \U_rest|cambio_reg\(12),
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: LCCOMB_X31_Y22_N30
\Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = \U_rest|cambio_reg\(13) $ (\Add0~25\ $ (\U_rest|cambio_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_rest|cambio_reg\(13),
	datad => \U_rest|cambio_reg\(14),
	cin => \Add0~25\,
	combout => \Add0~26_combout\);

-- Location: LCCOMB_X29_Y21_N12
\Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = (\mostrar_cambio~q\ & \Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mostrar_cambio~q\,
	datad => \Add0~26_combout\,
	combout => \Add0~28_combout\);

-- Location: LCCOMB_X28_Y23_N0
\Add0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~29_combout\ = (\mostrar_cambio~q\ & \Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datad => \Add0~24_combout\,
	combout => \Add0~29_combout\);

-- Location: LCCOMB_X29_Y21_N14
\Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = (\mostrar_cambio~q\ & \Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mostrar_cambio~q\,
	datad => \Add0~22_combout\,
	combout => \Add0~30_combout\);

-- Location: LCCOMB_X28_Y20_N24
\Add0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~31_combout\ = (\mostrar_cambio~q\ & \Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mostrar_cambio~q\,
	datad => \Add0~20_combout\,
	combout => \Add0~31_combout\);

-- Location: LCCOMB_X29_Y21_N0
\Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (\mostrar_cambio~q\ & \Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mostrar_cambio~q\,
	datac => \Add0~18_combout\,
	combout => \Add0~32_combout\);

-- Location: LCCOMB_X29_Y21_N26
\Add0~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~33_combout\ = (\mostrar_cambio~q\ & \Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mostrar_cambio~q\,
	datad => \Add0~16_combout\,
	combout => \Add0~33_combout\);

-- Location: LCCOMB_X28_Y21_N24
\Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Add0~34_combout\ = (\mostrar_cambio~q\ & \Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datad => \Add0~14_combout\,
	combout => \Add0~34_combout\);

-- Location: LCCOMB_X28_Y20_N8
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = \Add0~34_combout\ $ (VCC)
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(\Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add0~34_combout\,
	datad => VCC,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X28_Y20_N10
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (\Add0~33_combout\ & (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ & VCC)) # (!\Add0~33_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((!\Add0~33_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~33_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X28_Y20_N12
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (\Add0~32_combout\ & (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND))) # (!\Add0~32_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ & VCC))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((\Add0~32_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~32_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X28_Y20_N14
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (\Add0~31_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!\Add0~31_combout\ & 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (GND)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!\Add0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~31_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X28_Y20_N16
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (\Add0~30_combout\ & (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND))) # (!\Add0~30_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ & VCC))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((\Add0~30_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~30_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X28_Y20_N18
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (\Add0~29_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\)) # (!\Add0~29_combout\ & 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (GND)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (!\Add0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~29_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X28_Y20_N20
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (\Add0~28_combout\ & (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!\Add0~28_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((\Add0~28_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~28_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X28_Y20_N22
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X27_Y20_N22
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\);

-- Location: LCCOMB_X29_Y21_N10
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~167_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\mostrar_cambio~q\ & \Add0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \Add0~26_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~167_combout\);

-- Location: LCCOMB_X29_Y21_N16
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~168_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\mostrar_cambio~q\ & \Add0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \Add0~24_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~168_combout\);

-- Location: LCCOMB_X28_Y20_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\);

-- Location: LCCOMB_X29_Y21_N22
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~169_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\mostrar_cambio~q\ & \Add0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \Add0~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~169_combout\);

-- Location: LCCOMB_X27_Y20_N20
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\);

-- Location: LCCOMB_X28_Y20_N6
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~170_combout\ = (\mostrar_cambio~q\ & (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Add0~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~170_combout\);

-- Location: LCCOMB_X28_Y20_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\);

-- Location: LCCOMB_X28_Y20_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\);

-- Location: LCCOMB_X29_Y21_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~171_combout\ = (\mostrar_cambio~q\ & (\Add0~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mostrar_cambio~q\,
	datac => \Add0~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~171_combout\);

-- Location: LCCOMB_X29_Y21_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~172_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\mostrar_cambio~q\ & \Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \Add0~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~172_combout\);

-- Location: LCCOMB_X27_Y20_N18
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\);

-- Location: LCCOMB_X28_Y21_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~173_combout\ = (\mostrar_cambio~q\ & (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Add0~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~173_combout\);

-- Location: LCCOMB_X28_Y20_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\);

-- Location: LCCOMB_X32_Y23_N20
\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \U_saldo|saldo_reg\(9) $ (VCC)
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\U_saldo|saldo_reg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(9),
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X32_Y23_N22
\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U_saldo|saldo_reg\(10) & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\U_saldo|saldo_reg\(10) & 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\U_saldo|saldo_reg\(10) & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(10),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X32_Y23_N24
\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\U_saldo|saldo_reg\(11) & ((GND) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\U_saldo|saldo_reg\(11) & 
-- (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U_saldo|saldo_reg\(11)) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(11),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X32_Y23_N26
\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U_saldo|saldo_reg\(12) & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\U_saldo|saldo_reg\(12) & 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\U_saldo|saldo_reg\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(12),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X32_Y23_N28
\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\U_saldo|saldo_reg\(13) & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\U_saldo|saldo_reg\(13) & 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\U_saldo|saldo_reg\(13) & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(13),
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X32_Y23_N30
\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X32_Y23_N2
\Div0|auto_generated|divider|divider|StageOut[54]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~126_combout\ = (\U_saldo|saldo_reg\(13) & \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(13),
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~126_combout\);

-- Location: LCCOMB_X32_Y23_N0
\Div0|auto_generated|divider|divider|StageOut[54]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~127_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~127_combout\);

-- Location: LCCOMB_X31_Y23_N26
\Div0|auto_generated|divider|divider|StageOut[53]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[53]~128_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_saldo|saldo_reg\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_saldo|saldo_reg\(12),
	combout => \Div0|auto_generated|divider|divider|StageOut[53]~128_combout\);

-- Location: LCCOMB_X32_Y23_N4
\Div0|auto_generated|divider|divider|StageOut[53]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[53]~129_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[53]~129_combout\);

-- Location: LCCOMB_X31_Y23_N10
\Div0|auto_generated|divider|divider|StageOut[52]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~131_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~131_combout\);

-- Location: LCCOMB_X31_Y23_N4
\Div0|auto_generated|divider|divider|StageOut[52]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~130_combout\ = (\U_saldo|saldo_reg\(11) & \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(11),
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~130_combout\);

-- Location: LCCOMB_X31_Y23_N12
\Div0|auto_generated|divider|divider|StageOut[51]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~132_combout\ = (\U_saldo|saldo_reg\(10) & \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(10),
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~132_combout\);

-- Location: LCCOMB_X31_Y23_N24
\Div0|auto_generated|divider|divider|StageOut[51]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~133_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~133_combout\);

-- Location: LCCOMB_X31_Y23_N8
\Div0|auto_generated|divider|divider|StageOut[50]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~135_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~135_combout\);

-- Location: LCCOMB_X31_Y23_N6
\Div0|auto_generated|divider|divider|StageOut[50]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~134_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_saldo|saldo_reg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_saldo|saldo_reg\(9),
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~134_combout\);

-- Location: LCCOMB_X31_Y23_N14
\Div0|auto_generated|divider|divider|StageOut[49]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~136_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_saldo|saldo_reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_saldo|saldo_reg\(8),
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~136_combout\);

-- Location: LCCOMB_X31_Y23_N28
\Div0|auto_generated|divider|divider|StageOut[49]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~137_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_saldo|saldo_reg\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_saldo|saldo_reg\(8),
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~137_combout\);

-- Location: LCCOMB_X32_Y23_N6
\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[49]~136_combout\) # (\Div0|auto_generated|divider|divider|StageOut[49]~137_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[49]~136_combout\) # (\Div0|auto_generated|divider|divider|StageOut[49]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[49]~136_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[49]~137_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X32_Y23_N8
\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[50]~135_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~134_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[50]~135_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[50]~134_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[50]~135_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[50]~134_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~135_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~134_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X32_Y23_N10
\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[51]~132_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[51]~133_combout\))))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[51]~132_combout\) # 
-- ((\Div0|auto_generated|divider|divider|StageOut[51]~133_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[51]~132_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[51]~133_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~132_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[51]~133_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X32_Y23_N12
\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[52]~131_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[52]~131_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[52]~130_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[52]~130_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[52]~131_combout\ & !\Div0|auto_generated|divider|divider|StageOut[52]~130_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~131_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[52]~130_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X32_Y23_N14
\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\Div0|auto_generated|divider|divider|StageOut[53]~128_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[53]~129_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Div0|auto_generated|divider|divider|StageOut[53]~128_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[53]~129_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\Div0|auto_generated|divider|divider|StageOut[53]~128_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[53]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[53]~128_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[53]~129_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X32_Y23_N16
\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[54]~126_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[54]~127_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[54]~126_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[54]~127_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X32_Y23_N18
\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: CLKCTRL_G11
\mostrar_cambio~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \mostrar_cambio~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \mostrar_cambio~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y25_N8
\saldo_dos_dig[6]\ : cycloneiii_lcell_comb
-- Equation(s):
-- saldo_dos_dig(6) = (GLOBAL(\mostrar_cambio~clkctrl_outclk\) & ((saldo_dos_dig(6)))) # (!GLOBAL(\mostrar_cambio~clkctrl_outclk\) & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => saldo_dos_dig(6),
	datad => \mostrar_cambio~clkctrl_outclk\,
	combout => saldo_dos_dig(6));

-- Location: LCCOMB_X28_Y21_N20
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\Add0~12_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(6),
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \Add0~12_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102_combout\);

-- Location: LCCOMB_X28_Y21_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\Add0~12_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(6),
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \Add0~12_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101_combout\);

-- Location: LCCOMB_X27_Y20_N0
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~102_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[128]~101_combout\,
	datad => VCC,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X27_Y20_N2
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~173_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~173_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~173_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~173_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~100_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X27_Y20_N4
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~172_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~172_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~172_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~172_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~99_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X27_Y20_N6
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~171_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~171_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~171_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~98_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~171_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X27_Y20_N8
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~170_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~170_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~170_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~170_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~97_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X27_Y20_N10
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~169_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~169_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~169_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~169_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~96_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X27_Y20_N12
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~168_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~168_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~168_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~168_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~95_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X27_Y20_N14
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~167_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~167_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~167_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~94_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~167_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\);

-- Location: LCCOMB_X27_Y20_N16
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X27_Y19_N16
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~174_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~167_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[135]~167_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~174_combout\);

-- Location: LCCOMB_X27_Y19_N22
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\);

-- Location: LCCOMB_X28_Y21_N22
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~175_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~168_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[134]~168_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~175_combout\);

-- Location: LCCOMB_X27_Y19_N24
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\);

-- Location: LCCOMB_X27_Y20_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~176_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~169_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[133]~169_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~176_combout\);

-- Location: LCCOMB_X21_Y19_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\);

-- Location: LCCOMB_X28_Y20_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~177_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~170_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[132]~170_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~177_combout\);

-- Location: LCCOMB_X27_Y19_N6
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\);

-- Location: LCCOMB_X28_Y20_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~178_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~171_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[131]~171_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~178_combout\);

-- Location: LCCOMB_X27_Y19_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\);

-- Location: LCCOMB_X28_Y19_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\);

-- Location: LCCOMB_X27_Y20_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~179_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~172_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[130]~172_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~179_combout\);

-- Location: LCCOMB_X28_Y21_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~180_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~173_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[129]~173_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~180_combout\);

-- Location: LCCOMB_X28_Y19_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\);

-- Location: LCCOMB_X28_Y19_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\);

-- Location: LCCOMB_X28_Y21_N18
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\Add0~12_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(6),
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \mostrar_cambio~q\,
	datad => \Add0~12_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\);

-- Location: LCCOMB_X33_Y23_N24
\Div0|auto_generated|divider|divider|StageOut[62]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~138_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~138_combout\);

-- Location: LCCOMB_X33_Y23_N28
\Div0|auto_generated|divider|divider|StageOut[62]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~196_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U_saldo|saldo_reg\(12))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_saldo|saldo_reg\(12),
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~196_combout\);

-- Location: LCCOMB_X33_Y23_N26
\Div0|auto_generated|divider|divider|StageOut[61]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~197_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\U_saldo|saldo_reg\(11))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(11),
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~197_combout\);

-- Location: LCCOMB_X33_Y23_N2
\Div0|auto_generated|divider|divider|StageOut[61]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~139_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~139_combout\);

-- Location: LCCOMB_X33_Y24_N30
\Div0|auto_generated|divider|divider|StageOut[60]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~198_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_saldo|saldo_reg\(10)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \U_saldo|saldo_reg\(10),
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~198_combout\);

-- Location: LCCOMB_X33_Y23_N8
\Div0|auto_generated|divider|divider|StageOut[60]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~140_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~140_combout\);

-- Location: LCCOMB_X33_Y23_N6
\Div0|auto_generated|divider|divider|StageOut[59]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[59]~141_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[59]~141_combout\);

-- Location: LCCOMB_X31_Y23_N22
\Div0|auto_generated|divider|divider|StageOut[59]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[59]~199_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_saldo|saldo_reg\(9)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \U_saldo|saldo_reg\(9),
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[59]~199_combout\);

-- Location: LCCOMB_X31_Y23_N18
\Div0|auto_generated|divider|divider|StageOut[58]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~142_combout\ = (\U_saldo|saldo_reg\(8) & \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(8),
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~142_combout\);

-- Location: LCCOMB_X31_Y23_N0
\Div0|auto_generated|divider|divider|StageOut[58]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~143_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~143_combout\);

-- Location: LCCOMB_X28_Y23_N22
\Div0|auto_generated|divider|divider|StageOut[57]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~145_combout\ = (\U_saldo|saldo_reg\(7) & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(7),
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~145_combout\);

-- Location: LCCOMB_X31_Y23_N30
\Div0|auto_generated|divider|divider|StageOut[57]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~144_combout\ = (\U_saldo|saldo_reg\(7) & \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_saldo|saldo_reg\(7),
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~144_combout\);

-- Location: LCCOMB_X33_Y23_N10
\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[57]~145_combout\) # (\Div0|auto_generated|divider|divider|StageOut[57]~144_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[57]~145_combout\) # (\Div0|auto_generated|divider|divider|StageOut[57]~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~145_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[57]~144_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X33_Y23_N12
\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[58]~142_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[58]~143_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[58]~142_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[58]~143_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[58]~142_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[58]~143_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[58]~142_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[58]~143_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X33_Y23_N14
\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[59]~141_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[59]~199_combout\))))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[59]~141_combout\) # 
-- ((\Div0|auto_generated|divider|divider|StageOut[59]~199_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[59]~141_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[59]~199_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[59]~141_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[59]~199_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X33_Y23_N16
\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[60]~198_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[60]~198_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[60]~140_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[60]~140_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[60]~198_combout\ & !\Div0|auto_generated|divider|divider|StageOut[60]~140_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[60]~198_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~140_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X33_Y23_N18
\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\Div0|auto_generated|divider|divider|StageOut[61]~197_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[61]~139_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\Div0|auto_generated|divider|divider|StageOut[61]~197_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[61]~139_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\Div0|auto_generated|divider|divider|StageOut[61]~197_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[61]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[61]~197_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~139_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X33_Y23_N20
\Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[62]~138_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[62]~196_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~138_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[62]~196_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X33_Y23_N22
\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X31_Y25_N22
\saldo_dos_dig[5]\ : cycloneiii_lcell_comb
-- Equation(s):
-- saldo_dos_dig(5) = (GLOBAL(\mostrar_cambio~clkctrl_outclk\) & ((saldo_dos_dig(5)))) # (!GLOBAL(\mostrar_cambio~clkctrl_outclk\) & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => saldo_dos_dig(5),
	datad => \mostrar_cambio~clkctrl_outclk\,
	combout => saldo_dos_dig(5));

-- Location: LCCOMB_X31_Y25_N10
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~113_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\Add0~10_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(5),
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Add0~10_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~113_combout\);

-- Location: LCCOMB_X31_Y25_N16
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~114_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\Add0~10_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(5),
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Add0~10_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~114_combout\);

-- Location: LCCOMB_X31_Y25_N20
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~113_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~114_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~113_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[127]~114_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X32_Y22_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115_combout\);

-- Location: LCCOMB_X31_Y25_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\Add0~10_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(5),
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Add0~10_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\);

-- Location: LCCOMB_X28_Y19_N6
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ = (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~115_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\,
	datad => VCC,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\);

-- Location: LCCOMB_X28_Y19_N8
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~111_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\);

-- Location: LCCOMB_X28_Y19_N10
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~180_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~180_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~180_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~180_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~109_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\);

-- Location: LCCOMB_X28_Y19_N12
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~179_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~179_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~179_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~108_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~179_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\);

-- Location: LCCOMB_X28_Y19_N14
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~178_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~178_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~178_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~178_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~107_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\);

-- Location: LCCOMB_X28_Y19_N16
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~177_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~177_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~177_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~177_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~106_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\);

-- Location: LCCOMB_X28_Y19_N18
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~176_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~176_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~176_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~176_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~105_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\);

-- Location: LCCOMB_X28_Y19_N20
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~175_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~175_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~175_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~175_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~104_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\);

-- Location: LCCOMB_X28_Y19_N22
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~174_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\))))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~174_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\) # (GND))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~17\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~174_combout\) # ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~174_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~103_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~17\);

-- Location: LCCOMB_X28_Y19_N24
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ = !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~17\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\);

-- Location: LCCOMB_X27_Y19_N18
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~181_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~174_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[150]~174_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~181_combout\);

-- Location: LCCOMB_X30_Y19_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\);

-- Location: LCCOMB_X27_Y19_N10
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\);

-- Location: LCCOMB_X27_Y19_N20
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~182_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~175_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[149]~175_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~182_combout\);

-- Location: LCCOMB_X21_Y19_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~183_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~176_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[148]~176_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~183_combout\);

-- Location: LCCOMB_X21_Y19_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\);

-- Location: LCCOMB_X22_Y19_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\);

-- Location: LCCOMB_X27_Y19_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~184_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~177_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[147]~177_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~184_combout\);

-- Location: LCCOMB_X27_Y20_N24
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~185_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~178_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[146]~178_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~185_combout\);

-- Location: LCCOMB_X24_Y19_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\);

-- Location: LCCOMB_X24_Y19_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\);

-- Location: LCCOMB_X28_Y19_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~186_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~179_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[145]~179_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~186_combout\);

-- Location: LCCOMB_X28_Y19_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~187_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~180_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[144]~180_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~187_combout\);

-- Location: LCCOMB_X22_Y19_N14
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\);

-- Location: LCCOMB_X26_Y16_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\);

-- Location: LCCOMB_X28_Y19_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~188_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[143]~110_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~188_combout\);

-- Location: LCCOMB_X31_Y25_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~189_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[142]~112_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~189_combout\);

-- Location: LCCOMB_X22_Y19_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\);

-- Location: LCCOMB_X32_Y24_N0
\Div0|auto_generated|divider|divider|StageOut[70]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~146_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~146_combout\);

-- Location: LCCOMB_X32_Y24_N4
\Div0|auto_generated|divider|divider|StageOut[70]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~181_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[61]~197_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~197_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~181_combout\);

-- Location: LCCOMB_X33_Y23_N4
\Div0|auto_generated|divider|divider|StageOut[69]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~147_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~147_combout\);

-- Location: LCCOMB_X33_Y24_N14
\Div0|auto_generated|divider|divider|StageOut[69]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~182_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[60]~198_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[60]~198_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~182_combout\);

-- Location: LCCOMB_X32_Y24_N26
\Div0|auto_generated|divider|divider|StageOut[68]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~183_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[59]~199_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[59]~199_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~183_combout\);

-- Location: LCCOMB_X33_Y23_N0
\Div0|auto_generated|divider|divider|StageOut[68]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~148_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~148_combout\);

-- Location: LCCOMB_X33_Y24_N4
\Div0|auto_generated|divider|divider|StageOut[67]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~200_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_saldo|saldo_reg\(8)))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \U_saldo|saldo_reg\(8),
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~200_combout\);

-- Location: LCCOMB_X33_Y24_N0
\Div0|auto_generated|divider|divider|StageOut[67]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~149_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~149_combout\);

-- Location: LCCOMB_X33_Y23_N30
\Div0|auto_generated|divider|divider|StageOut[66]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~150_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~150_combout\);

-- Location: LCCOMB_X33_Y24_N18
\Div0|auto_generated|divider|divider|StageOut[66]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~201_combout\ = (\U_saldo|saldo_reg\(7) & \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_saldo|saldo_reg\(7),
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~201_combout\);

-- Location: LCCOMB_X33_Y24_N6
\Div0|auto_generated|divider|divider|StageOut[65]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[65]~151_combout\ = (\U_saldo|saldo_reg\(6) & \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_saldo|saldo_reg\(6),
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[65]~151_combout\);

-- Location: LCCOMB_X33_Y24_N12
\Div0|auto_generated|divider|divider|StageOut[65]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[65]~152_combout\ = (\U_saldo|saldo_reg\(6) & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_saldo|saldo_reg\(6),
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[65]~152_combout\);

-- Location: LCCOMB_X32_Y24_N8
\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[65]~151_combout\) # (\Div0|auto_generated|divider|divider|StageOut[65]~152_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[65]~151_combout\) # (\Div0|auto_generated|divider|divider|StageOut[65]~152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[65]~151_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[65]~152_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X32_Y24_N10
\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[66]~150_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[66]~201_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[66]~150_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[66]~201_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[66]~150_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[66]~201_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[66]~150_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[66]~201_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X32_Y24_N12
\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[67]~200_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[67]~149_combout\))))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[67]~200_combout\) # 
-- ((\Div0|auto_generated|divider|divider|StageOut[67]~149_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[67]~200_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[67]~149_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[67]~200_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[67]~149_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X32_Y24_N14
\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[68]~183_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[68]~183_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[68]~148_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[68]~148_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[68]~183_combout\ & !\Div0|auto_generated|divider|divider|StageOut[68]~148_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[68]~183_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[68]~148_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X32_Y24_N16
\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\Div0|auto_generated|divider|divider|StageOut[69]~147_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[69]~182_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\Div0|auto_generated|divider|divider|StageOut[69]~147_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[69]~182_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\Div0|auto_generated|divider|divider|StageOut[69]~147_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[69]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[69]~147_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[69]~182_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X32_Y24_N18
\Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[70]~146_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[70]~181_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[70]~146_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[70]~181_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X32_Y24_N20
\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X33_Y24_N22
\saldo_dos_dig[4]\ : cycloneiii_lcell_comb
-- Equation(s):
-- saldo_dos_dig(4) = (GLOBAL(\mostrar_cambio~clkctrl_outclk\) & ((saldo_dos_dig(4)))) # (!GLOBAL(\mostrar_cambio~clkctrl_outclk\) & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => saldo_dos_dig(4),
	datad => \mostrar_cambio~clkctrl_outclk\,
	combout => saldo_dos_dig(4));

-- Location: LCCOMB_X33_Y26_N18
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & (\Add0~8_combout\)) # (!\mostrar_cambio~q\ & ((saldo_dos_dig(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~8_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \mostrar_cambio~q\,
	datad => saldo_dos_dig(4),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\);

-- Location: LCCOMB_X33_Y26_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~126_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\Add0~8_combout\)) # (!\mostrar_cambio~q\ & ((saldo_dos_dig(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~8_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => saldo_dos_dig(4),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~126_combout\);

-- Location: LCCOMB_X33_Y26_N10
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~127_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\Add0~8_combout\)) # (!\mostrar_cambio~q\ & ((saldo_dos_dig(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~8_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => saldo_dos_dig(4),
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~127_combout\);

-- Location: LCCOMB_X33_Y26_N20
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~126_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~127_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~126_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[126]~127_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X27_Y19_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~128_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~128_combout\);

-- Location: LCCOMB_X27_Y19_N0
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~128_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~128_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\);

-- Location: LCCOMB_X27_Y19_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129_combout\);

-- Location: LCCOMB_X27_Y19_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~190_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[141]~125_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~190_combout\);

-- Location: LCCOMB_X24_Y19_N4
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ = (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~190_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~190_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~129_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~190_combout\,
	datad => VCC,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\);

-- Location: LCCOMB_X24_Y19_N6
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~189_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~189_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~189_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~189_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~124_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\);

-- Location: LCCOMB_X24_Y19_N8
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~188_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~188_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~123_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~188_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\);

-- Location: LCCOMB_X24_Y19_N10
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~187_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~187_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~187_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~187_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~122_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\);

-- Location: LCCOMB_X24_Y19_N12
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~186_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~186_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~121_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~186_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\);

-- Location: LCCOMB_X24_Y19_N14
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~185_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~185_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~185_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~185_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~120_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\);

-- Location: LCCOMB_X24_Y19_N16
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~184_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~184_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~119_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~184_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\);

-- Location: LCCOMB_X24_Y19_N18
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~183_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~183_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~183_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~183_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~118_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\);

-- Location: LCCOMB_X24_Y19_N20
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~182_combout\))))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~182_combout\) # (GND))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\) # ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~182_combout\) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~117_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~182_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17\);

-- Location: LCCOMB_X24_Y19_N22
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~181_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~181_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~181_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~181_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~116_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~17\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19\);

-- Location: LCCOMB_X24_Y19_N24
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ = \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~19\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\);

-- Location: LCCOMB_X24_Y19_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~191_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~181_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[165]~181_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~191_combout\);

-- Location: LCCOMB_X23_Y19_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\);

-- Location: LCCOMB_X27_Y19_N14
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~192_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~182_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[164]~182_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~192_combout\);

-- Location: LCCOMB_X21_Y17_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\);

-- Location: LCCOMB_X21_Y19_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~193_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~183_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[163]~183_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~193_combout\);

-- Location: LCCOMB_X21_Y19_N20
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\);

-- Location: LCCOMB_X22_Y19_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\);

-- Location: LCCOMB_X27_Y19_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~194_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~184_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[162]~184_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~194_combout\);

-- Location: LCCOMB_X23_Y19_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\);

-- Location: LCCOMB_X24_Y19_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~195_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~185_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[161]~185_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~195_combout\);

-- Location: LCCOMB_X24_Y19_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~196_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~186_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[160]~186_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~196_combout\);

-- Location: LCCOMB_X22_Y19_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\);

-- Location: LCCOMB_X22_Y19_N16
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~197_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~187_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[159]~187_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~197_combout\);

-- Location: LCCOMB_X22_Y19_N18
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\);

-- Location: LCCOMB_X26_Y16_N24
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~198_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~188_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[158]~188_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~198_combout\);

-- Location: LCCOMB_X26_Y16_N10
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\);

-- Location: LCCOMB_X22_Y19_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~199_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~189_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[157]~189_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~199_combout\);

-- Location: LCCOMB_X22_Y19_N24
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\);

-- Location: LCCOMB_X27_Y19_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~200_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~190_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[156]~190_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~200_combout\);

-- Location: LCCOMB_X26_Y16_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\);

-- Location: LCCOMB_X31_Y24_N22
\Div0|auto_generated|divider|divider|StageOut[78]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[78]~153_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[78]~153_combout\);

-- Location: LCCOMB_X31_Y24_N24
\Div0|auto_generated|divider|divider|StageOut[78]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[78]~184_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[69]~182_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[69]~182_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[78]~184_combout\);

-- Location: LCCOMB_X32_Y24_N6
\Div0|auto_generated|divider|divider|StageOut[77]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[77]~154_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[77]~154_combout\);

-- Location: LCCOMB_X32_Y24_N28
\Div0|auto_generated|divider|divider|StageOut[77]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[77]~185_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[68]~183_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[68]~183_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[77]~185_combout\);

-- Location: LCCOMB_X33_Y24_N16
\Div0|auto_generated|divider|divider|StageOut[76]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[76]~186_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[67]~200_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[67]~200_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[76]~186_combout\);

-- Location: LCCOMB_X32_Y24_N24
\Div0|auto_generated|divider|divider|StageOut[76]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[76]~155_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[76]~155_combout\);

-- Location: LCCOMB_X33_Y24_N28
\Div0|auto_generated|divider|divider|StageOut[75]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[75]~206_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (\U_saldo|saldo_reg\(7))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(7),
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[75]~206_combout\);

-- Location: LCCOMB_X32_Y24_N22
\Div0|auto_generated|divider|divider|StageOut[75]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[75]~156_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[75]~156_combout\);

-- Location: LCCOMB_X32_Y24_N30
\Div0|auto_generated|divider|divider|StageOut[74]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[74]~157_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[74]~157_combout\);

-- Location: LCCOMB_X31_Y24_N14
\Div0|auto_generated|divider|divider|StageOut[74]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[74]~202_combout\ = (\U_saldo|saldo_reg\(6) & \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(6),
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[74]~202_combout\);

-- Location: LCCOMB_X31_Y24_N26
\Div0|auto_generated|divider|divider|StageOut[73]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[73]~159_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_saldo|saldo_reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_saldo|saldo_reg\(5),
	combout => \Div0|auto_generated|divider|divider|StageOut[73]~159_combout\);

-- Location: LCCOMB_X31_Y24_N28
\Div0|auto_generated|divider|divider|StageOut[73]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[73]~158_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_saldo|saldo_reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_saldo|saldo_reg\(5),
	combout => \Div0|auto_generated|divider|divider|StageOut[73]~158_combout\);

-- Location: LCCOMB_X31_Y24_N0
\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[73]~159_combout\) # (\Div0|auto_generated|divider|divider|StageOut[73]~158_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[73]~159_combout\) # (\Div0|auto_generated|divider|divider|StageOut[73]~158_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[73]~159_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[73]~158_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X31_Y24_N2
\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[74]~157_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[74]~202_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[74]~157_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[74]~202_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[74]~157_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[74]~202_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[74]~157_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[74]~202_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X31_Y24_N4
\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[75]~206_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[75]~156_combout\))))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[75]~206_combout\) # 
-- ((\Div0|auto_generated|divider|divider|StageOut[75]~156_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[75]~206_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[75]~156_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[75]~206_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[75]~156_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X31_Y24_N6
\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[76]~186_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[76]~186_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[76]~155_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[76]~155_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[76]~186_combout\ & !\Div0|auto_generated|divider|divider|StageOut[76]~155_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[76]~186_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[76]~155_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X31_Y24_N8
\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\Div0|auto_generated|divider|divider|StageOut[77]~154_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[77]~185_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\Div0|auto_generated|divider|divider|StageOut[77]~154_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[77]~185_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\Div0|auto_generated|divider|divider|StageOut[77]~154_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[77]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[77]~154_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[77]~185_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X31_Y24_N10
\Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[78]~153_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[78]~184_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[78]~153_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[78]~184_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X31_Y24_N12
\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X30_Y25_N28
\saldo_dos_dig[3]\ : cycloneiii_lcell_comb
-- Equation(s):
-- saldo_dos_dig(3) = (GLOBAL(\mostrar_cambio~clkctrl_outclk\) & (saldo_dos_dig(3))) # (!GLOBAL(\mostrar_cambio~clkctrl_outclk\) & ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => saldo_dos_dig(3),
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \mostrar_cambio~clkctrl_outclk\,
	combout => saldo_dos_dig(3));

-- Location: LCCOMB_X23_Y25_N22
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\mostrar_cambio~q\ & ((\Add0~6_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \mostrar_cambio~q\,
	datac => saldo_dos_dig(3),
	datad => \Add0~6_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\);

-- Location: LCCOMB_X23_Y25_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~142_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\Add0~6_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(3),
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Add0~6_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~142_combout\);

-- Location: LCCOMB_X23_Y25_N24
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~141_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\Add0~6_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(3),
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Add0~6_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~141_combout\);

-- Location: LCCOMB_X23_Y25_N20
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~142_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~141_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~142_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[140]~141_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X23_Y25_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~201_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~201_combout\);

-- Location: LCCOMB_X23_Y25_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~143_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~143_combout\);

-- Location: LCCOMB_X23_Y25_N18
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~143_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~140_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[155]~143_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\);

-- Location: LCCOMB_X23_Y25_N6
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144_combout\);

-- Location: LCCOMB_X23_Y19_N4
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\ = (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~201_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~201_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~201_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~144_combout\,
	datad => VCC,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~1\);

-- Location: LCCOMB_X23_Y19_N6
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~200_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~200_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~200_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~200_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~139_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~1\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~3\);

-- Location: LCCOMB_X23_Y19_N8
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~199_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~199_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~5\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~199_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~199_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~138_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~3\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~5\);

-- Location: LCCOMB_X23_Y19_N10
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~198_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~5\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~198_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~5\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~5\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~198_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~198_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~137_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~5\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~7\);

-- Location: LCCOMB_X23_Y19_N12
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~197_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~197_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~9\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~197_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~197_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~136_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~7\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~9\);

-- Location: LCCOMB_X23_Y19_N14
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~196_combout\ & (((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~9\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~196_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~9\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~9\) # (GND)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~196_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~196_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~135_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~9\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~11\);

-- Location: LCCOMB_X23_Y19_N16
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~195_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~195_combout\)))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~134_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~195_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~11\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~13\);

-- Location: LCCOMB_X23_Y19_N18
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~194_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~194_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~194_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~133_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~194_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~13\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\);

-- Location: LCCOMB_X23_Y19_N20
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~193_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\))))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~193_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\) # (GND))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~17\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~193_combout\) # ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~193_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~132_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~17\);

-- Location: LCCOMB_X23_Y19_N22
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~17\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~192_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\)))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~17\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~192_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\)))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~19\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~192_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\ & 
-- !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~192_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~131_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~17\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~19\);

-- Location: LCCOMB_X23_Y19_N24
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~19\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~191_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\))))) # (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~19\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~191_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\) # (GND))))
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~21\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~191_combout\) # ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~191_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~130_combout\,
	datad => VCC,
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~19\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\,
	cout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~21\);

-- Location: LCCOMB_X23_Y19_N26
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ = !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~21\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\);

-- Location: LCCOMB_X23_Y19_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~191_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[180]~191_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\);

-- Location: LCCOMB_X22_Y18_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\);

-- Location: LCCOMB_X21_Y17_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~192_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[179]~192_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\);

-- Location: LCCOMB_X22_Y17_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\);

-- Location: LCCOMB_X22_Y18_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\);

-- Location: LCCOMB_X21_Y19_N16
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~193_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[178]~193_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\);

-- Location: LCCOMB_X22_Y17_N14
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\);

-- Location: LCCOMB_X21_Y17_N24
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~194_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[177]~194_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\);

-- Location: LCCOMB_X22_Y18_N12
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\);

-- Location: LCCOMB_X23_Y19_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~195_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[176]~195_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206_combout\);

-- Location: LCCOMB_X22_Y17_N0
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X22_Y17_N2
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X22_Y17_N4
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\) # ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X22_Y17_N6
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X22_Y17_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X22_Y17_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X22_Y18_N20
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~251_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~251_combout\);

-- Location: LCCOMB_X22_Y18_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~166_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~166_combout\);

-- Location: LCCOMB_X22_Y18_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~252_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~252_combout\);

-- Location: LCCOMB_X21_Y18_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~167_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~167_combout\);

-- Location: LCCOMB_X22_Y18_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~253_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~253_combout\);

-- Location: LCCOMB_X21_Y18_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~168_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~168_combout\);

-- Location: LCCOMB_X23_Y17_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~254_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~254_combout\);

-- Location: LCCOMB_X21_Y18_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~169_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~169_combout\);

-- Location: LCCOMB_X22_Y18_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~255_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~255_combout\);

-- Location: LCCOMB_X22_Y18_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~170_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~170_combout\);

-- Location: LCCOMB_X21_Y19_N18
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~207_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~196_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[175]~196_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~207_combout\);

-- Location: LCCOMB_X21_Y19_N2
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\);

-- Location: LCCOMB_X21_Y19_N24
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~207_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~207_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X21_Y19_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~171_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~171_combout\);

-- Location: LCCOMB_X21_Y19_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~256_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~207_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~207_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~256_combout\);

-- Location: LCCOMB_X21_Y18_N6
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~171_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~256_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~171_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~171_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~256_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X21_Y18_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~255_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~170_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~255_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~170_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~255_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~170_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~255_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~170_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X21_Y18_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~254_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~169_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~254_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~169_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~254_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~169_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~254_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~169_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X21_Y18_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~253_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~253_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~168_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~168_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~253_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~168_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~253_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~168_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X21_Y18_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~252_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~167_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~252_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~167_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~252_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~252_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~167_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X21_Y18_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~251_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~166_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~251_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~166_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~251_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~166_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~251_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~166_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X21_Y18_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X22_Y18_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~257_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~251_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[90]~251_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~257_combout\);

-- Location: LCCOMB_X23_Y18_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~172_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~172_combout\);

-- Location: LCCOMB_X21_Y18_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~258_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~252_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[89]~252_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~258_combout\);

-- Location: LCCOMB_X23_Y18_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~173_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~173_combout\);

-- Location: LCCOMB_X22_Y18_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~174_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~174_combout\);

-- Location: LCCOMB_X21_Y18_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~259_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~253_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[88]~253_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~259_combout\);

-- Location: LCCOMB_X23_Y17_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~175_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~175_combout\);

-- Location: LCCOMB_X21_Y18_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~260_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~254_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[87]~254_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~260_combout\);

-- Location: LCCOMB_X22_Y18_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~261_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~255_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[86]~255_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~261_combout\);

-- Location: LCCOMB_X23_Y18_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~176_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~176_combout\);

-- Location: LCCOMB_X21_Y18_N20
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~177_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~177_combout\);

-- Location: LCCOMB_X21_Y18_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~262_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~256_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[85]~256_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~262_combout\);

-- Location: LCCOMB_X22_Y19_N20
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~208_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~197_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[174]~197_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~208_combout\);

-- Location: LCCOMB_X23_Y17_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~263_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~208_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~208_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~263_combout\);

-- Location: LCCOMB_X23_Y17_N20
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\);

-- Location: LCCOMB_X23_Y17_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~208_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~208_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X23_Y17_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\);

-- Location: LCCOMB_X23_Y17_N2
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~263_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~263_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~178_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X23_Y17_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~179_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~179_combout\);

-- Location: LCCOMB_X23_Y17_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~264_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~263_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[84]~263_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~264_combout\);

-- Location: LCCOMB_X23_Y18_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~179_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~264_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~179_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~264_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~179_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~264_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X23_Y18_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~177_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~262_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~177_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~262_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~177_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~262_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~177_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~262_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X23_Y18_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~261_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~176_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~261_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~176_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~261_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~176_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~261_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~176_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X23_Y18_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~175_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~175_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~260_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~260_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~175_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~260_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~175_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~260_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X23_Y18_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~174_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~259_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~174_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~259_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~174_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~174_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~259_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X23_Y18_N22
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~258_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~173_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~258_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~173_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~258_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~173_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~258_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~173_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X23_Y18_N24
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~172_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~257_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~172_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~257_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~172_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~257_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~172_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~257_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X23_Y18_N26
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X23_Y18_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~257_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[105]~257_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\);

-- Location: LCCOMB_X24_Y20_N20
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~180_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~180_combout\);

-- Location: LCCOMB_X23_Y18_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~266_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~258_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[104]~258_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~266_combout\);

-- Location: LCCOMB_X23_Y20_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~181_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~181_combout\);

-- Location: LCCOMB_X23_Y18_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~267_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~259_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[103]~259_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~267_combout\);

-- Location: LCCOMB_X23_Y20_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~182_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~182_combout\);

-- Location: LCCOMB_X23_Y17_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~268_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~260_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[102]~260_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~268_combout\);

-- Location: LCCOMB_X24_Y20_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~183_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~183_combout\);

-- Location: LCCOMB_X23_Y20_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~184_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~184_combout\);

-- Location: LCCOMB_X23_Y18_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~269_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~261_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[101]~261_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~269_combout\);

-- Location: LCCOMB_X24_Y20_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~185_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~185_combout\);

-- Location: LCCOMB_X23_Y18_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~270_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~262_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[100]~262_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~270_combout\);

-- Location: LCCOMB_X23_Y17_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~271_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~264_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[99]~264_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~271_combout\);

-- Location: LCCOMB_X23_Y20_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~186_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~186_combout\);

-- Location: LCCOMB_X26_Y16_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\);

-- Location: LCCOMB_X26_Y16_N18
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~209_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~198_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[173]~198_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~209_combout\);

-- Location: LCCOMB_X26_Y16_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~209_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~209_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X26_Y16_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~272_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~209_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~209_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~272_combout\);

-- Location: LCCOMB_X26_Y16_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~273_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~272_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~272_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~273_combout\);

-- Location: LCCOMB_X26_Y16_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\);

-- Location: LCCOMB_X26_Y16_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~272_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~187_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[98]~272_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X24_Y20_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~188_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~188_combout\);

-- Location: LCCOMB_X23_Y20_N4
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~273_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~188_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~273_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~273_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~188_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X23_Y20_N6
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~271_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~186_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~271_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~186_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~271_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~186_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~271_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~186_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X23_Y20_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~185_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~270_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~185_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~270_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~185_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~270_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~185_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~270_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X23_Y20_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~184_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~184_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~269_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~269_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~184_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~269_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~184_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~269_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X23_Y20_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~268_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~183_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~268_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~183_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~268_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~268_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~183_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X23_Y20_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~267_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~182_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~267_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~182_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~267_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~182_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~267_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~182_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X23_Y20_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~266_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~181_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~266_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~181_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~266_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~181_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~266_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~181_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X23_Y20_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~180_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~180_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~180_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~180_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X23_Y20_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X24_Y20_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~274_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~274_combout\);

-- Location: LCCOMB_X24_Y20_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\);

-- Location: LCCOMB_X26_Y20_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~190_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~190_combout\);

-- Location: LCCOMB_X23_Y20_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~275_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~266_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[119]~266_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~275_combout\);

-- Location: LCCOMB_X23_Y20_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~276_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~267_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[118]~267_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~276_combout\);

-- Location: LCCOMB_X26_Y20_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~191_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~191_combout\);

-- Location: LCCOMB_X24_Y20_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~277_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~268_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[117]~268_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~277_combout\);

-- Location: LCCOMB_X24_Y20_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~192_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~192_combout\);

-- Location: LCCOMB_X26_Y19_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~193_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~193_combout\);

-- Location: LCCOMB_X26_Y19_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~278_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~269_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[116]~269_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~278_combout\);

-- Location: LCCOMB_X24_Y20_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~194_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~194_combout\);

-- Location: LCCOMB_X24_Y20_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~279_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~270_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[115]~270_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~279_combout\);

-- Location: LCCOMB_X23_Y20_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~280_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~271_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[114]~271_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~280_combout\);

-- Location: LCCOMB_X26_Y20_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~195_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~195_combout\);

-- Location: LCCOMB_X24_Y20_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~196_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~196_combout\);

-- Location: LCCOMB_X24_Y20_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~281_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~273_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[113]~273_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~281_combout\);

-- Location: LCCOMB_X22_Y19_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~210_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~199_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[172]~199_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~210_combout\);

-- Location: LCCOMB_X22_Y19_N6
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\);

-- Location: LCCOMB_X22_Y19_N0
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~210_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~210_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X22_Y19_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~282_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~210_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~210_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~282_combout\);

-- Location: LCCOMB_X26_Y19_N18
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~283_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~282_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~282_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~283_combout\);

-- Location: LCCOMB_X26_Y19_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\);

-- Location: LCCOMB_X26_Y19_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~282_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~282_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[112]~197_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X26_Y19_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~198_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~198_combout\);

-- Location: LCCOMB_X26_Y20_N4
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~283_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~198_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~283_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~283_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~198_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X26_Y20_N6
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~196_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~281_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~196_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~281_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~196_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~281_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~196_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~281_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X26_Y20_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~280_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~195_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~280_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~195_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~280_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~195_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~280_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~195_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X26_Y20_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~194_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~194_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~279_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~279_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~194_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~279_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~194_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~279_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X26_Y20_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~193_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~278_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~193_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~278_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~193_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~193_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~278_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X26_Y20_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~277_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~192_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~277_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~192_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~277_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~192_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~277_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~192_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X26_Y20_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~276_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~191_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~276_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~191_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~276_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~191_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~276_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~191_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X26_Y20_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~190_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~275_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~190_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~275_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~190_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~275_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~190_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~275_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X26_Y20_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~274_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~274_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~274_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~274_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~189_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X26_Y20_N22
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X24_Y20_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~284_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~274_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[135]~274_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~284_combout\);

-- Location: LCCOMB_X26_Y17_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~199_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~199_combout\);

-- Location: LCCOMB_X27_Y21_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~200_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~200_combout\);

-- Location: LCCOMB_X26_Y20_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~285_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~275_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[134]~275_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~285_combout\);

-- Location: LCCOMB_X26_Y19_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~201_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~201_combout\);

-- Location: LCCOMB_X26_Y20_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~286_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~276_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[133]~276_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~286_combout\);

-- Location: LCCOMB_X24_Y20_N18
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~287_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~277_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[132]~277_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~287_combout\);

-- Location: LCCOMB_X26_Y17_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~202_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~202_combout\);

-- Location: LCCOMB_X26_Y19_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~203_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~203_combout\);

-- Location: LCCOMB_X26_Y19_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~288_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~278_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[131]~278_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~288_combout\);

-- Location: LCCOMB_X24_Y20_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~289_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~279_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[130]~279_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~289_combout\);

-- Location: LCCOMB_X27_Y17_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~204_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~204_combout\);

-- Location: LCCOMB_X26_Y20_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~290_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~280_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[129]~280_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~290_combout\);

-- Location: LCCOMB_X27_Y17_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~205_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~205_combout\);

-- Location: LCCOMB_X26_Y17_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~206_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~206_combout\);

-- Location: LCCOMB_X24_Y20_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~291_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~281_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[128]~281_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~291_combout\);

-- Location: LCCOMB_X26_Y19_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~292_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~283_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[127]~283_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~292_combout\);

-- Location: LCCOMB_X26_Y19_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~207_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~207_combout\);

-- Location: LCCOMB_X24_Y21_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~211_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~200_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[171]~200_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~211_combout\);

-- Location: LCCOMB_X24_Y21_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~293_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~211_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~211_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~293_combout\);

-- Location: LCCOMB_X24_Y21_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\);

-- Location: LCCOMB_X24_Y21_N24
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~211_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~211_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X24_Y21_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~294_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~293_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~293_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~294_combout\);

-- Location: LCCOMB_X24_Y21_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\);

-- Location: LCCOMB_X24_Y21_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~293_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~208_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[126]~293_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X24_Y21_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~209_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~209_combout\);

-- Location: LCCOMB_X26_Y17_N0
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~294_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~209_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~294_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~294_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~209_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X26_Y17_N2
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~292_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~207_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~292_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~207_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~292_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~207_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~292_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~207_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X26_Y17_N4
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~206_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~291_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~206_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~291_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~206_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~291_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~206_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~291_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X26_Y17_N6
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~290_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~290_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~205_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~205_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~290_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~205_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~290_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~205_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X26_Y17_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~289_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~204_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~289_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~204_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~289_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~289_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~204_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X26_Y17_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~203_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~288_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~203_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~288_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~203_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~288_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~203_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~288_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X26_Y17_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~287_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~202_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~287_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~202_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~287_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~202_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~287_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~202_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X26_Y17_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~201_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~286_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~201_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~286_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~201_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~286_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~201_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~286_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X26_Y17_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~200_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~285_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~200_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~285_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~200_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~285_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~200_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~285_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X26_Y17_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~199_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~284_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~199_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~284_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~199_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~284_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~199_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~284_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X26_Y17_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X27_Y21_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~295_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~284_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[150]~284_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~295_combout\);

-- Location: LCCOMB_X27_Y21_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~210_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~210_combout\);

-- Location: LCCOMB_X27_Y21_N18
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~211_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~211_combout\);

-- Location: LCCOMB_X27_Y21_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~296_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~285_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[149]~285_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~296_combout\);

-- Location: LCCOMB_X27_Y17_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~212_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~212_combout\);

-- Location: LCCOMB_X27_Y17_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~297_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~286_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[148]~286_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~297_combout\);

-- Location: LCCOMB_X27_Y17_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~213_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~213_combout\);

-- Location: LCCOMB_X27_Y17_N18
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~298_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~287_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[147]~287_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~298_combout\);

-- Location: LCCOMB_X26_Y19_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~299_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~288_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[146]~288_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~299_combout\);

-- Location: LCCOMB_X26_Y19_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~214_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~214_combout\);

-- Location: LCCOMB_X27_Y17_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~300_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~289_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[145]~289_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~300_combout\);

-- Location: LCCOMB_X27_Y17_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\);

-- Location: LCCOMB_X27_Y17_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\);

-- Location: LCCOMB_X27_Y17_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~301_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~290_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[144]~290_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~301_combout\);

-- Location: LCCOMB_X26_Y17_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~302_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~291_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[143]~291_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~302_combout\);

-- Location: LCCOMB_X28_Y17_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\);

-- Location: LCCOMB_X26_Y17_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\);

-- Location: LCCOMB_X26_Y19_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~303_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~292_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[142]~292_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~303_combout\);

-- Location: LCCOMB_X28_Y17_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\);

-- Location: LCCOMB_X24_Y21_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~304_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~294_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[141]~294_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~304_combout\);

-- Location: LCCOMB_X23_Y25_N28
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~212_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~201_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[170]~201_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~212_combout\);

-- Location: LCCOMB_X23_Y24_N24
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\);

-- Location: LCCOMB_X23_Y24_N28
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~212_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~212_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X23_Y24_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~305_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~212_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~212_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~305_combout\);

-- Location: LCCOMB_X23_Y24_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~306_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~305_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~305_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~306_combout\);

-- Location: LCCOMB_X23_Y24_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\);

-- Location: LCCOMB_X23_Y24_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~305_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~220_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[140]~305_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X23_Y24_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~221_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~221_combout\);

-- Location: LCCOMB_X28_Y17_N0
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~306_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~221_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~306_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~221_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~306_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~221_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X28_Y17_N2
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~304_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~304_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~304_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~219_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~304_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X28_Y17_N4
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~303_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~303_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~303_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~218_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~303_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X28_Y17_N6
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~302_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~302_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~302_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~302_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~217_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X28_Y17_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~301_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~301_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~216_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~301_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X28_Y17_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~300_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~300_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~300_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~300_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~215_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X28_Y17_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~299_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~214_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~299_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~214_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~299_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~214_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~299_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~214_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\);

-- Location: LCCOMB_X28_Y17_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~213_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~298_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~213_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~298_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~213_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~298_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~213_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~298_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\);

-- Location: LCCOMB_X28_Y17_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~212_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~297_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~212_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~297_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~212_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~297_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~212_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~297_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\);

-- Location: LCCOMB_X28_Y17_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~211_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~296_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~211_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~296_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~211_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~296_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~211_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~296_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\);

-- Location: LCCOMB_X28_Y17_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~295_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~210_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~295_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~210_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~295_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~210_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~295_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~210_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\);

-- Location: LCCOMB_X28_Y17_N22
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ = !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\);

-- Location: LCCOMB_X29_Y18_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~222_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~222_combout\);

-- Location: LCCOMB_X27_Y21_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~307_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~295_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[165]~295_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~307_combout\);

-- Location: LCCOMB_X29_Y18_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~223_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~223_combout\);

-- Location: LCCOMB_X27_Y21_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~308_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~296_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[164]~296_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~308_combout\);

-- Location: LCCOMB_X27_Y18_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~224_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~224_combout\);

-- Location: LCCOMB_X27_Y17_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~309_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~297_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[163]~297_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~309_combout\);

-- Location: LCCOMB_X27_Y17_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~310_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~298_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[162]~298_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~310_combout\);

-- Location: LCCOMB_X29_Y18_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~225_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~225_combout\);

-- Location: LCCOMB_X29_Y18_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~226_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~226_combout\);

-- Location: LCCOMB_X26_Y19_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~311_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~299_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[161]~299_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~311_combout\);

-- Location: LCCOMB_X27_Y17_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~312_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~300_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[160]~300_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~312_combout\);

-- Location: LCCOMB_X30_Y16_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~227_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~227_combout\);

-- Location: LCCOMB_X27_Y17_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~313_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~301_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[159]~301_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~313_combout\);

-- Location: LCCOMB_X30_Y17_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~228_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~228_combout\);

-- Location: LCCOMB_X27_Y17_N20
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~314_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~302_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[158]~302_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~314_combout\);

-- Location: LCCOMB_X28_Y16_N0
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~229_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~229_combout\);

-- Location: LCCOMB_X29_Y18_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~315_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~303_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[157]~303_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~315_combout\);

-- Location: LCCOMB_X29_Y18_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~230_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~230_combout\);

-- Location: LCCOMB_X28_Y17_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~316_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~304_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[156]~304_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~316_combout\);

-- Location: LCCOMB_X29_Y18_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~231_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~231_combout\);

-- Location: LCCOMB_X27_Y21_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~317_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~306_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[155]~306_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~317_combout\);

-- Location: LCCOMB_X28_Y17_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~232_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~232_combout\);

-- Location: LCCOMB_X31_Y24_N16
\Div0|auto_generated|divider|divider|StageOut[86]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[86]~160_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[86]~160_combout\);

-- Location: LCCOMB_X30_Y24_N0
\Div0|auto_generated|divider|divider|StageOut[86]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[86]~187_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[77]~185_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[77]~185_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[86]~187_combout\);

-- Location: LCCOMB_X31_Y24_N30
\Div0|auto_generated|divider|divider|StageOut[85]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[85]~161_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[85]~161_combout\);

-- Location: LCCOMB_X33_Y24_N2
\Div0|auto_generated|divider|divider|StageOut[85]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[85]~188_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[76]~186_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[76]~186_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[85]~188_combout\);

-- Location: LCCOMB_X30_Y24_N22
\Div0|auto_generated|divider|divider|StageOut[84]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[84]~189_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[75]~206_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[75]~206_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[84]~189_combout\);

-- Location: LCCOMB_X30_Y24_N28
\Div0|auto_generated|divider|divider|StageOut[84]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[84]~162_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[84]~162_combout\);

-- Location: LCCOMB_X31_Y24_N20
\Div0|auto_generated|divider|divider|StageOut[83]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[83]~163_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[83]~163_combout\);

-- Location: LCCOMB_X32_Y24_N2
\Div0|auto_generated|divider|divider|StageOut[83]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[83]~207_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (\U_saldo|saldo_reg\(6))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \U_saldo|saldo_reg\(6),
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[83]~207_combout\);

-- Location: LCCOMB_X30_Y24_N30
\Div0|auto_generated|divider|divider|StageOut[82]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~203_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_saldo|saldo_reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_saldo|saldo_reg\(5),
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~203_combout\);

-- Location: LCCOMB_X31_Y24_N18
\Div0|auto_generated|divider|divider|StageOut[82]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~164_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~164_combout\);

-- Location: LCCOMB_X30_Y24_N26
\Div0|auto_generated|divider|divider|StageOut[81]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[81]~165_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_saldo|saldo_reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_saldo|saldo_reg\(4),
	combout => \Div0|auto_generated|divider|divider|StageOut[81]~165_combout\);

-- Location: LCCOMB_X30_Y24_N4
\Div0|auto_generated|divider|divider|StageOut[81]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[81]~166_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_saldo|saldo_reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_saldo|saldo_reg\(4),
	combout => \Div0|auto_generated|divider|divider|StageOut[81]~166_combout\);

-- Location: LCCOMB_X30_Y24_N6
\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[81]~165_combout\) # (\Div0|auto_generated|divider|divider|StageOut[81]~166_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[81]~165_combout\) # (\Div0|auto_generated|divider|divider|StageOut[81]~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[81]~165_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[81]~166_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X30_Y24_N8
\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[82]~203_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[82]~164_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[82]~203_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[82]~164_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[82]~203_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[82]~164_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[82]~203_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[82]~164_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X30_Y24_N10
\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[83]~163_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[83]~207_combout\))))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[83]~163_combout\) # 
-- ((\Div0|auto_generated|divider|divider|StageOut[83]~207_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[83]~163_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[83]~207_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[83]~163_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[83]~207_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X30_Y24_N12
\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[84]~189_combout\ & (((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[84]~189_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[84]~162_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\Div0|auto_generated|divider|divider|StageOut[84]~162_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[84]~189_combout\ & !\Div0|auto_generated|divider|divider|StageOut[84]~162_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[84]~189_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[84]~162_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X30_Y24_N14
\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\Div0|auto_generated|divider|divider|StageOut[85]~161_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[85]~188_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\Div0|auto_generated|divider|divider|StageOut[85]~161_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[85]~188_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\Div0|auto_generated|divider|divider|StageOut[85]~161_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[85]~188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[85]~161_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[85]~188_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X30_Y24_N16
\Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[86]~160_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[86]~187_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[86]~160_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[86]~187_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X30_Y24_N18
\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X27_Y24_N30
\saldo_dos_dig[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- saldo_dos_dig(2) = (GLOBAL(\mostrar_cambio~clkctrl_outclk\) & ((saldo_dos_dig(2)))) # (!GLOBAL(\mostrar_cambio~clkctrl_outclk\) & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => saldo_dos_dig(2),
	datad => \mostrar_cambio~clkctrl_outclk\,
	combout => saldo_dos_dig(2));

-- Location: LCCOMB_X24_Y23_N4
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~157_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\mostrar_cambio~q\ & ((\Add0~4_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => saldo_dos_dig(2),
	datac => \mostrar_cambio~q\,
	datad => \Add0~4_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~157_combout\);

-- Location: LCCOMB_X24_Y23_N22
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~158_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & ((\mostrar_cambio~q\ & ((\Add0~4_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => saldo_dos_dig(2),
	datac => \mostrar_cambio~q\,
	datad => \Add0~4_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~158_combout\);

-- Location: LCCOMB_X24_Y23_N16
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~157_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~158_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~157_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[154]~158_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\);

-- Location: LCCOMB_X24_Y23_N8
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~159_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~159_combout\);

-- Location: LCCOMB_X24_Y23_N30
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\mostrar_cambio~q\ & ((\Add0~4_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(2),
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \mostrar_cambio~q\,
	datad => \Add0~4_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\);

-- Location: LCCOMB_X24_Y23_N2
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~159_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~159_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\);

-- Location: LCCOMB_X24_Y23_N26
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\);

-- Location: LCCOMB_X24_Y23_N18
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~213_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[169]~156_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~213_combout\);

-- Location: LCCOMB_X24_Y23_N28
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~213_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~213_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X24_Y23_N20
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~318_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~213_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~213_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~318_combout\);

-- Location: LCCOMB_X27_Y21_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~319_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~318_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~318_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~319_combout\);

-- Location: LCCOMB_X27_Y21_N20
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\);

-- Location: LCCOMB_X27_Y21_N4
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~318_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~318_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[154]~233_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\);

-- Location: LCCOMB_X27_Y21_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\);

-- Location: LCCOMB_X28_Y18_N2
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~319_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~319_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~319_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~234_combout\,
	datad => VCC,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X28_Y18_N4
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~317_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~232_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~317_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~232_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~317_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~232_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~317_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~232_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X28_Y18_N6
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~316_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~231_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~316_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~231_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~316_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~231_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~316_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~231_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X28_Y18_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~315_combout\ & (((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~315_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~230_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~230_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~315_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~230_combout\)) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~315_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~230_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X28_Y18_N10
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~314_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~229_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~314_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~229_combout\)))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~314_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~314_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~229_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCCOMB_X28_Y18_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~313_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~228_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~313_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~228_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~313_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~228_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~313_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~228_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\);

-- Location: LCCOMB_X28_Y18_N14
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~312_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~227_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~312_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~227_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~312_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~227_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~312_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~227_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\);

-- Location: LCCOMB_X28_Y18_N16
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~226_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~311_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~226_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~311_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~226_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~311_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~226_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~311_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~13\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\);

-- Location: LCCOMB_X28_Y18_N18
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~310_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~225_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~310_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~225_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~310_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~225_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~310_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~225_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~15\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\);

-- Location: LCCOMB_X28_Y18_N20
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~224_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~309_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~224_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~309_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~224_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~309_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~224_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~309_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~17\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\);

-- Location: LCCOMB_X28_Y18_N22
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~223_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~308_combout\))))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~223_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~308_combout\) # (GND))))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~223_combout\) # ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~308_combout\) # 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~223_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~308_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~19\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\);

-- Location: LCCOMB_X28_Y18_N24
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~222_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~307_combout\)))) # (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~222_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~307_combout\)))
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~222_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~307_combout\ & 
-- !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~222_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~307_combout\,
	datad => VCC,
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~21\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	cout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\);

-- Location: LCCOMB_X28_Y18_N26
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ = \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~23\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\);

-- Location: LCCOMB_X30_Y24_N24
\Div0|auto_generated|divider|divider|StageOut[93]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[93]~191_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[84]~189_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[84]~189_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[93]~191_combout\);

-- Location: LCCOMB_X29_Y24_N12
\Div0|auto_generated|divider|divider|StageOut[94]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[94]~167_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[94]~167_combout\);

-- Location: LCCOMB_X33_Y24_N8
\Div0|auto_generated|divider|divider|StageOut[94]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[94]~190_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[85]~188_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[85]~188_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[94]~190_combout\);

-- Location: LCCOMB_X29_Y24_N30
\Div0|auto_generated|divider|divider|StageOut[93]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[93]~168_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[93]~168_combout\);

-- Location: LCCOMB_X30_Y24_N20
\Div0|auto_generated|divider|divider|StageOut[92]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[92]~169_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[92]~169_combout\);

-- Location: LCCOMB_X29_Y24_N14
\Div0|auto_generated|divider|divider|StageOut[92]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[92]~192_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[83]~207_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[83]~207_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[92]~192_combout\);

-- Location: LCCOMB_X30_Y24_N2
\Div0|auto_generated|divider|divider|StageOut[91]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[91]~170_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[91]~170_combout\);

-- Location: LCCOMB_X29_Y24_N2
\Div0|auto_generated|divider|divider|StageOut[91]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[91]~208_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (\U_saldo|saldo_reg\(5))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_saldo|saldo_reg\(5),
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[91]~208_combout\);

-- Location: LCCOMB_X27_Y24_N4
\Div0|auto_generated|divider|divider|StageOut[90]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[90]~204_combout\ = (\U_saldo|saldo_reg\(4) & \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_saldo|saldo_reg\(4),
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[90]~204_combout\);

-- Location: LCCOMB_X29_Y24_N0
\Div0|auto_generated|divider|divider|StageOut[90]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[90]~171_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[90]~171_combout\);

-- Location: LCCOMB_X29_Y24_N10
\Div0|auto_generated|divider|divider|StageOut[89]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[89]~172_combout\ = (\U_saldo|saldo_reg\(3) & \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(3),
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[89]~172_combout\);

-- Location: LCCOMB_X29_Y24_N8
\Div0|auto_generated|divider|divider|StageOut[89]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[89]~173_combout\ = (\U_saldo|saldo_reg\(3) & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_saldo|saldo_reg\(3),
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[89]~173_combout\);

-- Location: LCCOMB_X29_Y24_N16
\Div0|auto_generated|divider|divider|op_3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[89]~172_combout\) # (\Div0|auto_generated|divider|divider|StageOut[89]~173_combout\)))
-- \Div0|auto_generated|divider|divider|op_3~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[89]~172_combout\) # (\Div0|auto_generated|divider|divider|StageOut[89]~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[89]~172_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[89]~173_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|op_3~0_combout\,
	cout => \Div0|auto_generated|divider|divider|op_3~1\);

-- Location: LCCOMB_X29_Y24_N18
\Div0|auto_generated|divider|divider|op_3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~2_combout\ = (\Div0|auto_generated|divider|divider|op_3~1\ & (((\Div0|auto_generated|divider|divider|StageOut[90]~204_combout\) # (\Div0|auto_generated|divider|divider|StageOut[90]~171_combout\)))) # 
-- (!\Div0|auto_generated|divider|divider|op_3~1\ & (!\Div0|auto_generated|divider|divider|StageOut[90]~204_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[90]~171_combout\)))
-- \Div0|auto_generated|divider|divider|op_3~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[90]~204_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[90]~171_combout\ & !\Div0|auto_generated|divider|divider|op_3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[90]~204_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[90]~171_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_3~1\,
	combout => \Div0|auto_generated|divider|divider|op_3~2_combout\,
	cout => \Div0|auto_generated|divider|divider|op_3~3\);

-- Location: LCCOMB_X29_Y24_N20
\Div0|auto_generated|divider|divider|op_3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~4_combout\ = (\Div0|auto_generated|divider|divider|op_3~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[91]~170_combout\) # (\Div0|auto_generated|divider|divider|StageOut[91]~208_combout\))))) # 
-- (!\Div0|auto_generated|divider|divider|op_3~3\ & ((\Div0|auto_generated|divider|divider|StageOut[91]~170_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[91]~208_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|op_3~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[91]~170_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[91]~208_combout\) # (!\Div0|auto_generated|divider|divider|op_3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[91]~170_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[91]~208_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_3~3\,
	combout => \Div0|auto_generated|divider|divider|op_3~4_combout\,
	cout => \Div0|auto_generated|divider|divider|op_3~5\);

-- Location: LCCOMB_X29_Y24_N22
\Div0|auto_generated|divider|divider|op_3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~6_combout\ = (\Div0|auto_generated|divider|divider|StageOut[92]~169_combout\ & (((!\Div0|auto_generated|divider|divider|op_3~5\)))) # (!\Div0|auto_generated|divider|divider|StageOut[92]~169_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[92]~192_combout\ & (!\Div0|auto_generated|divider|divider|op_3~5\)) # (!\Div0|auto_generated|divider|divider|StageOut[92]~192_combout\ & ((\Div0|auto_generated|divider|divider|op_3~5\) # (GND)))))
-- \Div0|auto_generated|divider|divider|op_3~7\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[92]~169_combout\ & !\Div0|auto_generated|divider|divider|StageOut[92]~192_combout\)) # (!\Div0|auto_generated|divider|divider|op_3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[92]~169_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[92]~192_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_3~5\,
	combout => \Div0|auto_generated|divider|divider|op_3~6_combout\,
	cout => \Div0|auto_generated|divider|divider|op_3~7\);

-- Location: LCCOMB_X29_Y24_N24
\Div0|auto_generated|divider|divider|op_3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~8_combout\ = (\Div0|auto_generated|divider|divider|op_3~7\ & (((\Div0|auto_generated|divider|divider|StageOut[93]~168_combout\) # (\Div0|auto_generated|divider|divider|StageOut[93]~191_combout\)))) # 
-- (!\Div0|auto_generated|divider|divider|op_3~7\ & ((((\Div0|auto_generated|divider|divider|StageOut[93]~168_combout\) # (\Div0|auto_generated|divider|divider|StageOut[93]~191_combout\)))))
-- \Div0|auto_generated|divider|divider|op_3~9\ = CARRY((!\Div0|auto_generated|divider|divider|op_3~7\ & ((\Div0|auto_generated|divider|divider|StageOut[93]~168_combout\) # (\Div0|auto_generated|divider|divider|StageOut[93]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[93]~168_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[93]~191_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_3~7\,
	combout => \Div0|auto_generated|divider|divider|op_3~8_combout\,
	cout => \Div0|auto_generated|divider|divider|op_3~9\);

-- Location: LCCOMB_X29_Y24_N26
\Div0|auto_generated|divider|divider|op_3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[94]~167_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[94]~190_combout\ & !\Div0|auto_generated|divider|divider|op_3~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[94]~167_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[94]~190_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_3~9\,
	cout => \Div0|auto_generated|divider|divider|op_3~11_cout\);

-- Location: LCCOMB_X29_Y24_N28
\Div0|auto_generated|divider|divider|op_3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~12_combout\ = \Div0|auto_generated|divider|divider|op_3~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_3~11_cout\,
	combout => \Div0|auto_generated|divider|divider|op_3~12_combout\);

-- Location: LCCOMB_X28_Y24_N30
\Div0|auto_generated|divider|divider|StageOut[102]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[102]~193_combout\ = (\Div0|auto_generated|divider|divider|op_3~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[93]~191_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[93]~191_combout\,
	datad => \Div0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[102]~193_combout\);

-- Location: LCCOMB_X28_Y24_N0
\Div0|auto_generated|divider|divider|StageOut[102]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[102]~174_combout\ = (\Div0|auto_generated|divider|divider|op_3~8_combout\ & !\Div0|auto_generated|divider|divider|op_3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_3~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[102]~174_combout\);

-- Location: LCCOMB_X28_Y24_N6
\Div0|auto_generated|divider|divider|StageOut[101]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[101]~175_combout\ = (\Div0|auto_generated|divider|divider|op_3~6_combout\ & !\Div0|auto_generated|divider|divider|op_3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_3~6_combout\,
	datad => \Div0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[101]~175_combout\);

-- Location: LCCOMB_X28_Y24_N28
\Div0|auto_generated|divider|divider|StageOut[101]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[101]~194_combout\ = (\Div0|auto_generated|divider|divider|op_3~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[92]~192_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[92]~192_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[101]~194_combout\);

-- Location: LCCOMB_X29_Y24_N6
\Div0|auto_generated|divider|divider|StageOut[100]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[100]~176_combout\ = (\Div0|auto_generated|divider|divider|op_3~4_combout\ & !\Div0|auto_generated|divider|divider|op_3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_3~4_combout\,
	datad => \Div0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[100]~176_combout\);

-- Location: LCCOMB_X28_Y24_N2
\Div0|auto_generated|divider|divider|StageOut[100]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[100]~195_combout\ = (\Div0|auto_generated|divider|divider|op_3~12_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[91]~208_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[91]~208_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[100]~195_combout\);

-- Location: LCCOMB_X29_Y24_N4
\Div0|auto_generated|divider|divider|StageOut[99]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[99]~177_combout\ = (\Div0|auto_generated|divider|divider|op_3~2_combout\ & !\Div0|auto_generated|divider|divider|op_3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_3~2_combout\,
	datad => \Div0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[99]~177_combout\);

-- Location: LCCOMB_X28_Y24_N8
\Div0|auto_generated|divider|divider|StageOut[99]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[99]~209_combout\ = (\Div0|auto_generated|divider|divider|op_3~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\U_saldo|saldo_reg\(4))) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_saldo|saldo_reg\(4),
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[99]~209_combout\);

-- Location: LCCOMB_X28_Y24_N12
\Div0|auto_generated|divider|divider|StageOut[98]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[98]~178_combout\ = (\Div0|auto_generated|divider|divider|op_3~0_combout\ & !\Div0|auto_generated|divider|divider|op_3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_3~0_combout\,
	datad => \Div0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[98]~178_combout\);

-- Location: LCCOMB_X28_Y24_N4
\Div0|auto_generated|divider|divider|StageOut[98]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[98]~205_combout\ = (\U_saldo|saldo_reg\(3) & \Div0|auto_generated|divider|divider|op_3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_saldo|saldo_reg\(3),
	datad => \Div0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[98]~205_combout\);

-- Location: LCCOMB_X27_Y24_N16
\Div0|auto_generated|divider|divider|StageOut[97]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[97]~179_combout\ = (\U_saldo|saldo_reg\(2) & \Div0|auto_generated|divider|divider|op_3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_saldo|saldo_reg\(2),
	datad => \Div0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[97]~179_combout\);

-- Location: LCCOMB_X27_Y24_N6
\Div0|auto_generated|divider|divider|StageOut[97]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[97]~180_combout\ = (\U_saldo|saldo_reg\(2) & !\Div0|auto_generated|divider|divider|op_3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_saldo|saldo_reg\(2),
	datad => \Div0|auto_generated|divider|divider|op_3~12_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[97]~180_combout\);

-- Location: LCCOMB_X28_Y24_N14
\Div0|auto_generated|divider|divider|op_4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[97]~179_combout\) # (\Div0|auto_generated|divider|divider|StageOut[97]~180_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[97]~179_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[97]~180_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|op_4~1_cout\);

-- Location: LCCOMB_X28_Y24_N16
\Div0|auto_generated|divider|divider|op_4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[98]~178_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[98]~205_combout\ & !\Div0|auto_generated|divider|divider|op_4~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[98]~178_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[98]~205_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_4~1_cout\,
	cout => \Div0|auto_generated|divider|divider|op_4~3_cout\);

-- Location: LCCOMB_X28_Y24_N18
\Div0|auto_generated|divider|divider|op_4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~5_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[99]~177_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[99]~209_combout\) # (!\Div0|auto_generated|divider|divider|op_4~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[99]~177_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[99]~209_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_4~3_cout\,
	cout => \Div0|auto_generated|divider|divider|op_4~5_cout\);

-- Location: LCCOMB_X28_Y24_N20
\Div0|auto_generated|divider|divider|op_4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~7_cout\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[100]~176_combout\ & !\Div0|auto_generated|divider|divider|StageOut[100]~195_combout\)) # (!\Div0|auto_generated|divider|divider|op_4~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[100]~176_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[100]~195_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_4~5_cout\,
	cout => \Div0|auto_generated|divider|divider|op_4~7_cout\);

-- Location: LCCOMB_X28_Y24_N22
\Div0|auto_generated|divider|divider|op_4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~9_cout\ = CARRY((!\Div0|auto_generated|divider|divider|op_4~7_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[101]~175_combout\) # (\Div0|auto_generated|divider|divider|StageOut[101]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[101]~175_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[101]~194_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_4~7_cout\,
	cout => \Div0|auto_generated|divider|divider|op_4~9_cout\);

-- Location: LCCOMB_X28_Y24_N24
\Div0|auto_generated|divider|divider|op_4~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~11_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[102]~193_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[102]~174_combout\ & !\Div0|auto_generated|divider|divider|op_4~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[102]~193_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[102]~174_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_4~9_cout\,
	cout => \Div0|auto_generated|divider|divider|op_4~11_cout\);

-- Location: LCCOMB_X28_Y24_N26
\Div0|auto_generated|divider|divider|op_4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~12_combout\ = \Div0|auto_generated|divider|divider|op_4~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_4~11_cout\,
	combout => \Div0|auto_generated|divider|divider|op_4~12_combout\);

-- Location: LCCOMB_X28_Y24_N10
\saldo_dos_dig[0]\ : cycloneiii_lcell_comb
-- Equation(s):
-- saldo_dos_dig(0) = (GLOBAL(\mostrar_cambio~clkctrl_outclk\) & (saldo_dos_dig(0))) # (!GLOBAL(\mostrar_cambio~clkctrl_outclk\) & ((!\Div0|auto_generated|divider|divider|op_4~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(0),
	datac => \Div0|auto_generated|divider|divider|op_4~12_combout\,
	datad => \mostrar_cambio~clkctrl_outclk\,
	combout => saldo_dos_dig(0));

-- Location: LCCOMB_X29_Y18_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~235_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & (!\mostrar_cambio~q\ & saldo_dos_dig(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \mostrar_cambio~q\,
	datad => saldo_dos_dig(0),
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~235_combout\);

-- Location: LCCOMB_X27_Y18_N22
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[182]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[182]~162_combout\ = (saldo_dos_dig(0) & (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & !\mostrar_cambio~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(0),
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \mostrar_cambio~q\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[182]~162_combout\);

-- Location: LCCOMB_X27_Y18_N0
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[182]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[182]~161_combout\ = (saldo_dos_dig(0) & (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & !\mostrar_cambio~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(0),
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \mostrar_cambio~q\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[182]~161_combout\);

-- Location: LCCOMB_X27_Y18_N12
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~26_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[182]~162_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[182]~161_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[182]~162_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[182]~161_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~26_combout\);

-- Location: LCCOMB_X27_Y18_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~236_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[0]~26_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~236_combout\);

-- Location: LCCOMB_X30_Y20_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~236_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~235_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~236_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~235_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\);

-- Location: LCCOMB_X27_Y18_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~307_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[180]~307_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\);

-- Location: LCCOMB_X21_Y20_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~237_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~237_combout\);

-- Location: LCCOMB_X30_Y20_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~238_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~238_combout\);

-- Location: LCCOMB_X27_Y21_N16
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~308_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[179]~308_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\);

-- Location: LCCOMB_X30_Y20_N20
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~239_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~239_combout\);

-- Location: LCCOMB_X28_Y18_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~309_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[178]~309_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322_combout\);

-- Location: LCCOMB_X30_Y20_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~239_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~239_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~239_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X30_Y20_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~238_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~238_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~238_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~238_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X30_Y20_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~237_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~237_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~237_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X30_Y20_N28
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X30_Y16_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~170_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~170_combout\);

-- Location: LCCOMB_X30_Y20_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~259_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~259_combout\);

-- Location: LCCOMB_X30_Y20_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~260_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~260_combout\);

-- Location: LCCOMB_X29_Y16_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~171_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~171_combout\);

-- Location: LCCOMB_X29_Y16_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~172_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~172_combout\);

-- Location: LCCOMB_X29_Y16_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~261_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~261_combout\);

-- Location: LCCOMB_X28_Y16_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~323_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~310_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[177]~310_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~323_combout\);

-- Location: LCCOMB_X28_Y16_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~262_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~323_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~323_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~262_combout\);

-- Location: LCCOMB_X28_Y16_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~240_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~240_combout\);

-- Location: LCCOMB_X28_Y16_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~240_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~323_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~240_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~323_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X29_Y16_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~173_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~173_combout\);

-- Location: LCCOMB_X29_Y16_N6
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~262_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~173_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~262_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~262_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~173_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X29_Y16_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~172_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~261_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~172_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~261_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~172_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~261_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~172_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~261_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X29_Y16_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~260_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~171_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~260_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~171_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~260_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~260_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~171_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X29_Y16_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~170_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~259_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~170_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~259_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~170_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~259_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~170_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~259_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X29_Y16_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X30_Y16_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~263_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~259_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[45]~259_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~263_combout\);

-- Location: LCCOMB_X30_Y16_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~174_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~174_combout\);

-- Location: LCCOMB_X32_Y16_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~175_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~175_combout\);

-- Location: LCCOMB_X31_Y16_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~264_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~260_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[44]~260_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~264_combout\);

-- Location: LCCOMB_X29_Y16_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~265_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~261_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[43]~261_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~265_combout\);

-- Location: LCCOMB_X31_Y16_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~176_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~176_combout\);

-- Location: LCCOMB_X31_Y16_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~177_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~177_combout\);

-- Location: LCCOMB_X30_Y16_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~266_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~262_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[42]~262_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~266_combout\);

-- Location: LCCOMB_X29_Y18_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~324\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~324_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~311_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[176]~311_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~324_combout\);

-- Location: LCCOMB_X29_Y17_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~267_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~324_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~324_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~267_combout\);

-- Location: LCCOMB_X29_Y17_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~241_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~241_combout\);

-- Location: LCCOMB_X29_Y17_N0
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~241_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~324_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~241_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~324_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X32_Y16_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~178_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~178_combout\);

-- Location: LCCOMB_X31_Y16_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~267_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~178_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~267_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~267_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~178_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X31_Y16_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~177_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~266_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~177_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~266_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~177_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~266_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~177_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~266_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X31_Y16_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~265_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~176_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~265_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~176_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~265_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~265_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~176_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X31_Y16_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~175_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~264_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~175_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~264_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~175_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~264_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~175_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~264_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X31_Y16_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~263_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~174_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~263_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~174_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~263_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~174_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~263_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~174_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X31_Y16_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X30_Y16_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~268_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~263_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[60]~263_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~268_combout\);

-- Location: LCCOMB_X31_Y16_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~179_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~179_combout\);

-- Location: LCCOMB_X32_Y16_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~269_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~264_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[59]~264_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~269_combout\);

-- Location: LCCOMB_X31_Y16_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~180_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~180_combout\);

-- Location: LCCOMB_X31_Y16_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~270_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~265_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[58]~265_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~270_combout\);

-- Location: LCCOMB_X32_Y16_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~181_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~181_combout\);

-- Location: LCCOMB_X31_Y16_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~182_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~182_combout\);

-- Location: LCCOMB_X31_Y16_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~271_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~266_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[57]~266_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~271_combout\);

-- Location: LCCOMB_X32_Y16_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~272_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~267_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[56]~267_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~272_combout\);

-- Location: LCCOMB_X32_Y16_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~183_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~183_combout\);

-- Location: LCCOMB_X30_Y16_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~325\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~325_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~312_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[175]~312_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~325_combout\);

-- Location: LCCOMB_X30_Y16_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~242_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~242_combout\);

-- Location: LCCOMB_X30_Y16_N28
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~325_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~242_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~325_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~242_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X30_Y16_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~184_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~184_combout\);

-- Location: LCCOMB_X30_Y16_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~273_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~325_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~325_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~273_combout\);

-- Location: LCCOMB_X32_Y16_N0
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~184_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~273_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~184_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~273_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~184_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~273_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X32_Y16_N2
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~272_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~183_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~272_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~183_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~272_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~183_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~272_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~183_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X32_Y16_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~182_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~271_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~182_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~271_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~182_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~182_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~271_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X32_Y16_N6
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~270_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~181_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~270_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~181_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~270_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~181_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~270_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~181_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X32_Y16_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~269_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~180_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~269_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~180_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~269_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~180_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~269_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~180_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X32_Y16_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~179_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~268_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~179_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~268_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~179_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~268_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~179_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~268_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X32_Y16_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X30_Y16_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~274_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~268_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[75]~268_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~274_combout\);

-- Location: LCCOMB_X35_Y16_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~185_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~185_combout\);

-- Location: LCCOMB_X35_Y16_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~186_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~186_combout\);

-- Location: LCCOMB_X32_Y16_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~275_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~269_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[74]~269_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~275_combout\);

-- Location: LCCOMB_X32_Y16_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~276_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~270_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[73]~270_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~276_combout\);

-- Location: LCCOMB_X35_Y16_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~187_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~187_combout\);

-- Location: LCCOMB_X35_Y17_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~188_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~188_combout\);

-- Location: LCCOMB_X31_Y16_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~277_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~271_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[72]~271_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~277_combout\);

-- Location: LCCOMB_X35_Y17_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~189_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~189_combout\);

-- Location: LCCOMB_X32_Y16_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~278_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~272_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[71]~272_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~278_combout\);

-- Location: LCCOMB_X30_Y16_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~279_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~273_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[70]~273_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~279_combout\);

-- Location: LCCOMB_X35_Y16_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~190_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~190_combout\);

-- Location: LCCOMB_X27_Y17_N6
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~326\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~326_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~313_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[174]~313_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~326_combout\);

-- Location: LCCOMB_X32_Y17_N24
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~243_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~243_combout\);

-- Location: LCCOMB_X32_Y17_N0
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~326_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~243_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~326_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~243_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X35_Y17_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~191_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~191_combout\);

-- Location: LCCOMB_X32_Y17_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~280_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~326_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~326_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~280_combout\);

-- Location: LCCOMB_X35_Y16_N0
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~191_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~280_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~191_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~191_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~280_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X35_Y16_N2
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~279_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~190_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~279_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~190_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~279_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~190_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~279_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~190_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X35_Y16_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~189_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~278_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~189_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~278_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~189_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~189_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~278_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X35_Y16_N6
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~188_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~277_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~188_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~277_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~188_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~277_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~188_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~277_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X35_Y16_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~276_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~187_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~276_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~187_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~276_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~187_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~276_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~187_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X35_Y16_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~186_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~275_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~186_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~275_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~186_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~275_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~186_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~275_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X35_Y16_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~274_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~185_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~274_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~185_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~274_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~185_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~274_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~185_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X35_Y16_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X35_Y16_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~281_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~274_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[90]~274_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~281_combout\);

-- Location: LCCOMB_X36_Y18_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~192_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~192_combout\);

-- Location: LCCOMB_X35_Y16_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~282_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~275_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[89]~275_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~282_combout\);

-- Location: LCCOMB_X35_Y18_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~193_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~193_combout\);

-- Location: LCCOMB_X35_Y16_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~283_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~276_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[88]~276_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~283_combout\);

-- Location: LCCOMB_X36_Y18_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~194_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~194_combout\);

-- Location: LCCOMB_X36_Y18_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~195_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~195_combout\);

-- Location: LCCOMB_X35_Y17_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~284_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~277_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[87]~277_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~284_combout\);

-- Location: LCCOMB_X36_Y18_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~196_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~196_combout\);

-- Location: LCCOMB_X36_Y18_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~285_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~278_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[86]~278_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~285_combout\);

-- Location: LCCOMB_X36_Y18_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~197_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~197_combout\);

-- Location: LCCOMB_X35_Y16_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~286_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~279_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[85]~279_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~286_combout\);

-- Location: LCCOMB_X35_Y17_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~287_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~280_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[84]~280_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~287_combout\);

-- Location: LCCOMB_X36_Y18_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~198_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~198_combout\);

-- Location: LCCOMB_X28_Y16_N18
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~327\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~327_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~314_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[173]~314_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~327_combout\);

-- Location: LCCOMB_X28_Y16_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~288_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~327_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~327_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~288_combout\);

-- Location: LCCOMB_X28_Y16_N12
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~244_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~244_combout\);

-- Location: LCCOMB_X28_Y16_N6
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~244_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~327_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~244_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~327_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X35_Y18_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~199_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~199_combout\);

-- Location: LCCOMB_X35_Y18_N0
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~288_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~199_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~288_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~288_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~199_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X35_Y18_N2
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~287_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~198_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~287_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~198_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~287_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~198_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~287_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~198_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X35_Y18_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~197_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~286_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~197_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~286_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~197_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~197_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~286_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X35_Y18_N6
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~196_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~285_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~196_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~285_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~196_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~285_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~196_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~285_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X35_Y18_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~195_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~284_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~195_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~284_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~195_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~284_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~195_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~284_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X35_Y18_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~283_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~194_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~283_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~194_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~283_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~194_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~283_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~194_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X35_Y18_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~282_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~193_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~282_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~193_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~282_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~193_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~282_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~193_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X35_Y18_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~281_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~192_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~281_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~192_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~281_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~192_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~281_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~192_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X35_Y18_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X36_Y18_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~289_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~281_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[105]~281_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~289_combout\);

-- Location: LCCOMB_X32_Y18_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~200_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~200_combout\);

-- Location: LCCOMB_X32_Y18_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~201_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~201_combout\);

-- Location: LCCOMB_X35_Y18_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~290_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~282_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[104]~282_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~290_combout\);

-- Location: LCCOMB_X32_Y19_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~202_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~202_combout\);

-- Location: LCCOMB_X32_Y18_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~291_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~283_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[103]~283_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~291_combout\);

-- Location: LCCOMB_X36_Y18_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~203_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~203_combout\);

-- Location: LCCOMB_X36_Y18_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~292_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~284_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[102]~284_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~292_combout\);

-- Location: LCCOMB_X33_Y18_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~204_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~204_combout\);

-- Location: LCCOMB_X35_Y18_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~293_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~285_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[101]~285_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~293_combout\);

-- Location: LCCOMB_X32_Y19_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~294_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~286_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[100]~286_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~294_combout\);

-- Location: LCCOMB_X32_Y18_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~205_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~205_combout\);

-- Location: LCCOMB_X32_Y18_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~206_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~206_combout\);

-- Location: LCCOMB_X36_Y18_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~295_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~287_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[99]~287_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~295_combout\);

-- Location: LCCOMB_X36_Y18_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~207_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~207_combout\);

-- Location: LCCOMB_X35_Y18_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~296_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~288_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[98]~288_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~296_combout\);

-- Location: LCCOMB_X29_Y18_N18
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~328\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~328_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~315_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[172]~315_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~328_combout\);

-- Location: LCCOMB_X29_Y18_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~297_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~328_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~328_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~297_combout\);

-- Location: LCCOMB_X29_Y18_N26
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~245_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~245_combout\);

-- Location: LCCOMB_X29_Y18_N0
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~245_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~328_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~245_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~328_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X33_Y18_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~208_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~208_combout\);

-- Location: LCCOMB_X32_Y18_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~297_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~208_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~297_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~208_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~297_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~208_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X32_Y18_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~207_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~296_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~207_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~296_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~207_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~296_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~207_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~296_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X32_Y18_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~206_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~295_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~206_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~295_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~206_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~295_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~206_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~295_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X32_Y18_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~294_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~205_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~294_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~205_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~294_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~205_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~294_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~205_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X32_Y18_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~204_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~293_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~204_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~293_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~204_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~293_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~204_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~293_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X32_Y18_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~203_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~292_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~203_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~292_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~203_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~292_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~203_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~292_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X32_Y18_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~202_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~291_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~202_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~291_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~202_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~291_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~202_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~291_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X32_Y18_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~201_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~290_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~201_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~290_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~201_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~290_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~201_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~290_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X32_Y18_N28
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~289_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~200_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~289_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~200_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~289_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~200_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~289_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~200_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X32_Y18_N30
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X32_Y19_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~298_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~289_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[120]~289_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~298_combout\);

-- Location: LCCOMB_X31_Y19_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~209_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~209_combout\);

-- Location: LCCOMB_X31_Y20_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~210_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~210_combout\);

-- Location: LCCOMB_X32_Y19_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~299_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~290_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[119]~290_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~299_combout\);

-- Location: LCCOMB_X31_Y19_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~211_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~211_combout\);

-- Location: LCCOMB_X32_Y19_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~300_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~291_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[118]~291_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~300_combout\);

-- Location: LCCOMB_X32_Y19_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~212_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~212_combout\);

-- Location: LCCOMB_X33_Y18_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~301_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~292_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[117]~292_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~301_combout\);

-- Location: LCCOMB_X32_Y19_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~213_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~213_combout\);

-- Location: LCCOMB_X35_Y18_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~302_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~293_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[116]~293_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~302_combout\);

-- Location: LCCOMB_X32_Y19_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~214_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~214_combout\);

-- Location: LCCOMB_X32_Y19_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~303_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~294_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[115]~294_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~303_combout\);

-- Location: LCCOMB_X33_Y19_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~215_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~215_combout\);

-- Location: LCCOMB_X32_Y18_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~304_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~295_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[114]~295_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~304_combout\);

-- Location: LCCOMB_X33_Y19_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~216_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~216_combout\);

-- Location: LCCOMB_X35_Y18_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~305_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~296_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[113]~296_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~305_combout\);

-- Location: LCCOMB_X31_Y18_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~306_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~297_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[112]~297_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~306_combout\);

-- Location: LCCOMB_X31_Y19_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~217_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~217_combout\);

-- Location: LCCOMB_X30_Y18_N2
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~246_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~246_combout\);

-- Location: LCCOMB_X30_Y18_N14
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~329\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~329_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~316_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[171]~316_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~329_combout\);

-- Location: LCCOMB_X31_Y18_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~246_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~329_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~246_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~329_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X31_Y18_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~218_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~218_combout\);

-- Location: LCCOMB_X31_Y18_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~307_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~329_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~329_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~307_combout\);

-- Location: LCCOMB_X31_Y19_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~218_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~307_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~218_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~307_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~218_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~307_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X31_Y19_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~306_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~217_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~306_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~217_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~306_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~217_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~306_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~217_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X31_Y19_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~216_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~305_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~216_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~305_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~216_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~216_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~305_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X31_Y19_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~215_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~304_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~215_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~304_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~215_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~304_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~215_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~304_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X31_Y19_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~214_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~303_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~214_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~303_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~214_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~303_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~214_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~303_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X31_Y19_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~213_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~302_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~213_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~302_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~213_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~302_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~213_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~302_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X31_Y19_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~212_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~301_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~212_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~301_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~212_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~301_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~212_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~301_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X31_Y19_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~211_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~300_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~211_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~300_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~211_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~300_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~211_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~300_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X31_Y19_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~210_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~299_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~210_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~299_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~210_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~299_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~210_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~299_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X31_Y19_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~298_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~209_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~298_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~209_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~298_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~209_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~298_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~209_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X31_Y19_N28
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X32_Y19_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~308_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~298_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[135]~298_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~308_combout\);

-- Location: LCCOMB_X32_Y19_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~219_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~219_combout\);

-- Location: LCCOMB_X31_Y20_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~309_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~299_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[134]~299_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~309_combout\);

-- Location: LCCOMB_X31_Y20_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~220_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~220_combout\);

-- Location: LCCOMB_X31_Y20_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~221_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~221_combout\);

-- Location: LCCOMB_X31_Y19_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~310_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~300_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[133]~300_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~310_combout\);

-- Location: LCCOMB_X32_Y19_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~311_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~301_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[132]~301_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~311_combout\);

-- Location: LCCOMB_X32_Y19_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~222_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~222_combout\);

-- Location: LCCOMB_X33_Y20_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~312_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~302_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[131]~302_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~312_combout\);

-- Location: LCCOMB_X33_Y20_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~223_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~223_combout\);

-- Location: LCCOMB_X33_Y19_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~313_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~303_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[130]~303_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~313_combout\);

-- Location: LCCOMB_X33_Y19_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~224_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~224_combout\);

-- Location: LCCOMB_X33_Y19_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~314_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~304_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[129]~304_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~314_combout\);

-- Location: LCCOMB_X32_Y19_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~225_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~225_combout\);

-- Location: LCCOMB_X33_Y19_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~315_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~305_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[128]~305_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~315_combout\);

-- Location: LCCOMB_X33_Y19_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~226_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~226_combout\);

-- Location: LCCOMB_X31_Y20_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~227_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~227_combout\);

-- Location: LCCOMB_X31_Y20_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~316_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~306_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[127]~306_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~316_combout\);

-- Location: LCCOMB_X33_Y20_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~228_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~228_combout\);

-- Location: LCCOMB_X31_Y18_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~317_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~307_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[126]~307_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~317_combout\);

-- Location: LCCOMB_X33_Y18_N8
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~247_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~247_combout\);

-- Location: LCCOMB_X27_Y18_N4
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~330\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~330_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~317_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[170]~317_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~330_combout\);

-- Location: LCCOMB_X33_Y18_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~247_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~330_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~247_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~330_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X33_Y18_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~229_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~229_combout\);

-- Location: LCCOMB_X33_Y18_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~318_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~330_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~330_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~318_combout\);

-- Location: LCCOMB_X32_Y20_N2
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~229_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~318_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~229_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~318_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~229_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~318_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X32_Y20_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~228_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~317_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~228_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~317_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~228_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~317_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~228_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~317_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X32_Y20_N6
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~227_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~316_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~227_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~316_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~227_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~227_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~316_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X32_Y20_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~315_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~226_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~315_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~226_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~315_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~226_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~315_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~226_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X32_Y20_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~314_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~225_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~314_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~225_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~314_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~225_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~314_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~225_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X32_Y20_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~313_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~224_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~313_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~224_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~313_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~224_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~313_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~224_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X32_Y20_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~312_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~223_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~312_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~223_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~312_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~223_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~312_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~223_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X32_Y20_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~311_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~222_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~311_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~222_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~311_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~222_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~311_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~222_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X32_Y20_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~221_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~310_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~221_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~310_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~221_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~310_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~221_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~310_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X32_Y20_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~309_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~220_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~309_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~220_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~309_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~220_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~309_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~220_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X32_Y20_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~219_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~308_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~219_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~308_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~219_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~308_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~219_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~308_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X32_Y20_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X32_Y19_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~319_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~308_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[150]~308_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~319_combout\);

-- Location: LCCOMB_X29_Y19_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~230_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~230_combout\);

-- Location: LCCOMB_X31_Y20_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~231_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~231_combout\);

-- Location: LCCOMB_X31_Y20_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~320_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~309_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[149]~309_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~320_combout\);

-- Location: LCCOMB_X31_Y20_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~232_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~232_combout\);

-- Location: LCCOMB_X31_Y20_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~321_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~310_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[148]~310_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~321_combout\);

-- Location: LCCOMB_X32_Y19_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~322_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~311_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[147]~311_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~322_combout\);

-- Location: LCCOMB_X29_Y19_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~233_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~233_combout\);

-- Location: LCCOMB_X32_Y20_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~234_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~234_combout\);

-- Location: LCCOMB_X33_Y20_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~323_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~312_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[146]~312_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~323_combout\);

-- Location: LCCOMB_X33_Y19_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~324\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~324_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~313_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[145]~313_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~324_combout\);

-- Location: LCCOMB_X29_Y19_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~235_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~235_combout\);

-- Location: LCCOMB_X33_Y19_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~236_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~236_combout\);

-- Location: LCCOMB_X33_Y19_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~325\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~325_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~314_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[144]~314_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~325_combout\);

-- Location: LCCOMB_X33_Y19_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~326\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~326_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~315_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[143]~315_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~326_combout\);

-- Location: LCCOMB_X33_Y19_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~237_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~237_combout\);

-- Location: LCCOMB_X31_Y20_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~327\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~327_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~316_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[142]~316_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~327_combout\);

-- Location: LCCOMB_X31_Y20_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~238_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~238_combout\);

-- Location: LCCOMB_X32_Y20_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~239_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~239_combout\);

-- Location: LCCOMB_X33_Y20_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~328\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~328_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~317_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[141]~317_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~328_combout\);

-- Location: LCCOMB_X33_Y18_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~329\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~329_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~318_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[140]~318_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~329_combout\);

-- Location: LCCOMB_X31_Y20_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~240_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~240_combout\);

-- Location: LCCOMB_X27_Y21_N10
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~331\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~331_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~319_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[169]~319_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~331_combout\);

-- Location: LCCOMB_X26_Y21_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~330\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~330_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~331_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~331_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~330_combout\);

-- Location: LCCOMB_X26_Y21_N22
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\);

-- Location: LCCOMB_X26_Y21_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~331_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~331_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X26_Y21_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~241_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~241_combout\);

-- Location: LCCOMB_X30_Y19_N2
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~330_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~241_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~330_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~241_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~330_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~241_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X30_Y19_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~329_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~240_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~329_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~240_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~329_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~240_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~329_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~240_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X30_Y19_N6
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~239_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~328_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~239_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~328_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~239_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~239_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~328_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X30_Y19_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~327_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~238_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~327_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~238_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~327_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~238_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~327_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~238_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X30_Y19_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~326_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~237_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~326_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~237_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~326_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~237_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~326_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~237_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X30_Y19_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~236_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~325_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~236_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~325_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~236_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~325_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~236_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~325_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X30_Y19_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~324_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~235_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~324_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~235_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~324_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~235_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~324_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~235_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X30_Y19_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~234_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~323_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~234_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~323_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~234_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~323_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~234_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~323_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X30_Y19_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~322_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~233_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~322_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~233_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~322_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~233_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~322_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~233_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X30_Y19_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~232_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~321_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~232_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~321_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~232_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~321_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~232_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~321_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X30_Y19_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~231_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~320_combout\))))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~231_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~320_combout\) # (GND))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~231_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~320_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~231_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~320_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X30_Y19_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~319_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~230_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~319_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~230_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~319_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~230_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~319_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~230_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X30_Y19_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X29_Y19_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~331\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~331_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~319_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[165]~319_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~331_combout\);

-- Location: LCCOMB_X30_Y19_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~242_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~242_combout\);

-- Location: LCCOMB_X29_Y19_N26
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~243_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~243_combout\);

-- Location: LCCOMB_X31_Y20_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~332\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~332_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~320_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[164]~320_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~332_combout\);

-- Location: LCCOMB_X29_Y19_N20
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~244_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~244_combout\);

-- Location: LCCOMB_X31_Y20_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~333\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~333_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~321_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[163]~321_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~333_combout\);

-- Location: LCCOMB_X29_Y19_N6
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~245_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~245_combout\);

-- Location: LCCOMB_X29_Y19_N8
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~334\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~334_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~322_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[162]~322_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~334_combout\);

-- Location: LCCOMB_X33_Y20_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~335\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~335_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~323_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[161]~323_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~335_combout\);

-- Location: LCCOMB_X29_Y19_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~246_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~246_combout\);

-- Location: LCCOMB_X29_Y19_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~336\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~336_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~324_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[160]~324_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~336_combout\);

-- Location: LCCOMB_X29_Y19_N22
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~247_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~247_combout\);

-- Location: LCCOMB_X29_Y19_N4
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~248_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~248_combout\);

-- Location: LCCOMB_X33_Y19_N16
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~337\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~337_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~325_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[159]~325_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~337_combout\);

-- Location: LCCOMB_X29_Y19_N18
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~249_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~249_combout\);

-- Location: LCCOMB_X33_Y19_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~338\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~338_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~326_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[158]~326_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~338_combout\);

-- Location: LCCOMB_X31_Y20_N14
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~339\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~339_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~327_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[157]~327_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~339_combout\);

-- Location: LCCOMB_X29_Y19_N24
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~250_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~250_combout\);

-- Location: LCCOMB_X30_Y19_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~251_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~251_combout\);

-- Location: LCCOMB_X33_Y20_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~340\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~340_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~328_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[156]~328_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~340_combout\);

-- Location: LCCOMB_X29_Y19_N10
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~252_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~252_combout\);

-- Location: LCCOMB_X30_Y20_N0
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~341\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~341_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~329_combout\) # 
-- ((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[155]~329_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~341_combout\);

-- Location: LCCOMB_X26_Y21_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~342\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~342_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~330_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[154]~330_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~342_combout\);

-- Location: LCCOMB_X29_Y19_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~253_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~253_combout\);

-- Location: LCCOMB_X27_Y24_N8
\saldo_dos_dig[1]\ : cycloneiii_lcell_comb
-- Equation(s):
-- saldo_dos_dig(1) = (GLOBAL(\mostrar_cambio~clkctrl_outclk\) & ((saldo_dos_dig(1)))) # (!GLOBAL(\mostrar_cambio~clkctrl_outclk\) & (!\Div0|auto_generated|divider|divider|op_3~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_3~12_combout\,
	datac => saldo_dos_dig(1),
	datad => \mostrar_cambio~clkctrl_outclk\,
	combout => saldo_dos_dig(1));

-- Location: LCCOMB_X27_Y18_N6
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[168]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[168]~165_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\mostrar_cambio~q\ & (\Add0~2_combout\)) # (!\mostrar_cambio~q\ & ((saldo_dos_dig(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~2_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => saldo_dos_dig(1),
	datad => \mostrar_cambio~q\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[168]~165_combout\);

-- Location: LCCOMB_X27_Y18_N24
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[168]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[168]~164_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & ((\mostrar_cambio~q\ & (\Add0~2_combout\)) # (!\mostrar_cambio~q\ & ((saldo_dos_dig(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~2_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => saldo_dos_dig(1),
	datad => \mostrar_cambio~q\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[168]~164_combout\);

-- Location: LCCOMB_X27_Y18_N10
\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[168]~165_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[168]~164_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[168]~165_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[168]~164_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\);

-- Location: LCCOMB_X27_Y18_N14
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~163_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & ((\mostrar_cambio~q\ & ((\Add0~2_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => saldo_dos_dig(1),
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \Add0~2_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~163_combout\);

-- Location: LCCOMB_X27_Y18_N30
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~332\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~332_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~163_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~163_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~332_combout\);

-- Location: LCCOMB_X27_Y18_N16
\U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~166_combout\ = (!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~26_combout\,
	combout => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~166_combout\);

-- Location: LCCOMB_X28_Y18_N0
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~163_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~166_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~163_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[183]~166_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X27_Y18_N20
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~333\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~333_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~332_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~332_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~333_combout\);

-- Location: LCCOMB_X28_Y18_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\ = (!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\);

-- Location: LCCOMB_X27_Y18_N8
\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~28_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~332_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~332_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[168]~249_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~28_combout\);

-- Location: LCCOMB_X26_Y23_N28
\U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~250_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~28_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~28_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~250_combout\);

-- Location: LCCOMB_X26_Y23_N30
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~333_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~250_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~333_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~250_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X30_Y20_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~254_combout\ = (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~254_combout\);

-- Location: LCCOMB_X28_Y21_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~343\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~343_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~333_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~333_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~28_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~343_combout\);

-- Location: LCCOMB_X30_Y21_N0
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\ = (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~254_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~343_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~254_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~343_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~254_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~343_combout\,
	datad => VCC,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\);

-- Location: LCCOMB_X30_Y21_N2
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~342_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~253_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~342_combout\ & 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~253_combout\)))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~342_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~253_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~342_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~253_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~3\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\);

-- Location: LCCOMB_X30_Y21_N4
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~252_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~341_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~252_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~341_combout\)))))
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~252_combout\) # 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~252_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~341_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~5\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\);

-- Location: LCCOMB_X30_Y21_N6
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~251_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~340_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~251_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[171]~340_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~7\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\);

-- Location: LCCOMB_X30_Y21_N8
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~339_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~250_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~339_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[172]~250_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[4]~9_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\);

-- Location: LCCOMB_X30_Y21_N10
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~249_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~338_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~249_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[173]~338_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[5]~11_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\);

-- Location: LCCOMB_X30_Y21_N12
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~248_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~337_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~248_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[174]~337_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[6]~13_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\);

-- Location: LCCOMB_X30_Y21_N14
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~336_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~247_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~336_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[175]~247_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[7]~15_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\);

-- Location: LCCOMB_X30_Y21_N16
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~335_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~246_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~335_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[176]~246_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[8]~17_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\);

-- Location: LCCOMB_X30_Y21_N18
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~245_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~334_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~245_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[177]~334_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[9]~19_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\);

-- Location: LCCOMB_X30_Y21_N20
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~244_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~333_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~244_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[178]~333_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[10]~21_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\);

-- Location: LCCOMB_X30_Y21_N22
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\ = CARRY((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~243_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~332_combout\ & 
-- !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~243_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[179]~332_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[11]~23_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\);

-- Location: LCCOMB_X30_Y21_N24
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\ = CARRY((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~331_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~242_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~331_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[180]~242_combout\,
	datad => VCC,
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[12]~25_cout\,
	cout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\);

-- Location: LCCOMB_X30_Y21_N26
\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ = !\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[13]~27_cout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\);

-- Location: LCCOMB_X30_Y20_N12
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~235_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~236_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~235_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[0]~0_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[182]~236_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\);

-- Location: LCCOMB_X30_Y21_N30
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~252_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~341_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~252_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~6_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[170]~341_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\);

-- Location: LCCOMB_X30_Y20_N2
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~254_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~343_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~254_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~2_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[168]~343_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\);

-- Location: LCCOMB_X30_Y21_N28
\U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~342_combout\) # 
-- ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~253_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\ & (((\U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~342_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[169]~253_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[14]~28_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~4_combout\,
	combout => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\);

-- Location: LCCOMB_X27_Y28_N28
\U_d0|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d0|Mux6~0_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\ & 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\ $ (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\,
	combout => \U_d0|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y28_N22
\U_d0|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d0|Mux5~0_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\)))) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\ & (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\ & (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\ $ 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\,
	combout => \U_d0|Mux5~0_combout\);

-- Location: LCCOMB_X27_Y28_N20
\U_d0|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d0|Mux4~0_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\ & (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\ & 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\) # (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\,
	combout => \U_d0|Mux4~0_combout\);

-- Location: LCCOMB_X27_Y28_N2
\U_d0|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d0|Mux3~0_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\ & 
-- \U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\ & (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\ $ 
-- (((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\ & !\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\,
	combout => \U_d0|Mux3~0_combout\);

-- Location: LCCOMB_X27_Y28_N12
\U_d0|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d0|Mux2~0_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\) # ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\ & (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\)) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\,
	combout => \U_d0|Mux2~0_combout\);

-- Location: LCCOMB_X27_Y28_N10
\U_d0|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d0|Mux1~0_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\) # (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\ $ 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\ & 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\)) # (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\,
	combout => \U_d0|Mux1~0_combout\);

-- Location: LCCOMB_X27_Y28_N0
\U_d0|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d0|Mux0~0_combout\ = (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\ & (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\ & ((!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\) # 
-- (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\)))) # (!\U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\ & ((\U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\ $ 
-- (\U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[182]~255_combout\,
	datab => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[185]~258_combout\,
	datac => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[183]~256_combout\,
	datad => \U_bcd|Mod2|auto_generated|divider|divider|StageOut[184]~257_combout\,
	combout => \U_d0|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y20_N4
\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~239_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~239_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~239_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X29_Y20_N6
\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~238_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\ & 
-- (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~238_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\ & (!\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~238_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~238_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X29_Y20_N8
\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~237_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~237_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~237_combout\) # 
-- (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~237_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X29_Y20_N10
\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X30_Y20_N6
\U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~120_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[195]~320_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[13]~22_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~120_combout\);

-- Location: LCCOMB_X29_Y20_N28
\U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~80_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~80_combout\);

-- Location: LCCOMB_X29_Y20_N26
\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~81_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~81_combout\);

-- Location: LCCOMB_X30_Y20_N16
\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~121_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[12]~20_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[194]~321_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~121_combout\);

-- Location: LCCOMB_X29_Y20_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~82_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~82_combout\);

-- Location: LCCOMB_X30_Y20_N18
\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~122_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[11]~18_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[193]~322_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~122_combout\);

-- Location: LCCOMB_X28_Y16_N26
\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~123_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~323_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[10]~16_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~323_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~123_combout\);

-- Location: LCCOMB_X28_Y16_N4
\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~240_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~323_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~240_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[192]~323_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X29_Y20_N2
\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~83_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~83_combout\);

-- Location: LCCOMB_X29_Y20_N16
\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~123_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~83_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~123_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~123_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~83_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X29_Y20_N18
\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~82_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~122_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~82_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~122_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~82_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~122_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~82_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~122_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X29_Y20_N20
\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~81_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~121_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~81_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~121_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~81_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~81_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~121_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X29_Y20_N22
\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~120_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~80_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~120_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[18]~80_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X29_Y20_N24
\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X29_Y17_N10
\U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~84_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~84_combout\);

-- Location: LCCOMB_X29_Y20_N30
\U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~124_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~121_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[17]~121_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~124_combout\);

-- Location: LCCOMB_X29_Y17_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~85_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~85_combout\);

-- Location: LCCOMB_X29_Y20_N0
\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~125_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~122_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[16]~122_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~125_combout\);

-- Location: LCCOMB_X30_Y17_N6
\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~86_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~86_combout\);

-- Location: LCCOMB_X29_Y20_N14
\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~126_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~123_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|StageOut[15]~123_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~126_combout\);

-- Location: LCCOMB_X29_Y17_N6
\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~127_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~324_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~324_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[9]~14_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~127_combout\);

-- Location: LCCOMB_X29_Y17_N2
\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~241_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~324_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~241_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[191]~324_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X29_Y17_N30
\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~87_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~87_combout\);

-- Location: LCCOMB_X29_Y17_N18
\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~127_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~87_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~127_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~127_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~87_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X29_Y17_N20
\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~86_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~126_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~86_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~126_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~86_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~126_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~86_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~126_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X29_Y17_N22
\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~85_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~125_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~85_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~125_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~85_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~85_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~125_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X29_Y17_N24
\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~84_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~124_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~84_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[23]~124_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X29_Y17_N26
\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X30_Y17_N10
\U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~128_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~125_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[22]~125_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~128_combout\);

-- Location: LCCOMB_X30_Y17_N8
\U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~88_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~88_combout\);

-- Location: LCCOMB_X29_Y17_N8
\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~129_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~126_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|StageOut[21]~126_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~129_combout\);

-- Location: LCCOMB_X30_Y17_N2
\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~89_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~89_combout\);

-- Location: LCCOMB_X29_Y17_N16
\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~130_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~127_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[20]~127_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~130_combout\);

-- Location: LCCOMB_X30_Y17_N20
\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~90_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~90_combout\);

-- Location: LCCOMB_X29_Y17_N14
\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~131_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~325_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~325_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~131_combout\);

-- Location: LCCOMB_X30_Y16_N14
\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~325_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~242_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~325_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[190]~242_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X30_Y17_N18
\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~91_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~91_combout\);

-- Location: LCCOMB_X30_Y17_N22
\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~131_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~91_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~131_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~131_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~91_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X30_Y17_N24
\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~130_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~90_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~130_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~90_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~130_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~90_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~130_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~90_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X30_Y17_N26
\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~129_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~89_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~129_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~89_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~129_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~129_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~89_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X30_Y17_N28
\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~128_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~88_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~128_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[28]~88_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X30_Y17_N30
\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X30_Y17_N16
\U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~132_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~129_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[27]~129_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~132_combout\);

-- Location: LCCOMB_X30_Y17_N4
\U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~92_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~92_combout\);

-- Location: LCCOMB_X30_Y17_N14
\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~133_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~130_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[26]~130_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~133_combout\);

-- Location: LCCOMB_X32_Y17_N18
\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~93_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~93_combout\);

-- Location: LCCOMB_X30_Y17_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~134_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~131_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|StageOut[25]~131_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~134_combout\);

-- Location: LCCOMB_X31_Y17_N4
\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~94_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~94_combout\);

-- Location: LCCOMB_X32_Y17_N4
\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~135_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~326_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[7]~10_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~326_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~135_combout\);

-- Location: LCCOMB_X32_Y17_N22
\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~326_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~243_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~326_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[189]~243_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X32_Y17_N8
\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~95_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~95_combout\);

-- Location: LCCOMB_X31_Y17_N22
\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~135_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~95_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~135_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~135_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~95_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X31_Y17_N24
\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~134_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~94_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~134_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~94_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~134_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~94_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~134_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~94_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X31_Y17_N26
\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~133_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~93_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~133_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~93_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~133_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~133_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~93_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X31_Y17_N28
\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~132_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~92_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~132_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[33]~92_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X31_Y17_N30
\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X31_Y17_N6
\U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~136_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~133_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[32]~133_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~136_combout\);

-- Location: LCCOMB_X32_Y17_N10
\U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~96_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~96_combout\);

-- Location: LCCOMB_X31_Y17_N2
\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~137_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~134_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[31]~134_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~137_combout\);

-- Location: LCCOMB_X31_Y17_N18
\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~97_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~97_combout\);

-- Location: LCCOMB_X32_Y17_N2
\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~138_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~135_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|StageOut[30]~135_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~138_combout\);

-- Location: LCCOMB_X31_Y17_N20
\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~98_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~98_combout\);

-- Location: LCCOMB_X28_Y16_N14
\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~244_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~327_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~244_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~327_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X32_Y17_N20
\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~99_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~99_combout\);

-- Location: LCCOMB_X28_Y16_N28
\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~139_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~327_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[188]~327_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~139_combout\);

-- Location: LCCOMB_X31_Y17_N8
\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~99_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~139_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~99_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~139_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~99_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~139_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X31_Y17_N10
\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~138_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~98_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~138_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~98_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~138_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~98_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~138_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~98_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X31_Y17_N12
\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~137_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~97_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~137_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~97_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~137_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~137_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~97_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X31_Y17_N14
\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~136_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~96_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~136_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[38]~96_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X31_Y17_N16
\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X31_Y18_N28
\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~101_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~101_combout\);

-- Location: LCCOMB_X31_Y17_N0
\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~141_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~138_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[36]~138_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~141_combout\);

-- Location: LCCOMB_X31_Y18_N26
\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~102_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~102_combout\);

-- Location: LCCOMB_X32_Y17_N26
\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~142_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~139_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[35]~139_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~142_combout\);

-- Location: LCCOMB_X29_Y18_N14
\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~245_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~328_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~245_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~328_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X29_Y18_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~103_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~103_combout\);

-- Location: LCCOMB_X29_Y18_N10
\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~143_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~328_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[187]~328_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~143_combout\);

-- Location: LCCOMB_X31_Y18_N6
\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~103_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~143_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~103_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~103_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~143_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X31_Y18_N8
\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~102_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~142_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~102_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~142_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~102_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~142_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~102_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~142_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X31_Y18_N10
\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~101_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~141_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~101_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~141_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~101_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~101_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~141_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X32_Y17_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~140_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~137_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[37]~137_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~140_combout\);

-- Location: LCCOMB_X31_Y18_N20
\U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~100_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~100_combout\);

-- Location: LCCOMB_X31_Y18_N12
\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~140_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~100_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~140_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[43]~100_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X31_Y18_N14
\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X30_Y18_N4
\U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~104_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~104_combout\);

-- Location: LCCOMB_X31_Y18_N16
\U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~144_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~141_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[42]~141_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~144_combout\);

-- Location: LCCOMB_X31_Y18_N30
\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~145_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~142_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[41]~142_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~145_combout\);

-- Location: LCCOMB_X30_Y18_N18
\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~105_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~105_combout\);

-- Location: LCCOMB_X30_Y18_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~106_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~106_combout\);

-- Location: LCCOMB_X30_Y18_N0
\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~146_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~143_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[40]~143_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~146_combout\);

-- Location: LCCOMB_X30_Y18_N30
\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~147_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~329_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~329_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~147_combout\);

-- Location: LCCOMB_X30_Y18_N16
\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~246_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~329_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~246_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[186]~329_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X31_Y18_N24
\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~107_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~107_combout\);

-- Location: LCCOMB_X30_Y18_N20
\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~147_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~107_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~147_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~147_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~107_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X30_Y18_N22
\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~106_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~146_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~106_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~146_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~106_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~146_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~106_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~146_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X30_Y18_N24
\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~145_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~105_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~145_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~105_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~145_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~145_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~105_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X30_Y18_N26
\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~104_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~144_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~104_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[48]~144_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X30_Y18_N28
\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y18_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~108_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~108_combout\);

-- Location: LCCOMB_X30_Y18_N8
\U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~148_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~145_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[47]~145_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~148_combout\);

-- Location: LCCOMB_X30_Y18_N10
\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~149_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~146_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[46]~146_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~149_combout\);

-- Location: LCCOMB_X26_Y18_N28
\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~109_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~109_combout\);

-- Location: LCCOMB_X30_Y18_N6
\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~150_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~147_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[45]~147_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~150_combout\);

-- Location: LCCOMB_X26_Y18_N18
\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~110_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~110_combout\);

-- Location: LCCOMB_X33_Y18_N10
\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~247_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~330_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~247_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~330_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X26_Y18_N24
\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~111_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~111_combout\);

-- Location: LCCOMB_X27_Y18_N18
\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~151_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~330_combout\) # 
-- ((!\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\ & \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[185]~330_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~151_combout\);

-- Location: LCCOMB_X26_Y18_N2
\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~111_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~151_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~111_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~111_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~151_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X26_Y18_N4
\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~150_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~110_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~150_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~110_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~150_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~110_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~150_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~110_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X26_Y18_N6
\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~149_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~109_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~149_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~109_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~149_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~149_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~109_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X26_Y18_N8
\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~108_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~148_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~108_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[53]~148_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X26_Y18_N10
\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y18_N26
\U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~112_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~112_combout\);

-- Location: LCCOMB_X26_Y18_N22
\U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~152_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~149_combout\) # 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[52]~149_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~152_combout\);

-- Location: LCCOMB_X26_Y21_N10
\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~113_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~113_combout\);

-- Location: LCCOMB_X26_Y18_N20
\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~153_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~150_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|StageOut[51]~150_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~153_combout\);

-- Location: LCCOMB_X26_Y18_N14
\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~154_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~151_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[50]~151_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~154_combout\);

-- Location: LCCOMB_X26_Y18_N0
\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~114_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~114_combout\);

-- Location: LCCOMB_X26_Y21_N12
\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~155_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~331_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~331_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~155_combout\);

-- Location: LCCOMB_X26_Y21_N28
\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~331_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~331_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[184]~248_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X26_Y21_N20
\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~115_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~115_combout\);

-- Location: LCCOMB_X26_Y21_N0
\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~155_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~115_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~155_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~155_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~115_combout\,
	datad => VCC,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X26_Y21_N2
\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~154_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~114_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~154_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~114_combout\)))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~154_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~114_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~154_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~114_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X26_Y21_N4
\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~113_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~153_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~113_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~153_combout\)))))
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~113_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~113_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~153_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X26_Y21_N6
\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~112_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~152_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~112_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[58]~152_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X26_Y21_N8
\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y21_N14
\U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~116_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~116_combout\);

-- Location: LCCOMB_X26_Y18_N16
\U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~156_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~153_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[57]~153_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~156_combout\);

-- Location: LCCOMB_X26_Y23_N26
\U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~117_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~117_combout\);

-- Location: LCCOMB_X26_Y18_N30
\U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~157_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~154_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|StageOut[56]~154_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~157_combout\);

-- Location: LCCOMB_X26_Y21_N18
\U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~158_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~155_combout\) # 
-- ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[55]~155_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~158_combout\);

-- Location: LCCOMB_X26_Y23_N24
\U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~118_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~118_combout\);

-- Location: LCCOMB_X26_Y23_N6
\U_bcd|Div2|auto_generated|divider|divider|StageOut[60]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[60]~159_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((\U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~333_combout\) # 
-- ((\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~28_combout\ & !\U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~333_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datac => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~28_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|add_sub_13_result_int[14]~24_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[60]~159_combout\);

-- Location: LCCOMB_X26_Y23_N0
\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\ = (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~333_combout\) # (\U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~250_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~333_combout\,
	datad => \U_bcd|Mod1|auto_generated|divider|divider|StageOut[183]~250_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\);

-- Location: LCCOMB_X26_Y23_N8
\U_bcd|Div2|auto_generated|divider|divider|StageOut[60]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|StageOut[60]~119_combout\ = (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[0]~10_combout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|StageOut[60]~119_combout\);

-- Location: LCCOMB_X26_Y23_N14
\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\ = CARRY((\U_bcd|Div2|auto_generated|divider|divider|StageOut[60]~159_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|StageOut[60]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[60]~159_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[60]~119_combout\,
	datad => VCC,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\);

-- Location: LCCOMB_X26_Y23_N16
\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~158_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~118_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~158_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[61]~118_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[1]~1_cout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\);

-- Location: LCCOMB_X26_Y23_N18
\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\ & ((\U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~117_combout\) # 
-- (\U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~117_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[62]~157_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[2]~3_cout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\);

-- Location: LCCOMB_X26_Y23_N20
\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\ = CARRY((!\U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~116_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~156_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~116_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|StageOut[63]~156_combout\,
	datad => VCC,
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[3]~5_cout\,
	cout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\);

-- Location: LCCOMB_X26_Y23_N22
\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\ = \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[4]~7_cout\,
	combout => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\);

-- Location: LCCOMB_X26_Y26_N0
\U_d1|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux6~0_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ 
-- (((\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U_d1|Mux6~0_combout\);

-- Location: LCCOMB_X26_Y26_N30
\U_d1|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux5~0_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ $ 
-- (\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U_d1|Mux5~0_combout\);

-- Location: LCCOMB_X26_Y26_N8
\U_d1|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux4~0_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U_d1|Mux4~0_combout\);

-- Location: LCCOMB_X26_Y26_N14
\U_d1|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux3~0_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ 
-- (((\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & 
-- (((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U_d1|Mux3~0_combout\);

-- Location: LCCOMB_X26_Y26_N4
\U_d1|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux2~0_combout\ = ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # 
-- (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & ((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U_d1|Mux2~0_combout\);

-- Location: LCCOMB_X26_Y26_N22
\U_d1|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux1~0_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (((\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- !\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- (((!\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ & !\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\)) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U_d1|Mux1~0_combout\);

-- Location: LCCOMB_X26_Y26_N12
\U_d1|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d1|Mux0~0_combout\ = (\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ $ 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))) # (!\U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\) # (\U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div2|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \U_bcd|Div2|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \U_bcd|Div2|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \U_bcd|Div2|auto_generated|divider|divider|add_sub_13_result_int[5]~8_combout\,
	combout => \U_d1|Mux0~0_combout\);

-- Location: LCCOMB_X21_Y22_N0
\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \sel_prod[1]~input_o\ $ (VCC)
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\sel_prod[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[1]~input_o\,
	datad => VCC,
	combout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X21_Y22_N2
\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\sel_prod[2]~input_o\ & (\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\sel_prod[2]~input_o\ & 
-- (!\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\sel_prod[2]~input_o\ & !\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datad => VCC,
	cin => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X21_Y22_N4
\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\sel_prod[3]~input_o\ & (\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\sel_prod[3]~input_o\ & 
-- (!\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\sel_prod[3]~input_o\ & !\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[3]~input_o\,
	datad => VCC,
	cin => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X21_Y22_N6
\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X21_Y22_N20
\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\sel_prod[1]~input_o\)) # 
-- (!\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \sel_prod[1]~input_o\,
	datad => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\);

-- Location: LCCOMB_X21_Y22_N16
\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\sel_prod[3]~input_o\)) # 
-- (!\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[3]~input_o\,
	datac => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\);

-- Location: LCCOMB_X21_Y22_N26
\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\sel_prod[2]~input_o\))) # 
-- (!\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \sel_prod[2]~input_o\,
	datad => \U_prod|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\);

-- Location: LCCOMB_X29_Y25_N14
\U_prod|U1|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux6~0_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & (\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\)) # (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & 
-- (\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ $ (((!\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ & \sel_prod[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	combout => \U_prod|U1|Mux6~0_combout\);

-- Location: LCCOMB_X22_Y17_N16
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~149_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X22_Y17_N18
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\ & 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\ & (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~148_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X22_Y17_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\) # ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~147_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X22_Y17_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~146_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X22_Y17_N24
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & (((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\) # 
-- (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~145_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X22_Y17_N26
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X22_Y18_N28
\U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~144_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[195]~202_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[13]~20_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~144_combout\);

-- Location: LCCOMB_X22_Y17_N12
\U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~96_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~96_combout\);

-- Location: LCCOMB_X23_Y16_N12
\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\);

-- Location: LCCOMB_X22_Y18_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[194]~203_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[12]~18_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\);

-- Location: LCCOMB_X22_Y18_N8
\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[193]~204_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\);

-- Location: LCCOMB_X23_Y16_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\);

-- Location: LCCOMB_X22_Y17_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[192]~205_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\);

-- Location: LCCOMB_X23_Y16_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\);

-- Location: LCCOMB_X23_Y16_N10
\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\);

-- Location: LCCOMB_X22_Y18_N18
\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[191]~206_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\);

-- Location: LCCOMB_X21_Y19_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~207_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~207_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~150_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X21_Y19_N10
\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101_combout\);

-- Location: LCCOMB_X21_Y19_N14
\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~207_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[190]~207_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\);

-- Location: LCCOMB_X23_Y16_N16
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~101_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X23_Y16_N18
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\ & 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~100_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X23_Y16_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~99_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X23_Y16_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~98_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X23_Y16_N24
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~97_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X23_Y16_N26
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~144_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~96_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~144_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[54]~96_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X23_Y16_N28
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X23_Y16_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~150_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[53]~145_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~150_combout\);

-- Location: LCCOMB_X24_Y16_N28
\U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\);

-- Location: LCCOMB_X23_Y16_N8
\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[52]~146_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\);

-- Location: LCCOMB_X24_Y16_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\);

-- Location: LCCOMB_X23_Y16_N14
\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[51]~147_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\);

-- Location: LCCOMB_X24_Y16_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\);

-- Location: LCCOMB_X24_Y16_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\);

-- Location: LCCOMB_X23_Y16_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[50]~148_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\);

-- Location: LCCOMB_X23_Y17_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[49]~149_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\);

-- Location: LCCOMB_X23_Y16_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\);

-- Location: LCCOMB_X23_Y17_N16
\U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~208_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~208_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\);

-- Location: LCCOMB_X23_Y17_N28
\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~208_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~208_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[189]~151_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X23_Y21_N28
\U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~107_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~107_combout\);

-- Location: LCCOMB_X23_Y21_N24
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~107_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~107_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X23_Y21_N18
\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108_combout\);

-- Location: LCCOMB_X23_Y21_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[48]~155_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\);

-- Location: LCCOMB_X24_Y16_N10
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~108_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X24_Y16_N12
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\ & 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~106_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X24_Y16_N14
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~105_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X24_Y16_N16
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~104_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X24_Y16_N18
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~103_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X24_Y16_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~150_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~150_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[62]~102_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X24_Y16_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X24_Y17_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~109_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~109_combout\);

-- Location: LCCOMB_X24_Y16_N8
\U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~157_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[61]~151_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~157_combout\);

-- Location: LCCOMB_X24_Y17_N24
\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\);

-- Location: LCCOMB_X24_Y16_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[60]~152_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\);

-- Location: LCCOMB_X24_Y16_N24
\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[59]~153_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\);

-- Location: LCCOMB_X24_Y16_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\);

-- Location: LCCOMB_X24_Y17_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\);

-- Location: LCCOMB_X24_Y16_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[58]~154_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\);

-- Location: LCCOMB_X23_Y21_N12
\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[57]~156_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\);

-- Location: LCCOMB_X23_Y17_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\);

-- Location: LCCOMB_X26_Y16_N12
\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~209_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~152_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~209_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X26_Y16_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~114_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~114_combout\);

-- Location: LCCOMB_X26_Y16_N16
\U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~209_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[188]~209_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\);

-- Location: LCCOMB_X26_Y16_N6
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~114_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~114_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X24_Y17_N20
\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115_combout\);

-- Location: LCCOMB_X26_Y16_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[56]~162_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\);

-- Location: LCCOMB_X24_Y17_N0
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~115_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X24_Y17_N2
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\ & 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~113_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X24_Y17_N4
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~112_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X24_Y17_N6
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~111_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X24_Y17_N8
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~110_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X24_Y17_N10
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~109_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~157_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~109_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[70]~157_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X24_Y17_N12
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X24_Y17_N18
\U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~116_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~116_combout\);

-- Location: LCCOMB_X23_Y17_N18
\U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~164_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[69]~158_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~164_combout\);

-- Location: LCCOMB_X23_Y21_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[68]~159_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\);

-- Location: LCCOMB_X23_Y21_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\);

-- Location: LCCOMB_X23_Y21_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\);

-- Location: LCCOMB_X24_Y17_N28
\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[67]~160_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\);

-- Location: LCCOMB_X23_Y21_N20
\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[66]~161_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\);

-- Location: LCCOMB_X22_Y21_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\);

-- Location: LCCOMB_X22_Y21_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\);

-- Location: LCCOMB_X24_Y17_N22
\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[65]~163_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\);

-- Location: LCCOMB_X22_Y19_N10
\U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~210_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~210_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\);

-- Location: LCCOMB_X22_Y19_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~210_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~210_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[187]~153_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\);

-- Location: LCCOMB_X23_Y21_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\);

-- Location: LCCOMB_X23_Y21_N16
\U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~121_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~121_combout\);

-- Location: LCCOMB_X23_Y21_N14
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~121_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~169_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[64]~121_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\);

-- Location: LCCOMB_X22_Y21_N28
\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\);

-- Location: LCCOMB_X22_Y21_N8
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~122_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X22_Y21_N10
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\ & 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~120_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X22_Y21_N12
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~119_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X22_Y21_N14
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~118_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X22_Y21_N16
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~117_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X22_Y21_N18
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~116_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~164_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~116_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[78]~164_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X22_Y21_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X22_Y21_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~123_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~123_combout\);

-- Location: LCCOMB_X23_Y21_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~171_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[77]~165_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~171_combout\);

-- Location: LCCOMB_X24_Y17_N16
\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[76]~166_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\);

-- Location: LCCOMB_X22_Y23_N28
\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\);

-- Location: LCCOMB_X22_Y21_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[75]~167_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\);

-- Location: LCCOMB_X22_Y21_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\);

-- Location: LCCOMB_X24_Y17_N14
\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[74]~168_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\);

-- Location: LCCOMB_X22_Y21_N24
\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\);

-- Location: LCCOMB_X23_Y21_N10
\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[73]~170_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\);

-- Location: LCCOMB_X22_Y21_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\);

-- Location: LCCOMB_X24_Y21_N12
\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~211_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~154_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~211_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\);

-- Location: LCCOMB_X24_Y21_N20
\U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~211_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[186]~211_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\);

-- Location: LCCOMB_X24_Y21_N18
\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\);

-- Location: LCCOMB_X24_Y21_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~128_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~128_combout\);

-- Location: LCCOMB_X24_Y21_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~128_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~128_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[72]~176_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\);

-- Location: LCCOMB_X22_Y23_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129_combout\);

-- Location: LCCOMB_X22_Y23_N10
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~129_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X22_Y23_N12
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\ & 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~127_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X22_Y23_N14
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~126_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X22_Y23_N16
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~125_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X22_Y23_N18
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~124_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X22_Y23_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~123_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~171_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~123_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[86]~171_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X22_Y23_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X22_Y23_N8
\U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~178_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[85]~172_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~178_combout\);

-- Location: LCCOMB_X22_Y24_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~130_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~130_combout\);

-- Location: LCCOMB_X22_Y23_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\);

-- Location: LCCOMB_X22_Y21_N22
\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[84]~173_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\);

-- Location: LCCOMB_X22_Y23_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\);

-- Location: LCCOMB_X22_Y23_N24
\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[83]~174_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\);

-- Location: LCCOMB_X22_Y23_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[82]~175_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\);

-- Location: LCCOMB_X22_Y24_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\);

-- Location: LCCOMB_X22_Y24_N12
\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\);

-- Location: LCCOMB_X22_Y23_N0
\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[81]~177_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\);

-- Location: LCCOMB_X23_Y24_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~212_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~212_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~155_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\);

-- Location: LCCOMB_X23_Y24_N12
\U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~212_combout\) # 
-- ((\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\ & !\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[185]~212_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\);

-- Location: LCCOMB_X23_Y24_N2
\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\);

-- Location: LCCOMB_X23_Y24_N22
\U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~135_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~135_combout\);

-- Location: LCCOMB_X23_Y24_N6
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~135_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~135_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[80]~183_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\);

-- Location: LCCOMB_X22_Y24_N14
\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136_combout\);

-- Location: LCCOMB_X22_Y24_N16
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~136_combout\,
	datad => VCC,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X22_Y24_N18
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\ & 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\)))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~134_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X22_Y24_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\) # (GND))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~133_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X22_Y24_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~132_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X22_Y24_N24
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & (((\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\)))))
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~131_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X22_Y24_N26
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~178_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~130_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~178_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[94]~130_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X22_Y24_N28
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X22_Y24_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~137_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~137_combout\);

-- Location: LCCOMB_X22_Y24_N10
\U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~185_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[93]~179_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~185_combout\);

-- Location: LCCOMB_X21_Y24_N12
\U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~138_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~138_combout\);

-- Location: LCCOMB_X22_Y23_N26
\U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~186_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[92]~180_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~186_combout\);

-- Location: LCCOMB_X21_Y24_N10
\U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~139_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~139_combout\);

-- Location: LCCOMB_X22_Y24_N8
\U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~187_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|StageOut[91]~181_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~187_combout\);

-- Location: LCCOMB_X22_Y24_N30
\U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~188_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[90]~182_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~188_combout\);

-- Location: LCCOMB_X21_Y24_N4
\U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~140_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~140_combout\);

-- Location: LCCOMB_X22_Y24_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~189_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\) # 
-- ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[89]~184_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~189_combout\);

-- Location: LCCOMB_X21_Y24_N14
\U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~141_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~141_combout\);

-- Location: LCCOMB_X24_Y23_N10
\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\ = (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\) # (\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~213_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~160_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~213_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\);

-- Location: LCCOMB_X24_Y23_N6
\U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~213_combout\) # 
-- ((!\U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\ & \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datab => \U_bcd|Mod0|auto_generated|divider|divider|StageOut[184]~213_combout\,
	datac => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[14]~22_combout\,
	datad => \U_bcd|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~24_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\);

-- Location: LCCOMB_X24_Y23_N24
\U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~191_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\) # 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~191_combout\);

-- Location: LCCOMB_X24_Y23_N12
\U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~142_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~16_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~142_combout\);

-- Location: LCCOMB_X24_Y23_N0
\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~142_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~142_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|StageOut[88]~190_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\);

-- Location: LCCOMB_X21_Y24_N8
\U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\ = (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\);

-- Location: LCCOMB_X21_Y24_N16
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~191_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~191_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[97]~143_combout\,
	datad => VCC,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\);

-- Location: LCCOMB_X21_Y24_N18
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~189_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~141_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~189_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[98]~141_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~1_cout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\);

-- Location: LCCOMB_X21_Y24_N20
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\ = CARRY((\U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~188_combout\) # ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~140_combout\) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~188_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[99]~140_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~3_cout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\);

-- Location: LCCOMB_X21_Y24_N22
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ = CARRY(((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~139_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~187_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~139_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[100]~187_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~5_cout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\);

-- Location: LCCOMB_X21_Y24_N24
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\ & ((\U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~138_combout\) # 
-- (\U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~138_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[101]~186_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~7_cout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\);

-- Location: LCCOMB_X21_Y24_N26
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~137_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~185_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~137_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|StageOut[102]~185_combout\,
	datad => VCC,
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~9_cout\,
	cout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X21_Y24_N28
\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	combout => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\);

-- Location: LCCOMB_X29_Y25_N16
\U_d2|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux6~0_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ $ 
-- (((\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U_d2|Mux6~0_combout\);

-- Location: LCCOMB_X31_Y25_N14
\disp2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~0_combout\ = (\mostrar_cambio~q\ & ((\U_d2|Mux6~0_combout\))) # (!\mostrar_cambio~q\ & (\U_prod|U1|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mostrar_cambio~q\,
	datac => \U_prod|U1|Mux6~0_combout\,
	datad => \U_d2|Mux6~0_combout\,
	combout => \disp2~0_combout\);

-- Location: LCCOMB_X21_Y22_N30
\U_prod|U1|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux5~0_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\) # (\sel_prod[0]~input_o\ $ 
-- (\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\)))) # (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & (\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ & 
-- ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	combout => \U_prod|U1|Mux5~0_combout\);

-- Location: LCCOMB_X29_Y25_N28
\U_d2|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux5~0_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- (\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ $ (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U_d2|Mux5~0_combout\);

-- Location: LCCOMB_X29_Y21_N24
\disp2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~1_combout\ = (\mostrar_cambio~q\ & ((\U_d2|Mux5~0_combout\))) # (!\mostrar_cambio~q\ & (\U_prod|U1|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|U1|Mux5~0_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_d2|Mux5~0_combout\,
	combout => \disp2~1_combout\);

-- Location: LCCOMB_X29_Y25_N22
\U_d2|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux4~0_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ 
-- & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U_d2|Mux4~0_combout\);

-- Location: LCCOMB_X29_Y25_N24
\U_prod|U1|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux4~0_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & (((\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\)))) # (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & 
-- (\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\) # (!\sel_prod[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	combout => \U_prod|U1|Mux4~0_combout\);

-- Location: LCCOMB_X29_Y25_N2
\disp2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~2_combout\ = (\mostrar_cambio~q\ & (\U_d2|Mux4~0_combout\)) # (!\mostrar_cambio~q\ & ((\U_prod|U1|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_d2|Mux4~0_combout\,
	datab => \U_prod|U1|Mux4~0_combout\,
	datac => \mostrar_cambio~q\,
	combout => \disp2~2_combout\);

-- Location: LCCOMB_X29_Y25_N4
\U_d2|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux3~0_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ $ 
-- (((\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U_d2|Mux3~0_combout\);

-- Location: LCCOMB_X21_Y22_N24
\U_prod|U1|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux3~0_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\) # ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & 
-- \sel_prod[0]~input_o\)))) # (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & (\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ $ (((!\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ & 
-- \sel_prod[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	combout => \U_prod|U1|Mux3~0_combout\);

-- Location: LCCOMB_X32_Y22_N14
\disp2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~3_combout\ = (\mostrar_cambio~q\ & (\U_d2|Mux3~0_combout\)) # (!\mostrar_cambio~q\ & ((\U_prod|U1|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datac => \U_d2|Mux3~0_combout\,
	datad => \U_prod|U1|Mux3~0_combout\,
	combout => \disp2~3_combout\);

-- Location: LCCOMB_X29_Y25_N26
\U_d2|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux2~0_combout\ = ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))) # 
-- (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U_d2|Mux2~0_combout\);

-- Location: LCCOMB_X29_Y25_N12
\U_prod|U1|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux2~0_combout\ = (\sel_prod[0]~input_o\) # ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & (\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\)) # 
-- (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	combout => \U_prod|U1|Mux2~0_combout\);

-- Location: LCCOMB_X29_Y25_N18
\disp2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~4_combout\ = (\mostrar_cambio~q\ & (\U_d2|Mux2~0_combout\)) # (!\mostrar_cambio~q\ & ((\U_prod|U1|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mostrar_cambio~q\,
	datac => \U_d2|Mux2~0_combout\,
	datad => \U_prod|U1|Mux2~0_combout\,
	combout => \disp2~4_combout\);

-- Location: LCCOMB_X29_Y25_N20
\U_d2|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux1~0_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (((\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- !\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- (((!\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & !\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U_d2|Mux1~0_combout\);

-- Location: LCCOMB_X29_Y25_N6
\U_prod|U1|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux1~0_combout\ = (\sel_prod[0]~input_o\ & ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\) # (\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ $ 
-- (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\)))) # (!\sel_prod[0]~input_o\ & ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & ((\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\))) # 
-- (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\ & (\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	combout => \U_prod|U1|Mux1~0_combout\);

-- Location: LCCOMB_X29_Y25_N0
\disp2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~5_combout\ = (\mostrar_cambio~q\ & (\U_d2|Mux1~0_combout\)) # (!\mostrar_cambio~q\ & ((\U_prod|U1|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_d2|Mux1~0_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_prod|U1|Mux1~0_combout\,
	combout => \disp2~5_combout\);

-- Location: LCCOMB_X29_Y25_N8
\U_prod|U1|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|U1|Mux0~0_combout\ = (\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ & ((!\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\) # 
-- (!\sel_prod[0]~input_o\)))) # (!\U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\ & (\U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\ $ (((\U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mod0|auto_generated|divider|divider|StageOut[13]~0_combout\,
	datab => \U_prod|Mod0|auto_generated|divider|divider|StageOut[15]~2_combout\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Mod0|auto_generated|divider|divider|StageOut[14]~1_combout\,
	combout => \U_prod|U1|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y25_N10
\U_d2|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d2|Mux0~0_combout\ = (\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ $ 
-- (((\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))) # (!\U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ 
-- & ((\U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\) # (\U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \U_bcd|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \U_bcd|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \U_bcd|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \U_d2|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y25_N30
\disp2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp2~6_combout\ = (\mostrar_cambio~q\ & ((\U_d2|Mux0~0_combout\))) # (!\mostrar_cambio~q\ & (\U_prod|U1|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mostrar_cambio~q\,
	datac => \U_prod|U1|Mux0~0_combout\,
	datad => \U_d2|Mux0~0_combout\,
	combout => \disp2~6_combout\);

-- Location: LCCOMB_X23_Y23_N18
\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\ = CARRY(\sel_prod[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[1]~input_o\,
	datad => VCC,
	cout => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\);

-- Location: LCCOMB_X23_Y23_N20
\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\ = CARRY((!\sel_prod[2]~input_o\ & !\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[2]~input_o\,
	datad => VCC,
	cin => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1_cout\,
	cout => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\);

-- Location: LCCOMB_X23_Y23_N22
\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\ = CARRY((\sel_prod[3]~input_o\ & !\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datad => VCC,
	cin => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3_cout\,
	cout => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\);

-- Location: LCCOMB_X23_Y23_N24
\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_cout\,
	combout => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X28_Y23_N4
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = \Add0~34_combout\ $ (VCC)
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(\Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~34_combout\,
	datad => VCC,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X28_Y23_N6
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (\Add0~33_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ & VCC)) # (!\Add0~33_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((!\Add0~33_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~33_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X28_Y23_N8
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (\Add0~32_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND))) # (!\Add0~32_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ & VCC))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((\Add0~32_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~32_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X28_Y23_N10
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (\Add0~31_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!\Add0~31_combout\ & 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (GND)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!\Add0~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~31_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X28_Y23_N12
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (\Add0~30_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND))) # (!\Add0~30_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ & VCC))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((\Add0~30_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~30_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X28_Y23_N14
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (\Add0~29_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\)) # (!\Add0~29_combout\ & 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (GND)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (!\Add0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add0~29_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X28_Y23_N16
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (\Add0~28_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!\Add0~28_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((\Add0~28_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~28_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X28_Y23_N18
\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X29_Y21_N20
\U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~103_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\mostrar_cambio~q\ & \Add0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \Add0~26_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~103_combout\);

-- Location: LCCOMB_X27_Y23_N0
\U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~58_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~58_combout\);

-- Location: LCCOMB_X28_Y23_N30
\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\);

-- Location: LCCOMB_X28_Y23_N2
\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\ = (\mostrar_cambio~q\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Add0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Add0~24_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\);

-- Location: LCCOMB_X29_Y21_N2
\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\mostrar_cambio~q\ & \Add0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \Add0~22_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\);

-- Location: LCCOMB_X27_Y23_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\);

-- Location: LCCOMB_X31_Y22_N0
\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\mostrar_cambio~q\ & \Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \mostrar_cambio~q\,
	datad => \Add0~20_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\);

-- Location: LCCOMB_X28_Y25_N0
\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\);

-- Location: LCCOMB_X29_Y21_N4
\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\ = (\mostrar_cambio~q\ & (\Add0~18_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mostrar_cambio~q\,
	datac => \Add0~18_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\);

-- Location: LCCOMB_X28_Y25_N2
\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\);

-- Location: LCCOMB_X28_Y25_N30
\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\);

-- Location: LCCOMB_X29_Y21_N6
\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\mostrar_cambio~q\ & \Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \mostrar_cambio~q\,
	datad => \Add0~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\);

-- Location: LCCOMB_X28_Y21_N28
\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\ = (\mostrar_cambio~q\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mostrar_cambio~q\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Add0~14_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\);

-- Location: LCCOMB_X28_Y21_N16
\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\);

-- Location: LCCOMB_X28_Y21_N10
\U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\Add0~12_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(6),
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Add0~12_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65_combout\);

-- Location: LCCOMB_X28_Y21_N12
\U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\Add0~12_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(6),
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Add0~12_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66_combout\);

-- Location: LCCOMB_X28_Y25_N4
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66_combout\)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~65_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[101]~66_combout\,
	datad => VCC,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X28_Y25_N6
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~64_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X28_Y25_N8
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~63_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X28_Y25_N10
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~62_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X28_Y25_N12
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~61_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X28_Y25_N14
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (GND)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~60_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X28_Y25_N16
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~59_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X28_Y25_N18
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~103_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~58_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~103_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[108]~58_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\);

-- Location: LCCOMB_X28_Y25_N20
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X28_Y23_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[106]~105_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\);

-- Location: LCCOMB_X27_Y25_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~67_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~67_combout\);

-- Location: LCCOMB_X28_Y23_N24
\U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~110_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[107]~104_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~110_combout\);

-- Location: LCCOMB_X27_Y25_N28
\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\);

-- Location: LCCOMB_X27_Y25_N22
\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\);

-- Location: LCCOMB_X28_Y25_N24
\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[105]~106_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\);

-- Location: LCCOMB_X28_Y25_N22
\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[104]~107_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\);

-- Location: LCCOMB_X26_Y25_N20
\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\);

-- Location: LCCOMB_X27_Y25_N20
\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\);

-- Location: LCCOMB_X28_Y25_N28
\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[103]~108_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\);

-- Location: LCCOMB_X27_Y25_N30
\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\);

-- Location: LCCOMB_X28_Y21_N6
\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[102]~109_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\);

-- Location: LCCOMB_X28_Y21_N2
\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\Add0~12_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(6),
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \mostrar_cambio~q\,
	datad => \Add0~12_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\);

-- Location: LCCOMB_X27_Y25_N24
\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\);

-- Location: LCCOMB_X31_Y25_N24
\U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~77_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\Add0~10_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(5),
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Add0~10_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~77_combout\);

-- Location: LCCOMB_X31_Y25_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~76_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & ((\Add0~10_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(5),
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Add0~10_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~76_combout\);

-- Location: LCCOMB_X31_Y25_N18
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~77_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~76_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~77_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[100]~76_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X31_Y25_N30
\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78_combout\);

-- Location: LCCOMB_X31_Y25_N28
\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\Add0~10_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(5),
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \Add0~10_combout\,
	datad => \mostrar_cambio~q\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\);

-- Location: LCCOMB_X27_Y25_N0
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ = (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ = CARRY((\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~78_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\,
	datad => VCC,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\);

-- Location: LCCOMB_X27_Y25_N2
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~74_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~1\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\);

-- Location: LCCOMB_X27_Y25_N4
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~72_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~3\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\);

-- Location: LCCOMB_X27_Y25_N6
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\) # (GND)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~71_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~5\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\);

-- Location: LCCOMB_X27_Y25_N8
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~70_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~7\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\);

-- Location: LCCOMB_X27_Y25_N10
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\) # (GND)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~69_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~9\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\);

-- Location: LCCOMB_X27_Y25_N12
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~68_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~11\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\);

-- Location: LCCOMB_X27_Y25_N14
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~67_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~110_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~67_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[119]~110_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~13\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\);

-- Location: LCCOMB_X27_Y25_N16
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\);

-- Location: LCCOMB_X27_Y25_N18
\U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~116_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[118]~111_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~116_combout\);

-- Location: LCCOMB_X28_Y26_N4
\U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~79_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~79_combout\);

-- Location: LCCOMB_X26_Y25_N24
\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[117]~112_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\);

-- Location: LCCOMB_X26_Y25_N22
\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\);

-- Location: LCCOMB_X26_Y25_N10
\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[116]~113_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\);

-- Location: LCCOMB_X26_Y25_N28
\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\);

-- Location: LCCOMB_X26_Y25_N18
\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\);

-- Location: LCCOMB_X26_Y25_N12
\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[115]~114_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\);

-- Location: LCCOMB_X26_Y25_N4
\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\);

-- Location: LCCOMB_X26_Y25_N30
\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[114]~115_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\);

-- Location: LCCOMB_X26_Y25_N14
\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\);

-- Location: LCCOMB_X26_Y25_N8
\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[113]~73_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\);

-- Location: LCCOMB_X31_Y25_N6
\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[112]~75_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\);

-- Location: LCCOMB_X24_Y25_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\);

-- Location: LCCOMB_X33_Y26_N22
\U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~87_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\Add0~8_combout\)) # (!\mostrar_cambio~q\ & ((saldo_dos_dig(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~8_combout\,
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => saldo_dos_dig(4),
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~87_combout\);

-- Location: LCCOMB_X33_Y26_N28
\U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~88_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\mostrar_cambio~q\ & (\Add0~8_combout\)) # (!\mostrar_cambio~q\ & ((saldo_dos_dig(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~8_combout\,
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => saldo_dos_dig(4),
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~88_combout\);

-- Location: LCCOMB_X33_Y26_N2
\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~87_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~88_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~87_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[99]~88_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X33_Y26_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~89_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~89_combout\);

-- Location: LCCOMB_X33_Y26_N0
\U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & (\Add0~8_combout\)) # (!\mostrar_cambio~q\ & ((saldo_dos_dig(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \mostrar_cambio~q\,
	datac => \Add0~8_combout\,
	datad => saldo_dos_dig(4),
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\);

-- Location: LCCOMB_X33_Y26_N24
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~89_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~89_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\);

-- Location: LCCOMB_X33_Y26_N4
\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90_combout\);

-- Location: LCCOMB_X33_Y26_N30
\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[111]~86_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\);

-- Location: LCCOMB_X24_Y25_N8
\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ = (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ = CARRY((\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~90_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\,
	datad => VCC,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\);

-- Location: LCCOMB_X24_Y25_N10
\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\)))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~85_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~1\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\);

-- Location: LCCOMB_X24_Y25_N12
\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~3\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\);

-- Location: LCCOMB_X24_Y25_N14
\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\) # (GND)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~83_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~5\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\);

-- Location: LCCOMB_X24_Y25_N16
\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~82_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~7\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\);

-- Location: LCCOMB_X24_Y25_N18
\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\) # (GND)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~81_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~9\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\);

-- Location: LCCOMB_X24_Y25_N20
\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & (((\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((((\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\)))))
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~80_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~11\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\);

-- Location: LCCOMB_X24_Y25_N22
\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~116_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~79_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~116_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[130]~79_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~13\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\);

-- Location: LCCOMB_X24_Y25_N24
\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ = \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~15_cout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\);

-- Location: LCCOMB_X26_Y25_N6
\U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~124_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[129]~117_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~124_combout\);

-- Location: LCCOMB_X24_Y26_N4
\U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\);

-- Location: LCCOMB_X24_Y26_N6
\U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~92_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~92_combout\);

-- Location: LCCOMB_X26_Y25_N16
\U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~125_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[128]~118_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~125_combout\);

-- Location: LCCOMB_X24_Y25_N0
\U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~93_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~93_combout\);

-- Location: LCCOMB_X26_Y25_N26
\U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~126_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[127]~119_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~126_combout\);

-- Location: LCCOMB_X24_Y26_N0
\U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout\);

-- Location: LCCOMB_X26_Y25_N0
\U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~127_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[126]~120_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~127_combout\);

-- Location: LCCOMB_X26_Y25_N2
\U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~128_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[125]~121_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~128_combout\);

-- Location: LCCOMB_X24_Y25_N2
\U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~95_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~95_combout\);

-- Location: LCCOMB_X24_Y26_N30
\U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~96_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~96_combout\);

-- Location: LCCOMB_X24_Y25_N4
\U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~129_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[124]~122_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~129_combout\);

-- Location: LCCOMB_X24_Y25_N30
\U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~97\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~97_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~97_combout\);

-- Location: LCCOMB_X33_Y26_N16
\U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~130_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\) # 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[123]~123_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~18_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~130_combout\);

-- Location: LCCOMB_X23_Y25_N16
\U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\Add0~6_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datab => \mostrar_cambio~q\,
	datac => saldo_dos_dig(3),
	datad => \Add0~6_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\);

-- Location: LCCOMB_X23_Y25_N12
\U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~100_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\Add0~6_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(3),
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Add0~6_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~100_combout\);

-- Location: LCCOMB_X23_Y25_N10
\U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~99\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~99_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\mostrar_cambio~q\ & ((\Add0~6_combout\))) # (!\mostrar_cambio~q\ & (saldo_dos_dig(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => saldo_dos_dig(3),
	datab => \mostrar_cambio~q\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Add0~6_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~99_combout\);

-- Location: LCCOMB_X23_Y25_N8
\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~100_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~100_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|StageOut[110]~99_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\);

-- Location: LCCOMB_X24_Y26_N8
\U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~101_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~101_combout\);

-- Location: LCCOMB_X24_Y25_N28
\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~101_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~101_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\);

-- Location: LCCOMB_X24_Y26_N10
\U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~102_combout\ = (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~18_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~102_combout\);

-- Location: LCCOMB_X24_Y25_N6
\U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~131_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\) # 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~20_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|StageOut[122]~98_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~131_combout\);

-- Location: LCCOMB_X24_Y26_N12
\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\ = CARRY((\U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~102_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~102_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[134]~131_combout\,
	datad => VCC,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\);

-- Location: LCCOMB_X24_Y26_N14
\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~97_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~130_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~97_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[135]~130_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~1_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\);

-- Location: LCCOMB_X24_Y26_N16
\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~96_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~96_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[136]~129_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~3_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\);

-- Location: LCCOMB_X24_Y26_N18
\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~128_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~95_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~128_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[137]~95_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~5_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\);

-- Location: LCCOMB_X24_Y26_N20
\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[138]~127_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~7_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\);

-- Location: LCCOMB_X24_Y26_N22
\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\ = CARRY(((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~93_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~126_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~93_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[139]~126_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~9_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\);

-- Location: LCCOMB_X24_Y26_N24
\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\ & ((\U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~92_combout\) # 
-- (\U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~92_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[140]~125_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~11_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\);

-- Location: LCCOMB_X24_Y26_N26
\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\ = CARRY((!\U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~124_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\ & 
-- !\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~124_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\,
	datad => VCC,
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~13_cout\,
	cout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\);

-- Location: LCCOMB_X24_Y26_N28
\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ = \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~15_cout\,
	combout => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\);

-- Location: LCCOMB_X32_Y27_N0
\U_d3|Mux6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux6~0_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ $ 
-- (((\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_d3|Mux6~0_combout\);

-- Location: LCCOMB_X32_Y27_N22
\disp3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~0_combout\ = (\mostrar_cambio~q\ & ((\U_d3|Mux6~0_combout\))) # (!\mostrar_cambio~q\ & (!\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_d3|Mux6~0_combout\,
	combout => \disp3~0_combout\);

-- Location: LCCOMB_X32_Y27_N28
\U_d3|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux5~0_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ $ (\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ 
-- & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_d3|Mux5~0_combout\);

-- Location: LCCOMB_X32_Y27_N10
\disp3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~1_combout\ = (\mostrar_cambio~q\ & \U_d3|Mux5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mostrar_cambio~q\,
	datad => \U_d3|Mux5~0_combout\,
	combout => \disp3~1_combout\);

-- Location: LCCOMB_X32_Y27_N16
\U_d3|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux4~0_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_d3|Mux4~0_combout\);

-- Location: LCCOMB_X32_Y27_N26
\disp3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~2_combout\ = (\mostrar_cambio~q\ & \U_d3|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mostrar_cambio~q\,
	datad => \U_d3|Mux4~0_combout\,
	combout => \disp3~2_combout\);

-- Location: LCCOMB_X32_Y27_N4
\U_d3|Mux3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux3~0_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ $ 
-- (((\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & (((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & !\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)) 
-- # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_d3|Mux3~0_combout\);

-- Location: LCCOMB_X32_Y27_N18
\disp3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~3_combout\ = (\mostrar_cambio~q\ & (\U_d3|Mux3~0_combout\)) # (!\mostrar_cambio~q\ & ((!\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mostrar_cambio~q\,
	datac => \U_d3|Mux3~0_combout\,
	datad => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \disp3~3_combout\);

-- Location: LCCOMB_X32_Y27_N12
\U_d3|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux2~0_combout\ = ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_d3|Mux2~0_combout\);

-- Location: LCCOMB_X32_Y27_N6
\disp3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~4_combout\ = (\mostrar_cambio~q\ & ((\U_d3|Mux2~0_combout\))) # (!\mostrar_cambio~q\ & (!\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_d3|Mux2~0_combout\,
	combout => \disp3~4_combout\);

-- Location: LCCOMB_X32_Y27_N20
\U_d3|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux1~0_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- ((!\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\ & 
-- ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ $ (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)) # 
-- (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_d3|Mux1~0_combout\);

-- Location: LCCOMB_X32_Y27_N30
\disp3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~5_combout\ = (\mostrar_cambio~q\ & ((\U_d3|Mux1~0_combout\))) # (!\mostrar_cambio~q\ & (!\U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \mostrar_cambio~q\,
	datad => \U_d3|Mux1~0_combout\,
	combout => \disp3~5_combout\);

-- Location: LCCOMB_X32_Y27_N24
\U_d3|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_d3|Mux0~0_combout\ = (\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ $ 
-- (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)))) # (!\U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & (\U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ 
-- & ((\U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\) # (\U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_bcd|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datab => \U_bcd|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~16_combout\,
	datac => \U_bcd|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \U_bcd|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \U_d3|Mux0~0_combout\);

-- Location: LCCOMB_X32_Y27_N14
\disp3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \disp3~6_combout\ = (\mostrar_cambio~q\ & \U_d3|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mostrar_cambio~q\,
	datad => \U_d3|Mux0~0_combout\,
	combout => \disp3~6_combout\);

-- Location: LCCOMB_X27_Y22_N2
\U_prod|confirm_pulse~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|confirm_pulse~4_combout\ = (\LessThan0~0_combout\) # ((\U_saldo|saldo_reg\(12) & ((\LessThan0~15_combout\) # (!\Mux1~0_combout\))) # (!\U_saldo|saldo_reg\(12) & (!\Mux1~0_combout\ & \LessThan0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~0_combout\,
	datab => \U_saldo|saldo_reg\(12),
	datac => \Mux1~0_combout\,
	datad => \LessThan0~15_combout\,
	combout => \U_prod|confirm_pulse~4_combout\);

-- Location: FF_X27_Y22_N1
\U_prod|prev_conf\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \confirmar_valido~combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|prev_conf~q\);

-- Location: LCCOMB_X22_Y22_N28
\U_prod|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~0_combout\ = (\sel_prod[1]~input_o\) # (!\sel_prod[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[2]~input_o\,
	datad => \sel_prod[1]~input_o\,
	combout => \U_prod|Mux0~0_combout\);

-- Location: LCCOMB_X24_Y22_N20
\U_prod|stock[14][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[14][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[14][0]~feeder_combout\);

-- Location: LCCOMB_X24_Y22_N2
\U_prod|Decoder0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~26_combout\ = (!\sel_prod[0]~input_o\ & (\U_prod|confirm_pulse~2_combout\ & (\confirmar_valido~combout\ & \Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \U_prod|confirm_pulse~2_combout\,
	datac => \confirmar_valido~combout\,
	datad => \Mux0~0_combout\,
	combout => \U_prod|Decoder0~26_combout\);

-- Location: FF_X24_Y22_N21
\U_prod|stock[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[14][0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[14][0]~q\);

-- Location: LCCOMB_X22_Y22_N20
\U_prod|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~1_combout\ = (\sel_prod[2]~input_o\ & ((\sel_prod[0]~input_o\) # (\sel_prod[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[2]~input_o\,
	datac => \sel_prod[0]~input_o\,
	datad => \sel_prod[1]~input_o\,
	combout => \U_prod|Mux0~1_combout\);

-- Location: LCCOMB_X22_Y22_N10
\U_prod|Decoder0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~14_combout\ = (!\sel_prod[1]~input_o\ & ((\LessThan0~0_combout\) # (!\LessThan0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[1]~input_o\,
	datac => \LessThan0~0_combout\,
	datad => \LessThan0~16_combout\,
	combout => \U_prod|Decoder0~14_combout\);

-- Location: LCCOMB_X22_Y22_N12
\U_prod|Decoder0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~15_combout\ = (\U_prod|confirm_pulse~2_combout\ & (\confirmar_valido~0_combout\ & (!\U_door|active~q\ & \U_prod|Decoder0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|confirm_pulse~2_combout\,
	datab => \confirmar_valido~0_combout\,
	datac => \U_door|active~q\,
	datad => \U_prod|Decoder0~14_combout\,
	combout => \U_prod|Decoder0~15_combout\);

-- Location: LCCOMB_X22_Y22_N14
\U_prod|Decoder0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~25_combout\ = (\sel_prod[3]~input_o\ & (\sel_prod[2]~input_o\ & (!\sel_prod[0]~input_o\ & \U_prod|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \sel_prod[2]~input_o\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Decoder0~15_combout\,
	combout => \U_prod|Decoder0~25_combout\);

-- Location: FF_X22_Y22_N19
\U_prod|stock[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[12][0]~q\);

-- Location: LCCOMB_X22_Y22_N6
\U_prod|stock[13][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[13][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[13][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y22_N24
\U_prod|Decoder0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~32_combout\ = (\sel_prod[3]~input_o\ & (\sel_prod[2]~input_o\ & (\sel_prod[0]~input_o\ & \U_prod|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \sel_prod[2]~input_o\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Decoder0~15_combout\,
	combout => \U_prod|Decoder0~32_combout\);

-- Location: FF_X22_Y22_N7
\U_prod|stock[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[13][0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[13][0]~q\);

-- Location: LCCOMB_X22_Y22_N18
\U_prod|Mux1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~7_combout\ = (\U_prod|Mux0~1_combout\ & ((\U_prod|Mux0~0_combout\) # ((!\U_prod|stock[13][0]~q\)))) # (!\U_prod|Mux0~1_combout\ & (!\U_prod|Mux0~0_combout\ & (!\U_prod|stock[12][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mux0~1_combout\,
	datab => \U_prod|Mux0~0_combout\,
	datac => \U_prod|stock[12][0]~q\,
	datad => \U_prod|stock[13][0]~q\,
	combout => \U_prod|Mux1~7_combout\);

-- Location: LCCOMB_X20_Y22_N26
\U_prod|stock[10][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[10][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[10][0]~feeder_combout\);

-- Location: LCCOMB_X26_Y22_N28
\U_prod|Decoder0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~19_combout\ = (\confirmar_valido~0_combout\ & (!\sel_prod[2]~input_o\ & (\sel_prod[1]~input_o\ & !\U_door|active~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \confirmar_valido~0_combout\,
	datab => \sel_prod[2]~input_o\,
	datac => \sel_prod[1]~input_o\,
	datad => \U_door|active~q\,
	combout => \U_prod|Decoder0~19_combout\);

-- Location: LCCOMB_X26_Y22_N30
\U_prod|Decoder0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~20_combout\ = (\U_prod|confirm_pulse~2_combout\ & (\U_prod|Decoder0~19_combout\ & ((\LessThan0~0_combout\) # (!\LessThan0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~0_combout\,
	datab => \LessThan0~16_combout\,
	datac => \U_prod|confirm_pulse~2_combout\,
	datad => \U_prod|Decoder0~19_combout\,
	combout => \U_prod|Decoder0~20_combout\);

-- Location: LCCOMB_X20_Y22_N14
\U_prod|Decoder0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~23_combout\ = (\sel_prod[3]~input_o\ & (!\sel_prod[0]~input_o\ & \U_prod|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Decoder0~20_combout\,
	combout => \U_prod|Decoder0~23_combout\);

-- Location: FF_X20_Y22_N27
\U_prod|stock[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[10][0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[10][0]~q\);

-- Location: LCCOMB_X24_Y22_N22
\U_prod|Decoder0~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~31_combout\ = (\sel_prod[0]~input_o\ & (\sel_prod[3]~input_o\ & \U_prod|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[0]~input_o\,
	datac => \sel_prod[3]~input_o\,
	datad => \U_prod|Decoder0~20_combout\,
	combout => \U_prod|Decoder0~31_combout\);

-- Location: FF_X24_Y22_N19
\U_prod|stock[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[11][0]~q\);

-- Location: LCCOMB_X21_Y22_N12
\U_prod|Decoder0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~24_combout\ = (!\sel_prod[2]~input_o\ & (!\sel_prod[0]~input_o\ & (\U_prod|Decoder0~15_combout\ & \sel_prod[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[0]~input_o\,
	datac => \U_prod|Decoder0~15_combout\,
	datad => \sel_prod[3]~input_o\,
	combout => \U_prod|Decoder0~24_combout\);

-- Location: FF_X21_Y22_N29
\U_prod|stock[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[8][0]~q\);

-- Location: LCCOMB_X21_Y22_N18
\U_prod|stock[9][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[9][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[9][0]~feeder_combout\);

-- Location: LCCOMB_X21_Y22_N14
\U_prod|Decoder0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~30_combout\ = (!\sel_prod[2]~input_o\ & (\sel_prod[0]~input_o\ & (\U_prod|Decoder0~15_combout\ & \sel_prod[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[0]~input_o\,
	datac => \U_prod|Decoder0~15_combout\,
	datad => \sel_prod[3]~input_o\,
	combout => \U_prod|Decoder0~30_combout\);

-- Location: FF_X21_Y22_N19
\U_prod|stock[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[9][0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[9][0]~q\);

-- Location: LCCOMB_X21_Y22_N28
\U_prod|Mux1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~5_combout\ = (\sel_prod[0]~input_o\ & ((\sel_prod[1]~input_o\) # ((!\U_prod|stock[9][0]~q\)))) # (!\sel_prod[0]~input_o\ & (!\sel_prod[1]~input_o\ & (!\U_prod|stock[8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \sel_prod[1]~input_o\,
	datac => \U_prod|stock[8][0]~q\,
	datad => \U_prod|stock[9][0]~q\,
	combout => \U_prod|Mux1~5_combout\);

-- Location: LCCOMB_X24_Y22_N18
\U_prod|Mux1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~6_combout\ = (\sel_prod[1]~input_o\ & ((\U_prod|Mux1~5_combout\ & ((!\U_prod|stock[11][0]~q\))) # (!\U_prod|Mux1~5_combout\ & (!\U_prod|stock[10][0]~q\)))) # (!\sel_prod[1]~input_o\ & (((\U_prod|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|stock[10][0]~q\,
	datab => \sel_prod[1]~input_o\,
	datac => \U_prod|stock[11][0]~q\,
	datad => \U_prod|Mux1~5_combout\,
	combout => \U_prod|Mux1~6_combout\);

-- Location: LCCOMB_X24_Y22_N14
\U_prod|Mux1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~8_combout\ = (\U_prod|Mux0~0_combout\ & ((\U_prod|Mux1~7_combout\ & (!\U_prod|stock[14][0]~q\)) # (!\U_prod|Mux1~7_combout\ & ((\U_prod|Mux1~6_combout\))))) # (!\U_prod|Mux0~0_combout\ & (((\U_prod|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mux0~0_combout\,
	datab => \U_prod|stock[14][0]~q\,
	datac => \U_prod|Mux1~7_combout\,
	datad => \U_prod|Mux1~6_combout\,
	combout => \U_prod|Mux1~8_combout\);

-- Location: LCCOMB_X23_Y23_N2
\U_prod|Decoder0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~22_combout\ = (!\sel_prod[0]~input_o\ & (!\sel_prod[2]~input_o\ & (!\sel_prod[3]~input_o\ & \U_prod|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \sel_prod[2]~input_o\,
	datac => \sel_prod[3]~input_o\,
	datad => \U_prod|Decoder0~15_combout\,
	combout => \U_prod|Decoder0~22_combout\);

-- Location: FF_X23_Y23_N31
\U_prod|stock[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[0][0]~q\);

-- Location: LCCOMB_X23_Y23_N28
\U_prod|stock[2][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[2][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[2][0]~feeder_combout\);

-- Location: LCCOMB_X23_Y23_N12
\U_prod|Decoder0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~21_combout\ = (!\sel_prod[3]~input_o\ & (!\sel_prod[0]~input_o\ & \U_prod|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Decoder0~20_combout\,
	combout => \U_prod|Decoder0~21_combout\);

-- Location: FF_X23_Y23_N29
\U_prod|stock[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[2][0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[2][0]~q\);

-- Location: LCCOMB_X23_Y23_N30
\U_prod|Mux1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~2_combout\ = (\sel_prod[0]~input_o\ & (\sel_prod[1]~input_o\)) # (!\sel_prod[0]~input_o\ & ((\sel_prod[1]~input_o\ & ((!\U_prod|stock[2][0]~q\))) # (!\sel_prod[1]~input_o\ & (!\U_prod|stock[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \sel_prod[1]~input_o\,
	datac => \U_prod|stock[0][0]~q\,
	datad => \U_prod|stock[2][0]~q\,
	combout => \U_prod|Mux1~2_combout\);

-- Location: LCCOMB_X23_Y22_N8
\U_prod|Decoder0~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~29_combout\ = (\sel_prod[0]~input_o\ & (!\sel_prod[3]~input_o\ & \U_prod|Decoder0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[0]~input_o\,
	datac => \sel_prod[3]~input_o\,
	datad => \U_prod|Decoder0~20_combout\,
	combout => \U_prod|Decoder0~29_combout\);

-- Location: FF_X23_Y22_N7
\U_prod|stock[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[3][0]~q\);

-- Location: LCCOMB_X23_Y22_N28
\U_prod|stock[1][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[1][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[1][0]~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N14
\U_prod|Decoder0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~28_combout\ = (\sel_prod[0]~input_o\ & (!\sel_prod[2]~input_o\ & (!\sel_prod[3]~input_o\ & \U_prod|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \sel_prod[2]~input_o\,
	datac => \sel_prod[3]~input_o\,
	datad => \U_prod|Decoder0~15_combout\,
	combout => \U_prod|Decoder0~28_combout\);

-- Location: FF_X23_Y22_N29
\U_prod|stock[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[1][0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[1][0]~q\);

-- Location: LCCOMB_X23_Y22_N6
\U_prod|Mux1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~3_combout\ = (\U_prod|Mux1~2_combout\ & (((!\U_prod|stock[3][0]~q\)) # (!\sel_prod[0]~input_o\))) # (!\U_prod|Mux1~2_combout\ & (\sel_prod[0]~input_o\ & ((!\U_prod|stock[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mux1~2_combout\,
	datab => \sel_prod[0]~input_o\,
	datac => \U_prod|stock[3][0]~q\,
	datad => \U_prod|stock[1][0]~q\,
	combout => \U_prod|Mux1~3_combout\);

-- Location: LCCOMB_X19_Y22_N16
\U_prod|stock[6][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[6][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[6][0]~feeder_combout\);

-- Location: LCCOMB_X22_Y22_N8
\U_prod|Decoder0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~12_combout\ = (!\sel_prod[3]~input_o\ & (\sel_prod[2]~input_o\ & \sel_prod[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \sel_prod[2]~input_o\,
	datad => \sel_prod[1]~input_o\,
	combout => \U_prod|Decoder0~12_combout\);

-- Location: LCCOMB_X19_Y22_N2
\U_prod|Decoder0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~13_combout\ = (!\sel_prod[0]~input_o\ & (\U_prod|Decoder0~12_combout\ & (\confirmar_valido~combout\ & \U_prod|confirm_pulse~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \U_prod|Decoder0~12_combout\,
	datac => \confirmar_valido~combout\,
	datad => \U_prod|confirm_pulse~2_combout\,
	combout => \U_prod|Decoder0~13_combout\);

-- Location: FF_X19_Y22_N17
\U_prod|stock[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[6][0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[6][0]~q\);

-- Location: LCCOMB_X21_Y22_N10
\U_prod|Decoder0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~16_combout\ = (!\sel_prod[3]~input_o\ & \sel_prod[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sel_prod[3]~input_o\,
	datad => \sel_prod[0]~input_o\,
	combout => \U_prod|Decoder0~16_combout\);

-- Location: LCCOMB_X20_Y22_N20
\U_prod|Decoder0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~18_combout\ = (\sel_prod[2]~input_o\ & (\U_prod|Decoder0~16_combout\ & (\sel_prod[1]~input_o\ & \U_prod|confirm_pulse~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \U_prod|Decoder0~16_combout\,
	datac => \sel_prod[1]~input_o\,
	datad => \U_prod|confirm_pulse~3_combout\,
	combout => \U_prod|Decoder0~18_combout\);

-- Location: FF_X20_Y22_N29
\U_prod|stock[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[7][0]~q\);

-- Location: LCCOMB_X17_Y22_N12
\U_prod|Decoder0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~17_combout\ = (\sel_prod[2]~input_o\ & (!\sel_prod[3]~input_o\ & (!\sel_prod[0]~input_o\ & \U_prod|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[3]~input_o\,
	datac => \sel_prod[0]~input_o\,
	datad => \U_prod|Decoder0~15_combout\,
	combout => \U_prod|Decoder0~17_combout\);

-- Location: FF_X17_Y22_N23
\U_prod|stock[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Mux1~9_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[4][0]~q\);

-- Location: LCCOMB_X17_Y22_N28
\U_prod|stock[5][0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[5][0]~feeder_combout\ = \U_prod|Mux1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Mux1~9_combout\,
	combout => \U_prod|stock[5][0]~feeder_combout\);

-- Location: LCCOMB_X17_Y22_N10
\U_prod|Decoder0~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Decoder0~27_combout\ = (\sel_prod[2]~input_o\ & (\sel_prod[0]~input_o\ & (!\sel_prod[3]~input_o\ & \U_prod|Decoder0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[0]~input_o\,
	datac => \sel_prod[3]~input_o\,
	datad => \U_prod|Decoder0~15_combout\,
	combout => \U_prod|Decoder0~27_combout\);

-- Location: FF_X17_Y22_N29
\U_prod|stock[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[5][0]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[5][0]~q\);

-- Location: LCCOMB_X17_Y22_N22
\U_prod|Mux1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~0_combout\ = (\sel_prod[1]~input_o\ & (\sel_prod[0]~input_o\)) # (!\sel_prod[1]~input_o\ & ((\sel_prod[0]~input_o\ & ((!\U_prod|stock[5][0]~q\))) # (!\sel_prod[0]~input_o\ & (!\U_prod|stock[4][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[1]~input_o\,
	datab => \sel_prod[0]~input_o\,
	datac => \U_prod|stock[4][0]~q\,
	datad => \U_prod|stock[5][0]~q\,
	combout => \U_prod|Mux1~0_combout\);

-- Location: LCCOMB_X20_Y22_N28
\U_prod|Mux1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~1_combout\ = (\sel_prod[1]~input_o\ & ((\U_prod|Mux1~0_combout\ & ((!\U_prod|stock[7][0]~q\))) # (!\U_prod|Mux1~0_combout\ & (!\U_prod|stock[6][0]~q\)))) # (!\sel_prod[1]~input_o\ & (((\U_prod|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|stock[6][0]~q\,
	datab => \sel_prod[1]~input_o\,
	datac => \U_prod|stock[7][0]~q\,
	datad => \U_prod|Mux1~0_combout\,
	combout => \U_prod|Mux1~1_combout\);

-- Location: LCCOMB_X24_Y22_N12
\U_prod|Mux1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~4_combout\ = (!\sel_prod[3]~input_o\ & ((\sel_prod[2]~input_o\ & ((\U_prod|Mux1~1_combout\))) # (!\sel_prod[2]~input_o\ & (\U_prod|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[2]~input_o\,
	datab => \sel_prod[3]~input_o\,
	datac => \U_prod|Mux1~3_combout\,
	datad => \U_prod|Mux1~1_combout\,
	combout => \U_prod|Mux1~4_combout\);

-- Location: LCCOMB_X24_Y22_N8
\U_prod|Mux1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux1~9_combout\ = (\U_prod|Mux1~4_combout\) # ((\sel_prod[3]~input_o\ & \U_prod|Mux1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[3]~input_o\,
	datac => \U_prod|Mux1~8_combout\,
	datad => \U_prod|Mux1~4_combout\,
	combout => \U_prod|Mux1~9_combout\);

-- Location: LCCOMB_X22_Y22_N16
\U_prod|stock[13][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[13][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[13][1]~feeder_combout\);

-- Location: FF_X22_Y22_N17
\U_prod|stock[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[13][1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[13][1]~q\);

-- Location: FF_X24_Y22_N1
\U_prod|stock[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Add0~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[14][1]~q\);

-- Location: LCCOMB_X22_Y22_N26
\U_prod|stock[12][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[12][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[12][1]~feeder_combout\);

-- Location: FF_X22_Y22_N27
\U_prod|stock[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[12][1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[12][1]~q\);

-- Location: LCCOMB_X21_Y22_N22
\U_prod|stock[9][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[9][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[9][1]~feeder_combout\);

-- Location: FF_X21_Y22_N23
\U_prod|stock[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[9][1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[9][1]~q\);

-- Location: FF_X24_Y22_N27
\U_prod|stock[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Add0~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[11][1]~q\);

-- Location: FF_X21_Y22_N9
\U_prod|stock[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Add0~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[8][1]~q\);

-- Location: LCCOMB_X20_Y22_N22
\U_prod|stock[10][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[10][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[10][1]~feeder_combout\);

-- Location: FF_X20_Y22_N23
\U_prod|stock[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[10][1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[10][1]~q\);

-- Location: LCCOMB_X21_Y22_N8
\U_prod|Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~7_combout\ = (\sel_prod[0]~input_o\ & (\sel_prod[1]~input_o\)) # (!\sel_prod[0]~input_o\ & ((\sel_prod[1]~input_o\ & ((!\U_prod|stock[10][1]~q\))) # (!\sel_prod[1]~input_o\ & (!\U_prod|stock[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \sel_prod[1]~input_o\,
	datac => \U_prod|stock[8][1]~q\,
	datad => \U_prod|stock[10][1]~q\,
	combout => \U_prod|Mux0~7_combout\);

-- Location: LCCOMB_X24_Y22_N26
\U_prod|Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~8_combout\ = (\sel_prod[0]~input_o\ & ((\U_prod|Mux0~7_combout\ & ((!\U_prod|stock[11][1]~q\))) # (!\U_prod|Mux0~7_combout\ & (!\U_prod|stock[9][1]~q\)))) # (!\sel_prod[0]~input_o\ & (((\U_prod|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|stock[9][1]~q\,
	datab => \sel_prod[0]~input_o\,
	datac => \U_prod|stock[11][1]~q\,
	datad => \U_prod|Mux0~7_combout\,
	combout => \U_prod|Mux0~8_combout\);

-- Location: LCCOMB_X23_Y22_N2
\U_prod|Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~9_combout\ = (\U_prod|Mux0~0_combout\ & ((\U_prod|Mux0~1_combout\) # ((\U_prod|Mux0~8_combout\)))) # (!\U_prod|Mux0~0_combout\ & (!\U_prod|Mux0~1_combout\ & (!\U_prod|stock[12][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mux0~0_combout\,
	datab => \U_prod|Mux0~1_combout\,
	datac => \U_prod|stock[12][1]~q\,
	datad => \U_prod|Mux0~8_combout\,
	combout => \U_prod|Mux0~9_combout\);

-- Location: LCCOMB_X23_Y22_N24
\U_prod|Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~10_combout\ = (\U_prod|Mux0~1_combout\ & ((\U_prod|Mux0~9_combout\ & ((!\U_prod|stock[14][1]~q\))) # (!\U_prod|Mux0~9_combout\ & (!\U_prod|stock[13][1]~q\)))) # (!\U_prod|Mux0~1_combout\ & (((\U_prod|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|stock[13][1]~q\,
	datab => \U_prod|Mux0~1_combout\,
	datac => \U_prod|stock[14][1]~q\,
	datad => \U_prod|Mux0~9_combout\,
	combout => \U_prod|Mux0~10_combout\);

-- Location: LCCOMB_X24_Y22_N4
\U_prod|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Add0~0_combout\ = \U_prod|Mux1~9_combout\ $ (((\U_prod|Mux0~6_combout\) # ((\sel_prod[3]~input_o\ & \U_prod|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mux1~9_combout\,
	datab => \sel_prod[3]~input_o\,
	datac => \U_prod|Mux0~6_combout\,
	datad => \U_prod|Mux0~10_combout\,
	combout => \U_prod|Add0~0_combout\);

-- Location: LCCOMB_X19_Y22_N14
\U_prod|stock[6][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[6][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[6][1]~feeder_combout\);

-- Location: FF_X19_Y22_N15
\U_prod|stock[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[6][1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[6][1]~q\);

-- Location: FF_X20_Y22_N13
\U_prod|stock[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Add0~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[7][1]~q\);

-- Location: FF_X17_Y22_N3
\U_prod|stock[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Add0~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[4][1]~q\);

-- Location: LCCOMB_X17_Y22_N0
\U_prod|stock[5][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[5][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[5][1]~feeder_combout\);

-- Location: FF_X17_Y22_N1
\U_prod|stock[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[5][1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[5][1]~q\);

-- Location: LCCOMB_X17_Y22_N2
\U_prod|Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~2_combout\ = (\sel_prod[1]~input_o\ & (\sel_prod[0]~input_o\)) # (!\sel_prod[1]~input_o\ & ((\sel_prod[0]~input_o\ & ((!\U_prod|stock[5][1]~q\))) # (!\sel_prod[0]~input_o\ & (!\U_prod|stock[4][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[1]~input_o\,
	datab => \sel_prod[0]~input_o\,
	datac => \U_prod|stock[4][1]~q\,
	datad => \U_prod|stock[5][1]~q\,
	combout => \U_prod|Mux0~2_combout\);

-- Location: LCCOMB_X20_Y22_N12
\U_prod|Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~3_combout\ = (\sel_prod[1]~input_o\ & ((\U_prod|Mux0~2_combout\ & ((!\U_prod|stock[7][1]~q\))) # (!\U_prod|Mux0~2_combout\ & (!\U_prod|stock[6][1]~q\)))) # (!\sel_prod[1]~input_o\ & (((\U_prod|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|stock[6][1]~q\,
	datab => \sel_prod[1]~input_o\,
	datac => \U_prod|stock[7][1]~q\,
	datad => \U_prod|Mux0~2_combout\,
	combout => \U_prod|Mux0~3_combout\);

-- Location: LCCOMB_X23_Y22_N12
\U_prod|stock[1][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[1][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[1][1]~feeder_combout\);

-- Location: FF_X23_Y22_N13
\U_prod|stock[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[1][1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[1][1]~q\);

-- Location: FF_X23_Y22_N11
\U_prod|stock[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Add0~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[3][1]~q\);

-- Location: FF_X23_Y23_N15
\U_prod|stock[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \U_prod|Add0~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	sload => VCC,
	ena => \U_prod|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[0][1]~q\);

-- Location: LCCOMB_X23_Y23_N0
\U_prod|stock[2][1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|stock[2][1]~feeder_combout\ = \U_prod|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Add0~0_combout\,
	combout => \U_prod|stock[2][1]~feeder_combout\);

-- Location: FF_X23_Y23_N1
\U_prod|stock[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|stock[2][1]~feeder_combout\,
	clrn => \ALT_INV_reset~input_o\,
	ena => \U_prod|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|stock[2][1]~q\);

-- Location: LCCOMB_X23_Y23_N14
\U_prod|Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~4_combout\ = (\sel_prod[0]~input_o\ & (\sel_prod[1]~input_o\)) # (!\sel_prod[0]~input_o\ & ((\sel_prod[1]~input_o\ & ((!\U_prod|stock[2][1]~q\))) # (!\sel_prod[1]~input_o\ & (!\U_prod|stock[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[0]~input_o\,
	datab => \sel_prod[1]~input_o\,
	datac => \U_prod|stock[0][1]~q\,
	datad => \U_prod|stock[2][1]~q\,
	combout => \U_prod|Mux0~4_combout\);

-- Location: LCCOMB_X23_Y22_N10
\U_prod|Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~5_combout\ = (\sel_prod[0]~input_o\ & ((\U_prod|Mux0~4_combout\ & ((!\U_prod|stock[3][1]~q\))) # (!\U_prod|Mux0~4_combout\ & (!\U_prod|stock[1][1]~q\)))) # (!\sel_prod[0]~input_o\ & (((\U_prod|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|stock[1][1]~q\,
	datab => \sel_prod[0]~input_o\,
	datac => \U_prod|stock[3][1]~q\,
	datad => \U_prod|Mux0~4_combout\,
	combout => \U_prod|Mux0~5_combout\);

-- Location: LCCOMB_X23_Y22_N4
\U_prod|Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~6_combout\ = (!\sel_prod[3]~input_o\ & ((\sel_prod[2]~input_o\ & (\U_prod|Mux0~3_combout\)) # (!\sel_prod[2]~input_o\ & ((\U_prod|Mux0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sel_prod[3]~input_o\,
	datab => \sel_prod[2]~input_o\,
	datac => \U_prod|Mux0~3_combout\,
	datad => \U_prod|Mux0~5_combout\,
	combout => \U_prod|Mux0~6_combout\);

-- Location: LCCOMB_X23_Y22_N16
\U_prod|Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux0~11_combout\ = (\U_prod|Mux0~6_combout\) # ((\sel_prod[3]~input_o\ & \U_prod|Mux0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sel_prod[3]~input_o\,
	datac => \U_prod|Mux0~6_combout\,
	datad => \U_prod|Mux0~10_combout\,
	combout => \U_prod|Mux0~11_combout\);

-- Location: LCCOMB_X23_Y22_N20
\U_prod|confirm_pulse~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|confirm_pulse~2_combout\ = (!\U_prod|prev_conf~q\ & ((\U_prod|Mux1~9_combout\) # (\U_prod|Mux0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|prev_conf~q\,
	datac => \U_prod|Mux1~9_combout\,
	datad => \U_prod|Mux0~11_combout\,
	combout => \U_prod|confirm_pulse~2_combout\);

-- Location: LCCOMB_X27_Y22_N4
\U_prod|confirm_pulse~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|confirm_pulse~3_combout\ = (\confirmar_valido~0_combout\ & (\U_prod|confirm_pulse~4_combout\ & (!\U_door|active~q\ & \U_prod|confirm_pulse~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \confirmar_valido~0_combout\,
	datab => \U_prod|confirm_pulse~4_combout\,
	datac => \U_door|active~q\,
	datad => \U_prod|confirm_pulse~2_combout\,
	combout => \U_prod|confirm_pulse~3_combout\);

-- Location: FF_X27_Y22_N5
\U_prod|confirm_pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|confirm_pulse~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|confirm_pulse~q\);

-- Location: LCCOMB_X23_Y22_N22
\U_prod|Mux2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux2~0_combout\ = (\U_prod|Mux1~9_combout\ & ((\U_prod|Mux0~6_combout\) # ((\sel_prod[3]~input_o\ & \U_prod|Mux0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mux0~6_combout\,
	datab => \U_prod|Mux1~9_combout\,
	datac => \sel_prod[3]~input_o\,
	datad => \U_prod|Mux0~10_combout\,
	combout => \U_prod|Mux2~0_combout\);

-- Location: LCCOMB_X23_Y22_N18
\U_prod|Mux2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Mux2~1_combout\ = (\U_prod|Mux0~6_combout\) # ((\U_prod|Mux1~9_combout\) # ((\sel_prod[3]~input_o\ & \U_prod|Mux0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mux0~6_combout\,
	datab => \U_prod|Mux1~9_combout\,
	datac => \sel_prod[3]~input_o\,
	datad => \U_prod|Mux0~10_combout\,
	combout => \U_prod|Mux2~1_combout\);

-- Location: LCCOMB_X19_Y18_N10
\U_prod|Udiv|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~4_combout\ = (\U_prod|Udiv|count1\(2) & (\U_prod|Udiv|Add0~3\ $ (GND))) # (!\U_prod|Udiv|count1\(2) & (!\U_prod|Udiv|Add0~3\ & VCC))
-- \U_prod|Udiv|Add0~5\ = CARRY((\U_prod|Udiv|count1\(2) & !\U_prod|Udiv|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(2),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~3\,
	combout => \U_prod|Udiv|Add0~4_combout\,
	cout => \U_prod|Udiv|Add0~5\);

-- Location: FF_X19_Y18_N11
\U_prod|Udiv|count1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(2));

-- Location: LCCOMB_X19_Y18_N12
\U_prod|Udiv|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~6_combout\ = (\U_prod|Udiv|count1\(3) & (!\U_prod|Udiv|Add0~5\)) # (!\U_prod|Udiv|count1\(3) & ((\U_prod|Udiv|Add0~5\) # (GND)))
-- \U_prod|Udiv|Add0~7\ = CARRY((!\U_prod|Udiv|Add0~5\) # (!\U_prod|Udiv|count1\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(3),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~5\,
	combout => \U_prod|Udiv|Add0~6_combout\,
	cout => \U_prod|Udiv|Add0~7\);

-- Location: FF_X19_Y18_N13
\U_prod|Udiv|count1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(3));

-- Location: LCCOMB_X19_Y18_N14
\U_prod|Udiv|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~8_combout\ = (\U_prod|Udiv|count1\(4) & (\U_prod|Udiv|Add0~7\ $ (GND))) # (!\U_prod|Udiv|count1\(4) & (!\U_prod|Udiv|Add0~7\ & VCC))
-- \U_prod|Udiv|Add0~9\ = CARRY((\U_prod|Udiv|count1\(4) & !\U_prod|Udiv|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(4),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~7\,
	combout => \U_prod|Udiv|Add0~8_combout\,
	cout => \U_prod|Udiv|Add0~9\);

-- Location: FF_X19_Y18_N15
\U_prod|Udiv|count1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(4));

-- Location: LCCOMB_X19_Y18_N16
\U_prod|Udiv|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~10_combout\ = (\U_prod|Udiv|count1\(5) & (!\U_prod|Udiv|Add0~9\)) # (!\U_prod|Udiv|count1\(5) & ((\U_prod|Udiv|Add0~9\) # (GND)))
-- \U_prod|Udiv|Add0~11\ = CARRY((!\U_prod|Udiv|Add0~9\) # (!\U_prod|Udiv|count1\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(5),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~9\,
	combout => \U_prod|Udiv|Add0~10_combout\,
	cout => \U_prod|Udiv|Add0~11\);

-- Location: FF_X19_Y18_N17
\U_prod|Udiv|count1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(5));

-- Location: LCCOMB_X19_Y18_N18
\U_prod|Udiv|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~12_combout\ = (\U_prod|Udiv|count1\(6) & (\U_prod|Udiv|Add0~11\ $ (GND))) # (!\U_prod|Udiv|count1\(6) & (!\U_prod|Udiv|Add0~11\ & VCC))
-- \U_prod|Udiv|Add0~13\ = CARRY((\U_prod|Udiv|count1\(6) & !\U_prod|Udiv|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(6),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~11\,
	combout => \U_prod|Udiv|Add0~12_combout\,
	cout => \U_prod|Udiv|Add0~13\);

-- Location: FF_X19_Y18_N19
\U_prod|Udiv|count1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(6));

-- Location: LCCOMB_X19_Y18_N20
\U_prod|Udiv|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~14_combout\ = (\U_prod|Udiv|count1\(7) & (!\U_prod|Udiv|Add0~13\)) # (!\U_prod|Udiv|count1\(7) & ((\U_prod|Udiv|Add0~13\) # (GND)))
-- \U_prod|Udiv|Add0~15\ = CARRY((!\U_prod|Udiv|Add0~13\) # (!\U_prod|Udiv|count1\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(7),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~13\,
	combout => \U_prod|Udiv|Add0~14_combout\,
	cout => \U_prod|Udiv|Add0~15\);

-- Location: LCCOMB_X19_Y18_N4
\U_prod|Udiv|count1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~2_combout\ = (\U_prod|Udiv|Add0~14_combout\ & !\U_prod|Udiv|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|Add0~14_combout\,
	datad => \U_prod|Udiv|Equal0~8_combout\,
	combout => \U_prod|Udiv|count1~2_combout\);

-- Location: FF_X19_Y18_N5
\U_prod|Udiv|count1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(7));

-- Location: LCCOMB_X19_Y18_N22
\U_prod|Udiv|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~16_combout\ = (\U_prod|Udiv|count1\(8) & (\U_prod|Udiv|Add0~15\ $ (GND))) # (!\U_prod|Udiv|count1\(8) & (!\U_prod|Udiv|Add0~15\ & VCC))
-- \U_prod|Udiv|Add0~17\ = CARRY((\U_prod|Udiv|count1\(8) & !\U_prod|Udiv|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(8),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~15\,
	combout => \U_prod|Udiv|Add0~16_combout\,
	cout => \U_prod|Udiv|Add0~17\);

-- Location: FF_X19_Y18_N23
\U_prod|Udiv|count1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(8));

-- Location: LCCOMB_X19_Y18_N24
\U_prod|Udiv|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~18_combout\ = (\U_prod|Udiv|count1\(9) & (!\U_prod|Udiv|Add0~17\)) # (!\U_prod|Udiv|count1\(9) & ((\U_prod|Udiv|Add0~17\) # (GND)))
-- \U_prod|Udiv|Add0~19\ = CARRY((!\U_prod|Udiv|Add0~17\) # (!\U_prod|Udiv|count1\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(9),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~17\,
	combout => \U_prod|Udiv|Add0~18_combout\,
	cout => \U_prod|Udiv|Add0~19\);

-- Location: FF_X19_Y18_N25
\U_prod|Udiv|count1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(9));

-- Location: LCCOMB_X19_Y18_N26
\U_prod|Udiv|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~20_combout\ = (\U_prod|Udiv|count1\(10) & (\U_prod|Udiv|Add0~19\ $ (GND))) # (!\U_prod|Udiv|count1\(10) & (!\U_prod|Udiv|Add0~19\ & VCC))
-- \U_prod|Udiv|Add0~21\ = CARRY((\U_prod|Udiv|count1\(10) & !\U_prod|Udiv|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(10),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~19\,
	combout => \U_prod|Udiv|Add0~20_combout\,
	cout => \U_prod|Udiv|Add0~21\);

-- Location: FF_X19_Y18_N27
\U_prod|Udiv|count1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(10));

-- Location: LCCOMB_X19_Y18_N28
\U_prod|Udiv|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~22_combout\ = (\U_prod|Udiv|count1\(11) & (!\U_prod|Udiv|Add0~21\)) # (!\U_prod|Udiv|count1\(11) & ((\U_prod|Udiv|Add0~21\) # (GND)))
-- \U_prod|Udiv|Add0~23\ = CARRY((!\U_prod|Udiv|Add0~21\) # (!\U_prod|Udiv|count1\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(11),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~21\,
	combout => \U_prod|Udiv|Add0~22_combout\,
	cout => \U_prod|Udiv|Add0~23\);

-- Location: FF_X19_Y18_N29
\U_prod|Udiv|count1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(11));

-- Location: LCCOMB_X19_Y18_N30
\U_prod|Udiv|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~24_combout\ = (\U_prod|Udiv|count1\(12) & (\U_prod|Udiv|Add0~23\ $ (GND))) # (!\U_prod|Udiv|count1\(12) & (!\U_prod|Udiv|Add0~23\ & VCC))
-- \U_prod|Udiv|Add0~25\ = CARRY((\U_prod|Udiv|count1\(12) & !\U_prod|Udiv|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(12),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~23\,
	combout => \U_prod|Udiv|Add0~24_combout\,
	cout => \U_prod|Udiv|Add0~25\);

-- Location: LCCOMB_X19_Y18_N0
\U_prod|Udiv|count1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~1_combout\ = (\U_prod|Udiv|Add0~24_combout\ & !\U_prod|Udiv|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Udiv|Add0~24_combout\,
	datad => \U_prod|Udiv|Equal0~8_combout\,
	combout => \U_prod|Udiv|count1~1_combout\);

-- Location: FF_X19_Y18_N1
\U_prod|Udiv|count1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(12));

-- Location: LCCOMB_X19_Y17_N0
\U_prod|Udiv|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~26_combout\ = (\U_prod|Udiv|count1\(13) & (!\U_prod|Udiv|Add0~25\)) # (!\U_prod|Udiv|count1\(13) & ((\U_prod|Udiv|Add0~25\) # (GND)))
-- \U_prod|Udiv|Add0~27\ = CARRY((!\U_prod|Udiv|Add0~25\) # (!\U_prod|Udiv|count1\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(13),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~25\,
	combout => \U_prod|Udiv|Add0~26_combout\,
	cout => \U_prod|Udiv|Add0~27\);

-- Location: LCCOMB_X20_Y17_N20
\U_prod|Udiv|count1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~0_combout\ = (\U_prod|Udiv|Add0~26_combout\ & !\U_prod|Udiv|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Udiv|Add0~26_combout\,
	datad => \U_prod|Udiv|Equal0~8_combout\,
	combout => \U_prod|Udiv|count1~0_combout\);

-- Location: FF_X20_Y17_N21
\U_prod|Udiv|count1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(13));

-- Location: LCCOMB_X19_Y17_N2
\U_prod|Udiv|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~28_combout\ = (\U_prod|Udiv|count1\(14) & (\U_prod|Udiv|Add0~27\ $ (GND))) # (!\U_prod|Udiv|count1\(14) & (!\U_prod|Udiv|Add0~27\ & VCC))
-- \U_prod|Udiv|Add0~29\ = CARRY((\U_prod|Udiv|count1\(14) & !\U_prod|Udiv|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(14),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~27\,
	combout => \U_prod|Udiv|Add0~28_combout\,
	cout => \U_prod|Udiv|Add0~29\);

-- Location: LCCOMB_X20_Y17_N8
\U_prod|Udiv|count1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~3_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~28_combout\,
	combout => \U_prod|Udiv|count1~3_combout\);

-- Location: FF_X20_Y17_N9
\U_prod|Udiv|count1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(14));

-- Location: LCCOMB_X19_Y17_N4
\U_prod|Udiv|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~30_combout\ = (\U_prod|Udiv|count1\(15) & (!\U_prod|Udiv|Add0~29\)) # (!\U_prod|Udiv|count1\(15) & ((\U_prod|Udiv|Add0~29\) # (GND)))
-- \U_prod|Udiv|Add0~31\ = CARRY((!\U_prod|Udiv|Add0~29\) # (!\U_prod|Udiv|count1\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(15),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~29\,
	combout => \U_prod|Udiv|Add0~30_combout\,
	cout => \U_prod|Udiv|Add0~31\);

-- Location: LCCOMB_X20_Y17_N26
\U_prod|Udiv|count1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~4_combout\ = (\U_prod|Udiv|Add0~30_combout\ & !\U_prod|Udiv|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Udiv|Add0~30_combout\,
	datad => \U_prod|Udiv|Equal0~8_combout\,
	combout => \U_prod|Udiv|count1~4_combout\);

-- Location: FF_X20_Y17_N27
\U_prod|Udiv|count1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(15));

-- Location: LCCOMB_X19_Y17_N6
\U_prod|Udiv|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~32_combout\ = (\U_prod|Udiv|count1\(16) & (\U_prod|Udiv|Add0~31\ $ (GND))) # (!\U_prod|Udiv|count1\(16) & (!\U_prod|Udiv|Add0~31\ & VCC))
-- \U_prod|Udiv|Add0~33\ = CARRY((\U_prod|Udiv|count1\(16) & !\U_prod|Udiv|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(16),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~31\,
	combout => \U_prod|Udiv|Add0~32_combout\,
	cout => \U_prod|Udiv|Add0~33\);

-- Location: FF_X19_Y17_N7
\U_prod|Udiv|count1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(16));

-- Location: LCCOMB_X19_Y17_N8
\U_prod|Udiv|Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~34_combout\ = (\U_prod|Udiv|count1\(17) & (!\U_prod|Udiv|Add0~33\)) # (!\U_prod|Udiv|count1\(17) & ((\U_prod|Udiv|Add0~33\) # (GND)))
-- \U_prod|Udiv|Add0~35\ = CARRY((!\U_prod|Udiv|Add0~33\) # (!\U_prod|Udiv|count1\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(17),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~33\,
	combout => \U_prod|Udiv|Add0~34_combout\,
	cout => \U_prod|Udiv|Add0~35\);

-- Location: LCCOMB_X19_Y17_N28
\U_prod|Udiv|count1~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~5_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|Equal0~8_combout\,
	datac => \U_prod|Udiv|Add0~34_combout\,
	combout => \U_prod|Udiv|count1~5_combout\);

-- Location: FF_X19_Y17_N29
\U_prod|Udiv|count1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(17));

-- Location: LCCOMB_X19_Y17_N10
\U_prod|Udiv|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~36_combout\ = (\U_prod|Udiv|count1\(18) & (\U_prod|Udiv|Add0~35\ $ (GND))) # (!\U_prod|Udiv|count1\(18) & (!\U_prod|Udiv|Add0~35\ & VCC))
-- \U_prod|Udiv|Add0~37\ = CARRY((\U_prod|Udiv|count1\(18) & !\U_prod|Udiv|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(18),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~35\,
	combout => \U_prod|Udiv|Add0~36_combout\,
	cout => \U_prod|Udiv|Add0~37\);

-- Location: FF_X19_Y17_N11
\U_prod|Udiv|count1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(18));

-- Location: LCCOMB_X19_Y17_N12
\U_prod|Udiv|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~38_combout\ = (\U_prod|Udiv|count1\(19) & (!\U_prod|Udiv|Add0~37\)) # (!\U_prod|Udiv|count1\(19) & ((\U_prod|Udiv|Add0~37\) # (GND)))
-- \U_prod|Udiv|Add0~39\ = CARRY((!\U_prod|Udiv|Add0~37\) # (!\U_prod|Udiv|count1\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(19),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~37\,
	combout => \U_prod|Udiv|Add0~38_combout\,
	cout => \U_prod|Udiv|Add0~39\);

-- Location: LCCOMB_X20_Y17_N12
\U_prod|Udiv|count1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~6_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~38_combout\,
	combout => \U_prod|Udiv|count1~6_combout\);

-- Location: FF_X20_Y17_N13
\U_prod|Udiv|count1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(19));

-- Location: LCCOMB_X19_Y17_N14
\U_prod|Udiv|Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~40_combout\ = (\U_prod|Udiv|count1\(20) & (\U_prod|Udiv|Add0~39\ $ (GND))) # (!\U_prod|Udiv|count1\(20) & (!\U_prod|Udiv|Add0~39\ & VCC))
-- \U_prod|Udiv|Add0~41\ = CARRY((\U_prod|Udiv|count1\(20) & !\U_prod|Udiv|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(20),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~39\,
	combout => \U_prod|Udiv|Add0~40_combout\,
	cout => \U_prod|Udiv|Add0~41\);

-- Location: LCCOMB_X20_Y17_N4
\U_prod|Udiv|count1~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~7_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~40_combout\,
	combout => \U_prod|Udiv|count1~7_combout\);

-- Location: FF_X20_Y17_N5
\U_prod|Udiv|count1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(20));

-- Location: LCCOMB_X19_Y17_N16
\U_prod|Udiv|Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~42_combout\ = (\U_prod|Udiv|count1\(21) & (!\U_prod|Udiv|Add0~41\)) # (!\U_prod|Udiv|count1\(21) & ((\U_prod|Udiv|Add0~41\) # (GND)))
-- \U_prod|Udiv|Add0~43\ = CARRY((!\U_prod|Udiv|Add0~41\) # (!\U_prod|Udiv|count1\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(21),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~41\,
	combout => \U_prod|Udiv|Add0~42_combout\,
	cout => \U_prod|Udiv|Add0~43\);

-- Location: LCCOMB_X20_Y17_N30
\U_prod|Udiv|count1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~8_combout\ = (\U_prod|Udiv|Add0~42_combout\ & !\U_prod|Udiv|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Udiv|Add0~42_combout\,
	datad => \U_prod|Udiv|Equal0~8_combout\,
	combout => \U_prod|Udiv|count1~8_combout\);

-- Location: FF_X20_Y17_N31
\U_prod|Udiv|count1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(21));

-- Location: LCCOMB_X19_Y17_N18
\U_prod|Udiv|Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~44_combout\ = (\U_prod|Udiv|count1\(22) & (\U_prod|Udiv|Add0~43\ $ (GND))) # (!\U_prod|Udiv|count1\(22) & (!\U_prod|Udiv|Add0~43\ & VCC))
-- \U_prod|Udiv|Add0~45\ = CARRY((\U_prod|Udiv|count1\(22) & !\U_prod|Udiv|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(22),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~43\,
	combout => \U_prod|Udiv|Add0~44_combout\,
	cout => \U_prod|Udiv|Add0~45\);

-- Location: LCCOMB_X19_Y17_N30
\U_prod|Udiv|count1~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~9_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~44_combout\,
	combout => \U_prod|Udiv|count1~9_combout\);

-- Location: FF_X19_Y17_N31
\U_prod|Udiv|count1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(22));

-- Location: LCCOMB_X19_Y17_N20
\U_prod|Udiv|Add0~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~46_combout\ = (\U_prod|Udiv|count1\(23) & (!\U_prod|Udiv|Add0~45\)) # (!\U_prod|Udiv|count1\(23) & ((\U_prod|Udiv|Add0~45\) # (GND)))
-- \U_prod|Udiv|Add0~47\ = CARRY((!\U_prod|Udiv|Add0~45\) # (!\U_prod|Udiv|count1\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(23),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~45\,
	combout => \U_prod|Udiv|Add0~46_combout\,
	cout => \U_prod|Udiv|Add0~47\);

-- Location: LCCOMB_X20_Y17_N16
\U_prod|Udiv|count1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~10_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~46_combout\,
	combout => \U_prod|Udiv|count1~10_combout\);

-- Location: FF_X20_Y17_N17
\U_prod|Udiv|count1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(23));

-- Location: LCCOMB_X20_Y17_N22
\U_prod|Udiv|Equal0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~6_combout\ = (\U_prod|Udiv|count1\(22) & (\U_prod|Udiv|count1\(20) & (\U_prod|Udiv|count1\(21) & \U_prod|Udiv|count1\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(22),
	datab => \U_prod|Udiv|count1\(20),
	datac => \U_prod|Udiv|count1\(21),
	datad => \U_prod|Udiv|count1\(23),
	combout => \U_prod|Udiv|Equal0~6_combout\);

-- Location: LCCOMB_X20_Y17_N2
\U_prod|Udiv|Equal0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~5_combout\ = (\U_prod|Udiv|count1\(19) & (\U_prod|Udiv|count1\(17) & (!\U_prod|Udiv|count1\(16) & !\U_prod|Udiv|count1\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(19),
	datab => \U_prod|Udiv|count1\(17),
	datac => \U_prod|Udiv|count1\(16),
	datad => \U_prod|Udiv|count1\(18),
	combout => \U_prod|Udiv|Equal0~5_combout\);

-- Location: LCCOMB_X19_Y17_N22
\U_prod|Udiv|Add0~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~48_combout\ = (\U_prod|Udiv|count1\(24) & (\U_prod|Udiv|Add0~47\ $ (GND))) # (!\U_prod|Udiv|count1\(24) & (!\U_prod|Udiv|Add0~47\ & VCC))
-- \U_prod|Udiv|Add0~49\ = CARRY((\U_prod|Udiv|count1\(24) & !\U_prod|Udiv|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(24),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~47\,
	combout => \U_prod|Udiv|Add0~48_combout\,
	cout => \U_prod|Udiv|Add0~49\);

-- Location: FF_X19_Y17_N23
\U_prod|Udiv|count1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(24));

-- Location: LCCOMB_X19_Y17_N24
\U_prod|Udiv|Add0~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~50_combout\ = (\U_prod|Udiv|count1\(25) & (!\U_prod|Udiv|Add0~49\)) # (!\U_prod|Udiv|count1\(25) & ((\U_prod|Udiv|Add0~49\) # (GND)))
-- \U_prod|Udiv|Add0~51\ = CARRY((!\U_prod|Udiv|Add0~49\) # (!\U_prod|Udiv|count1\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(25),
	datad => VCC,
	cin => \U_prod|Udiv|Add0~49\,
	combout => \U_prod|Udiv|Add0~50_combout\,
	cout => \U_prod|Udiv|Add0~51\);

-- Location: LCCOMB_X20_Y17_N24
\U_prod|Udiv|count1~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|count1~11_combout\ = (!\U_prod|Udiv|Equal0~8_combout\ & \U_prod|Udiv|Add0~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|Equal0~8_combout\,
	datad => \U_prod|Udiv|Add0~50_combout\,
	combout => \U_prod|Udiv|count1~11_combout\);

-- Location: FF_X20_Y17_N25
\U_prod|Udiv|count1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|count1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(25));

-- Location: LCCOMB_X19_Y17_N26
\U_prod|Udiv|Add0~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Add0~52_combout\ = \U_prod|Udiv|count1\(26) $ (!\U_prod|Udiv|Add0~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(26),
	cin => \U_prod|Udiv|Add0~51\,
	combout => \U_prod|Udiv|Add0~52_combout\);

-- Location: FF_X19_Y17_N27
\U_prod|Udiv|count1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|Add0~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|count1\(26));

-- Location: LCCOMB_X20_Y17_N14
\U_prod|Udiv|Equal0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~7_combout\ = (!\U_prod|Udiv|count1\(24) & (!\U_prod|Udiv|count1\(26) & \U_prod|Udiv|count1\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|count1\(24),
	datac => \U_prod|Udiv|count1\(26),
	datad => \U_prod|Udiv|count1\(25),
	combout => \U_prod|Udiv|Equal0~7_combout\);

-- Location: LCCOMB_X19_Y18_N2
\U_prod|Udiv|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~1_combout\ = (!\U_prod|Udiv|count1\(10) & (!\U_prod|Udiv|count1\(11) & (!\U_prod|Udiv|count1\(8) & !\U_prod|Udiv|count1\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(10),
	datab => \U_prod|Udiv|count1\(11),
	datac => \U_prod|Udiv|count1\(8),
	datad => \U_prod|Udiv|count1\(9),
	combout => \U_prod|Udiv|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y17_N28
\U_prod|Udiv|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~3_combout\ = (\U_prod|Udiv|count1\(15) & (\U_prod|Udiv|count1\(14) & (\U_prod|Udiv|count1\(3) & \U_prod|Udiv|count1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(15),
	datab => \U_prod|Udiv|count1\(14),
	datac => \U_prod|Udiv|count1\(3),
	datad => \U_prod|Udiv|count1\(2),
	combout => \U_prod|Udiv|Equal0~3_combout\);

-- Location: LCCOMB_X20_Y18_N14
\U_prod|Udiv|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~2_combout\ = (\U_prod|Udiv|count1\(5) & (\U_prod|Udiv|count1\(6) & (!\U_prod|Udiv|count1\(7) & \U_prod|Udiv|count1\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(5),
	datab => \U_prod|Udiv|count1\(6),
	datac => \U_prod|Udiv|count1\(7),
	datad => \U_prod|Udiv|count1\(4),
	combout => \U_prod|Udiv|Equal0~2_combout\);

-- Location: LCCOMB_X20_Y17_N10
\U_prod|Udiv|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~0_combout\ = (\U_prod|Udiv|count1\(1) & (\U_prod|Udiv|count1\(0) & (\U_prod|Udiv|count1\(13) & \U_prod|Udiv|count1\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|count1\(1),
	datab => \U_prod|Udiv|count1\(0),
	datac => \U_prod|Udiv|count1\(13),
	datad => \U_prod|Udiv|count1\(12),
	combout => \U_prod|Udiv|Equal0~0_combout\);

-- Location: LCCOMB_X20_Y17_N6
\U_prod|Udiv|Equal0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~4_combout\ = (\U_prod|Udiv|Equal0~1_combout\ & (\U_prod|Udiv|Equal0~3_combout\ & (\U_prod|Udiv|Equal0~2_combout\ & \U_prod|Udiv|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|Equal0~1_combout\,
	datab => \U_prod|Udiv|Equal0~3_combout\,
	datac => \U_prod|Udiv|Equal0~2_combout\,
	datad => \U_prod|Udiv|Equal0~0_combout\,
	combout => \U_prod|Udiv|Equal0~4_combout\);

-- Location: LCCOMB_X20_Y17_N0
\U_prod|Udiv|Equal0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|Equal0~8_combout\ = (\U_prod|Udiv|Equal0~6_combout\ & (\U_prod|Udiv|Equal0~5_combout\ & (\U_prod|Udiv|Equal0~7_combout\ & \U_prod|Udiv|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Udiv|Equal0~6_combout\,
	datab => \U_prod|Udiv|Equal0~5_combout\,
	datac => \U_prod|Udiv|Equal0~7_combout\,
	datad => \U_prod|Udiv|Equal0~4_combout\,
	combout => \U_prod|Udiv|Equal0~8_combout\);

-- Location: LCCOMB_X20_Y18_N0
\U_prod|Udiv|out1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|out1~0_combout\ = \U_prod|Udiv|out1~q\ $ (\U_prod|Udiv|Equal0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_prod|Udiv|out1~q\,
	datad => \U_prod|Udiv|Equal0~8_combout\,
	combout => \U_prod|Udiv|out1~0_combout\);

-- Location: LCCOMB_X20_Y18_N30
\U_prod|Udiv|out1~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|Udiv|out1~feeder_combout\ = \U_prod|Udiv|out1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_prod|Udiv|out1~0_combout\,
	combout => \U_prod|Udiv|out1~feeder_combout\);

-- Location: FF_X20_Y18_N31
\U_prod|Udiv|out1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_prod|Udiv|out1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|Udiv|out1~q\);

-- Location: LCCOMB_X19_Y22_N28
\U_prod|alerta_sig~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \U_prod|alerta_sig~0_combout\ = (!\U_prod|Mux1~9_combout\ & (!\U_prod|alerta_sig~q\ & !\U_prod|Mux0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_prod|Mux1~9_combout\,
	datac => \U_prod|alerta_sig~q\,
	datad => \U_prod|Mux0~11_combout\,
	combout => \U_prod|alerta_sig~0_combout\);

-- Location: FF_X19_Y22_N29
\U_prod|alerta_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \U_prod|Udiv|out1~q\,
	d => \U_prod|alerta_sig~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_prod|alerta_sig~q\);

ww_disp0(0) <= \disp0[0]~output_o\;

ww_disp0(1) <= \disp0[1]~output_o\;

ww_disp0(2) <= \disp0[2]~output_o\;

ww_disp0(3) <= \disp0[3]~output_o\;

ww_disp0(4) <= \disp0[4]~output_o\;

ww_disp0(5) <= \disp0[5]~output_o\;

ww_disp0(6) <= \disp0[6]~output_o\;

ww_disp1(0) <= \disp1[0]~output_o\;

ww_disp1(1) <= \disp1[1]~output_o\;

ww_disp1(2) <= \disp1[2]~output_o\;

ww_disp1(3) <= \disp1[3]~output_o\;

ww_disp1(4) <= \disp1[4]~output_o\;

ww_disp1(5) <= \disp1[5]~output_o\;

ww_disp1(6) <= \disp1[6]~output_o\;

ww_disp2(0) <= \disp2[0]~output_o\;

ww_disp2(1) <= \disp2[1]~output_o\;

ww_disp2(2) <= \disp2[2]~output_o\;

ww_disp2(3) <= \disp2[3]~output_o\;

ww_disp2(4) <= \disp2[4]~output_o\;

ww_disp2(5) <= \disp2[5]~output_o\;

ww_disp2(6) <= \disp2[6]~output_o\;

ww_disp3(0) <= \disp3[0]~output_o\;

ww_disp3(1) <= \disp3[1]~output_o\;

ww_disp3(2) <= \disp3[2]~output_o\;

ww_disp3(3) <= \disp3[3]~output_o\;

ww_disp3(4) <= \disp3[4]~output_o\;

ww_disp3(5) <= \disp3[5]~output_o\;

ww_disp3(6) <= \disp3[6]~output_o\;

ww_led_compra <= \led_compra~output_o\;

ww_stock_leds(0) <= \stock_leds[0]~output_o\;

ww_stock_leds(1) <= \stock_leds[1]~output_o\;

ww_stock_leds(2) <= \stock_leds[2]~output_o\;

ww_alerta_led <= \alerta_led~output_o\;

ww_door_led <= \door_led~output_o\;
END structure;


