Num ranks: 1, myrank: 0
Computed and cached schedule in 4.978 seconds.
Current Layout0: [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 0, Start fusing gates...
Reset qubit group map
(23, 24) (24, 25) (25, 26) (26, 27) (27, 28) current Layout: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,0,]
Fusing Kernel (25 gates): qubits [24, 25, 26, 27, 28], gates fusion, qubits [24, 25, 26, 27, 28], gates CircuitSeq {
  Q0 = x(Q0)
  Q27 = h(Q27)
  [Q0, Q27] = cp(Q0, Q27, P26)
  Q28 = h(Q28)
  [Q0, Q28] = cp(Q0, Q28, P27)
  Q28 = h(Q28)
  [Q27, Q28] = cp[0](Q27, Q28, P28)
  Q27 = h(Q27)
  Q26 = h(Q26)
  [Q0, Q26] = cp(Q0, Q26, P25)
  [Q26, Q28] = cp[0](Q26, Q28, P29)
  [Q26, Q27] = cp[0](Q26, Q27, P28)
  Q25 = h(Q25)
  [Q0, Q25] = cp(Q0, Q25, P24)
  [Q25, Q28] = cp[0](Q25, Q28, P30)
  [Q25, Q27] = cp[0](Q25, Q27, P29)
  Q26 = h(Q26)
  [Q25, Q26] = cp[0](Q25, Q26, P28)
  Q24 = h(Q24)
  [Q0, Q24] = cp(Q0, Q24, P23)
  [Q24, Q28] = cp[0](Q24, Q28, P31)
  [Q24, Q27] = cp[0](Q24, Q27, P30)
  [Q24, Q26] = cp[0](Q24, Q26, P29)
  Q25 = h(Q25)
  [Q24, Q25] = cp[0](Q24, Q25, P28)
}

Gate 0: [0, ]
Fusing gate 1(0) for rank 0
t 0
Fusing gate 1(0) for rank 1
t 0
Gate 1: [27, ]
Fusing gate 0(0) for rank 0
t 27
Matrix Multiplication (5, 1), mask 8
Fusing gate 0(0) for rank 1
t 27
Matrix Multiplication (5, 1), mask 8
Gate 2: [0, 27, ]
Fusing gate 26(1) for rank 0
c,t 0,27
Fusing gate 26(1) for rank 1
c,t 0,27
Matrix Multiplication (5, 1), mask 8
Gate 3: [28, ]
Fusing gate 0(0) for rank 0
t 28
Matrix Multiplication (5, 1), mask 16
Fusing gate 0(0) for rank 1
t 28
Matrix Multiplication (5, 1), mask 16
Gate 4: [0, 28, ]
Fusing gate 26(1) for rank 0
c,t 0,28
Fusing gate 26(1) for rank 1
c,t 0,28
Matrix Multiplication (5, 1), mask 16
Gate 5: [28, ]
Fusing gate 0(0) for rank 0
t 28
Matrix Multiplication (5, 1), mask 16
Fusing gate 0(0) for rank 1
t 28
Matrix Multiplication (5, 1), mask 16
Gate 6: [27, 28, ]
Fusing gate 26(1) for rank 0
c,t 27,28
Matrix Multiplication (5, 2), mask 24
Fusing gate 26(1) for rank 1
c,t 27,28
Matrix Multiplication (5, 2), mask 24
Gate 7: [27, ]
Fusing gate 0(0) for rank 0
t 27
Matrix Multiplication (5, 1), mask 8
Fusing gate 0(0) for rank 1
t 27
Matrix Multiplication (5, 1), mask 8
Gate 8: [26, ]
Fusing gate 0(0) for rank 0
t 26
Matrix Multiplication (5, 1), mask 4
Fusing gate 0(0) for rank 1
t 26
Matrix Multiplication (5, 1), mask 4
Gate 9: [0, 26, ]
Fusing gate 26(1) for rank 0
c,t 0,26
Fusing gate 26(1) for rank 1
c,t 0,26
Matrix Multiplication (5, 1), mask 4
Gate 10: [26, 28, ]
Fusing gate 26(1) for rank 0
c,t 26,28
Matrix Multiplication (5, 2), mask 20
Fusing gate 26(1) for rank 1
c,t 26,28
Matrix Multiplication (5, 2), mask 20
Gate 11: [26, 27, ]
Fusing gate 26(1) for rank 0
c,t 26,27
Matrix Multiplication (5, 2), mask 12
Fusing gate 26(1) for rank 1
c,t 26,27
Matrix Multiplication (5, 2), mask 12
Gate 12: [25, ]
Fusing gate 0(0) for rank 0
t 25
Matrix Multiplication (5, 1), mask 2
Fusing gate 0(0) for rank 1
t 25
Matrix Multiplication (5, 1), mask 2
Gate 13: [0, 25, ]
Fusing gate 26(1) for rank 0
c,t 0,25
Fusing gate 26(1) for rank 1
c,t 0,25
Matrix Multiplication (5, 1), mask 2
Gate 14: [25, 28, ]
Fusing gate 26(1) for rank 0
c,t 25,28
Matrix Multiplication (5, 2), mask 18
Fusing gate 26(1) for rank 1
c,t 25,28
Matrix Multiplication (5, 2), mask 18
Gate 15: [25, 27, ]
Fusing gate 26(1) for rank 0
c,t 25,27
Matrix Multiplication (5, 2), mask 10
Fusing gate 26(1) for rank 1
c,t 25,27
Matrix Multiplication (5, 2), mask 10
Gate 16: [26, ]
Fusing gate 0(0) for rank 0
t 26
Matrix Multiplication (5, 1), mask 4
Fusing gate 0(0) for rank 1
t 26
Matrix Multiplication (5, 1), mask 4
Gate 17: [25, 26, ]
Fusing gate 26(1) for rank 0
c,t 25,26
Matrix Multiplication (5, 2), mask 6
Fusing gate 26(1) for rank 1
c,t 25,26
Matrix Multiplication (5, 2), mask 6
Gate 18: [24, ]
Fusing gate 0(0) for rank 0
t 24
Matrix Multiplication (5, 1), mask 1
Fusing gate 0(0) for rank 1
t 24
Matrix Multiplication (5, 1), mask 1
Gate 19: [0, 24, ]
Fusing gate 26(1) for rank 0
c,t 0,24
Fusing gate 26(1) for rank 1
c,t 0,24
Matrix Multiplication (5, 1), mask 1
Gate 20: [24, 28, ]
Fusing gate 26(1) for rank 0
c,t 24,28
Matrix Multiplication (5, 2), mask 17
Fusing gate 26(1) for rank 1
c,t 24,28
Matrix Multiplication (5, 2), mask 17
Gate 21: [24, 27, ]
Fusing gate 26(1) for rank 0
c,t 24,27
Matrix Multiplication (5, 2), mask 9
Fusing gate 26(1) for rank 1
c,t 24,27
Matrix Multiplication (5, 2), mask 9
Gate 22: [24, 26, ]
Fusing gate 26(1) for rank 0
c,t 24,26
Matrix Multiplication (5, 2), mask 5
Fusing gate 26(1) for rank 1
c,t 24,26
Matrix Multiplication (5, 2), mask 5
Gate 23: [25, ]
Fusing gate 0(0) for rank 0
t 25
Matrix Multiplication (5, 1), mask 2
Fusing gate 0(0) for rank 1
t 25
Matrix Multiplication (5, 1), mask 2
Gate 24: [24, 25, ]
Fusing gate 26(1) for rank 0
c,t 24,25
Matrix Multiplication (5, 2), mask 3
Fusing gate 26(1) for rank 1
c,t 24,25
Matrix Multiplication (5, 2), mask 3
SHM Kernel Physical (50): [ 18,19,20,21,22,23]
shared_memory, qubits [19, 20, 21, 22, 23, 24], gates CircuitSeq {
  Q23 = h(Q23)
  [Q0, Q23] = cp(Q0, Q23, P22)
  [Q23, Q28] = cp[0](Q23, Q28, P32)
  [Q23, Q27] = cp[0](Q23, Q27, P31)
  [Q23, Q26] = cp[0](Q23, Q26, P30)
  [Q23, Q25] = cp[0](Q23, Q25, P29)
  Q24 = h(Q24)
  [Q23, Q24] = cp[0](Q23, Q24, P28)
  Q22 = h(Q22)
  [Q0, Q22] = cp(Q0, Q22, P21)
  [Q22, Q28] = cp[0](Q22, Q28, P33)
  [Q22, Q27] = cp[0](Q22, Q27, P32)
  [Q22, Q26] = cp[0](Q22, Q26, P31)
  [Q22, Q25] = cp[0](Q22, Q25, P30)
  [Q22, Q24] = cp[0](Q22, Q24, P29)
  Q23 = h(Q23)
  [Q22, Q23] = cp[0](Q22, Q23, P28)
  Q21 = h(Q21)
  [Q0, Q21] = cp(Q0, Q21, P20)
  [Q21, Q28] = cp[0](Q21, Q28, P34)
  [Q21, Q27] = cp[0](Q21, Q27, P33)
  [Q21, Q26] = cp[0](Q21, Q26, P32)
  [Q21, Q25] = cp[0](Q21, Q25, P31)
  [Q21, Q24] = cp[0](Q21, Q24, P30)
  [Q21, Q23] = cp[0](Q21, Q23, P29)
  Q22 = h(Q22)
  [Q21, Q22] = cp[0](Q21, Q22, P28)
  Q20 = h(Q20)
  [Q0, Q20] = cp(Q0, Q20, P19)
  [Q20, Q28] = cp[0](Q20, Q28, P35)
  [Q20, Q27] = cp[0](Q20, Q27, P34)
  [Q20, Q26] = cp[0](Q20, Q26, P33)
  [Q20, Q25] = cp[0](Q20, Q25, P32)
  [Q20, Q24] = cp[0](Q20, Q24, P31)
  [Q20, Q23] = cp[0](Q20, Q23, P30)
  [Q20, Q22] = cp[0](Q20, Q22, P29)
  Q21 = h(Q21)
  [Q20, Q21] = cp[0](Q20, Q21, P28)
  Q19 = h(Q19)
  [Q0, Q19] = cp(Q0, Q19, P18)
  [Q19, Q28] = cp[0](Q19, Q28, P36)
  [Q19, Q27] = cp[0](Q19, Q27, P35)
  [Q19, Q26] = cp[0](Q19, Q26, P34)
  [Q19, Q25] = cp[0](Q19, Q25, P33)
  [Q19, Q24] = cp[0](Q19, Q24, P32)
  [Q19, Q23] = cp[0](Q19, Q23, P31)
  [Q19, Q22] = cp[0](Q19, Q22, P30)
  [Q19, Q21] = cp[0](Q19, Q21, P29)
  Q20 = h(Q20)
  [Q19, Q20] = cp[0](Q19, Q20, P28)
}

we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
Start fusing gates...
Reset qubit group map
(14, 15) (15, 16) (16, 17) (17, 18) (27, 28) current Layout: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,0,]
Fusing Kernel (12 gates): qubits [15, 16, 17, 18, 28], gates fusion, qubits [15, 16, 17, 18, 28], gates CircuitSeq {
  Q18 = h(Q18)
  [Q0, Q18] = cp(Q0, Q18, P17)
  [Q18, Q28] = cp[0](Q18, Q28, P37)
  Q17 = h(Q17)
  [Q0, Q17] = cp(Q0, Q17, P16)
  [Q17, Q28] = cp[0](Q17, Q28, P38)
  Q16 = h(Q16)
  [Q0, Q16] = cp(Q0, Q16, P15)
  [Q16, Q28] = cp[0](Q16, Q28, P39)
  Q15 = h(Q15)
  [Q0, Q15] = cp(Q0, Q15, P14)
  [Q15, Q28] = cp[0](Q15, Q28, P40)
}

Gate 0: [18, ]
Fusing gate 0(0) for rank 0
t 18
Matrix Multiplication (5, 1), mask 8
Fusing gate 0(0) for rank 1
t 18
Matrix Multiplication (5, 1), mask 8
Gate 1: [0, 18, ]
Fusing gate 26(1) for rank 0
c,t 0,18
Fusing gate 26(1) for rank 1
c,t 0,18
Matrix Multiplication (5, 1), mask 8
Gate 2: [18, 28, ]
Fusing gate 26(1) for rank 0
c,t 18,28
Matrix Multiplication (5, 2), mask 24
Fusing gate 26(1) for rank 1
c,t 18,28
Matrix Multiplication (5, 2), mask 24
Gate 3: [17, ]
Fusing gate 0(0) for rank 0
t 17
Matrix Multiplication (5, 1), mask 4
Fusing gate 0(0) for rank 1
t 17
Matrix Multiplication (5, 1), mask 4
Gate 4: [0, 17, ]
Fusing gate 26(1) for rank 0
c,t 0,17
Fusing gate 26(1) for rank 1
c,t 0,17
Matrix Multiplication (5, 1), mask 4
Gate 5: [17, 28, ]
Fusing gate 26(1) for rank 0
c,t 17,28
Matrix Multiplication (5, 2), mask 20
Fusing gate 26(1) for rank 1
c,t 17,28
Matrix Multiplication (5, 2), mask 20
Gate 6: [16, ]
Fusing gate 0(0) for rank 0
t 16
Matrix Multiplication (5, 1), mask 2
Fusing gate 0(0) for rank 1
t 16
Matrix Multiplication (5, 1), mask 2
Gate 7: [0, 16, ]
Fusing gate 26(1) for rank 0
c,t 0,16
Fusing gate 26(1) for rank 1
c,t 0,16
Matrix Multiplication (5, 1), mask 2
Gate 8: [16, 28, ]
Fusing gate 26(1) for rank 0
c,t 16,28
Matrix Multiplication (5, 2), mask 18
Fusing gate 26(1) for rank 1
c,t 16,28
Matrix Multiplication (5, 2), mask 18
Gate 9: [15, ]
Fusing gate 0(0) for rank 0
t 15
Matrix Multiplication (5, 1), mask 1
Fusing gate 0(0) for rank 1
t 15
Matrix Multiplication (5, 1), mask 1
Gate 10: [0, 15, ]
Fusing gate 26(1) for rank 0
c,t 0,15
Fusing gate 26(1) for rank 1
c,t 0,15
Matrix Multiplication (5, 1), mask 1
Gate 11: [15, 28, ]
Fusing gate 26(1) for rank 0
c,t 15,28
Matrix Multiplication (5, 2), mask 17
Fusing gate 26(1) for rank 1
c,t 15,28
Matrix Multiplication (5, 2), mask 17
Start fusing gates...
Reset qubit group map
(10, 11) (11, 12) (12, 13) (13, 14) (27, 28) current Layout: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,0,]
Fusing Kernel (12 gates): qubits [11, 12, 13, 14, 28], gates fusion, qubits [11, 12, 13, 14, 28], gates CircuitSeq {
  Q14 = h(Q14)
  [Q0, Q14] = cp(Q0, Q14, P13)
  [Q14, Q28] = cp[0](Q14, Q28, P41)
  Q13 = h(Q13)
  [Q0, Q13] = cp(Q0, Q13, P12)
  [Q13, Q28] = cp[0](Q13, Q28, P42)
  Q12 = h(Q12)
  [Q0, Q12] = cp(Q0, Q12, P11)
  [Q12, Q28] = cp[0](Q12, Q28, P43)
  Q11 = h(Q11)
  [Q0, Q11] = cp(Q0, Q11, P10)
  [Q11, Q28] = cp[0](Q11, Q28, P44)
}

Gate 0: [14, ]
Fusing gate 0(0) for rank 0
t 14
Matrix Multiplication (5, 1), mask 8
Fusing gate 0(0) for rank 1
t 14
Matrix Multiplication (5, 1), mask 8
Gate 1: [0, 14, ]
Fusing gate 26(1) for rank 0
c,t 0,14
Fusing gate 26(1) for rank 1
c,t 0,14
Matrix Multiplication (5, 1), mask 8
Gate 2: [14, 28, ]
Fusing gate 26(1) for rank 0
c,t 14,28
Matrix Multiplication (5, 2), mask 24
Fusing gate 26(1) for rank 1
c,t 14,28
Matrix Multiplication (5, 2), mask 24
Gate 3: [13, ]
Fusing gate 0(0) for rank 0
t 13
Matrix Multiplication (5, 1), mask 4
Fusing gate 0(0) for rank 1
t 13
Matrix Multiplication (5, 1), mask 4
Gate 4: [0, 13, ]
Fusing gate 26(1) for rank 0
c,t 0,13
Fusing gate 26(1) for rank 1
c,t 0,13
Matrix Multiplication (5, 1), mask 4
Gate 5: [13, 28, ]
Fusing gate 26(1) for rank 0
c,t 13,28
Matrix Multiplication (5, 2), mask 20
Fusing gate 26(1) for rank 1
c,t 13,28
Matrix Multiplication (5, 2), mask 20
Gate 6: [12, ]
Fusing gate 0(0) for rank 0
t 12
Matrix Multiplication (5, 1), mask 2
Fusing gate 0(0) for rank 1
t 12
Matrix Multiplication (5, 1), mask 2
Gate 7: [0, 12, ]
Fusing gate 26(1) for rank 0
c,t 0,12
Fusing gate 26(1) for rank 1
c,t 0,12
Matrix Multiplication (5, 1), mask 2
Gate 8: [12, 28, ]
Fusing gate 26(1) for rank 0
c,t 12,28
Matrix Multiplication (5, 2), mask 18
Fusing gate 26(1) for rank 1
c,t 12,28
Matrix Multiplication (5, 2), mask 18
Gate 9: [11, ]
Fusing gate 0(0) for rank 0
t 11
Matrix Multiplication (5, 1), mask 1
Fusing gate 0(0) for rank 1
t 11
Matrix Multiplication (5, 1), mask 1
Gate 10: [0, 11, ]
Fusing gate 26(1) for rank 0
c,t 0,11
Fusing gate 26(1) for rank 1
c,t 0,11
Matrix Multiplication (5, 1), mask 1
Gate 11: [11, 28, ]
Fusing gate 26(1) for rank 0
c,t 11,28
Matrix Multiplication (5, 2), mask 17
Fusing gate 26(1) for rank 1
c,t 11,28
Matrix Multiplication (5, 2), mask 17
Start fusing gates...
Reset qubit group map
(6, 7) (7, 8) (8, 9) (9, 10) (27, 28) current Layout: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,0,]
Fusing Kernel (12 gates): qubits [7, 8, 9, 10, 28], gates fusion, qubits [7, 8, 9, 10, 28], gates CircuitSeq {
  Q10 = h(Q10)
  [Q0, Q10] = cp(Q0, Q10, P9)
  [Q10, Q28] = cp[0](Q10, Q28, P45)
  Q9 = h(Q9)
  [Q0, Q9] = cp(Q0, Q9, P8)
  [Q9, Q28] = cp[0](Q9, Q28, P46)
  Q8 = h(Q8)
  [Q0, Q8] = cp(Q0, Q8, P7)
  [Q8, Q28] = cp[0](Q8, Q28, P47)
  Q7 = h(Q7)
  [Q0, Q7] = cp(Q0, Q7, P6)
  [Q7, Q28] = cp[0](Q7, Q28, P48)
}

Gate 0: [10, ]
Fusing gate 0(0) for rank 0
t 10
Matrix Multiplication (5, 1), mask 8
Fusing gate 0(0) for rank 1
t 10
Matrix Multiplication (5, 1), mask 8
Gate 1: [0, 10, ]
Fusing gate 26(1) for rank 0
c,t 0,10
Fusing gate 26(1) for rank 1
c,t 0,10
Matrix Multiplication (5, 1), mask 8
Gate 2: [10, 28, ]
Fusing gate 26(1) for rank 0
c,t 10,28
Matrix Multiplication (5, 2), mask 24
Fusing gate 26(1) for rank 1
c,t 10,28
Matrix Multiplication (5, 2), mask 24
Gate 3: [9, ]
Fusing gate 0(0) for rank 0
t 9
Matrix Multiplication (5, 1), mask 4
Fusing gate 0(0) for rank 1
t 9
Matrix Multiplication (5, 1), mask 4
Gate 4: [0, 9, ]
Fusing gate 26(1) for rank 0
c,t 0,9
Fusing gate 26(1) for rank 1
c,t 0,9
Matrix Multiplication (5, 1), mask 4
Gate 5: [9, 28, ]
Fusing gate 26(1) for rank 0
c,t 9,28
Matrix Multiplication (5, 2), mask 20
Fusing gate 26(1) for rank 1
c,t 9,28
Matrix Multiplication (5, 2), mask 20
Gate 6: [8, ]
Fusing gate 0(0) for rank 0
t 8
Matrix Multiplication (5, 1), mask 2
Fusing gate 0(0) for rank 1
t 8
Matrix Multiplication (5, 1), mask 2
Gate 7: [0, 8, ]
Fusing gate 26(1) for rank 0
c,t 0,8
Fusing gate 26(1) for rank 1
c,t 0,8
Matrix Multiplication (5, 1), mask 2
Gate 8: [8, 28, ]
Fusing gate 26(1) for rank 0
c,t 8,28
Matrix Multiplication (5, 2), mask 18
Fusing gate 26(1) for rank 1
c,t 8,28
Matrix Multiplication (5, 2), mask 18
Gate 9: [7, ]
Fusing gate 0(0) for rank 0
t 7
Matrix Multiplication (5, 1), mask 1
Fusing gate 0(0) for rank 1
t 7
Matrix Multiplication (5, 1), mask 1
Gate 10: [0, 7, ]
Fusing gate 26(1) for rank 0
c,t 0,7
Fusing gate 26(1) for rank 1
c,t 0,7
Matrix Multiplication (5, 1), mask 1
Gate 11: [7, 28, ]
Fusing gate 26(1) for rank 0
c,t 7,28
Matrix Multiplication (5, 2), mask 17
Fusing gate 26(1) for rank 1
c,t 7,28
Matrix Multiplication (5, 2), mask 17
Start fusing gates...
Reset qubit group map
(2, 3) (3, 4) (4, 5) (5, 6) (27, 28) current Layout: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,0,]
Fusing Kernel (12 gates): qubits [3, 4, 5, 6, 28], gates fusion, qubits [3, 4, 5, 6, 28], gates CircuitSeq {
  Q6 = h(Q6)
  [Q0, Q6] = cp(Q0, Q6, P5)
  [Q6, Q28] = cp[0](Q6, Q28, P49)
  Q5 = h(Q5)
  [Q0, Q5] = cp(Q0, Q5, P4)
  [Q5, Q28] = cp[0](Q5, Q28, P50)
  Q4 = h(Q4)
  [Q0, Q4] = cp(Q0, Q4, P3)
  [Q4, Q28] = cp[0](Q4, Q28, P51)
  Q3 = h(Q3)
  [Q0, Q3] = cp(Q0, Q3, P2)
  [Q3, Q28] = cp[0](Q3, Q28, P52)
}

Gate 0: [6, ]
Fusing gate 0(0) for rank 0
t 6
Matrix Multiplication (5, 1), mask 8
Fusing gate 0(0) for rank 1
t 6
Matrix Multiplication (5, 1), mask 8
Gate 1: [0, 6, ]
Fusing gate 26(1) for rank 0
c,t 0,6
Fusing gate 26(1) for rank 1
c,t 0,6
Matrix Multiplication (5, 1), mask 8
Gate 2: [6, 28, ]
Fusing gate 26(1) for rank 0
c,t 6,28
Matrix Multiplication (5, 2), mask 24
Fusing gate 26(1) for rank 1
c,t 6,28
Matrix Multiplication (5, 2), mask 24
Gate 3: [5, ]
Fusing gate 0(0) for rank 0
t 5
Matrix Multiplication (5, 1), mask 4
Fusing gate 0(0) for rank 1
t 5
Matrix Multiplication (5, 1), mask 4
Gate 4: [0, 5, ]
Fusing gate 26(1) for rank 0
c,t 0,5
Fusing gate 26(1) for rank 1
c,t 0,5
Matrix Multiplication (5, 1), mask 4
Gate 5: [5, 28, ]
Fusing gate 26(1) for rank 0
c,t 5,28
Matrix Multiplication (5, 2), mask 20
Fusing gate 26(1) for rank 1
c,t 5,28
Matrix Multiplication (5, 2), mask 20
Gate 6: [4, ]
Fusing gate 0(0) for rank 0
t 4
Matrix Multiplication (5, 1), mask 2
Fusing gate 0(0) for rank 1
t 4
Matrix Multiplication (5, 1), mask 2
Gate 7: [0, 4, ]
Fusing gate 26(1) for rank 0
c,t 0,4
Fusing gate 26(1) for rank 1
c,t 0,4
Matrix Multiplication (5, 1), mask 2
Gate 8: [4, 28, ]
Fusing gate 26(1) for rank 0
c,t 4,28
Matrix Multiplication (5, 2), mask 18
Fusing gate 26(1) for rank 1
c,t 4,28
Matrix Multiplication (5, 2), mask 18
Gate 9: [3, ]
Fusing gate 0(0) for rank 0
t 3
Matrix Multiplication (5, 1), mask 1
Fusing gate 0(0) for rank 1
t 3
Matrix Multiplication (5, 1), mask 1
Gate 10: [0, 3, ]
Fusing gate 26(1) for rank 0
c,t 0,3
Fusing gate 26(1) for rank 1
c,t 0,3
Matrix Multiplication (5, 1), mask 1
Gate 11: [3, 28, ]
Fusing gate 26(1) for rank 0
c,t 3,28
Matrix Multiplication (5, 2), mask 17
Fusing gate 26(1) for rank 1
c,t 3,28
Matrix Multiplication (5, 2), mask 17
SHM Kernel Physical (262): [ 0,1,12,13,14,15,16,17,18]
shared_memory, qubits [1, 2, 13, 14, 15, 16, 17, 18, 19], gates CircuitSeq {
  Q2 = h(Q2)
  [Q0, Q2] = cp(Q0, Q2, P1)
  [Q2, Q28] = cp[0](Q2, Q28, P53)
  Q1 = h(Q1)
  [Q0, Q1] = cp(Q0, Q1, P0)
  [Q1, Q28] = cp[0](Q1, Q28, P54)
  [Q18, Q27] = cp[0](Q18, Q27, P36)
  [Q17, Q27] = cp[0](Q17, Q27, P37)
  [Q16, Q27] = cp[0](Q16, Q27, P38)
  [Q15, Q27] = cp[0](Q15, Q27, P39)
  [Q14, Q27] = cp[0](Q14, Q27, P40)
  [Q13, Q27] = cp[0](Q13, Q27, P41)
  [Q12, Q27] = cp[0](Q12, Q27, P42)
  [Q11, Q27] = cp[0](Q11, Q27, P43)
  [Q10, Q27] = cp[0](Q10, Q27, P44)
  [Q9, Q27] = cp[0](Q9, Q27, P45)
  [Q8, Q27] = cp[0](Q8, Q27, P46)
  [Q7, Q27] = cp[0](Q7, Q27, P47)
  [Q6, Q27] = cp[0](Q6, Q27, P48)
  [Q5, Q27] = cp[0](Q5, Q27, P49)
  [Q4, Q27] = cp[0](Q4, Q27, P50)
  [Q3, Q27] = cp[0](Q3, Q27, P51)
  [Q2, Q27] = cp[0](Q2, Q27, P52)
  [Q1, Q27] = cp[0](Q1, Q27, P53)
  [Q18, Q26] = cp[0](Q18, Q26, P35)
  [Q17, Q26] = cp[0](Q17, Q26, P36)
  [Q16, Q26] = cp[0](Q16, Q26, P37)
  [Q15, Q26] = cp[0](Q15, Q26, P38)
  [Q14, Q26] = cp[0](Q14, Q26, P39)
  [Q13, Q26] = cp[0](Q13, Q26, P40)
  [Q12, Q26] = cp[0](Q12, Q26, P41)
  [Q11, Q26] = cp[0](Q11, Q26, P42)
  [Q10, Q26] = cp[0](Q10, Q26, P43)
  [Q9, Q26] = cp[0](Q9, Q26, P44)
  [Q8, Q26] = cp[0](Q8, Q26, P45)
  [Q7, Q26] = cp[0](Q7, Q26, P46)
  [Q6, Q26] = cp[0](Q6, Q26, P47)
  [Q5, Q26] = cp[0](Q5, Q26, P48)
  [Q4, Q26] = cp[0](Q4, Q26, P49)
  [Q3, Q26] = cp[0](Q3, Q26, P50)
  [Q2, Q26] = cp[0](Q2, Q26, P51)
  [Q1, Q26] = cp[0](Q1, Q26, P52)
  [Q18, Q25] = cp[0](Q18, Q25, P34)
  [Q17, Q25] = cp[0](Q17, Q25, P35)
  [Q16, Q25] = cp[0](Q16, Q25, P36)
  [Q15, Q25] = cp[0](Q15, Q25, P37)
  [Q14, Q25] = cp[0](Q14, Q25, P38)
  [Q13, Q25] = cp[0](Q13, Q25, P39)
  [Q12, Q25] = cp[0](Q12, Q25, P40)
  [Q11, Q25] = cp[0](Q11, Q25, P41)
  [Q10, Q25] = cp[0](Q10, Q25, P42)
  [Q9, Q25] = cp[0](Q9, Q25, P43)
  [Q8, Q25] = cp[0](Q8, Q25, P44)
  [Q7, Q25] = cp[0](Q7, Q25, P45)
  [Q6, Q25] = cp[0](Q6, Q25, P46)
  [Q5, Q25] = cp[0](Q5, Q25, P47)
  [Q4, Q25] = cp[0](Q4, Q25, P48)
  [Q3, Q25] = cp[0](Q3, Q25, P49)
  [Q2, Q25] = cp[0](Q2, Q25, P50)
  [Q1, Q25] = cp[0](Q1, Q25, P51)
  [Q18, Q24] = cp[0](Q18, Q24, P33)
  [Q17, Q24] = cp[0](Q17, Q24, P34)
  [Q16, Q24] = cp[0](Q16, Q24, P35)
  [Q15, Q24] = cp[0](Q15, Q24, P36)
  [Q14, Q24] = cp[0](Q14, Q24, P37)
  [Q13, Q24] = cp[0](Q13, Q24, P38)
  [Q12, Q24] = cp[0](Q12, Q24, P39)
  [Q11, Q24] = cp[0](Q11, Q24, P40)
  [Q10, Q24] = cp[0](Q10, Q24, P41)
  [Q9, Q24] = cp[0](Q9, Q24, P42)
  [Q8, Q24] = cp[0](Q8, Q24, P43)
  [Q7, Q24] = cp[0](Q7, Q24, P44)
  [Q6, Q24] = cp[0](Q6, Q24, P45)
  [Q5, Q24] = cp[0](Q5, Q24, P46)
  [Q4, Q24] = cp[0](Q4, Q24, P47)
  [Q3, Q24] = cp[0](Q3, Q24, P48)
  [Q2, Q24] = cp[0](Q2, Q24, P49)
  [Q1, Q24] = cp[0](Q1, Q24, P50)
  [Q18, Q23] = cp[0](Q18, Q23, P32)
  [Q17, Q23] = cp[0](Q17, Q23, P33)
  [Q16, Q23] = cp[0](Q16, Q23, P34)
  [Q15, Q23] = cp[0](Q15, Q23, P35)
  [Q14, Q23] = cp[0](Q14, Q23, P36)
  [Q13, Q23] = cp[0](Q13, Q23, P37)
  [Q12, Q23] = cp[0](Q12, Q23, P38)
  [Q11, Q23] = cp[0](Q11, Q23, P39)
  [Q10, Q23] = cp[0](Q10, Q23, P40)
  [Q9, Q23] = cp[0](Q9, Q23, P41)
  [Q8, Q23] = cp[0](Q8, Q23, P42)
  [Q7, Q23] = cp[0](Q7, Q23, P43)
  [Q6, Q23] = cp[0](Q6, Q23, P44)
  [Q5, Q23] = cp[0](Q5, Q23, P45)
  [Q4, Q23] = cp[0](Q4, Q23, P46)
  [Q3, Q23] = cp[0](Q3, Q23, P47)
  [Q2, Q23] = cp[0](Q2, Q23, P48)
  [Q1, Q23] = cp[0](Q1, Q23, P49)
  [Q18, Q22] = cp[0](Q18, Q22, P31)
  [Q17, Q22] = cp[0](Q17, Q22, P32)
  [Q16, Q22] = cp[0](Q16, Q22, P33)
  [Q15, Q22] = cp[0](Q15, Q22, P34)
  [Q14, Q22] = cp[0](Q14, Q22, P35)
  [Q13, Q22] = cp[0](Q13, Q22, P36)
  [Q12, Q22] = cp[0](Q12, Q22, P37)
  [Q11, Q22] = cp[0](Q11, Q22, P38)
  [Q10, Q22] = cp[0](Q10, Q22, P39)
  [Q9, Q22] = cp[0](Q9, Q22, P40)
  [Q8, Q22] = cp[0](Q8, Q22, P41)
  [Q7, Q22] = cp[0](Q7, Q22, P42)
  [Q6, Q22] = cp[0](Q6, Q22, P43)
  [Q5, Q22] = cp[0](Q5, Q22, P44)
  [Q4, Q22] = cp[0](Q4, Q22, P45)
  [Q3, Q22] = cp[0](Q3, Q22, P46)
  [Q2, Q22] = cp[0](Q2, Q22, P47)
  [Q1, Q22] = cp[0](Q1, Q22, P48)
  [Q18, Q21] = cp[0](Q18, Q21, P30)
  [Q17, Q21] = cp[0](Q17, Q21, P31)
  [Q16, Q21] = cp[0](Q16, Q21, P32)
  [Q15, Q21] = cp[0](Q15, Q21, P33)
  [Q14, Q21] = cp[0](Q14, Q21, P34)
  [Q13, Q21] = cp[0](Q13, Q21, P35)
  [Q12, Q21] = cp[0](Q12, Q21, P36)
  [Q11, Q21] = cp[0](Q11, Q21, P37)
  [Q10, Q21] = cp[0](Q10, Q21, P38)
  [Q9, Q21] = cp[0](Q9, Q21, P39)
  [Q8, Q21] = cp[0](Q8, Q21, P40)
  [Q7, Q21] = cp[0](Q7, Q21, P41)
  [Q6, Q21] = cp[0](Q6, Q21, P42)
  [Q5, Q21] = cp[0](Q5, Q21, P43)
  [Q4, Q21] = cp[0](Q4, Q21, P44)
  [Q3, Q21] = cp[0](Q3, Q21, P45)
  [Q2, Q21] = cp[0](Q2, Q21, P46)
  [Q1, Q21] = cp[0](Q1, Q21, P47)
  [Q18, Q20] = cp[0](Q18, Q20, P29)
  [Q17, Q20] = cp[0](Q17, Q20, P30)
  [Q16, Q20] = cp[0](Q16, Q20, P31)
  [Q15, Q20] = cp[0](Q15, Q20, P32)
  [Q14, Q20] = cp[0](Q14, Q20, P33)
  [Q13, Q20] = cp[0](Q13, Q20, P34)
  [Q12, Q20] = cp[0](Q12, Q20, P35)
  [Q11, Q20] = cp[0](Q11, Q20, P36)
  [Q10, Q20] = cp[0](Q10, Q20, P37)
  [Q9, Q20] = cp[0](Q9, Q20, P38)
  [Q8, Q20] = cp[0](Q8, Q20, P39)
  [Q7, Q20] = cp[0](Q7, Q20, P40)
  [Q6, Q20] = cp[0](Q6, Q20, P41)
  [Q5, Q20] = cp[0](Q5, Q20, P42)
  [Q4, Q20] = cp[0](Q4, Q20, P43)
  [Q3, Q20] = cp[0](Q3, Q20, P44)
  [Q2, Q20] = cp[0](Q2, Q20, P45)
  [Q1, Q20] = cp[0](Q1, Q20, P46)
  Q19 = h(Q19)
  [Q18, Q19] = cp[0](Q18, Q19, P28)
  [Q17, Q19] = cp[0](Q17, Q19, P29)
  Q18 = h(Q18)
  [Q17, Q18] = cp[0](Q17, Q18, P28)
  [Q16, Q19] = cp[0](Q16, Q19, P30)
  [Q16, Q18] = cp[0](Q16, Q18, P29)
  Q17 = h(Q17)
  [Q16, Q17] = cp[0](Q16, Q17, P28)
  [Q15, Q19] = cp[0](Q15, Q19, P31)
  [Q15, Q18] = cp[0](Q15, Q18, P30)
  [Q15, Q17] = cp[0](Q15, Q17, P29)
  Q16 = h(Q16)
  [Q15, Q16] = cp[0](Q15, Q16, P28)
  [Q14, Q19] = cp[0](Q14, Q19, P32)
  [Q14, Q18] = cp[0](Q14, Q18, P31)
  [Q14, Q17] = cp[0](Q14, Q17, P30)
  [Q14, Q16] = cp[0](Q14, Q16, P29)
  Q15 = h(Q15)
  [Q14, Q15] = cp[0](Q14, Q15, P28)
  [Q13, Q19] = cp[0](Q13, Q19, P33)
  [Q13, Q18] = cp[0](Q13, Q18, P32)
  [Q13, Q17] = cp[0](Q13, Q17, P31)
  [Q13, Q16] = cp[0](Q13, Q16, P30)
  [Q13, Q15] = cp[0](Q13, Q15, P29)
  Q14 = h(Q14)
  [Q13, Q14] = cp[0](Q13, Q14, P28)
  [Q12, Q19] = cp[0](Q12, Q19, P34)
  [Q12, Q18] = cp[0](Q12, Q18, P33)
  [Q12, Q17] = cp[0](Q12, Q17, P32)
  [Q12, Q16] = cp[0](Q12, Q16, P31)
  [Q12, Q15] = cp[0](Q12, Q15, P30)
  [Q12, Q14] = cp[0](Q12, Q14, P29)
  Q13 = h(Q13)
  [Q12, Q13] = cp[0](Q12, Q13, P28)
  [Q11, Q19] = cp[0](Q11, Q19, P35)
  [Q11, Q18] = cp[0](Q11, Q18, P34)
  [Q11, Q17] = cp[0](Q11, Q17, P33)
  [Q11, Q16] = cp[0](Q11, Q16, P32)
  [Q11, Q15] = cp[0](Q11, Q15, P31)
  [Q11, Q14] = cp[0](Q11, Q14, P30)
  [Q11, Q13] = cp[0](Q11, Q13, P29)
  [Q10, Q19] = cp[0](Q10, Q19, P36)
  [Q10, Q18] = cp[0](Q10, Q18, P35)
  [Q10, Q17] = cp[0](Q10, Q17, P34)
  [Q10, Q16] = cp[0](Q10, Q16, P33)
  [Q10, Q15] = cp[0](Q10, Q15, P32)
  [Q10, Q14] = cp[0](Q10, Q14, P31)
  [Q10, Q13] = cp[0](Q10, Q13, P30)
  [Q9, Q19] = cp[0](Q9, Q19, P37)
  [Q9, Q18] = cp[0](Q9, Q18, P36)
  [Q9, Q17] = cp[0](Q9, Q17, P35)
  [Q9, Q16] = cp[0](Q9, Q16, P34)
  [Q9, Q15] = cp[0](Q9, Q15, P33)
  [Q9, Q14] = cp[0](Q9, Q14, P32)
  [Q9, Q13] = cp[0](Q9, Q13, P31)
  [Q8, Q19] = cp[0](Q8, Q19, P38)
  [Q8, Q18] = cp[0](Q8, Q18, P37)
  [Q8, Q17] = cp[0](Q8, Q17, P36)
  [Q8, Q16] = cp[0](Q8, Q16, P35)
  [Q8, Q15] = cp[0](Q8, Q15, P34)
  [Q8, Q14] = cp[0](Q8, Q14, P33)
  [Q8, Q13] = cp[0](Q8, Q13, P32)
  [Q7, Q19] = cp[0](Q7, Q19, P39)
  [Q7, Q18] = cp[0](Q7, Q18, P38)
  [Q7, Q17] = cp[0](Q7, Q17, P37)
  [Q7, Q16] = cp[0](Q7, Q16, P36)
  [Q7, Q15] = cp[0](Q7, Q15, P35)
  [Q7, Q14] = cp[0](Q7, Q14, P34)
  [Q7, Q13] = cp[0](Q7, Q13, P33)
  [Q6, Q19] = cp[0](Q6, Q19, P40)
  [Q6, Q18] = cp[0](Q6, Q18, P39)
  [Q6, Q17] = cp[0](Q6, Q17, P38)
  [Q6, Q16] = cp[0](Q6, Q16, P37)
  [Q6, Q15] = cp[0](Q6, Q15, P36)
  [Q6, Q14] = cp[0](Q6, Q14, P35)
  [Q6, Q13] = cp[0](Q6, Q13, P34)
  [Q5, Q19] = cp[0](Q5, Q19, P41)
  [Q5, Q18] = cp[0](Q5, Q18, P40)
  [Q5, Q17] = cp[0](Q5, Q17, P39)
  [Q5, Q16] = cp[0](Q5, Q16, P38)
  [Q5, Q15] = cp[0](Q5, Q15, P37)
  [Q5, Q14] = cp[0](Q5, Q14, P36)
  [Q5, Q13] = cp[0](Q5, Q13, P35)
  [Q4, Q19] = cp[0](Q4, Q19, P42)
  [Q4, Q18] = cp[0](Q4, Q18, P41)
  [Q4, Q17] = cp[0](Q4, Q17, P40)
  [Q4, Q16] = cp[0](Q4, Q16, P39)
  [Q4, Q15] = cp[0](Q4, Q15, P38)
  [Q4, Q14] = cp[0](Q4, Q14, P37)
  [Q4, Q13] = cp[0](Q4, Q13, P36)
  [Q3, Q19] = cp[0](Q3, Q19, P43)
  [Q3, Q18] = cp[0](Q3, Q18, P42)
  [Q3, Q17] = cp[0](Q3, Q17, P41)
  [Q3, Q16] = cp[0](Q3, Q16, P40)
  [Q3, Q15] = cp[0](Q3, Q15, P39)
  [Q3, Q14] = cp[0](Q3, Q14, P38)
  [Q3, Q13] = cp[0](Q3, Q13, P37)
  [Q2, Q19] = cp[0](Q2, Q19, P44)
  [Q2, Q18] = cp[0](Q2, Q18, P43)
  [Q2, Q17] = cp[0](Q2, Q17, P42)
  [Q2, Q16] = cp[0](Q2, Q16, P41)
  [Q2, Q15] = cp[0](Q2, Q15, P40)
  [Q2, Q14] = cp[0](Q2, Q14, P39)
  [Q2, Q13] = cp[0](Q2, Q13, P38)
  [Q1, Q19] = cp[0](Q1, Q19, P45)
  [Q1, Q18] = cp[0](Q1, Q18, P44)
  [Q1, Q17] = cp[0](Q1, Q17, P43)
  [Q1, Q16] = cp[0](Q1, Q16, P42)
  [Q1, Q15] = cp[0](Q1, Q15, P41)
  [Q1, Q14] = cp[0](Q1, Q14, P40)
  [Q1, Q13] = cp[0](Q1, Q13, P39)
}

we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
Start fusing gates...
Reset qubit group map
(7, 8) (8, 9) (9, 10) (10, 11) (11, 12) current Layout: [1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,0,]
Fusing Kernel (14 gates): qubits [8, 9, 10, 11, 12], gates fusion, qubits [8, 9, 10, 11, 12], gates CircuitSeq {
  Q12 = h(Q12)
  [Q11, Q12] = cp[0](Q11, Q12, P28)
  [Q10, Q12] = cp[0](Q10, Q12, P29)
  Q11 = h(Q11)
  [Q10, Q11] = cp[0](Q10, Q11, P28)
  [Q9, Q12] = cp[0](Q9, Q12, P30)
  [Q9, Q11] = cp[0](Q9, Q11, P29)
  Q10 = h(Q10)
  [Q9, Q10] = cp[0](Q9, Q10, P28)
  [Q8, Q12] = cp[0](Q8, Q12, P31)
  [Q8, Q11] = cp[0](Q8, Q11, P30)
  [Q8, Q10] = cp[0](Q8, Q10, P29)
  Q9 = h(Q9)
  [Q8, Q9] = cp[0](Q8, Q9, P28)
}

Gate 0: [12, ]
Fusing gate 0(0) for rank 0
t 12
Matrix Multiplication (5, 1), mask 16
Fusing gate 0(0) for rank 1
t 12
Matrix Multiplication (5, 1), mask 16
Gate 1: [11, 12, ]
Fusing gate 26(1) for rank 0
c,t 11,12
Matrix Multiplication (5, 2), mask 24
Fusing gate 26(1) for rank 1
c,t 11,12
Matrix Multiplication (5, 2), mask 24
Gate 2: [10, 12, ]
Fusing gate 26(1) for rank 0
c,t 10,12
Matrix Multiplication (5, 2), mask 20
Fusing gate 26(1) for rank 1
c,t 10,12
Matrix Multiplication (5, 2), mask 20
Gate 3: [11, ]
Fusing gate 0(0) for rank 0
t 11
Matrix Multiplication (5, 1), mask 8
Fusing gate 0(0) for rank 1
t 11
Matrix Multiplication (5, 1), mask 8
Gate 4: [10, 11, ]
Fusing gate 26(1) for rank 0
c,t 10,11
Matrix Multiplication (5, 2), mask 12
Fusing gate 26(1) for rank 1
c,t 10,11
Matrix Multiplication (5, 2), mask 12
Gate 5: [9, 12, ]
Fusing gate 26(1) for rank 0
c,t 9,12
Matrix Multiplication (5, 2), mask 18
Fusing gate 26(1) for rank 1
c,t 9,12
Matrix Multiplication (5, 2), mask 18
Gate 6: [9, 11, ]
Fusing gate 26(1) for rank 0
c,t 9,11
Matrix Multiplication (5, 2), mask 10
Fusing gate 26(1) for rank 1
c,t 9,11
Matrix Multiplication (5, 2), mask 10
Gate 7: [10, ]
Fusing gate 0(0) for rank 0
t 10
Matrix Multiplication (5, 1), mask 4
Fusing gate 0(0) for rank 1
t 10
Matrix Multiplication (5, 1), mask 4
Gate 8: [9, 10, ]
Fusing gate 26(1) for rank 0
c,t 9,10
Matrix Multiplication (5, 2), mask 6
Fusing gate 26(1) for rank 1
c,t 9,10
Matrix Multiplication (5, 2), mask 6
Gate 9: [8, 12, ]
Fusing gate 26(1) for rank 0
c,t 8,12
Matrix Multiplication (5, 2), mask 17
Fusing gate 26(1) for rank 1
c,t 8,12
Matrix Multiplication (5, 2), mask 17
Gate 10: [8, 11, ]
Fusing gate 26(1) for rank 0
c,t 8,11
Matrix Multiplication (5, 2), mask 9
Fusing gate 26(1) for rank 1
c,t 8,11
Matrix Multiplication (5, 2), mask 9
Gate 11: [8, 10, ]
Fusing gate 26(1) for rank 0
c,t 8,10
Matrix Multiplication (5, 2), mask 5
Fusing gate 26(1) for rank 1
c,t 8,10
Matrix Multiplication (5, 2), mask 5
Gate 12: [9, ]
Fusing gate 0(0) for rank 0
t 9
Matrix Multiplication (5, 1), mask 2
Fusing gate 0(0) for rank 1
t 9
Matrix Multiplication (5, 1), mask 2
Gate 13: [8, 9, ]
Fusing gate 26(1) for rank 0
c,t 8,9
Matrix Multiplication (5, 2), mask 3
Fusing gate 26(1) for rank 1
c,t 8,9
Matrix Multiplication (5, 2), mask 3
SHM Kernel Physical (64): [ 0,1,2,3,4,5,6,7]
shared_memory, qubits [1, 2, 3, 4, 5, 6, 7, 8], gates CircuitSeq {
  [Q7, Q12] = cp[0](Q7, Q12, P32)
  [Q7, Q11] = cp[0](Q7, Q11, P31)
  [Q7, Q10] = cp[0](Q7, Q10, P30)
  [Q7, Q9] = cp[0](Q7, Q9, P29)
  Q8 = h(Q8)
  [Q7, Q8] = cp[0](Q7, Q8, P28)
  [Q6, Q12] = cp[0](Q6, Q12, P33)
  [Q6, Q11] = cp[0](Q6, Q11, P32)
  [Q6, Q10] = cp[0](Q6, Q10, P31)
  [Q6, Q9] = cp[0](Q6, Q9, P30)
  [Q6, Q8] = cp[0](Q6, Q8, P29)
  Q7 = h(Q7)
  [Q6, Q7] = cp[0](Q6, Q7, P28)
  [Q5, Q12] = cp[0](Q5, Q12, P34)
  [Q5, Q11] = cp[0](Q5, Q11, P33)
  [Q5, Q10] = cp[0](Q5, Q10, P32)
  [Q5, Q9] = cp[0](Q5, Q9, P31)
  [Q5, Q8] = cp[0](Q5, Q8, P30)
  [Q5, Q7] = cp[0](Q5, Q7, P29)
  Q6 = h(Q6)
  [Q5, Q6] = cp[0](Q5, Q6, P28)
  [Q4, Q12] = cp[0](Q4, Q12, P35)
  [Q4, Q11] = cp[0](Q4, Q11, P34)
  [Q4, Q10] = cp[0](Q4, Q10, P33)
  [Q4, Q9] = cp[0](Q4, Q9, P32)
  [Q4, Q8] = cp[0](Q4, Q8, P31)
  [Q4, Q7] = cp[0](Q4, Q7, P30)
  [Q4, Q6] = cp[0](Q4, Q6, P29)
  Q5 = h(Q5)
  [Q4, Q5] = cp[0](Q4, Q5, P28)
  [Q3, Q12] = cp[0](Q3, Q12, P36)
  [Q3, Q11] = cp[0](Q3, Q11, P35)
  [Q3, Q10] = cp[0](Q3, Q10, P34)
  [Q3, Q9] = cp[0](Q3, Q9, P33)
  [Q3, Q8] = cp[0](Q3, Q8, P32)
  [Q3, Q7] = cp[0](Q3, Q7, P31)
  [Q3, Q6] = cp[0](Q3, Q6, P30)
  [Q3, Q5] = cp[0](Q3, Q5, P29)
  Q4 = h(Q4)
  [Q3, Q4] = cp[0](Q3, Q4, P28)
  [Q2, Q12] = cp[0](Q2, Q12, P37)
  [Q2, Q11] = cp[0](Q2, Q11, P36)
  [Q2, Q10] = cp[0](Q2, Q10, P35)
  [Q2, Q9] = cp[0](Q2, Q9, P34)
  [Q2, Q8] = cp[0](Q2, Q8, P33)
  [Q2, Q7] = cp[0](Q2, Q7, P32)
  [Q2, Q6] = cp[0](Q2, Q6, P31)
  [Q2, Q5] = cp[0](Q2, Q5, P30)
  [Q2, Q4] = cp[0](Q2, Q4, P29)
  Q3 = h(Q3)
  [Q2, Q3] = cp[0](Q2, Q3, P28)
  [Q1, Q12] = cp[0](Q1, Q12, P38)
  [Q1, Q11] = cp[0](Q1, Q11, P37)
  [Q1, Q10] = cp[0](Q1, Q10, P36)
  [Q1, Q9] = cp[0](Q1, Q9, P35)
  [Q1, Q8] = cp[0](Q1, Q8, P34)
  [Q1, Q7] = cp[0](Q1, Q7, P33)
  [Q1, Q6] = cp[0](Q1, Q6, P32)
  [Q1, Q5] = cp[0](Q1, Q5, P31)
  [Q1, Q4] = cp[0](Q1, Q4, P30)
  [Q1, Q3] = cp[0](Q1, Q3, P29)
  Q2 = h(Q2)
  [Q1, Q2] = cp[0](Q1, Q2, P28)
  Q1 = h(Q1)
}

we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
we have general control gates
Compilation Done! 
Num Shuffles: 0
Num FUSION Kernel: 6
Num SHM Kernel: 3
Start Simulating...
[warmup] size total:2147483648
NCCL comm nRanks: 2, i am 0
I am 0, mask 1, I am sending to 0
I am 0, mask 1, I am sending to 1
NCCL comm nRanks: 2, i am 1
I am 1, mask 1, I am sending to 0
I am 1, mask 1, I am sending to 1
hello checking all2all
Init State Vectors!
Finish Simulating! Total: 6 FUSE Kernel, 3 SHM Kernel, 0 Shuffles.
[NCCL Rank 0] Total Simulation Time: 147.85ms
[NCCL Rank 1] Total Simulation Time: 147.86ms
Solving ILP for num_qubits=29, num_local_qubits=28, num_global_qubits=0, num_iterations=1...
Available solvers: ['PULP_CBC_CMD', 'HiGHS_CMD']
Running HiGHS 1.5.0 [date: 2023-11-09, git hash: 8a114449a]
Copyright (c) 2022 HiGHS under MIT licence terms
Number of BV entries in BOUNDS section is 984
MIP  1fc5aad9db494eaf9bfe78080b0251f2-pulp has 3156 rows; 985 cols; 5496 nonzeros; 984 integer variables
Presolving model
2200 rows, 29 cols, 85 nonzeros
0 rows, 0 cols, 0 nonzeros
Presolve: Optimal

Solving report
  Status            Optimal
  Primal bound      0
  Dual bound        0
  Gap               0% (tolerance: 0.01%)
  Solution status   feasible
                    0 (objective)
                    0 (bound viol.)
                    0 (int. viol.)
                    0 (row viol.)
  Timing            0.00 (total)
                    0.00 (presolve)
                    0.00 (postsolve)
  Nodes             0
  LP iterations     0 (total)
                    0 (strong br.)
                    0 (separation)
                    0 (heuristics)
Writing the solution to /tmp/1fc5aad9db494eaf9bfe78080b0251f2-pulp.sol
[MPI Rank 0]: Destroyed everthing!
Time Cost: 186604 us
Destroyed the simulator
