INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ga690/Desktop/HWpractice/Half_adder/Half_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
