.
./regRead
./regRead/RegRead.sv
./regRead/PhyRegFile.sv
./regRead/Bypass_1D.sv
./regRead/Bypass_3D.sv
./regRead/RegReadExecute.sv
./regRead/Bypass_2D.sv
./regRead/Bypass_4D.sv
./fetch
./fetch/SelectInst.sv
./fetch/BranchPrediction_2-bit.sv
./fetch/CtrlQueue.sv
./fetch/FetchStage1.sv
./fetch/Fetch2Decode.sv
./fetch/FetchStage2.sv
./fetch/BTB.sv
./fetch/L1ICache.sv
./fetch/RAS.sv
./fetch/Fetch1Fetch2.sv
./icache
./icache/ICache_controller.sv
./retire
./retire/ArchMapTable.sv
./retire/ActiveList.sv
./dcache
./dcache/DCache_controller.sv
./testbenches
./testbenches/memory_hier.sv
./testbenches/Tb3Wide.svh
./testbenches/Tb1Wide.svh
./testbenches/TbSizeA.svh
./testbenches/simulate.sv
./testbenches/simulate_reconfig.sv
./testbenches/simulate_power.sv
./testbenches/RAM_PARTITIONED_tb.sv
./testbenches/README
./testbenches/Tb2Wide.svh
./testbenches/Tb4Wide.svh
./testbenches/RAM_STATIC_CONFIG_tb.sv
./testbenches/TbConfig1.svh
./testbenches/TbConfig2.svh
./testbenches/TbSizeB.svh
./testbenches/simulate_chip_reconfig.sv
./testbenches/TbConfig6.svh
./testbenches/TbSizeD.svh
./testbenches/l2_dcache.sv
./testbenches/l2_icache.sv
./testbenches/TbConfig5.svh
./testbenches/simulate_chip_power.sv
./testbenches/simulate_reconfig_power.sv
./testbenches/TbConfig3.svh
./testbenches/TbSizeC.svh
./testbenches/simulate_chip_reconfig_power.sv
./testbenches/TbConfig4.svh
./testbenches/RAM_CONFIGURABLE_tb.sv
./testbenches/simulate_chip.sv
./writeback
./writeback/Writeback_M.sv
./writeback/Writeback_SC.sv
./writeback/Writeback_Ctrl.sv
./flist
./rams_configurable
./rams_configurable/RAM_STATIC_CONFIG.sv
./rams_configurable/RAM_PARTITIONED_SHARED_DECODE.sv
./rams_configurable/RAM_PARTITIONED_NO_DECODE.sv
./rams_configurable/RAM_STATIC_CONFIG_NO_DECODE.sv
./rams_configurable/CAM_RAM_STATIC_CONFIG.sv
./rams_configurable/CAM_STATIC_CONFIG.sv
./rams_configurable/RAM_PARTITIONED.sv
./rams_configurable/RAM_PG_2R1W.sv
./rams_configurable/CAM_PARTITIONED.sv
./rams_configurable/RAM_CONFIGURABLE.sv
./rams_configurable/CAM_RAM_PARTITIONED.sv
./rams_configurable/RAM_PG_1R1W.sv
./power_spec
./power_spec/InstBufRename.upf
./power_spec/ActiveList.upf
./power_spec/RenameDispatch.upf
./power_spec/IssueQRegRead.upf
./power_spec/RamConfigurableAL.upf
./power_spec/Fetch1Fetch2.upf
./power_spec/Rename.upf
./power_spec/IssuePartition.upf
./power_spec/IssueQueue.upf
./power_spec/RamPartitioned.upf
./power_spec/Decode_PISA.upf
./power_spec/BPU.upf
./power_spec/DynamicSize.upf
./power_spec/InstructionBuffer.upf
./power_spec/FABSCALAR.upf
./power_spec/FetchStage1.upf
./power_spec/FABSCALAR_FLAT.upf
./power_spec/LSU.upf
./power_spec/RamPartitionedNoDecode.upf
./power_spec/RamPartitionedAL.upf
./power_spec/ExecutionPipe_SC_Both.upf
./power_spec/CamPartitioned.upf
./power_spec/Fetch2Decode.upf
./power_spec/RenameLane.upf
./power_spec/BTB.upf
./power_spec/PhyRegFile.upf
./power_spec/ExecutionPipe_SC.upf
./power_spec/PipeLineReg.upf
./power_spec/FetchStage2.upf
./power_spec/DynamicWidth.upf
./power_spec/Decode.upf
./power_spec/IssueLane.upf
./power_spec/RamConfigurable.upf
./top_modules
./top_modules/fab_top.sv
./decode
./decode/InstBufRename.sv
./decode/InstructionBuffer.sv
./decode/Decode.sv
./decode/InstructionBuffer_Lane.sv
./decode/Decode_PISA.sv
./decode/PreDecode_PISA.sv
./dispatch
./dispatch/ldViolationPred.sv
./dispatch/Dispatch.sv
./dispatch/ExePipeScheduler.sv
./execute
./execute/AGEN_ALU.sv
./execute/ExecutionPipe_Ctrl.sv
./execute/ForwardCheck.sv
./execute/Execute_Ctrl.sv
./execute/Mux.sv
./execute/ExecutionPipe_SC.sv
./execute/Simple_ALU.sv
./execute/AgenLsu.sv
./execute/ExecutionPipe_M.sv
./execute/Ctrl_ALU.sv
./execute/Complex_ALU.sv
./execute/Demux.sv
./execute/Execute_M.sv
./execute/Execute_SC.sv
./issue
./issue/IssuePartition.sv
./issue/PriorityEncoderRR.sv
./issue/IssueQueue.sv
./issue/IssueLane.sv
./issue/Select.sv
./issue/PriorityEncoder.sv
./issue/AgeOrdering.sv
./issue/IssueQRegRead.sv
./issue/FreeIssueq.sv
./issue/SelectFromBlock.sv
./issue/IssueQFreeList.sv
./issue/RSRLane.sv
./issue/SelectBetweenBlocks.sv
./issue/Encoder.sv
./issue/RSR.sv
./issue/SelectBlock.sv
./fabscalar
./fabscalar/PowerManager.sv
./fabscalar/PerfMon.sv
./fabscalar/RegisterConsolidate.sv
./fabscalar/DebugConfig.sv
./fabscalar/FABSCALAR.sv
./lib
./lib/PGIsolationCell.sv
./lib/clk_gater_fg.sv
./lib/PipeLineReg.sv
./lib/clk_gater_ul.sv
./ISA
./ISA/SimpleScalar_ISA.v
./tags
./rams_compiled
./rams_compiled/RAS_RAM.sv
./rams_compiled/ALCTRL_RAM.sv
./rams_compiled/ALDATA_RAM.sv
./rams_compiled/ALREADY_RAM.sv
./rams_compiled/RMT_RAM.sv
./rams_compiled/IBUFF_RAM.sv
./rams_compiled/FREELIST_RAM.sv
./rams_compiled/RAM_4R1W.sv
./rams_compiled/CTI_COMMIT_RAM.sv
./rams_compiled/LDVIO_RAM.sv
./rams_compiled/DEBUG_INST_RAM.sv
./rams_compiled/CTI_COUNTER_RAM.sv
./rams_compiled/LDVIO_VALID_RAM.sv
./rams_compiled/RAM_8R4W.sv
./rams_compiled/AMT_RAM.sv
./rams_compiled/IQPAYLOAD_RAM.sv
./rams_compiled/PRF_RAM.sv
./rams_compiled/STQ_FOLLOWINGLD_RAM.sv
./rams_compiled/BTB_RAM.sv
./rams_compiled/DEBUG_DATA_RAM.sv
./rams_compiled/BP_RAM.sv
./rams_compiled/STQ_CAM.sv
./rams_compiled/LDQ_CAM.sv
./rams_compiled/RAM_1R2W.sv
./rams_compiled/RAM_1R1W.sv
./rams_compiled/ALNPC_RAM.sv
./rams_compiled/IQFREELIST_RAM.sv
./rams_compiled/ALVIO_RAM.sv
./rams_compiled/STQ_RAM.sv
./rams_compiled/WAKEUP_CAM.sv
./include
./include/structs.svh
./serdes
./serdes/Depacketizer_split.v
./serdes/Depacketizer.v
./serdes/asym_fifo_2c.v
./serdes/Depacketizer_wide.v
./serdes/Packetizer_split.v
./serdes/Packetizer_wide.v
./serdes/Packetizer.v
./rename
./rename/RenameDispatch.sv
./rename/SpecFreeList.sv
./rename/RenameLane.sv
./rename/Rename.sv
./rename/RenameMapTable.sv
./bist
./bist/MemBist.sv
./bist/LogicBist.sv
./rams
./rams/RAS_RAM.sv
./rams/ALCTRL_RAM.sv
./rams/ALDATA_RAM.sv
./rams/ALREADY_RAM.sv
./rams/RMT_RAM.sv
./rams/IBUFF_RAM.sv
./rams/FREELIST_RAM.sv
./rams/RAM_4R1W.sv
./rams/CTI_COMMIT_RAM.sv
./rams/LDVIO_RAM.sv
./rams/DEBUG_INST_RAM.sv
./rams/CTI_COUNTER_RAM.sv
./rams/LDVIO_VALID_RAM.sv
./rams/RAM_8R4W.sv
./rams/AMT_RAM.sv
./rams/IQPAYLOAD_RAM.sv
./rams/PRF_RAM.sv
./rams/STQ_FOLLOWINGLD_RAM.sv
./rams/BTB_RAM.sv
./rams/DEBUG_DATA_RAM.sv
./rams/BP_RAM.sv
./rams/STQ_CAM.sv
./rams/LDQ_CAM.sv
./rams/RAM_1R2W.sv
./rams/RAM_1R1W.sv
./rams/ALNPC_RAM.sv
./rams/IQFREELIST_RAM.sv
./rams/ALVIO_RAM.sv
./rams/STQ_RAM.sv
./rams/WAKEUP_CAM.sv
./configs
./configs/DynamicWidthSmall.v
./configs/DynamicSizeWide.v
./configs/DynamicConfig.v
./configs/StaticCore6.v
./configs/StaticCore1.v
./configs/DynamicSizeNarrow.v
./configs/StaticCore2.v
./configs/StaticCore3.v
./configs/RAM_Params.svh
./configs/DynamicWidthLarge.v
./configs/StaticCore4.v
./configs/StaticCore5.v
./lsu
./lsu/STX_path_structured.sv
./lsu/LDX_path.sv
./lsu/L1DataCache.sv
./lsu/DispatchedStore.sv
./lsu/LoadStoreUnit.sv
./lsu/STX_path.sv
./lsu/CommitStore.sv
./lsu/LSUControl.sv
./lsu/LDX_path_structured.sv
./lsu/LSUDatapath.sv
./lsu/CommitLoad.sv
./lsu/DispatchedLoad.sv
