Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Nov  4 15:52:50 2016
| Host         : eecs-digital-16 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Oscilloscope_v1_timing_summary_routed.rpt -rpx Oscilloscope_v1_timing_summary_routed.rpx
| Design       : Oscilloscope_v1
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 122 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.065        0.000                      0                  227        0.085        0.000                      0                  227        3.000        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         11.065        0.000                      0                  227        0.218        0.000                      0                  227        7.192        0.000                       0                   124  
  clkfbout_clk_wiz_0                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       11.067        0.000                      0                  227        0.218        0.000                      0                  227        7.192        0.000                       0                   124  
  clkfbout_clk_wiz_0_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         11.065        0.000                      0                  227        0.085        0.000                      0                  227  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       11.065        0.000                      0                  227        0.085        0.000                      0                  227  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.065ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 2.207ns (51.622%)  route 2.068ns (48.378%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.262    -0.355    Buffer/CLK
    SLICE_X8Y96          FDRE                                         r  Buffer/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.361     0.006 r  Buffer/dataOut_reg[1]/Q
                         net (fo=4, routed)           0.774     0.780    myCurve/dataOut_reg[1][0]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.611     1.391 r  myCurve/pixelOn2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.391    myCurve/pixelOn2_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.480 r  myCurve/pixelOn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.480    myCurve/pixelOn2_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.569 r  myCurve/pixelOn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.569    Buffer/dataOut_reg[8]_0[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.756 r  Buffer/pixelOn1_carry__0_i_9/CO[0]
                         net (fo=20, routed)          0.736     2.492    myCurve/dataOut_reg[8]_0[0]
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.681     3.173 r  myCurve/pixelOn1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.173    myCurve/pixelOn1_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.265 r  myCurve/pixelOn1_carry__2/CO[3]
                         net (fo=1, routed)           0.558     3.823    myXVGA/CO[0]
    SLICE_X6Y99          LUT2 (Prop_lut2_I1_O)        0.097     3.920 r  myXVGA/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     3.920    myCurve/pixelOn0
    SLICE_X6Y99          FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myCurve/clk_out1
    SLICE_X6Y99          FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.132    14.913    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)        0.072    14.985    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 11.065    

Slack (MET) :             12.185ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.684ns (21.983%)  route 2.428ns (78.017%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 r  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 f  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.939     1.891    myXVGA/hblank_i_2_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.097     1.988 r  myXVGA/hblank_i_1/O
                         net (fo=2, routed)           0.731     2.719    myXVGA/p_1_in
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.097     2.816 r  myXVGA/blank_i_1/O
                         net (fo=1, routed)           0.000     2.816    myXVGA/blank_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  myXVGA/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myXVGA/clk_out1
    SLICE_X2Y97          FDRE                                         r  myXVGA/blank_reg/C
                         clock pessimism              0.364    15.064    
                         clock uncertainty           -0.132    14.932    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.069    15.001    myXVGA/blank_reg
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -2.816    
  -------------------------------------------------------------------
                         slack                                 12.185    

Slack (MET) :             12.280ns  (required time - arrival time)
  Source:                 Buffer/bram0_is_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.535ns (20.102%)  route 2.126ns (79.898%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 14.668 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    Buffer/CLK
    SLICE_X7Y95          FDRE                                         r  Buffer/bram0_is_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Buffer/bram0_is_active_reg/Q
                         net (fo=21, routed)          0.622     0.667    myCurve/bram0_is_active
    SLICE_X6Y93          LUT2 (Prop_lut2_I1_O)        0.097     0.764 f  myCurve/bram0_is_active_i_1/O
                         net (fo=3, routed)           1.129     1.893    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.097     1.990 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.375     2.366    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_1
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.188    14.668    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.348    15.016    
                         clock uncertainty           -0.132    14.884    
    RAMB18_X0Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.238    14.646    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                 12.280    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.132    14.936    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.636    myCurve/address_reg[0]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[1]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.132    14.936    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.636    myCurve/address_reg[1]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.132    14.936    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.636    myCurve/address_reg[2]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[3]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.132    14.936    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.636    myCurve/address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.345ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.028%)  route 1.962ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 f  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 r  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.740     1.693    myXVGA/hblank_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.097     1.790 r  myXVGA/displayY[9]_i_1/O
                         net (fo=12, routed)          0.464     2.254    myXVGA/displayY0
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myXVGA/clk_out1
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[6]/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.132    14.913    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.314    14.599    myXVGA/displayY_reg[6]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 12.345    

Slack (MET) :             12.345ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.028%)  route 1.962ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 f  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 r  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.740     1.693    myXVGA/hblank_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.097     1.790 r  myXVGA/displayY[9]_i_1/O
                         net (fo=12, routed)          0.464     2.254    myXVGA/displayY0
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myXVGA/clk_out1
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[8]/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.132    14.913    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.314    14.599    myXVGA/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 12.345    

Slack (MET) :             12.345ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.028%)  route 1.962ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 f  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 r  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.740     1.693    myXVGA/hblank_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.097     1.790 r  myXVGA/displayY[9]_i_1/O
                         net (fo=12, routed)          0.464     2.254    myXVGA/displayY0
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myXVGA/clk_out1
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[9]/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.132    14.913    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.314    14.599    myXVGA/displayY_reg[9]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 12.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 myCurve/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.835%)  route 0.160ns (46.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myCurve/address_reg[2]/Q
                         net (fo=4, routed)           0.160    -0.260    Buffer/Q[2]
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.045    -0.215 r  Buffer/ram1_addrb[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Buffer/ram1_addrb[3]
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.275    -0.524    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.092    -0.432    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 myCurve/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.991%)  route 0.159ns (46.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myCurve/address_reg[2]/Q
                         net (fo=4, routed)           0.159    -0.261    Buffer/Q[2]
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  Buffer/ram1_addrb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Buffer/ram1_addrb[2]
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[2]/C
                         clock pessimism              0.275    -0.524    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.091    -0.433    Buffer/ram1_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Trigger/previousData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.002%)  route 0.203ns (58.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    adcc/CLK
    SLICE_X11Y95         FDRE                                         r  adcc/dataOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  adcc/dataOut_reg[8]/Q
                         net (fo=5, routed)           0.203    -0.245    Trigger/out[6]
    SLICE_X9Y94          FDRE                                         r  Trigger/previousData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Trigger/CLK
    SLICE_X9Y94          FDRE                                         r  Trigger/previousData_reg[8]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.076    -0.476    Trigger/previousData_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/pointer0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.514%)  route 0.170ns (44.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    Buffer/CLK
    SLICE_X8Y93          FDRE                                         r  Buffer/pointer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/pointer0_reg[0]/Q
                         net (fo=6, routed)           0.170    -0.255    Buffer/pointer0_reg__0[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I2_O)        0.048    -0.207 r  Buffer/pointer0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Buffer/p_0_in__0[3]
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Buffer/CLK
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[3]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.131    -0.442    Buffer/pointer0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Buffer/trigger_address0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addrb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.215ns (59.778%)  route 0.145ns (40.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.603    -0.561    Buffer/CLK
    SLICE_X6Y94          FDRE                                         r  Buffer/trigger_address0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  Buffer/trigger_address0_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.253    myCurve/trigger_address0_reg[1][0]
    SLICE_X7Y94          LUT4 (Prop_lut4_I1_O)        0.051    -0.202 r  myCurve/ram0_addrb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    Buffer/address_reg[0][1]
    SLICE_X7Y94          FDRE                                         r  Buffer/ram0_addrb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X7Y94          FDRE                                         r  Buffer/ram0_addrb_reg[1]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.107    -0.441    Buffer/ram0_addrb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 myXVGA/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.222%)  route 0.178ns (55.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myXVGA/clk_out1
    SLICE_X3Y96          FDRE                                         r  myXVGA/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myXVGA/vsync_reg/Q
                         net (fo=2, routed)           0.178    -0.241    vsync
    SLICE_X2Y99          FDRE                                         r  VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.878    -0.795    CLK65MHZ
    SLICE_X2Y99          FDRE                                         r  VGA_VS_reg/C
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.059    -0.484    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/pointer0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.161%)  route 0.170ns (44.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    Buffer/CLK
    SLICE_X8Y93          FDRE                                         r  Buffer/pointer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/pointer0_reg[0]/Q
                         net (fo=6, routed)           0.170    -0.255    Buffer/pointer0_reg__0[0]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.045    -0.210 r  Buffer/pointer0[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    Buffer/p_0_in__0[2]
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Buffer/CLK
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[2]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.453    Buffer/pointer0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addra_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.364%)  route 0.135ns (47.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    Buffer/CLK
    SLICE_X8Y93          FDRE                                         r  Buffer/pointer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  Buffer/pointer0_reg[1]/Q
                         net (fo=5, routed)           0.135    -0.307    Buffer/pointer0_reg__0[1]
    SLICE_X8Y95          FDRE                                         r  Buffer/ram0_addra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Buffer/CLK
    SLICE_X8Y95          FDRE                                         r  Buffer/ram0_addra_reg[1]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.023    -0.550    Buffer/ram0_addra_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.340%)  route 0.162ns (49.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myXVGA/clk_out1
    SLICE_X2Y95          FDRE                                         r  myXVGA/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  myXVGA/displayX_reg[0]/Q
                         net (fo=12, routed)          0.162    -0.234    myCurve/D[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.877    -0.796    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.066    -0.478    myCurve/address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 myCurve/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.660%)  route 0.189ns (50.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myCurve/address_reg[2]/Q
                         net (fo=4, routed)           0.189    -0.231    Buffer/Q[2]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  Buffer/ram0_addrb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    Buffer/ram0_addrb[2]
    SLICE_X5Y94          FDRE                                         r  Buffer/ram0_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X5Y94          FDRE                                         r  Buffer/ram0_addrb_reg[2]/C
                         clock pessimism              0.275    -0.524    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.091    -0.433    Buffer/ram0_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         15.385      11.385     XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y39     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y39     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y38     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y38     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y16   ClockDivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X7Y95      Buffer/bram0_is_active_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y96      Buffer/dataOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y97      Buffer/dataOut_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y95      Buffer/bram0_is_active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y95      Buffer/bram0_is_active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y95      Buffer/bram0_is_active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.067ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 2.207ns (51.622%)  route 2.068ns (48.378%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.262    -0.355    Buffer/CLK
    SLICE_X8Y96          FDRE                                         r  Buffer/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.361     0.006 r  Buffer/dataOut_reg[1]/Q
                         net (fo=4, routed)           0.774     0.780    myCurve/dataOut_reg[1][0]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.611     1.391 r  myCurve/pixelOn2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.391    myCurve/pixelOn2_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.480 r  myCurve/pixelOn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.480    myCurve/pixelOn2_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.569 r  myCurve/pixelOn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.569    Buffer/dataOut_reg[8]_0[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.756 r  Buffer/pixelOn1_carry__0_i_9/CO[0]
                         net (fo=20, routed)          0.736     2.492    myCurve/dataOut_reg[8]_0[0]
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.681     3.173 r  myCurve/pixelOn1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.173    myCurve/pixelOn1_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.265 r  myCurve/pixelOn1_carry__2/CO[3]
                         net (fo=1, routed)           0.558     3.823    myXVGA/CO[0]
    SLICE_X6Y99          LUT2 (Prop_lut2_I1_O)        0.097     3.920 r  myXVGA/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     3.920    myCurve/pixelOn0
    SLICE_X6Y99          FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myCurve/clk_out1
    SLICE_X6Y99          FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.130    14.915    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)        0.072    14.987    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 11.067    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.684ns (21.983%)  route 2.428ns (78.017%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 r  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 f  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.939     1.891    myXVGA/hblank_i_2_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.097     1.988 r  myXVGA/hblank_i_1/O
                         net (fo=2, routed)           0.731     2.719    myXVGA/p_1_in
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.097     2.816 r  myXVGA/blank_i_1/O
                         net (fo=1, routed)           0.000     2.816    myXVGA/blank_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  myXVGA/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myXVGA/clk_out1
    SLICE_X2Y97          FDRE                                         r  myXVGA/blank_reg/C
                         clock pessimism              0.364    15.064    
                         clock uncertainty           -0.130    14.934    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.069    15.003    myXVGA/blank_reg
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                          -2.816    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.281ns  (required time - arrival time)
  Source:                 Buffer/bram0_is_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.535ns (20.102%)  route 2.126ns (79.898%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 14.668 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    Buffer/CLK
    SLICE_X7Y95          FDRE                                         r  Buffer/bram0_is_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Buffer/bram0_is_active_reg/Q
                         net (fo=21, routed)          0.622     0.667    myCurve/bram0_is_active
    SLICE_X6Y93          LUT2 (Prop_lut2_I1_O)        0.097     0.764 f  myCurve/bram0_is_active_i_1/O
                         net (fo=3, routed)           1.129     1.893    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.097     1.990 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.375     2.366    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_1
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.188    14.668    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.348    15.016    
                         clock uncertainty           -0.130    14.885    
    RAMB18_X0Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.238    14.647    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                 12.281    

Slack (MET) :             12.293ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.130    14.938    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.638    myCurve/address_reg[0]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.293    

Slack (MET) :             12.293ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[1]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.130    14.938    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.638    myCurve/address_reg[1]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.293    

Slack (MET) :             12.293ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.130    14.938    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.638    myCurve/address_reg[2]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.293    

Slack (MET) :             12.293ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[3]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.130    14.938    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.638    myCurve/address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.293    

Slack (MET) :             12.347ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.028%)  route 1.962ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 f  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 r  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.740     1.693    myXVGA/hblank_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.097     1.790 r  myXVGA/displayY[9]_i_1/O
                         net (fo=12, routed)          0.464     2.254    myXVGA/displayY0
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myXVGA/clk_out1
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[6]/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.130    14.915    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.314    14.601    myXVGA/displayY_reg[6]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 12.347    

Slack (MET) :             12.347ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.028%)  route 1.962ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 f  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 r  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.740     1.693    myXVGA/hblank_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.097     1.790 r  myXVGA/displayY[9]_i_1/O
                         net (fo=12, routed)          0.464     2.254    myXVGA/displayY0
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myXVGA/clk_out1
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[8]/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.130    14.915    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.314    14.601    myXVGA/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 12.347    

Slack (MET) :             12.347ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.028%)  route 1.962ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 f  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 r  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.740     1.693    myXVGA/hblank_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.097     1.790 r  myXVGA/displayY[9]_i_1/O
                         net (fo=12, routed)          0.464     2.254    myXVGA/displayY0
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myXVGA/clk_out1
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[9]/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.130    14.915    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.314    14.601    myXVGA/displayY_reg[9]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 12.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 myCurve/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.835%)  route 0.160ns (46.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myCurve/address_reg[2]/Q
                         net (fo=4, routed)           0.160    -0.260    Buffer/Q[2]
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.045    -0.215 r  Buffer/ram1_addrb[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Buffer/ram1_addrb[3]
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.275    -0.524    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.092    -0.432    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 myCurve/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.991%)  route 0.159ns (46.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myCurve/address_reg[2]/Q
                         net (fo=4, routed)           0.159    -0.261    Buffer/Q[2]
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  Buffer/ram1_addrb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Buffer/ram1_addrb[2]
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[2]/C
                         clock pessimism              0.275    -0.524    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.091    -0.433    Buffer/ram1_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Trigger/previousData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.002%)  route 0.203ns (58.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    adcc/CLK
    SLICE_X11Y95         FDRE                                         r  adcc/dataOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  adcc/dataOut_reg[8]/Q
                         net (fo=5, routed)           0.203    -0.245    Trigger/out[6]
    SLICE_X9Y94          FDRE                                         r  Trigger/previousData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Trigger/CLK
    SLICE_X9Y94          FDRE                                         r  Trigger/previousData_reg[8]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.076    -0.476    Trigger/previousData_reg[8]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/pointer0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.514%)  route 0.170ns (44.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    Buffer/CLK
    SLICE_X8Y93          FDRE                                         r  Buffer/pointer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/pointer0_reg[0]/Q
                         net (fo=6, routed)           0.170    -0.255    Buffer/pointer0_reg__0[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I2_O)        0.048    -0.207 r  Buffer/pointer0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Buffer/p_0_in__0[3]
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Buffer/CLK
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[3]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.131    -0.442    Buffer/pointer0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Buffer/trigger_address0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addrb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.215ns (59.778%)  route 0.145ns (40.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.603    -0.561    Buffer/CLK
    SLICE_X6Y94          FDRE                                         r  Buffer/trigger_address0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  Buffer/trigger_address0_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.253    myCurve/trigger_address0_reg[1][0]
    SLICE_X7Y94          LUT4 (Prop_lut4_I1_O)        0.051    -0.202 r  myCurve/ram0_addrb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    Buffer/address_reg[0][1]
    SLICE_X7Y94          FDRE                                         r  Buffer/ram0_addrb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X7Y94          FDRE                                         r  Buffer/ram0_addrb_reg[1]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.107    -0.441    Buffer/ram0_addrb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 myXVGA/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.222%)  route 0.178ns (55.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myXVGA/clk_out1
    SLICE_X3Y96          FDRE                                         r  myXVGA/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myXVGA/vsync_reg/Q
                         net (fo=2, routed)           0.178    -0.241    vsync
    SLICE_X2Y99          FDRE                                         r  VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.878    -0.795    CLK65MHZ
    SLICE_X2Y99          FDRE                                         r  VGA_VS_reg/C
                         clock pessimism              0.252    -0.543    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.059    -0.484    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/pointer0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.161%)  route 0.170ns (44.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    Buffer/CLK
    SLICE_X8Y93          FDRE                                         r  Buffer/pointer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/pointer0_reg[0]/Q
                         net (fo=6, routed)           0.170    -0.255    Buffer/pointer0_reg__0[0]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.045    -0.210 r  Buffer/pointer0[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    Buffer/p_0_in__0[2]
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Buffer/CLK
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[2]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.453    Buffer/pointer0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addra_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.364%)  route 0.135ns (47.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    Buffer/CLK
    SLICE_X8Y93          FDRE                                         r  Buffer/pointer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  Buffer/pointer0_reg[1]/Q
                         net (fo=5, routed)           0.135    -0.307    Buffer/pointer0_reg__0[1]
    SLICE_X8Y95          FDRE                                         r  Buffer/ram0_addra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Buffer/CLK
    SLICE_X8Y95          FDRE                                         r  Buffer/ram0_addra_reg[1]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.023    -0.550    Buffer/ram0_addra_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.340%)  route 0.162ns (49.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myXVGA/clk_out1
    SLICE_X2Y95          FDRE                                         r  myXVGA/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  myXVGA/displayX_reg[0]/Q
                         net (fo=12, routed)          0.162    -0.234    myCurve/D[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.877    -0.796    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.066    -0.478    myCurve/address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 myCurve/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.660%)  route 0.189ns (50.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myCurve/address_reg[2]/Q
                         net (fo=4, routed)           0.189    -0.231    Buffer/Q[2]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  Buffer/ram0_addrb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    Buffer/ram0_addrb[2]
    SLICE_X5Y94          FDRE                                         r  Buffer/ram0_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X5Y94          FDRE                                         r  Buffer/ram0_addrb_reg[2]/C
                         clock pessimism              0.275    -0.524    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.091    -0.433    Buffer/ram0_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         15.385      11.385     XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y39     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y39     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y38     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y38     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y16   ClockDivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X7Y95      Buffer/bram0_is_active_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y96      Buffer/dataOut_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y97      Buffer/dataOut_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y95      Buffer/bram0_is_active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y95      Buffer/bram0_is_active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y95      Buffer/bram0_is_active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      Buffer/dataOut_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      Buffer/dataOut_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.065ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 2.207ns (51.622%)  route 2.068ns (48.378%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.262    -0.355    Buffer/CLK
    SLICE_X8Y96          FDRE                                         r  Buffer/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.361     0.006 r  Buffer/dataOut_reg[1]/Q
                         net (fo=4, routed)           0.774     0.780    myCurve/dataOut_reg[1][0]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.611     1.391 r  myCurve/pixelOn2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.391    myCurve/pixelOn2_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.480 r  myCurve/pixelOn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.480    myCurve/pixelOn2_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.569 r  myCurve/pixelOn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.569    Buffer/dataOut_reg[8]_0[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.756 r  Buffer/pixelOn1_carry__0_i_9/CO[0]
                         net (fo=20, routed)          0.736     2.492    myCurve/dataOut_reg[8]_0[0]
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.681     3.173 r  myCurve/pixelOn1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.173    myCurve/pixelOn1_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.265 r  myCurve/pixelOn1_carry__2/CO[3]
                         net (fo=1, routed)           0.558     3.823    myXVGA/CO[0]
    SLICE_X6Y99          LUT2 (Prop_lut2_I1_O)        0.097     3.920 r  myXVGA/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     3.920    myCurve/pixelOn0
    SLICE_X6Y99          FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myCurve/clk_out1
    SLICE_X6Y99          FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.132    14.913    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)        0.072    14.985    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 11.065    

Slack (MET) :             12.185ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.684ns (21.983%)  route 2.428ns (78.017%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 r  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 f  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.939     1.891    myXVGA/hblank_i_2_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.097     1.988 r  myXVGA/hblank_i_1/O
                         net (fo=2, routed)           0.731     2.719    myXVGA/p_1_in
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.097     2.816 r  myXVGA/blank_i_1/O
                         net (fo=1, routed)           0.000     2.816    myXVGA/blank_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  myXVGA/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myXVGA/clk_out1
    SLICE_X2Y97          FDRE                                         r  myXVGA/blank_reg/C
                         clock pessimism              0.364    15.064    
                         clock uncertainty           -0.132    14.932    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.069    15.001    myXVGA/blank_reg
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -2.816    
  -------------------------------------------------------------------
                         slack                                 12.185    

Slack (MET) :             12.280ns  (required time - arrival time)
  Source:                 Buffer/bram0_is_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.535ns (20.102%)  route 2.126ns (79.898%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 14.668 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    Buffer/CLK
    SLICE_X7Y95          FDRE                                         r  Buffer/bram0_is_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Buffer/bram0_is_active_reg/Q
                         net (fo=21, routed)          0.622     0.667    myCurve/bram0_is_active
    SLICE_X6Y93          LUT2 (Prop_lut2_I1_O)        0.097     0.764 f  myCurve/bram0_is_active_i_1/O
                         net (fo=3, routed)           1.129     1.893    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.097     1.990 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.375     2.366    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_1
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.188    14.668    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.348    15.016    
                         clock uncertainty           -0.132    14.884    
    RAMB18_X0Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.238    14.646    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                 12.280    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.132    14.936    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.636    myCurve/address_reg[0]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[1]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.132    14.936    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.636    myCurve/address_reg[1]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.132    14.936    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.636    myCurve/address_reg[2]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[3]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.132    14.936    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.636    myCurve/address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.345ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.028%)  route 1.962ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 f  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 r  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.740     1.693    myXVGA/hblank_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.097     1.790 r  myXVGA/displayY[9]_i_1/O
                         net (fo=12, routed)          0.464     2.254    myXVGA/displayY0
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myXVGA/clk_out1
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[6]/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.132    14.913    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.314    14.599    myXVGA/displayY_reg[6]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 12.345    

Slack (MET) :             12.345ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.028%)  route 1.962ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 f  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 r  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.740     1.693    myXVGA/hblank_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.097     1.790 r  myXVGA/displayY[9]_i_1/O
                         net (fo=12, routed)          0.464     2.254    myXVGA/displayY0
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myXVGA/clk_out1
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[8]/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.132    14.913    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.314    14.599    myXVGA/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 12.345    

Slack (MET) :             12.345ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.028%)  route 1.962ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 f  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 r  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.740     1.693    myXVGA/hblank_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.097     1.790 r  myXVGA/displayY[9]_i_1/O
                         net (fo=12, routed)          0.464     2.254    myXVGA/displayY0
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myXVGA/clk_out1
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[9]/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.132    14.913    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.314    14.599    myXVGA/displayY_reg[9]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 12.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 myCurve/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.991%)  route 0.159ns (46.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myCurve/address_reg[2]/Q
                         net (fo=4, routed)           0.159    -0.261    Buffer/Q[2]
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  Buffer/ram1_addrb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Buffer/ram1_addrb[2]
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[2]/C
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.132    -0.392    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.091    -0.301    Buffer/ram1_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 myCurve/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.835%)  route 0.160ns (46.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myCurve/address_reg[2]/Q
                         net (fo=4, routed)           0.160    -0.260    Buffer/Q[2]
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.045    -0.215 r  Buffer/ram1_addrb[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Buffer/ram1_addrb[3]
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.132    -0.392    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.092    -0.300    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Trigger/previousData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.002%)  route 0.203ns (58.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    adcc/CLK
    SLICE_X11Y95         FDRE                                         r  adcc/dataOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  adcc/dataOut_reg[8]/Q
                         net (fo=5, routed)           0.203    -0.245    Trigger/out[6]
    SLICE_X9Y94          FDRE                                         r  Trigger/previousData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Trigger/CLK
    SLICE_X9Y94          FDRE                                         r  Trigger/previousData_reg[8]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.076    -0.344    Trigger/previousData_reg[8]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/pointer0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.514%)  route 0.170ns (44.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    Buffer/CLK
    SLICE_X8Y93          FDRE                                         r  Buffer/pointer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/pointer0_reg[0]/Q
                         net (fo=6, routed)           0.170    -0.255    Buffer/pointer0_reg__0[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I2_O)        0.048    -0.207 r  Buffer/pointer0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Buffer/p_0_in__0[3]
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Buffer/CLK
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[3]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.131    -0.310    Buffer/pointer0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Buffer/trigger_address0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addrb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.215ns (59.778%)  route 0.145ns (40.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.603    -0.561    Buffer/CLK
    SLICE_X6Y94          FDRE                                         r  Buffer/trigger_address0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  Buffer/trigger_address0_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.253    myCurve/trigger_address0_reg[1][0]
    SLICE_X7Y94          LUT4 (Prop_lut4_I1_O)        0.051    -0.202 r  myCurve/ram0_addrb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    Buffer/address_reg[0][1]
    SLICE_X7Y94          FDRE                                         r  Buffer/ram0_addrb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X7Y94          FDRE                                         r  Buffer/ram0_addrb_reg[1]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.132    -0.416    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.107    -0.309    Buffer/ram0_addrb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 myXVGA/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.222%)  route 0.178ns (55.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myXVGA/clk_out1
    SLICE_X3Y96          FDRE                                         r  myXVGA/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myXVGA/vsync_reg/Q
                         net (fo=2, routed)           0.178    -0.241    vsync
    SLICE_X2Y99          FDRE                                         r  VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.878    -0.795    CLK65MHZ
    SLICE_X2Y99          FDRE                                         r  VGA_VS_reg/C
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.132    -0.411    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.059    -0.352    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/pointer0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.161%)  route 0.170ns (44.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    Buffer/CLK
    SLICE_X8Y93          FDRE                                         r  Buffer/pointer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/pointer0_reg[0]/Q
                         net (fo=6, routed)           0.170    -0.255    Buffer/pointer0_reg__0[0]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.045    -0.210 r  Buffer/pointer0[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    Buffer/p_0_in__0[2]
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Buffer/CLK
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[2]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.321    Buffer/pointer0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addra_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.364%)  route 0.135ns (47.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    Buffer/CLK
    SLICE_X8Y93          FDRE                                         r  Buffer/pointer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  Buffer/pointer0_reg[1]/Q
                         net (fo=5, routed)           0.135    -0.307    Buffer/pointer0_reg__0[1]
    SLICE_X8Y95          FDRE                                         r  Buffer/ram0_addra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Buffer/CLK
    SLICE_X8Y95          FDRE                                         r  Buffer/ram0_addra_reg[1]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.023    -0.418    Buffer/ram0_addra_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.340%)  route 0.162ns (49.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myXVGA/clk_out1
    SLICE_X2Y95          FDRE                                         r  myXVGA/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  myXVGA/displayX_reg[0]/Q
                         net (fo=12, routed)          0.162    -0.234    myCurve/D[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.877    -0.796    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.132    -0.412    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.066    -0.346    myCurve/address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 myCurve/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.660%)  route 0.189ns (50.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myCurve/address_reg[2]/Q
                         net (fo=4, routed)           0.189    -0.231    Buffer/Q[2]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  Buffer/ram0_addrb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    Buffer/ram0_addrb[2]
    SLICE_X5Y94          FDRE                                         r  Buffer/ram0_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X5Y94          FDRE                                         r  Buffer/ram0_addrb_reg[2]/C
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.132    -0.392    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.091    -0.301    Buffer/ram0_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.065ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 2.207ns (51.622%)  route 2.068ns (48.378%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.262    -0.355    Buffer/CLK
    SLICE_X8Y96          FDRE                                         r  Buffer/dataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.361     0.006 r  Buffer/dataOut_reg[1]/Q
                         net (fo=4, routed)           0.774     0.780    myCurve/dataOut_reg[1][0]
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.611     1.391 r  myCurve/pixelOn2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.391    myCurve/pixelOn2_carry_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.480 r  myCurve/pixelOn2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.480    myCurve/pixelOn2_carry__0_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     1.569 r  myCurve/pixelOn2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.569    Buffer/dataOut_reg[8]_0[0]
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     1.756 r  Buffer/pixelOn1_carry__0_i_9/CO[0]
                         net (fo=20, routed)          0.736     2.492    myCurve/dataOut_reg[8]_0[0]
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.681     3.173 r  myCurve/pixelOn1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.173    myCurve/pixelOn1_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.265 r  myCurve/pixelOn1_carry__2/CO[3]
                         net (fo=1, routed)           0.558     3.823    myXVGA/CO[0]
    SLICE_X6Y99          LUT2 (Prop_lut2_I1_O)        0.097     3.920 r  myXVGA/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     3.920    myCurve/pixelOn0
    SLICE_X6Y99          FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myCurve/clk_out1
    SLICE_X6Y99          FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.132    14.913    
    SLICE_X6Y99          FDRE (Setup_fdre_C_D)        0.072    14.985    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 11.065    

Slack (MET) :             12.185ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.684ns (21.983%)  route 2.428ns (78.017%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 r  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 f  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.939     1.891    myXVGA/hblank_i_2_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I0_O)        0.097     1.988 r  myXVGA/hblank_i_1/O
                         net (fo=2, routed)           0.731     2.719    myXVGA/p_1_in
    SLICE_X2Y97          LUT6 (Prop_lut6_I0_O)        0.097     2.816 r  myXVGA/blank_i_1/O
                         net (fo=1, routed)           0.000     2.816    myXVGA/blank_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  myXVGA/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myXVGA/clk_out1
    SLICE_X2Y97          FDRE                                         r  myXVGA/blank_reg/C
                         clock pessimism              0.364    15.064    
                         clock uncertainty           -0.132    14.932    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.069    15.001    myXVGA/blank_reg
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -2.816    
  -------------------------------------------------------------------
                         slack                                 12.185    

Slack (MET) :             12.280ns  (required time - arrival time)
  Source:                 Buffer/bram0_is_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.535ns (20.102%)  route 2.126ns (79.898%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.716ns = ( 14.668 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    Buffer/CLK
    SLICE_X7Y95          FDRE                                         r  Buffer/bram0_is_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.341     0.046 r  Buffer/bram0_is_active_reg/Q
                         net (fo=21, routed)          0.622     0.667    myCurve/bram0_is_active
    SLICE_X6Y93          LUT2 (Prop_lut2_I1_O)        0.097     0.764 f  myCurve/bram0_is_active_i_1/O
                         net (fo=3, routed)           1.129     1.893    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X9Y97          LUT1 (Prop_lut1_I0_O)        0.097     1.990 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.375     2.366    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_1
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.188    14.668    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y39         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.348    15.016    
                         clock uncertainty           -0.132    14.884    
    RAMB18_X0Y39         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.238    14.646    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                 12.280    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.132    14.936    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.636    myCurve/address_reg[0]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[1]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.132    14.936    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.636    myCurve/address_reg[1]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.132    14.936    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.636    myCurve/address_reg[2]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.986ns (37.364%)  route 1.653ns (62.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 14.700 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.294    myXVGA/clk_out1
    SLICE_X2Y94          FDRE                                         r  myXVGA/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.393     0.099 f  myXVGA/displayX_reg[4]/Q
                         net (fo=7, routed)           0.626     0.724    myXVGA/displayX[4]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.103     0.827 r  myXVGA/hblank_i_5/O
                         net (fo=5, routed)           0.608     1.435    myXVGA/hblank_i_5_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.242     1.677 r  myXVGA/address[3]_i_3/O
                         net (fo=1, routed)           0.177     1.854    myXVGA/address[3]_i_3_n_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I1_O)        0.248     2.102 r  myXVGA/address[3]_i_1/O
                         net (fo=4, routed)           0.242     2.344    myCurve/E[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.220    14.700    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[3]/C
                         clock pessimism              0.368    15.068    
                         clock uncertainty           -0.132    14.936    
    SLICE_X3Y94          FDRE (Setup_fdre_C_CE)      -0.300    14.636    myCurve/address_reg[3]
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.345ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.028%)  route 1.962ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 f  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 r  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.740     1.693    myXVGA/hblank_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.097     1.790 r  myXVGA/displayY[9]_i_1/O
                         net (fo=12, routed)          0.464     2.254    myXVGA/displayY0
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myXVGA/clk_out1
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[6]/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.132    14.913    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.314    14.599    myXVGA/displayY_reg[6]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 12.345    

Slack (MET) :             12.345ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.028%)  route 1.962ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 f  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 r  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.740     1.693    myXVGA/hblank_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.097     1.790 r  myXVGA/displayY[9]_i_1/O
                         net (fo=12, routed)          0.464     2.254    myXVGA/displayY0
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myXVGA/clk_out1
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[8]/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.132    14.913    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.314    14.599    myXVGA/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 12.345    

Slack (MET) :             12.345ns  (required time - arrival time)
  Source:                 myXVGA/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myXVGA/displayY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.587ns (23.028%)  route 1.962ns (76.973%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 14.697 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.295ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.322    -0.295    myXVGA/clk_out1
    SLICE_X2Y93          FDRE                                         r  myXVGA/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.393     0.098 f  myXVGA/displayX_reg[7]/Q
                         net (fo=10, routed)          0.758     0.856    myXVGA/displayX[7]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.097     0.953 r  myXVGA/hblank_i_2/O
                         net (fo=3, routed)           0.740     1.693    myXVGA/hblank_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.097     1.790 r  myXVGA/displayY[9]_i_1/O
                         net (fo=12, routed)          0.464     2.254    myXVGA/displayY0
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         1.217    14.697    myXVGA/clk_out1
    SLICE_X5Y98          FDRE                                         r  myXVGA/displayY_reg[9]/C
                         clock pessimism              0.348    15.045    
                         clock uncertainty           -0.132    14.913    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.314    14.599    myXVGA/displayY_reg[9]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 12.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 myCurve/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.991%)  route 0.159ns (46.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myCurve/address_reg[2]/Q
                         net (fo=4, routed)           0.159    -0.261    Buffer/Q[2]
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.216 r  Buffer/ram1_addrb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    Buffer/ram1_addrb[2]
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[2]/C
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.132    -0.392    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.091    -0.301    Buffer/ram1_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 myCurve/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.835%)  route 0.160ns (46.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myCurve/address_reg[2]/Q
                         net (fo=4, routed)           0.160    -0.260    Buffer/Q[2]
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.045    -0.215 r  Buffer/ram1_addrb[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    Buffer/ram1_addrb[3]
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X7Y94          FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.132    -0.392    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.092    -0.300    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adcc/dataOut_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Trigger/previousData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.002%)  route 0.203ns (58.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    adcc/CLK
    SLICE_X11Y95         FDRE                                         r  adcc/dataOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  adcc/dataOut_reg[8]/Q
                         net (fo=5, routed)           0.203    -0.245    Trigger/out[6]
    SLICE_X9Y94          FDRE                                         r  Trigger/previousData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Trigger/CLK
    SLICE_X9Y94          FDRE                                         r  Trigger/previousData_reg[8]/C
                         clock pessimism              0.275    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.076    -0.344    Trigger/previousData_reg[8]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/pointer0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.514%)  route 0.170ns (44.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    Buffer/CLK
    SLICE_X8Y93          FDRE                                         r  Buffer/pointer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/pointer0_reg[0]/Q
                         net (fo=6, routed)           0.170    -0.255    Buffer/pointer0_reg__0[0]
    SLICE_X8Y94          LUT4 (Prop_lut4_I2_O)        0.048    -0.207 r  Buffer/pointer0[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    Buffer/p_0_in__0[3]
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Buffer/CLK
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[3]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.131    -0.310    Buffer/pointer0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Buffer/trigger_address0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addrb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.215ns (59.778%)  route 0.145ns (40.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.603    -0.561    Buffer/CLK
    SLICE_X6Y94          FDRE                                         r  Buffer/trigger_address0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  Buffer/trigger_address0_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.253    myCurve/trigger_address0_reg[1][0]
    SLICE_X7Y94          LUT4 (Prop_lut4_I1_O)        0.051    -0.202 r  myCurve/ram0_addrb[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    Buffer/address_reg[0][1]
    SLICE_X7Y94          FDRE                                         r  Buffer/ram0_addrb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X7Y94          FDRE                                         r  Buffer/ram0_addrb_reg[1]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.132    -0.416    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.107    -0.309    Buffer/ram0_addrb_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 myXVGA/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.222%)  route 0.178ns (55.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myXVGA/clk_out1
    SLICE_X3Y96          FDRE                                         r  myXVGA/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myXVGA/vsync_reg/Q
                         net (fo=2, routed)           0.178    -0.241    vsync
    SLICE_X2Y99          FDRE                                         r  VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.878    -0.795    CLK65MHZ
    SLICE_X2Y99          FDRE                                         r  VGA_VS_reg/C
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.132    -0.411    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.059    -0.352    VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/pointer0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.161%)  route 0.170ns (44.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    Buffer/CLK
    SLICE_X8Y93          FDRE                                         r  Buffer/pointer0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  Buffer/pointer0_reg[0]/Q
                         net (fo=6, routed)           0.170    -0.255    Buffer/pointer0_reg__0[0]
    SLICE_X8Y94          LUT3 (Prop_lut3_I1_O)        0.045    -0.210 r  Buffer/pointer0[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    Buffer/p_0_in__0[2]
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Buffer/CLK
    SLICE_X8Y94          FDRE                                         r  Buffer/pointer0_reg[2]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.321    Buffer/pointer0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Buffer/pointer0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addra_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.148ns (52.364%)  route 0.135ns (47.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.575    -0.589    Buffer/CLK
    SLICE_X8Y93          FDRE                                         r  Buffer/pointer0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.148    -0.441 r  Buffer/pointer0_reg[1]/Q
                         net (fo=5, routed)           0.135    -0.307    Buffer/pointer0_reg__0[1]
    SLICE_X8Y95          FDRE                                         r  Buffer/ram0_addra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.846    -0.827    Buffer/CLK
    SLICE_X8Y95          FDRE                                         r  Buffer/ram0_addra_reg[1]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.132    -0.441    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.023    -0.418    Buffer/ram0_addra_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 myXVGA/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            myCurve/address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.340%)  route 0.162ns (49.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myXVGA/clk_out1
    SLICE_X2Y95          FDRE                                         r  myXVGA/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  myXVGA/displayX_reg[0]/Q
                         net (fo=12, routed)          0.162    -0.234    myCurve/D[0]
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.877    -0.796    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[0]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.132    -0.412    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.066    -0.346    myCurve/address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 myCurve/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            Buffer/ram0_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.660%)  route 0.189ns (50.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.604    -0.560    myCurve/clk_out1
    SLICE_X3Y94          FDRE                                         r  myCurve/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  myCurve/address_reg[2]/Q
                         net (fo=4, routed)           0.189    -0.231    Buffer/Q[2]
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  Buffer/ram0_addrb[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    Buffer/ram0_addrb[2]
    SLICE_X5Y94          FDRE                                         r  Buffer/ram0_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout1_buf/O
                         net (fo=122, routed)         0.874    -0.799    Buffer/CLK
    SLICE_X5Y94          FDRE                                         r  Buffer/ram0_addrb_reg[2]/C
                         clock pessimism              0.275    -0.524    
                         clock uncertainty            0.132    -0.392    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.091    -0.301    Buffer/ram0_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.115    





