

================================================================
== Vivado HLS Report for 'pix_average'
================================================================
* Date:           Tue Jan 23 17:37:09 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     1.616|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10251|  10251|  10251|  10251|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- ImageLoop  |  10248|  10248|        10|          1|          1|  10240|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     391|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|     976|      16|
|Memory           |      104|      -|     168|       0|
|Multiplexer      |        -|      -|       -|     489|
|Register         |        0|      -|    1193|     179|
+-----------------+---------+-------+--------+--------+
|Total            |      104|     16|    2337|    1075|
+-----------------+---------+-------+--------+--------+
|Available        |     1080|   1700|  406256|  203128|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        9|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+-------+-----+----+
    |                Instance                |               Module               | BRAM_18K| DSP48E|  FF | LUT|
    +----------------------------------------+------------------------------------+---------+-------+-----+----+
    |myproject_axi_mul_23ns_21ns_44_6_1_U5   |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U6   |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U7   |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U8   |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U9   |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U10  |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U11  |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    |myproject_axi_mul_23ns_21ns_44_6_1_U12  |myproject_axi_mul_23ns_21ns_44_6_1  |        0|      2|  122|   2|
    +----------------------------------------+------------------------------------+---------+-------+-----+----+
    |Total                                   |                                    |        0|     16|  976|  16|
    +----------------------------------------+------------------------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+----+----+-------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF | LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+----+----+-------+-----+------+-------------+
    |sum_V_0_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_1_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_2_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_3_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_4_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_5_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_6_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    |sum_V_7_U  |pix_average_sum_V_0  |       13|  21|   0|  10240|   21|     1|       215040|
    +-----------+---------------------+---------+----+----+-------+-----+------+-------------+
    |Total      |                     |      104| 168|   0|  81920|  168|     8|      1720320|
    +-----------+---------------------+---------+----+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_485_p2                      |     +    |      0|  0|  21|          14|           1|
    |ret_V_7_1_fu_629_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_2_fu_648_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_3_fu_667_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_4_fu_686_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_5_fu_705_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_6_fu_724_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_7_fu_743_p2                |     +    |      0|  0|  28|          21|          21|
    |ret_V_7_fu_610_p2                  |     +    |      0|  0|  28|          21|          21|
    |tmp_5_fu_1087_p2                   |     +    |      0|  0|  39|          32|           1|
    |StreamIn_V_Data_V0_status          |    and   |      0|  0|   2|           1|           1|
    |StreamOut_V_Data_V1_status         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter9  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1196                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1199                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_166                   |    and   |      0|  0|   2|           1|           1|
    |tmp_6_fu_467_p2                    |   icmp   |      0|  0|  20|          32|           9|
    |tmp_8_fu_473_p2                    |   icmp   |      0|  0|  20|          32|           9|
    |tmp_s_fu_479_p2                    |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |storemerge_fu_1092_p3              |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 391|         305|         215|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |StreamIn_V_Data_V_blk_n                |   9|          2|    1|          2|
    |StreamIn_V_User_V_blk_n                |   9|          2|    1|          2|
    |StreamOut_V_Data_V_blk_n               |   9|          2|    1|          2|
    |StreamOut_V_User_V_blk_n               |   9|          2|    1|          2|
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9                |   9|          2|    1|          2|
    |ap_phi_mux_output_buf_4_phi_fu_422_p6  |  21|          4|  132|        528|
    |i_reg_408                              |   9|          2|   14|         28|
    |real_start                             |   9|          2|    1|          2|
    |sum_V_0_address0                       |  15|          3|   14|         42|
    |sum_V_0_address1                       |  15|          3|   14|         42|
    |sum_V_0_d1                             |  15|          3|   21|         63|
    |sum_V_1_address0                       |  15|          3|   14|         42|
    |sum_V_1_address1                       |  15|          3|   14|         42|
    |sum_V_1_d1                             |  15|          3|   21|         63|
    |sum_V_2_address0                       |  15|          3|   14|         42|
    |sum_V_2_address1                       |  15|          3|   14|         42|
    |sum_V_2_d1                             |  15|          3|   21|         63|
    |sum_V_3_address0                       |  15|          3|   14|         42|
    |sum_V_3_address1                       |  15|          3|   14|         42|
    |sum_V_3_d1                             |  15|          3|   21|         63|
    |sum_V_4_address0                       |  15|          3|   14|         42|
    |sum_V_4_address1                       |  15|          3|   14|         42|
    |sum_V_4_d1                             |  15|          3|   21|         63|
    |sum_V_5_address0                       |  15|          3|   14|         42|
    |sum_V_5_address1                       |  15|          3|   14|         42|
    |sum_V_5_d1                             |  15|          3|   21|         63|
    |sum_V_6_address0                       |  15|          3|   14|         42|
    |sum_V_6_address1                       |  15|          3|   14|         42|
    |sum_V_6_d1                             |  15|          3|   21|         63|
    |sum_V_7_address0                       |  15|          3|   14|         42|
    |sum_V_7_address1                       |  15|          3|   14|         42|
    |sum_V_7_d1                             |  15|          3|   21|         63|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 489|         99|  547|       1753|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    4|   0|    4|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9  |    1|   0|    1|          0|
    |cntr                     |   32|   0|   32|          0|
    |cntr_load_reg_1104       |   32|   0|   32|          0|
    |i_reg_408                |   14|   0|   14|          0|
    |output_buf_reg_396       |  132|   0|  132|          0|
    |p_Result_9_1_reg_1291    |   16|   0|   16|          0|
    |p_Result_9_2_reg_1301    |   16|   0|   16|          0|
    |p_Result_9_3_reg_1311    |   16|   0|   16|          0|
    |p_Result_9_4_reg_1321    |   16|   0|   16|          0|
    |p_Result_9_5_reg_1331    |   16|   0|   16|          0|
    |p_Result_9_6_reg_1341    |   16|   0|   16|          0|
    |p_Result_9_7_reg_1351    |   16|   0|   16|          0|
    |reg_431                  |   21|   0|   21|          0|
    |reg_435                  |   21|   0|   21|          0|
    |reg_439                  |   21|   0|   21|          0|
    |reg_443                  |   21|   0|   21|          0|
    |reg_447                  |   21|   0|   21|          0|
    |reg_451                  |   21|   0|   21|          0|
    |reg_455                  |   21|   0|   21|          0|
    |reg_459                  |   21|   0|   21|          0|
    |ret_V_7_1_reg_1296       |   21|   0|   21|          0|
    |ret_V_7_2_reg_1306       |   21|   0|   21|          0|
    |ret_V_7_3_reg_1316       |   21|   0|   21|          0|
    |ret_V_7_4_reg_1326       |   21|   0|   21|          0|
    |ret_V_7_5_reg_1336       |   21|   0|   21|          0|
    |ret_V_7_6_reg_1346       |   21|   0|   21|          0|
    |ret_V_7_7_reg_1356       |   21|   0|   21|          0|
    |ret_V_7_reg_1286         |   21|   0|   21|          0|
    |start_once_reg           |    1|   0|    1|          0|
    |sum_V_0_addr_1_reg_1127  |   14|   0|   14|          0|
    |sum_V_0_addr_reg_1175    |   14|   0|   14|          0|
    |sum_V_1_addr_1_reg_1133  |   14|   0|   14|          0|
    |sum_V_1_addr_reg_1181    |   14|   0|   14|          0|
    |sum_V_2_addr_1_reg_1139  |   14|   0|   14|          0|
    |sum_V_2_addr_reg_1187    |   14|   0|   14|          0|
    |sum_V_3_addr_1_reg_1145  |   14|   0|   14|          0|
    |sum_V_3_addr_reg_1193    |   14|   0|   14|          0|
    |sum_V_4_addr_1_reg_1151  |   14|   0|   14|          0|
    |sum_V_4_addr_reg_1199    |   14|   0|   14|          0|
    |sum_V_5_addr_1_reg_1157  |   14|   0|   14|          0|
    |sum_V_5_addr_reg_1205    |   14|   0|   14|          0|
    |sum_V_6_addr_1_reg_1163  |   14|   0|   14|          0|
    |sum_V_6_addr_reg_1211    |   14|   0|   14|          0|
    |sum_V_7_addr_1_reg_1169  |   14|   0|   14|          0|
    |sum_V_7_addr_reg_1217    |   14|   0|   14|          0|
    |tmp_12_reg_1361          |   14|   0|   14|          0|
    |tmp_13_reg_1366          |   14|   0|   14|          0|
    |tmp_14_reg_1371          |   14|   0|   14|          0|
    |tmp_15_reg_1376          |   14|   0|   14|          0|
    |tmp_16_reg_1381          |   14|   0|   14|          0|
    |tmp_17_reg_1386          |   14|   0|   14|          0|
    |tmp_18_reg_1391          |   14|   0|   14|          0|
    |tmp_19_reg_1396          |   14|   0|   14|          0|
    |tmp_5_reg_1406           |   32|   0|   32|          0|
    |tmp_6_reg_1109           |    1|   0|    1|          0|
    |tmp_8_reg_1113           |    1|   0|    1|          0|
    |tmp_9_reg_1281           |   16|   0|   16|          0|
    |tmp_Data_V_reg_1223      |  128|   0|  128|          0|
    |tmp_User_V_reg_1235      |    4|   0|    4|          0|
    |tmp_s_reg_1118           |    1|   0|    1|          0|
    |p_Result_9_1_reg_1291    |    0|   8|   16|          0|
    |p_Result_9_2_reg_1301    |    0|   8|   16|          0|
    |p_Result_9_3_reg_1311    |    0|   8|   16|          0|
    |p_Result_9_4_reg_1321    |    0|   8|   16|          0|
    |p_Result_9_5_reg_1331    |    0|   8|   16|          0|
    |p_Result_9_6_reg_1341    |    0|   8|   16|          0|
    |p_Result_9_7_reg_1351    |    0|   8|   16|          0|
    |sum_V_0_addr_1_reg_1127  |    0|   7|   14|          0|
    |sum_V_0_addr_reg_1175    |    0|   7|   14|          0|
    |sum_V_1_addr_1_reg_1133  |    0|   7|   14|          0|
    |sum_V_1_addr_reg_1181    |    0|   7|   14|          0|
    |sum_V_2_addr_1_reg_1139  |    0|   7|   14|          0|
    |sum_V_2_addr_reg_1187    |    0|   7|   14|          0|
    |sum_V_3_addr_1_reg_1145  |    0|   7|   14|          0|
    |sum_V_3_addr_reg_1193    |    0|   7|   14|          0|
    |sum_V_4_addr_1_reg_1151  |    0|   7|   14|          0|
    |sum_V_4_addr_reg_1199    |    0|   7|   14|          0|
    |sum_V_5_addr_1_reg_1157  |    0|   7|   14|          0|
    |sum_V_5_addr_reg_1205    |    0|   7|   14|          0|
    |sum_V_6_addr_1_reg_1163  |    0|   7|   14|          0|
    |sum_V_6_addr_reg_1211    |    0|   7|   14|          0|
    |sum_V_7_addr_1_reg_1169  |    0|   7|   14|          0|
    |sum_V_7_addr_reg_1217    |    0|   7|   14|          0|
    |tmp_9_reg_1281           |    0|   8|   16|          0|
    |tmp_User_V_reg_1235      |    0|   2|    4|          0|
    |tmp_s_reg_1118           |    0|   1|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1193| 179| 1550|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     pix_average    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     pix_average    | return value |
|start_out                  | out |    1| ap_ctrl_hs |     pix_average    | return value |
|start_write                | out |    1| ap_ctrl_hs |     pix_average    | return value |
|StreamIn_V_Data_V_dout     |  in |  128|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_read     | out |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_User_V_dout     |  in |    4|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_read     | out |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamOut_V_Data_V_din     | out |  128|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_Data_V_full_n  |  in |    1|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_Data_V_write   | out |    1|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_User_V_din     | out |    4|   ap_fifo  | StreamOut_V_User_V |    pointer   |
|StreamOut_V_User_V_full_n  |  in |    1|   ap_fifo  | StreamOut_V_User_V |    pointer   |
|StreamOut_V_User_V_write   | out |    1|   ap_fifo  | StreamOut_V_User_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (tmp_s)
	3  / (!tmp_s)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamOut_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str80, i32 0, i32 0, [1 x i8]* @p_str81, [1 x i8]* @p_str82, [1 x i8]* @p_str83, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str84, [1 x i8]* @p_str85)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamOut_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str73, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str77, [1 x i8]* @p_str78)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamIn_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamIn_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cntr_load = load i32* @cntr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:197]   --->   Operation 18 'load' 'cntr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.14ns)   --->   "%tmp_6 = icmp ult i32 %cntr_load, 499" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:197]   --->   Operation 19 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.14ns)   --->   "%tmp_8 = icmp eq i32 %cntr_load, 499" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:204]   --->   Operation 20 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.83ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%output_buf = phi i132 [ undef, %codeRepl ], [ %output_buf_1, %.loopexit247 ]"   --->   Operation 22 'phi' 'output_buf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i14 [ 0, %codeRepl ], [ %i_2, %.loopexit247 ]"   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.01ns)   --->   "%tmp_s = icmp eq i14 %i, -6144" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 24 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10240, i64 10240, i64 10240)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.38ns)   --->   "%i_2 = add i14 %i, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 26 'add' 'i_2' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %._crit_edge250, label %1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %.preheader246.preheader, label %2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:197]   --->   Operation 28 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i3 = zext i14 %i to i64" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 29 'zext' 'i3' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sum_V_0_addr_1 = getelementptr [10240 x i21]* @sum_V_0, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 30 'getelementptr' 'sum_V_0_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 31 [3/3] (0.83ns)   --->   "%sum_V_0_load_1 = load i21* %sum_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 31 'load' 'sum_V_0_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sum_V_1_addr_1 = getelementptr [10240 x i21]* @sum_V_1, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 32 'getelementptr' 'sum_V_1_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 33 [3/3] (0.83ns)   --->   "%sum_V_1_load_1 = load i21* %sum_V_1_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 33 'load' 'sum_V_1_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sum_V_2_addr_1 = getelementptr [10240 x i21]* @sum_V_2, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 34 'getelementptr' 'sum_V_2_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 35 [3/3] (0.83ns)   --->   "%sum_V_2_load_1 = load i21* %sum_V_2_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 35 'load' 'sum_V_2_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sum_V_3_addr_1 = getelementptr [10240 x i21]* @sum_V_3, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 36 'getelementptr' 'sum_V_3_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 37 [3/3] (0.83ns)   --->   "%sum_V_3_load_1 = load i21* %sum_V_3_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 37 'load' 'sum_V_3_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sum_V_4_addr_1 = getelementptr [10240 x i21]* @sum_V_4, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 38 'getelementptr' 'sum_V_4_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (0.83ns)   --->   "%sum_V_4_load_1 = load i21* %sum_V_4_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 39 'load' 'sum_V_4_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sum_V_5_addr_1 = getelementptr [10240 x i21]* @sum_V_5, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 40 'getelementptr' 'sum_V_5_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 41 [3/3] (0.83ns)   --->   "%sum_V_5_load_1 = load i21* %sum_V_5_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 41 'load' 'sum_V_5_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sum_V_6_addr_1 = getelementptr [10240 x i21]* @sum_V_6, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 42 'getelementptr' 'sum_V_6_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 43 [3/3] (0.83ns)   --->   "%sum_V_6_load_1 = load i21* %sum_V_6_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 43 'load' 'sum_V_6_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sum_V_7_addr_1 = getelementptr [10240 x i21]* @sum_V_7, i64 0, i64 %i3" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 44 'getelementptr' 'sum_V_7_addr_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_2 : Operation 45 [3/3] (0.83ns)   --->   "%sum_V_7_load_1 = load i21* %sum_V_7_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 45 'load' 'sum_V_7_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i2 = zext i14 %i to i64" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 46 'zext' 'i2' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sum_V_0_addr = getelementptr [10240 x i21]* @sum_V_0, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 47 'getelementptr' 'sum_V_0_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 48 [3/3] (0.83ns)   --->   "%sum_V_0_load = load i21* %sum_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 48 'load' 'sum_V_0_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sum_V_1_addr = getelementptr [10240 x i21]* @sum_V_1, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 49 'getelementptr' 'sum_V_1_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 50 [3/3] (0.83ns)   --->   "%sum_V_1_load = load i21* %sum_V_1_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 50 'load' 'sum_V_1_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sum_V_2_addr = getelementptr [10240 x i21]* @sum_V_2, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 51 'getelementptr' 'sum_V_2_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 52 [3/3] (0.83ns)   --->   "%sum_V_2_load = load i21* %sum_V_2_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 52 'load' 'sum_V_2_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sum_V_3_addr = getelementptr [10240 x i21]* @sum_V_3, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 53 'getelementptr' 'sum_V_3_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 54 [3/3] (0.83ns)   --->   "%sum_V_3_load = load i21* %sum_V_3_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 54 'load' 'sum_V_3_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sum_V_4_addr = getelementptr [10240 x i21]* @sum_V_4, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 55 'getelementptr' 'sum_V_4_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 56 [3/3] (0.83ns)   --->   "%sum_V_4_load = load i21* %sum_V_4_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 56 'load' 'sum_V_4_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sum_V_5_addr = getelementptr [10240 x i21]* @sum_V_5, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 57 'getelementptr' 'sum_V_5_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 58 [3/3] (0.83ns)   --->   "%sum_V_5_load = load i21* %sum_V_5_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 58 'load' 'sum_V_5_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sum_V_6_addr = getelementptr [10240 x i21]* @sum_V_6, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 59 'getelementptr' 'sum_V_6_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 60 [3/3] (0.83ns)   --->   "%sum_V_6_load = load i21* %sum_V_6_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 60 'load' 'sum_V_6_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sum_V_7_addr = getelementptr [10240 x i21]* @sum_V_7, i64 0, i64 %i2" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 61 'getelementptr' 'sum_V_7_addr' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_2 : Operation 62 [3/3] (0.83ns)   --->   "%sum_V_7_load = load i21* %sum_V_7_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 62 'load' 'sum_V_7_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 63 [2/3] (0.83ns)   --->   "%sum_V_0_load_1 = load i21* %sum_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 63 'load' 'sum_V_0_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 64 [2/3] (0.83ns)   --->   "%sum_V_1_load_1 = load i21* %sum_V_1_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 64 'load' 'sum_V_1_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 65 [2/3] (0.83ns)   --->   "%sum_V_2_load_1 = load i21* %sum_V_2_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 65 'load' 'sum_V_2_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 66 [2/3] (0.83ns)   --->   "%sum_V_3_load_1 = load i21* %sum_V_3_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 66 'load' 'sum_V_3_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 67 [2/3] (0.83ns)   --->   "%sum_V_4_load_1 = load i21* %sum_V_4_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 67 'load' 'sum_V_4_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 68 [2/3] (0.83ns)   --->   "%sum_V_5_load_1 = load i21* %sum_V_5_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 68 'load' 'sum_V_5_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 69 [2/3] (0.83ns)   --->   "%sum_V_6_load_1 = load i21* %sum_V_6_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 69 'load' 'sum_V_6_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 70 [2/3] (0.83ns)   --->   "%sum_V_7_load_1 = load i21* %sum_V_7_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 70 'load' 'sum_V_7_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 71 [2/3] (0.83ns)   --->   "%sum_V_0_load = load i21* %sum_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 71 'load' 'sum_V_0_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 72 [2/3] (0.83ns)   --->   "%sum_V_1_load = load i21* %sum_V_1_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 72 'load' 'sum_V_1_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 73 [2/3] (0.83ns)   --->   "%sum_V_2_load = load i21* %sum_V_2_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 73 'load' 'sum_V_2_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 74 [2/3] (0.83ns)   --->   "%sum_V_3_load = load i21* %sum_V_3_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 74 'load' 'sum_V_3_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 75 [2/3] (0.83ns)   --->   "%sum_V_4_load = load i21* %sum_V_4_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 75 'load' 'sum_V_4_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 76 [2/3] (0.83ns)   --->   "%sum_V_5_load = load i21* %sum_V_5_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 76 'load' 'sum_V_5_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 77 [2/3] (0.83ns)   --->   "%sum_V_6_load = load i21* %sum_V_6_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 77 'load' 'sum_V_6_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_3 : Operation 78 [2/3] (0.83ns)   --->   "%sum_V_7_load = load i21* %sum_V_7_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 78 'load' 'sum_V_7_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 79 [1/1] (0.69ns)   --->   "%empty_24 = call { i128, i4 } @_ssdm_op_Read.ap_fifo.volatile.i128P.i4P(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:195]   --->   Operation 79 'read' 'empty_24' <Predicate = (!tmp_s)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_Data_V = extractvalue { i128, i4 } %empty_24, 0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:195]   --->   Operation 80 'extractvalue' 'tmp_Data_V' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_User_V = extractvalue { i128, i4 } %empty_24, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:195]   --->   Operation 81 'extractvalue' 'tmp_User_V' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_4 : Operation 82 [1/3] (0.83ns)   --->   "%sum_V_0_load_1 = load i21* %sum_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 82 'load' 'sum_V_0_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 83 [1/3] (0.83ns)   --->   "%sum_V_1_load_1 = load i21* %sum_V_1_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 83 'load' 'sum_V_1_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 84 [1/3] (0.83ns)   --->   "%sum_V_2_load_1 = load i21* %sum_V_2_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 84 'load' 'sum_V_2_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 85 [1/3] (0.83ns)   --->   "%sum_V_3_load_1 = load i21* %sum_V_3_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 85 'load' 'sum_V_3_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 86 [1/3] (0.83ns)   --->   "%sum_V_4_load_1 = load i21* %sum_V_4_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 86 'load' 'sum_V_4_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 87 [1/3] (0.83ns)   --->   "%sum_V_5_load_1 = load i21* %sum_V_5_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 87 'load' 'sum_V_5_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 88 [1/3] (0.83ns)   --->   "%sum_V_6_load_1 = load i21* %sum_V_6_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 88 'load' 'sum_V_6_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 89 [1/3] (0.83ns)   --->   "%sum_V_7_load_1 = load i21* %sum_V_7_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 89 'load' 'sum_V_7_load_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 90 [1/3] (0.83ns)   --->   "%sum_V_0_load = load i21* %sum_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 90 'load' 'sum_V_0_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 91 [1/3] (0.83ns)   --->   "%sum_V_1_load = load i21* %sum_V_1_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 91 'load' 'sum_V_1_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 92 [1/3] (0.83ns)   --->   "%sum_V_2_load = load i21* %sum_V_2_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 92 'load' 'sum_V_2_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 93 [1/3] (0.83ns)   --->   "%sum_V_3_load = load i21* %sum_V_3_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 93 'load' 'sum_V_3_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 94 [1/3] (0.83ns)   --->   "%sum_V_4_load = load i21* %sum_V_4_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 94 'load' 'sum_V_4_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 95 [1/3] (0.83ns)   --->   "%sum_V_5_load = load i21* %sum_V_5_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 95 'load' 'sum_V_5_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 96 [1/3] (0.83ns)   --->   "%sum_V_6_load = load i21* %sum_V_6_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 96 'load' 'sum_V_6_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_4 : Operation 97 [1/3] (0.83ns)   --->   "%sum_V_7_load = load i21* %sum_V_7_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 97 'load' 'sum_V_7_load' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>

State 5 <SV = 4> <Delay = 1.43>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext2_cast = zext i21 %sum_V_0_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 98 'zext' 'zext2_cast' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 99 [6/6] (1.37ns)   --->   "%mul1 = mul i44 2151788, %zext2_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 99 'mul' 'mul1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext3_cast = zext i21 %sum_V_1_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 100 'zext' 'zext3_cast' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 101 [6/6] (1.37ns)   --->   "%mul3 = mul i44 2151788, %zext3_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 101 'mul' 'mul3' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext5_cast = zext i21 %sum_V_2_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 102 'zext' 'zext5_cast' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 103 [6/6] (1.37ns)   --->   "%mul4 = mul i44 2151788, %zext5_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 103 'mul' 'mul4' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext6_cast = zext i21 %sum_V_3_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 104 'zext' 'zext6_cast' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 105 [6/6] (1.37ns)   --->   "%mul6 = mul i44 2151788, %zext6_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 105 'mul' 'mul6' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext7_cast = zext i21 %sum_V_4_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 106 'zext' 'zext7_cast' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 107 [6/6] (1.37ns)   --->   "%mul8 = mul i44 2151788, %zext7_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 107 'mul' 'mul8' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext4_cast = zext i21 %sum_V_5_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 108 'zext' 'zext4_cast' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 109 [6/6] (1.37ns)   --->   "%mul5 = mul i44 2151788, %zext4_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 109 'mul' 'mul5' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext1_cast = zext i21 %sum_V_6_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 110 'zext' 'zext1_cast' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 111 [6/6] (1.37ns)   --->   "%mul2 = mul i44 2151788, %zext1_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 111 'mul' 'mul2' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_cast = zext i21 %sum_V_7_load_1 to i44" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 112 'zext' 'zext_cast' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_5 : Operation 113 [6/6] (1.37ns)   --->   "%mul = mul i44 2151788, %zext_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 113 'mul' 'mul' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i128 %tmp_Data_V to i16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 114 'trunc' 'tmp_9' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %tmp_9 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 115 'zext' 'rhs_V' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.43ns)   --->   "%ret_V_7 = add i21 %rhs_V, %sum_V_0_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 116 'add' 'ret_V_7' <Predicate = (!tmp_s & tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_9_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 16, i32 31)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 117 'partselect' 'p_Result_9_1' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i16 %p_Result_9_1 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 118 'zext' 'rhs_V_1' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (1.43ns)   --->   "%ret_V_7_1 = add i21 %rhs_V_1, %sum_V_1_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 119 'add' 'ret_V_7_1' <Predicate = (!tmp_s & tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_9_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 32, i32 47)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 120 'partselect' 'p_Result_9_2' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i16 %p_Result_9_2 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 121 'zext' 'rhs_V_2' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.43ns)   --->   "%ret_V_7_2 = add i21 %rhs_V_2, %sum_V_2_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 122 'add' 'ret_V_7_2' <Predicate = (!tmp_s & tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_9_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 48, i32 63)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 123 'partselect' 'p_Result_9_3' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%rhs_V_3 = zext i16 %p_Result_9_3 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 124 'zext' 'rhs_V_3' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (1.43ns)   --->   "%ret_V_7_3 = add i21 %rhs_V_3, %sum_V_3_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 125 'add' 'ret_V_7_3' <Predicate = (!tmp_s & tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_9_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 64, i32 79)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 126 'partselect' 'p_Result_9_4' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i16 %p_Result_9_4 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 127 'zext' 'rhs_V_4' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (1.43ns)   --->   "%ret_V_7_4 = add i21 %rhs_V_4, %sum_V_4_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 128 'add' 'ret_V_7_4' <Predicate = (!tmp_s & tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_9_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 80, i32 95)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 129 'partselect' 'p_Result_9_5' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i16 %p_Result_9_5 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 130 'zext' 'rhs_V_5' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.43ns)   --->   "%ret_V_7_5 = add i21 %rhs_V_5, %sum_V_5_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 131 'add' 'ret_V_7_5' <Predicate = (!tmp_s & tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_9_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 96, i32 111)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 132 'partselect' 'p_Result_9_6' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%rhs_V_6 = zext i16 %p_Result_9_6 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 133 'zext' 'rhs_V_6' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (1.43ns)   --->   "%ret_V_7_6 = add i21 %rhs_V_6, %sum_V_6_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 134 'add' 'ret_V_7_6' <Predicate = (!tmp_s & tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_9_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 112, i32 127)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 135 'partselect' 'p_Result_9_7' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%rhs_V_7 = zext i16 %p_Result_9_7 to i21" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 136 'zext' 'rhs_V_7' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (1.43ns)   --->   "%ret_V_7_7 = add i21 %rhs_V_7, %sum_V_7_load" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 137 'add' 'ret_V_7_7' <Predicate = (!tmp_s & tmp_6)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.37>
ST_6 : Operation 138 [5/6] (1.37ns)   --->   "%mul1 = mul i44 2151788, %zext2_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 138 'mul' 'mul1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_0_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:217]   --->   Operation 139 'store' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 140 [5/6] (1.37ns)   --->   "%mul3 = mul i44 2151788, %zext3_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 140 'mul' 'mul3' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_1_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:217]   --->   Operation 141 'store' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 142 [5/6] (1.37ns)   --->   "%mul4 = mul i44 2151788, %zext5_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 142 'mul' 'mul4' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_2_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:217]   --->   Operation 143 'store' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 144 [5/6] (1.37ns)   --->   "%mul6 = mul i44 2151788, %zext6_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 144 'mul' 'mul6' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_3_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:217]   --->   Operation 145 'store' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 146 [5/6] (1.37ns)   --->   "%mul8 = mul i44 2151788, %zext7_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 146 'mul' 'mul8' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_4_addr_1, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:217]   --->   Operation 147 'store' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 148 [5/6] (1.37ns)   --->   "%mul5 = mul i44 2151788, %zext4_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 148 'mul' 'mul5' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_5_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:217]   --->   Operation 149 'store' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 150 [5/6] (1.37ns)   --->   "%mul2 = mul i44 2151788, %zext1_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 150 'mul' 'mul2' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_6_addr_1, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:217]   --->   Operation 151 'store' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 152 [5/6] (1.37ns)   --->   "%mul = mul i44 2151788, %zext_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 152 'mul' 'mul' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.83ns)   --->   "store i21 0, i21* %sum_V_7_addr_1, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:217]   --->   Operation 153 'store' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 154 [1/1] (0.83ns)   --->   "store i21 %ret_V_7, i21* %sum_V_0_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 154 'store' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 155 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_1, i21* %sum_V_1_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 155 'store' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 156 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_2, i21* %sum_V_2_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 156 'store' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 157 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_3, i21* %sum_V_3_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 157 'store' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 158 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_4, i21* %sum_V_4_addr, align 16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 158 'store' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 159 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_5, i21* %sum_V_5_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 159 'store' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 160 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_6, i21* %sum_V_6_addr, align 8" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 160 'store' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>
ST_6 : Operation 161 [1/1] (0.83ns)   --->   "store i21 %ret_V_7_7, i21* %sum_V_7_addr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:202]   --->   Operation 161 'store' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.83> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 2> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 21> <Depth = 10240> <RAM>

State 7 <SV = 6> <Delay = 1.37>
ST_7 : Operation 162 [4/6] (1.37ns)   --->   "%mul1 = mul i44 2151788, %zext2_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 162 'mul' 'mul1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [4/6] (1.37ns)   --->   "%mul3 = mul i44 2151788, %zext3_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 163 'mul' 'mul3' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [4/6] (1.37ns)   --->   "%mul4 = mul i44 2151788, %zext5_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 164 'mul' 'mul4' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [4/6] (1.37ns)   --->   "%mul6 = mul i44 2151788, %zext6_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 165 'mul' 'mul6' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [4/6] (1.37ns)   --->   "%mul8 = mul i44 2151788, %zext7_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 166 'mul' 'mul8' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [4/6] (1.37ns)   --->   "%mul5 = mul i44 2151788, %zext4_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 167 'mul' 'mul5' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [4/6] (1.37ns)   --->   "%mul2 = mul i44 2151788, %zext1_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 168 'mul' 'mul2' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [4/6] (1.37ns)   --->   "%mul = mul i44 2151788, %zext_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 169 'mul' 'mul' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.37>
ST_8 : Operation 170 [3/6] (1.37ns)   --->   "%mul1 = mul i44 2151788, %zext2_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 170 'mul' 'mul1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [3/6] (1.37ns)   --->   "%mul3 = mul i44 2151788, %zext3_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 171 'mul' 'mul3' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [3/6] (1.37ns)   --->   "%mul4 = mul i44 2151788, %zext5_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 172 'mul' 'mul4' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [3/6] (1.37ns)   --->   "%mul6 = mul i44 2151788, %zext6_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 173 'mul' 'mul6' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [3/6] (1.37ns)   --->   "%mul8 = mul i44 2151788, %zext7_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 174 'mul' 'mul8' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [3/6] (1.37ns)   --->   "%mul5 = mul i44 2151788, %zext4_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 175 'mul' 'mul5' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [3/6] (1.37ns)   --->   "%mul2 = mul i44 2151788, %zext1_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 176 'mul' 'mul2' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [3/6] (1.37ns)   --->   "%mul = mul i44 2151788, %zext_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 177 'mul' 'mul' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.37>
ST_9 : Operation 178 [2/6] (1.37ns)   --->   "%mul1 = mul i44 2151788, %zext2_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 178 'mul' 'mul1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [2/6] (1.37ns)   --->   "%mul3 = mul i44 2151788, %zext3_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 179 'mul' 'mul3' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [2/6] (1.37ns)   --->   "%mul4 = mul i44 2151788, %zext5_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 180 'mul' 'mul4' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [2/6] (1.37ns)   --->   "%mul6 = mul i44 2151788, %zext6_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 181 'mul' 'mul6' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [2/6] (1.37ns)   --->   "%mul8 = mul i44 2151788, %zext7_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 182 'mul' 'mul8' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [2/6] (1.37ns)   --->   "%mul5 = mul i44 2151788, %zext4_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 183 'mul' 'mul5' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [2/6] (1.37ns)   --->   "%mul2 = mul i44 2151788, %zext1_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 184 'mul' 'mul2' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [2/6] (1.37ns)   --->   "%mul = mul i44 2151788, %zext_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 185 'mul' 'mul' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.37>
ST_10 : Operation 186 [1/6] (1.37ns)   --->   "%mul1 = mul i44 2151788, %zext2_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 186 'mul' 'mul1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_12 = call i14 @_ssdm_op_PartSelect.i14.i44.i32.i32(i44 %mul1, i32 30, i32 43)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 187 'partselect' 'tmp_12' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 188 [1/6] (1.37ns)   --->   "%mul3 = mul i44 2151788, %zext3_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 188 'mul' 'mul3' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i44.i32.i32(i44 %mul3, i32 30, i32 43)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 189 'partselect' 'tmp_13' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 190 [1/6] (1.37ns)   --->   "%mul4 = mul i44 2151788, %zext5_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 190 'mul' 'mul4' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_14 = call i14 @_ssdm_op_PartSelect.i14.i44.i32.i32(i44 %mul4, i32 30, i32 43)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 191 'partselect' 'tmp_14' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 192 [1/6] (1.37ns)   --->   "%mul6 = mul i44 2151788, %zext6_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 192 'mul' 'mul6' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_15 = call i14 @_ssdm_op_PartSelect.i14.i44.i32.i32(i44 %mul6, i32 30, i32 43)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 193 'partselect' 'tmp_15' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 194 [1/6] (1.37ns)   --->   "%mul8 = mul i44 2151788, %zext7_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 194 'mul' 'mul8' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_16 = call i14 @_ssdm_op_PartSelect.i14.i44.i32.i32(i44 %mul8, i32 30, i32 43)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 195 'partselect' 'tmp_16' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 196 [1/6] (1.37ns)   --->   "%mul5 = mul i44 2151788, %zext4_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 196 'mul' 'mul5' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_17 = call i14 @_ssdm_op_PartSelect.i14.i44.i32.i32(i44 %mul5, i32 30, i32 43)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 197 'partselect' 'tmp_17' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 198 [1/6] (1.37ns)   --->   "%mul2 = mul i44 2151788, %zext1_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 198 'mul' 'mul2' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_18 = call i14 @_ssdm_op_PartSelect.i14.i44.i32.i32(i44 %mul2, i32 30, i32 43)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 199 'partselect' 'tmp_18' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_10 : Operation 200 [1/6] (1.37ns)   --->   "%mul = mul i44 2151788, %zext_cast" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 200 'mul' 'mul' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 1.37> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_19 = call i14 @_ssdm_op_PartSelect.i14.i44.i32.i32(i44 %mul, i32 30, i32 43)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 201 'partselect' 'tmp_19' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.61>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 202 'specloopname' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str6)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 203 'specregionbegin' 'tmp' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:193]   --->   Operation 204 'specpipeline' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.91ns)   --->   "br i1 %tmp_8, label %.preheader.preheader, label %.loopexit247" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:204]   --->   Operation 205 'br' <Predicate = (!tmp_s & !tmp_6)> <Delay = 0.91>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i132 %output_buf to i128" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 206 'trunc' 'tmp_11' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_V_0_trunc = sext i14 %tmp_12 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 207 'sext' 'tmp_V_0_trunc' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_s_25 = call i128 @llvm.part.set.i128.i16(i128 %tmp_11, i16 %tmp_V_0_trunc, i32 0, i32 15)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 208 'partset' 'p_Result_s_25' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_V_1_trunc = sext i14 %tmp_13 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 209 'sext' 'tmp_V_1_trunc' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_12_1 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_s_25, i16 %tmp_V_1_trunc, i32 16, i32 31)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 210 'partset' 'p_Result_12_1' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_V_2_trunc = sext i14 %tmp_14 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 211 'sext' 'tmp_V_2_trunc' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_12_2 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_12_1, i16 %tmp_V_2_trunc, i32 32, i32 47)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 212 'partset' 'p_Result_12_2' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_V_3_trunc = sext i14 %tmp_15 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 213 'sext' 'tmp_V_3_trunc' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_12_3 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_12_2, i16 %tmp_V_3_trunc, i32 48, i32 63)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 214 'partset' 'p_Result_12_3' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_V_4_trunc = sext i14 %tmp_16 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 215 'sext' 'tmp_V_4_trunc' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_12_4 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_12_3, i16 %tmp_V_4_trunc, i32 64, i32 79)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 216 'partset' 'p_Result_12_4' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_V_5_trunc = sext i14 %tmp_17 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 217 'sext' 'tmp_V_5_trunc' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_12_5 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_12_4, i16 %tmp_V_5_trunc, i32 80, i32 95)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 218 'partset' 'p_Result_12_5' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_V_6_trunc = sext i14 %tmp_18 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 219 'sext' 'tmp_V_6_trunc' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_12_6 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_12_5, i16 %tmp_V_6_trunc, i32 96, i32 111)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 220 'partset' 'p_Result_12_6' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_V_7_trunc = sext i14 %tmp_19 to i16" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 221 'sext' 'tmp_V_7_trunc' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_12_7 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_12_6, i16 %tmp_V_7_trunc, i32 112, i32 127)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 222 'partset' 'p_Result_12_7' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%output_buf10_part_se = call i132 @llvm.part.set.i132.i128(i132 %output_buf, i128 %p_Result_12_7, i32 0, i32 127)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:215]   --->   Operation 223 'partset' 'output_buf10_part_se' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.91ns)   --->   "br label %.loopexit247"   --->   Operation 224 'br' <Predicate = (!tmp_s & !tmp_6 & tmp_8)> <Delay = 0.91>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i132 %output_buf to i128" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 225 'trunc' 'tmp_10' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_s = call i128 @llvm.part.set.i128.i16(i128 %tmp_10, i16 %tmp_9, i32 0, i32 15)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 226 'partset' 'p_Result_s' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%p_Result_1 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_s, i16 %p_Result_9_1, i32 16, i32 31)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 227 'partset' 'p_Result_1' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%p_Result_2 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_1, i16 %p_Result_9_2, i32 32, i32 47)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 228 'partset' 'p_Result_2' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%p_Result_3 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_2, i16 %p_Result_9_3, i32 48, i32 63)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 229 'partset' 'p_Result_3' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_4 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_3, i16 %p_Result_9_4, i32 64, i32 79)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 230 'partset' 'p_Result_4' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%p_Result_5 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_4, i16 %p_Result_9_5, i32 80, i32 95)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 231 'partset' 'p_Result_5' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_6 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_5, i16 %p_Result_9_6, i32 96, i32 111)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 232 'partset' 'p_Result_6' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%p_Result_7 = call i128 @llvm.part.set.i128.i16(i128 %p_Result_6, i16 %p_Result_9_7, i32 112, i32 127)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 233 'partset' 'p_Result_7' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%output_buf14_part_se = call i132 @llvm.part.set.i132.i128(i132 %output_buf, i128 %p_Result_7, i32 0, i32 127)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 234 'partset' 'output_buf14_part_se' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.91ns)   --->   "br label %.loopexit247"   --->   Operation 235 'br' <Predicate = (!tmp_s & tmp_6)> <Delay = 0.91>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%output_buf_4 = phi i132 [ %output_buf14_part_se, %.preheader246.preheader ], [ %output_buf10_part_se, %.preheader.preheader ], [ %output_buf, %2 ]" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:201]   --->   Operation 236 'phi' 'output_buf_4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%output_buf_1 = call i132 @llvm.part.set.i132.i4(i132 %output_buf_4, i4 %tmp_User_V, i32 128, i32 131)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:220]   --->   Operation 237 'partset' 'output_buf_1' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_Data_V_4 = trunc i132 %output_buf_4 to i128" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:222]   --->   Operation 238 'trunc' 'tmp_Data_V_4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.69ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 %tmp_Data_V_4, i4 %tmp_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:222]   --->   Operation 239 'write' <Predicate = (!tmp_s)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str6, i32 %tmp)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:223]   --->   Operation 240 'specregionend' 'empty_26' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:192]   --->   Operation 241 'br' <Predicate = (!tmp_s)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 1.48>
ST_12 : Operation 242 [1/1] (1.48ns)   --->   "%tmp_5 = add i32 %cntr_load, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:229]   --->   Operation 242 'add' 'tmp_5' <Predicate = (!tmp_8)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 3> <Delay = 0.44>
ST_13 : Operation 243 [1/1] (0.44ns)   --->   "%storemerge = select i1 %tmp_8, i32 0, i32 %tmp_5" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:226]   --->   Operation 243 'select' 'storemerge' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "store i32 %storemerge, i32* @cntr, align 4" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:227]   --->   Operation 244 'store' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "ret void" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:231]   --->   Operation 245 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ StreamIn_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamIn_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamOut_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamOut_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cntr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sum_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sum_V_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14          (specinterface    ) [ 00000000000000]
StgValue_15          (specinterface    ) [ 00000000000000]
StgValue_16          (specinterface    ) [ 00000000000000]
StgValue_17          (specinterface    ) [ 00000000000000]
cntr_load            (load             ) [ 00111111111110]
tmp_6                (icmp             ) [ 00111111111100]
tmp_8                (icmp             ) [ 00111111111111]
StgValue_21          (br               ) [ 01111111111100]
output_buf           (phi              ) [ 00111111111100]
i                    (phi              ) [ 00100000000000]
tmp_s                (icmp             ) [ 00111111111100]
empty                (speclooptripcount) [ 00000000000000]
i_2                  (add              ) [ 01111111111100]
StgValue_27          (br               ) [ 00000000000000]
StgValue_28          (br               ) [ 00000000000000]
i3                   (zext             ) [ 00000000000000]
sum_V_0_addr_1       (getelementptr    ) [ 00111110000000]
sum_V_1_addr_1       (getelementptr    ) [ 00111110000000]
sum_V_2_addr_1       (getelementptr    ) [ 00111110000000]
sum_V_3_addr_1       (getelementptr    ) [ 00111110000000]
sum_V_4_addr_1       (getelementptr    ) [ 00111110000000]
sum_V_5_addr_1       (getelementptr    ) [ 00111110000000]
sum_V_6_addr_1       (getelementptr    ) [ 00111110000000]
sum_V_7_addr_1       (getelementptr    ) [ 00111110000000]
i2                   (zext             ) [ 00000000000000]
sum_V_0_addr         (getelementptr    ) [ 00111110000000]
sum_V_1_addr         (getelementptr    ) [ 00111110000000]
sum_V_2_addr         (getelementptr    ) [ 00111110000000]
sum_V_3_addr         (getelementptr    ) [ 00111110000000]
sum_V_4_addr         (getelementptr    ) [ 00111110000000]
sum_V_5_addr         (getelementptr    ) [ 00111110000000]
sum_V_6_addr         (getelementptr    ) [ 00111110000000]
sum_V_7_addr         (getelementptr    ) [ 00111110000000]
empty_24             (read             ) [ 00000000000000]
tmp_Data_V           (extractvalue     ) [ 00100100000000]
tmp_User_V           (extractvalue     ) [ 00100111111100]
sum_V_0_load_1       (load             ) [ 00100100000000]
sum_V_1_load_1       (load             ) [ 00100100000000]
sum_V_2_load_1       (load             ) [ 00100100000000]
sum_V_3_load_1       (load             ) [ 00100100000000]
sum_V_4_load_1       (load             ) [ 00100100000000]
sum_V_5_load_1       (load             ) [ 00100100000000]
sum_V_6_load_1       (load             ) [ 00100100000000]
sum_V_7_load_1       (load             ) [ 00100100000000]
sum_V_0_load         (load             ) [ 00100100000000]
sum_V_1_load         (load             ) [ 00100100000000]
sum_V_2_load         (load             ) [ 00100100000000]
sum_V_3_load         (load             ) [ 00100100000000]
sum_V_4_load         (load             ) [ 00100100000000]
sum_V_5_load         (load             ) [ 00100100000000]
sum_V_6_load         (load             ) [ 00100100000000]
sum_V_7_load         (load             ) [ 00100100000000]
zext2_cast           (zext             ) [ 00100011111000]
zext3_cast           (zext             ) [ 00100011111000]
zext5_cast           (zext             ) [ 00100011111000]
zext6_cast           (zext             ) [ 00100011111000]
zext7_cast           (zext             ) [ 00100011111000]
zext4_cast           (zext             ) [ 00100011111000]
zext1_cast           (zext             ) [ 00100011111000]
zext_cast            (zext             ) [ 00100011111000]
tmp_9                (trunc            ) [ 00100011111100]
rhs_V                (zext             ) [ 00000000000000]
ret_V_7              (add              ) [ 00100010000000]
p_Result_9_1         (partselect       ) [ 00100011111100]
rhs_V_1              (zext             ) [ 00000000000000]
ret_V_7_1            (add              ) [ 00100010000000]
p_Result_9_2         (partselect       ) [ 00100011111100]
rhs_V_2              (zext             ) [ 00000000000000]
ret_V_7_2            (add              ) [ 00100010000000]
p_Result_9_3         (partselect       ) [ 00100011111100]
rhs_V_3              (zext             ) [ 00000000000000]
ret_V_7_3            (add              ) [ 00100010000000]
p_Result_9_4         (partselect       ) [ 00100011111100]
rhs_V_4              (zext             ) [ 00000000000000]
ret_V_7_4            (add              ) [ 00100010000000]
p_Result_9_5         (partselect       ) [ 00100011111100]
rhs_V_5              (zext             ) [ 00000000000000]
ret_V_7_5            (add              ) [ 00100010000000]
p_Result_9_6         (partselect       ) [ 00100011111100]
rhs_V_6              (zext             ) [ 00000000000000]
ret_V_7_6            (add              ) [ 00100010000000]
p_Result_9_7         (partselect       ) [ 00100011111100]
rhs_V_7              (zext             ) [ 00000000000000]
ret_V_7_7            (add              ) [ 00100010000000]
StgValue_139         (store            ) [ 00000000000000]
StgValue_141         (store            ) [ 00000000000000]
StgValue_143         (store            ) [ 00000000000000]
StgValue_145         (store            ) [ 00000000000000]
StgValue_147         (store            ) [ 00000000000000]
StgValue_149         (store            ) [ 00000000000000]
StgValue_151         (store            ) [ 00000000000000]
StgValue_153         (store            ) [ 00000000000000]
StgValue_154         (store            ) [ 00000000000000]
StgValue_155         (store            ) [ 00000000000000]
StgValue_156         (store            ) [ 00000000000000]
StgValue_157         (store            ) [ 00000000000000]
StgValue_158         (store            ) [ 00000000000000]
StgValue_159         (store            ) [ 00000000000000]
StgValue_160         (store            ) [ 00000000000000]
StgValue_161         (store            ) [ 00000000000000]
mul1                 (mul              ) [ 00000000000000]
tmp_12               (partselect       ) [ 00100000000100]
mul3                 (mul              ) [ 00000000000000]
tmp_13               (partselect       ) [ 00100000000100]
mul4                 (mul              ) [ 00000000000000]
tmp_14               (partselect       ) [ 00100000000100]
mul6                 (mul              ) [ 00000000000000]
tmp_15               (partselect       ) [ 00100000000100]
mul8                 (mul              ) [ 00000000000000]
tmp_16               (partselect       ) [ 00100000000100]
mul5                 (mul              ) [ 00000000000000]
tmp_17               (partselect       ) [ 00100000000100]
mul2                 (mul              ) [ 00000000000000]
tmp_18               (partselect       ) [ 00100000000100]
mul                  (mul              ) [ 00000000000000]
tmp_19               (partselect       ) [ 00100000000100]
StgValue_202         (specloopname     ) [ 00000000000000]
tmp                  (specregionbegin  ) [ 00000000000000]
StgValue_204         (specpipeline     ) [ 00000000000000]
StgValue_205         (br               ) [ 00000000000000]
tmp_11               (trunc            ) [ 00000000000000]
tmp_V_0_trunc        (sext             ) [ 00000000000000]
p_Result_s_25        (partset          ) [ 00000000000000]
tmp_V_1_trunc        (sext             ) [ 00000000000000]
p_Result_12_1        (partset          ) [ 00000000000000]
tmp_V_2_trunc        (sext             ) [ 00000000000000]
p_Result_12_2        (partset          ) [ 00000000000000]
tmp_V_3_trunc        (sext             ) [ 00000000000000]
p_Result_12_3        (partset          ) [ 00000000000000]
tmp_V_4_trunc        (sext             ) [ 00000000000000]
p_Result_12_4        (partset          ) [ 00000000000000]
tmp_V_5_trunc        (sext             ) [ 00000000000000]
p_Result_12_5        (partset          ) [ 00000000000000]
tmp_V_6_trunc        (sext             ) [ 00000000000000]
p_Result_12_6        (partset          ) [ 00000000000000]
tmp_V_7_trunc        (sext             ) [ 00000000000000]
p_Result_12_7        (partset          ) [ 00000000000000]
output_buf10_part_se (partset          ) [ 00000000000000]
StgValue_224         (br               ) [ 00000000000000]
tmp_10               (trunc            ) [ 00000000000000]
p_Result_s           (partset          ) [ 00000000000000]
p_Result_1           (partset          ) [ 00000000000000]
p_Result_2           (partset          ) [ 00000000000000]
p_Result_3           (partset          ) [ 00000000000000]
p_Result_4           (partset          ) [ 00000000000000]
p_Result_5           (partset          ) [ 00000000000000]
p_Result_6           (partset          ) [ 00000000000000]
p_Result_7           (partset          ) [ 00000000000000]
output_buf14_part_se (partset          ) [ 00000000000000]
StgValue_235         (br               ) [ 00000000000000]
output_buf_4         (phi              ) [ 00111111111100]
output_buf_1         (partset          ) [ 01111111111100]
tmp_Data_V_4         (trunc            ) [ 00000000000000]
StgValue_239         (write            ) [ 00000000000000]
empty_26             (specregionend    ) [ 00000000000000]
StgValue_241         (br               ) [ 01111111111100]
tmp_5                (add              ) [ 00000000000001]
storemerge           (select           ) [ 00000000000000]
StgValue_244         (store            ) [ 00000000000000]
StgValue_245         (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="StreamIn_V_Data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamIn_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="StreamIn_V_User_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamIn_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="StreamOut_V_Data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamOut_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="StreamOut_V_User_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamOut_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cntr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sum_V_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_V_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sum_V_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sum_V_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sum_V_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sum_V_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P.i4P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i128.i16"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i132.i128"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i132.i4"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P.i4P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="empty_24_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="132" slack="0"/>
<pin id="172" dir="0" index="1" bw="128" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_24/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="StgValue_239_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="128" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="128" slack="0"/>
<pin id="183" dir="0" index="4" bw="4" slack="7"/>
<pin id="184" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_239/11 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sum_V_0_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="21" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="14" slack="0"/>
<pin id="192" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_0_addr_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="0"/>
<pin id="197" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="4"/>
<pin id="356" dir="0" index="4" bw="14" slack="0"/>
<pin id="357" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="358" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="21" slack="1"/>
<pin id="359" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_0_load_1/2 sum_V_0_load/2 StgValue_139/6 StgValue_154/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sum_V_1_addr_1_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="21" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="14" slack="0"/>
<pin id="205" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_1_addr_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="14" slack="0"/>
<pin id="210" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="4"/>
<pin id="361" dir="0" index="4" bw="14" slack="0"/>
<pin id="362" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="363" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="21" slack="1"/>
<pin id="364" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_1_load_1/2 sum_V_1_load/2 StgValue_141/6 StgValue_155/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sum_V_2_addr_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="21" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="14" slack="0"/>
<pin id="218" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_2_addr_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="14" slack="0"/>
<pin id="223" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="4"/>
<pin id="366" dir="0" index="4" bw="14" slack="0"/>
<pin id="367" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="368" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="21" slack="1"/>
<pin id="369" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_2_load_1/2 sum_V_2_load/2 StgValue_143/6 StgValue_156/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sum_V_3_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="21" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="14" slack="0"/>
<pin id="231" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_3_addr_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="0"/>
<pin id="236" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="4"/>
<pin id="371" dir="0" index="4" bw="14" slack="0"/>
<pin id="372" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="373" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="21" slack="1"/>
<pin id="374" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_3_load_1/2 sum_V_3_load/2 StgValue_145/6 StgValue_157/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sum_V_4_addr_1_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="21" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="14" slack="0"/>
<pin id="244" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_4_addr_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="0"/>
<pin id="249" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="4"/>
<pin id="376" dir="0" index="4" bw="14" slack="0"/>
<pin id="377" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="378" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="21" slack="1"/>
<pin id="379" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_4_load_1/2 sum_V_4_load/2 StgValue_147/6 StgValue_158/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sum_V_5_addr_1_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="21" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="14" slack="0"/>
<pin id="257" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_5_addr_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="14" slack="0"/>
<pin id="262" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="4"/>
<pin id="381" dir="0" index="4" bw="14" slack="0"/>
<pin id="382" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="383" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="21" slack="1"/>
<pin id="384" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_5_load_1/2 sum_V_5_load/2 StgValue_149/6 StgValue_159/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sum_V_6_addr_1_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="21" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="14" slack="0"/>
<pin id="270" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_6_addr_1/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="14" slack="0"/>
<pin id="275" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="0" slack="4"/>
<pin id="386" dir="0" index="4" bw="14" slack="0"/>
<pin id="387" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="388" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="21" slack="1"/>
<pin id="389" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_6_load_1/2 sum_V_6_load/2 StgValue_151/6 StgValue_160/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sum_V_7_addr_1_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="21" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="14" slack="0"/>
<pin id="283" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_7_addr_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="14" slack="0"/>
<pin id="288" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="4"/>
<pin id="391" dir="0" index="4" bw="14" slack="0"/>
<pin id="392" dir="0" index="5" bw="21" slack="2147483647"/>
<pin id="393" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="21" slack="1"/>
<pin id="394" dir="1" index="7" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sum_V_7_load_1/2 sum_V_7_load/2 StgValue_153/6 StgValue_161/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sum_V_0_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="21" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="14" slack="0"/>
<pin id="296" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_0_addr/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sum_V_1_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="21" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="14" slack="0"/>
<pin id="304" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_1_addr/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sum_V_2_addr_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="21" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="14" slack="0"/>
<pin id="312" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_2_addr/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sum_V_3_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="21" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="14" slack="0"/>
<pin id="320" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_3_addr/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sum_V_4_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="21" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="14" slack="0"/>
<pin id="328" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_4_addr/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sum_V_5_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="21" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="14" slack="0"/>
<pin id="336" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_5_addr/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sum_V_6_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="21" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="14" slack="0"/>
<pin id="344" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_6_addr/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sum_V_7_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="21" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="14" slack="0"/>
<pin id="352" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_V_7_addr/2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="output_buf_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="132" slack="1"/>
<pin id="398" dir="1" index="1" bw="132" slack="1"/>
</pin_list>
<bind>
<opset="output_buf (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="output_buf_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="132" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="132" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_buf/2 "/>
</bind>
</comp>

<comp id="408" class="1005" name="i_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="14" slack="1"/>
<pin id="410" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="i_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="14" slack="0"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="output_buf_4_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="132" slack="2147483647"/>
<pin id="421" dir="1" index="1" bw="132" slack="2147483647"/>
</pin_list>
<bind>
<opset="output_buf_4 (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="output_buf_4_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="132" slack="0"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="132" slack="0"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="4" bw="132" slack="9"/>
<pin id="428" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="6" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_buf_4/11 "/>
</bind>
</comp>

<comp id="431" class="1005" name="reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="21" slack="1"/>
<pin id="433" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_0_load_1 sum_V_0_load "/>
</bind>
</comp>

<comp id="435" class="1005" name="reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="21" slack="1"/>
<pin id="437" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_1_load_1 sum_V_1_load "/>
</bind>
</comp>

<comp id="439" class="1005" name="reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="21" slack="1"/>
<pin id="441" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_2_load_1 sum_V_2_load "/>
</bind>
</comp>

<comp id="443" class="1005" name="reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="21" slack="1"/>
<pin id="445" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_3_load_1 sum_V_3_load "/>
</bind>
</comp>

<comp id="447" class="1005" name="reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="21" slack="1"/>
<pin id="449" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_4_load_1 sum_V_4_load "/>
</bind>
</comp>

<comp id="451" class="1005" name="reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="21" slack="1"/>
<pin id="453" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_5_load_1 sum_V_5_load "/>
</bind>
</comp>

<comp id="455" class="1005" name="reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="21" slack="1"/>
<pin id="457" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_6_load_1 sum_V_6_load "/>
</bind>
</comp>

<comp id="459" class="1005" name="reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="21" slack="1"/>
<pin id="461" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_7_load_1 sum_V_7_load "/>
</bind>
</comp>

<comp id="463" class="1004" name="cntr_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cntr_load/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_6_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_8_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_s_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="0"/>
<pin id="481" dir="0" index="1" bw="14" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="i_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="14" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="i3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="14" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i3/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="i2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="14" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_Data_V_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="132" slack="0"/>
<pin id="517" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_Data_V/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_User_V_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="132" slack="0"/>
<pin id="521" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_User_V/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext2_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="21" slack="1"/>
<pin id="525" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext2_cast/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="23" slack="0"/>
<pin id="529" dir="0" index="1" bw="21" slack="0"/>
<pin id="530" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul1/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext3_cast_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="21" slack="1"/>
<pin id="535" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext3_cast/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="23" slack="0"/>
<pin id="539" dir="0" index="1" bw="21" slack="0"/>
<pin id="540" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul3/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext5_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="21" slack="1"/>
<pin id="545" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext5_cast/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="23" slack="0"/>
<pin id="549" dir="0" index="1" bw="21" slack="0"/>
<pin id="550" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul4/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext6_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="21" slack="1"/>
<pin id="555" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext6_cast/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="grp_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="23" slack="0"/>
<pin id="559" dir="0" index="1" bw="21" slack="0"/>
<pin id="560" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul6/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext7_cast_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="21" slack="1"/>
<pin id="565" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext7_cast/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="grp_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="23" slack="0"/>
<pin id="569" dir="0" index="1" bw="21" slack="0"/>
<pin id="570" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul8/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext4_cast_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="21" slack="1"/>
<pin id="575" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext4_cast/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="grp_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="23" slack="0"/>
<pin id="579" dir="0" index="1" bw="21" slack="0"/>
<pin id="580" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul5/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext1_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="21" slack="1"/>
<pin id="585" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext1_cast/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="grp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="23" slack="0"/>
<pin id="589" dir="0" index="1" bw="21" slack="0"/>
<pin id="590" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul2/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="21" slack="1"/>
<pin id="595" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="23" slack="0"/>
<pin id="599" dir="0" index="1" bw="21" slack="0"/>
<pin id="600" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_9_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="128" slack="1"/>
<pin id="605" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="rhs_V_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="0"/>
<pin id="608" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="ret_V_7_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="0"/>
<pin id="612" dir="0" index="1" bw="21" slack="1"/>
<pin id="613" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_Result_9_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="0" index="1" bw="128" slack="1"/>
<pin id="619" dir="0" index="2" bw="6" slack="0"/>
<pin id="620" dir="0" index="3" bw="6" slack="0"/>
<pin id="621" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_1/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="rhs_V_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="ret_V_7_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="0"/>
<pin id="631" dir="0" index="1" bw="21" slack="1"/>
<pin id="632" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_1/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_Result_9_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="0" index="1" bw="128" slack="1"/>
<pin id="638" dir="0" index="2" bw="7" slack="0"/>
<pin id="639" dir="0" index="3" bw="7" slack="0"/>
<pin id="640" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_2/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="rhs_V_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="ret_V_7_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="0" index="1" bw="21" slack="1"/>
<pin id="651" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_2/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="p_Result_9_3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="0"/>
<pin id="656" dir="0" index="1" bw="128" slack="1"/>
<pin id="657" dir="0" index="2" bw="7" slack="0"/>
<pin id="658" dir="0" index="3" bw="7" slack="0"/>
<pin id="659" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_3/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="rhs_V_3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="0"/>
<pin id="665" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_3/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="ret_V_7_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="0"/>
<pin id="669" dir="0" index="1" bw="21" slack="1"/>
<pin id="670" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_3/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="p_Result_9_4_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="0"/>
<pin id="675" dir="0" index="1" bw="128" slack="1"/>
<pin id="676" dir="0" index="2" bw="8" slack="0"/>
<pin id="677" dir="0" index="3" bw="8" slack="0"/>
<pin id="678" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_4/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="rhs_V_4_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="16" slack="0"/>
<pin id="684" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_4/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="ret_V_7_4_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="0"/>
<pin id="688" dir="0" index="1" bw="21" slack="1"/>
<pin id="689" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_4/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_Result_9_5_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="0"/>
<pin id="694" dir="0" index="1" bw="128" slack="1"/>
<pin id="695" dir="0" index="2" bw="8" slack="0"/>
<pin id="696" dir="0" index="3" bw="8" slack="0"/>
<pin id="697" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_5/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="rhs_V_5_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="0"/>
<pin id="703" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="ret_V_7_5_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="0"/>
<pin id="707" dir="0" index="1" bw="21" slack="1"/>
<pin id="708" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_5/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="p_Result_9_6_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="0"/>
<pin id="713" dir="0" index="1" bw="128" slack="1"/>
<pin id="714" dir="0" index="2" bw="8" slack="0"/>
<pin id="715" dir="0" index="3" bw="8" slack="0"/>
<pin id="716" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_6/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="rhs_V_6_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="0"/>
<pin id="722" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_6/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="ret_V_7_6_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="0" index="1" bw="21" slack="1"/>
<pin id="727" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_6/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_Result_9_7_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="16" slack="0"/>
<pin id="732" dir="0" index="1" bw="128" slack="1"/>
<pin id="733" dir="0" index="2" bw="8" slack="0"/>
<pin id="734" dir="0" index="3" bw="8" slack="0"/>
<pin id="735" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_7/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="rhs_V_7_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="0"/>
<pin id="741" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_7/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="ret_V_7_7_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="0"/>
<pin id="745" dir="0" index="1" bw="21" slack="1"/>
<pin id="746" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7_7/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_12_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="14" slack="0"/>
<pin id="751" dir="0" index="1" bw="44" slack="0"/>
<pin id="752" dir="0" index="2" bw="6" slack="0"/>
<pin id="753" dir="0" index="3" bw="7" slack="0"/>
<pin id="754" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/10 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_13_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="14" slack="0"/>
<pin id="761" dir="0" index="1" bw="44" slack="0"/>
<pin id="762" dir="0" index="2" bw="6" slack="0"/>
<pin id="763" dir="0" index="3" bw="7" slack="0"/>
<pin id="764" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_14_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="14" slack="0"/>
<pin id="771" dir="0" index="1" bw="44" slack="0"/>
<pin id="772" dir="0" index="2" bw="6" slack="0"/>
<pin id="773" dir="0" index="3" bw="7" slack="0"/>
<pin id="774" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/10 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_15_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="14" slack="0"/>
<pin id="781" dir="0" index="1" bw="44" slack="0"/>
<pin id="782" dir="0" index="2" bw="6" slack="0"/>
<pin id="783" dir="0" index="3" bw="7" slack="0"/>
<pin id="784" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_16_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="14" slack="0"/>
<pin id="791" dir="0" index="1" bw="44" slack="0"/>
<pin id="792" dir="0" index="2" bw="6" slack="0"/>
<pin id="793" dir="0" index="3" bw="7" slack="0"/>
<pin id="794" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/10 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_17_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="14" slack="0"/>
<pin id="801" dir="0" index="1" bw="44" slack="0"/>
<pin id="802" dir="0" index="2" bw="6" slack="0"/>
<pin id="803" dir="0" index="3" bw="7" slack="0"/>
<pin id="804" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/10 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_18_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="14" slack="0"/>
<pin id="811" dir="0" index="1" bw="44" slack="0"/>
<pin id="812" dir="0" index="2" bw="6" slack="0"/>
<pin id="813" dir="0" index="3" bw="7" slack="0"/>
<pin id="814" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_19_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="14" slack="0"/>
<pin id="821" dir="0" index="1" bw="44" slack="0"/>
<pin id="822" dir="0" index="2" bw="6" slack="0"/>
<pin id="823" dir="0" index="3" bw="7" slack="0"/>
<pin id="824" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_11_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="132" slack="9"/>
<pin id="831" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_V_0_trunc_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="14" slack="1"/>
<pin id="835" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_0_trunc/11 "/>
</bind>
</comp>

<comp id="836" class="1004" name="p_Result_s_25_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="128" slack="0"/>
<pin id="838" dir="0" index="1" bw="128" slack="0"/>
<pin id="839" dir="0" index="2" bw="14" slack="0"/>
<pin id="840" dir="0" index="3" bw="1" slack="0"/>
<pin id="841" dir="0" index="4" bw="5" slack="0"/>
<pin id="842" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s_25/11 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_V_1_trunc_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="14" slack="1"/>
<pin id="850" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_1_trunc/11 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_Result_12_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="128" slack="0"/>
<pin id="853" dir="0" index="1" bw="128" slack="0"/>
<pin id="854" dir="0" index="2" bw="14" slack="0"/>
<pin id="855" dir="0" index="3" bw="6" slack="0"/>
<pin id="856" dir="0" index="4" bw="6" slack="0"/>
<pin id="857" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12_1/11 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_V_2_trunc_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="14" slack="1"/>
<pin id="865" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_2_trunc/11 "/>
</bind>
</comp>

<comp id="866" class="1004" name="p_Result_12_2_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="128" slack="0"/>
<pin id="868" dir="0" index="1" bw="128" slack="0"/>
<pin id="869" dir="0" index="2" bw="14" slack="0"/>
<pin id="870" dir="0" index="3" bw="7" slack="0"/>
<pin id="871" dir="0" index="4" bw="7" slack="0"/>
<pin id="872" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12_2/11 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_V_3_trunc_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="14" slack="1"/>
<pin id="880" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_3_trunc/11 "/>
</bind>
</comp>

<comp id="881" class="1004" name="p_Result_12_3_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="128" slack="0"/>
<pin id="883" dir="0" index="1" bw="128" slack="0"/>
<pin id="884" dir="0" index="2" bw="14" slack="0"/>
<pin id="885" dir="0" index="3" bw="7" slack="0"/>
<pin id="886" dir="0" index="4" bw="7" slack="0"/>
<pin id="887" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12_3/11 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_V_4_trunc_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="14" slack="1"/>
<pin id="895" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_4_trunc/11 "/>
</bind>
</comp>

<comp id="896" class="1004" name="p_Result_12_4_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="128" slack="0"/>
<pin id="898" dir="0" index="1" bw="128" slack="0"/>
<pin id="899" dir="0" index="2" bw="14" slack="0"/>
<pin id="900" dir="0" index="3" bw="8" slack="0"/>
<pin id="901" dir="0" index="4" bw="8" slack="0"/>
<pin id="902" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12_4/11 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_V_5_trunc_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="14" slack="1"/>
<pin id="910" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_5_trunc/11 "/>
</bind>
</comp>

<comp id="911" class="1004" name="p_Result_12_5_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="128" slack="0"/>
<pin id="913" dir="0" index="1" bw="128" slack="0"/>
<pin id="914" dir="0" index="2" bw="14" slack="0"/>
<pin id="915" dir="0" index="3" bw="8" slack="0"/>
<pin id="916" dir="0" index="4" bw="8" slack="0"/>
<pin id="917" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12_5/11 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_V_6_trunc_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="14" slack="1"/>
<pin id="925" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_6_trunc/11 "/>
</bind>
</comp>

<comp id="926" class="1004" name="p_Result_12_6_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="128" slack="0"/>
<pin id="928" dir="0" index="1" bw="128" slack="0"/>
<pin id="929" dir="0" index="2" bw="14" slack="0"/>
<pin id="930" dir="0" index="3" bw="8" slack="0"/>
<pin id="931" dir="0" index="4" bw="8" slack="0"/>
<pin id="932" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12_6/11 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_V_7_trunc_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="14" slack="1"/>
<pin id="940" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_7_trunc/11 "/>
</bind>
</comp>

<comp id="941" class="1004" name="p_Result_12_7_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="128" slack="0"/>
<pin id="943" dir="0" index="1" bw="128" slack="0"/>
<pin id="944" dir="0" index="2" bw="14" slack="0"/>
<pin id="945" dir="0" index="3" bw="8" slack="0"/>
<pin id="946" dir="0" index="4" bw="8" slack="0"/>
<pin id="947" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_12_7/11 "/>
</bind>
</comp>

<comp id="953" class="1004" name="output_buf10_part_se_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="132" slack="0"/>
<pin id="955" dir="0" index="1" bw="132" slack="9"/>
<pin id="956" dir="0" index="2" bw="128" slack="0"/>
<pin id="957" dir="0" index="3" bw="1" slack="0"/>
<pin id="958" dir="0" index="4" bw="8" slack="0"/>
<pin id="959" dir="1" index="5" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="output_buf10_part_se/11 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_10_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="132" slack="9"/>
<pin id="968" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="970" class="1004" name="p_Result_s_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="128" slack="0"/>
<pin id="972" dir="0" index="1" bw="128" slack="0"/>
<pin id="973" dir="0" index="2" bw="16" slack="6"/>
<pin id="974" dir="0" index="3" bw="1" slack="0"/>
<pin id="975" dir="0" index="4" bw="5" slack="0"/>
<pin id="976" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="981" class="1004" name="p_Result_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="128" slack="0"/>
<pin id="983" dir="0" index="1" bw="128" slack="0"/>
<pin id="984" dir="0" index="2" bw="16" slack="6"/>
<pin id="985" dir="0" index="3" bw="6" slack="0"/>
<pin id="986" dir="0" index="4" bw="6" slack="0"/>
<pin id="987" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/11 "/>
</bind>
</comp>

<comp id="992" class="1004" name="p_Result_2_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="128" slack="0"/>
<pin id="994" dir="0" index="1" bw="128" slack="0"/>
<pin id="995" dir="0" index="2" bw="16" slack="6"/>
<pin id="996" dir="0" index="3" bw="7" slack="0"/>
<pin id="997" dir="0" index="4" bw="7" slack="0"/>
<pin id="998" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/11 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="p_Result_3_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="128" slack="0"/>
<pin id="1005" dir="0" index="1" bw="128" slack="0"/>
<pin id="1006" dir="0" index="2" bw="16" slack="6"/>
<pin id="1007" dir="0" index="3" bw="7" slack="0"/>
<pin id="1008" dir="0" index="4" bw="7" slack="0"/>
<pin id="1009" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3/11 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="p_Result_4_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="128" slack="0"/>
<pin id="1016" dir="0" index="1" bw="128" slack="0"/>
<pin id="1017" dir="0" index="2" bw="16" slack="6"/>
<pin id="1018" dir="0" index="3" bw="8" slack="0"/>
<pin id="1019" dir="0" index="4" bw="8" slack="0"/>
<pin id="1020" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_4/11 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="p_Result_5_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="128" slack="0"/>
<pin id="1027" dir="0" index="1" bw="128" slack="0"/>
<pin id="1028" dir="0" index="2" bw="16" slack="6"/>
<pin id="1029" dir="0" index="3" bw="8" slack="0"/>
<pin id="1030" dir="0" index="4" bw="8" slack="0"/>
<pin id="1031" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_5/11 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="p_Result_6_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="128" slack="0"/>
<pin id="1038" dir="0" index="1" bw="128" slack="0"/>
<pin id="1039" dir="0" index="2" bw="16" slack="6"/>
<pin id="1040" dir="0" index="3" bw="8" slack="0"/>
<pin id="1041" dir="0" index="4" bw="8" slack="0"/>
<pin id="1042" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_6/11 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="p_Result_7_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="128" slack="0"/>
<pin id="1049" dir="0" index="1" bw="128" slack="0"/>
<pin id="1050" dir="0" index="2" bw="16" slack="6"/>
<pin id="1051" dir="0" index="3" bw="8" slack="0"/>
<pin id="1052" dir="0" index="4" bw="8" slack="0"/>
<pin id="1053" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/11 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="output_buf14_part_se_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="132" slack="0"/>
<pin id="1060" dir="0" index="1" bw="132" slack="9"/>
<pin id="1061" dir="0" index="2" bw="128" slack="0"/>
<pin id="1062" dir="0" index="3" bw="1" slack="0"/>
<pin id="1063" dir="0" index="4" bw="8" slack="0"/>
<pin id="1064" dir="1" index="5" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="output_buf14_part_se/11 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="output_buf_1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="132" slack="0"/>
<pin id="1073" dir="0" index="1" bw="132" slack="0"/>
<pin id="1074" dir="0" index="2" bw="4" slack="7"/>
<pin id="1075" dir="0" index="3" bw="9" slack="0"/>
<pin id="1076" dir="0" index="4" bw="9" slack="0"/>
<pin id="1077" dir="1" index="5" bw="132" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="output_buf_1/11 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_Data_V_4_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="132" slack="0"/>
<pin id="1084" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_Data_V_4/11 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_5_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="2"/>
<pin id="1089" dir="0" index="1" bw="1" slack="0"/>
<pin id="1090" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="storemerge_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="3"/>
<pin id="1094" dir="0" index="1" bw="32" slack="0"/>
<pin id="1095" dir="0" index="2" bw="32" slack="1"/>
<pin id="1096" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/13 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="StgValue_244_store_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="0"/>
<pin id="1100" dir="0" index="1" bw="32" slack="0"/>
<pin id="1101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_244/13 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="cntr_load_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="2"/>
<pin id="1106" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cntr_load "/>
</bind>
</comp>

<comp id="1109" class="1005" name="tmp_6_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="1"/>
<pin id="1111" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="tmp_8_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="1"/>
<pin id="1115" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="tmp_s_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="1"/>
<pin id="1120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1122" class="1005" name="i_2_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="14" slack="0"/>
<pin id="1124" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="sum_V_0_addr_1_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="14" slack="1"/>
<pin id="1129" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_0_addr_1 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="sum_V_1_addr_1_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="14" slack="1"/>
<pin id="1135" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_1_addr_1 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="sum_V_2_addr_1_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="14" slack="1"/>
<pin id="1141" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_2_addr_1 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="sum_V_3_addr_1_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="14" slack="1"/>
<pin id="1147" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_3_addr_1 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="sum_V_4_addr_1_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="14" slack="1"/>
<pin id="1153" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_4_addr_1 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="sum_V_5_addr_1_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="14" slack="1"/>
<pin id="1159" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_5_addr_1 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="sum_V_6_addr_1_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="14" slack="1"/>
<pin id="1165" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_6_addr_1 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="sum_V_7_addr_1_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="14" slack="1"/>
<pin id="1171" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_7_addr_1 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="sum_V_0_addr_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="14" slack="1"/>
<pin id="1177" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_0_addr "/>
</bind>
</comp>

<comp id="1181" class="1005" name="sum_V_1_addr_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="14" slack="1"/>
<pin id="1183" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_1_addr "/>
</bind>
</comp>

<comp id="1187" class="1005" name="sum_V_2_addr_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="14" slack="1"/>
<pin id="1189" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_2_addr "/>
</bind>
</comp>

<comp id="1193" class="1005" name="sum_V_3_addr_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="14" slack="1"/>
<pin id="1195" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_3_addr "/>
</bind>
</comp>

<comp id="1199" class="1005" name="sum_V_4_addr_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="14" slack="1"/>
<pin id="1201" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_4_addr "/>
</bind>
</comp>

<comp id="1205" class="1005" name="sum_V_5_addr_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="14" slack="1"/>
<pin id="1207" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_5_addr "/>
</bind>
</comp>

<comp id="1211" class="1005" name="sum_V_6_addr_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="14" slack="1"/>
<pin id="1213" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_6_addr "/>
</bind>
</comp>

<comp id="1217" class="1005" name="sum_V_7_addr_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="14" slack="1"/>
<pin id="1219" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_7_addr "/>
</bind>
</comp>

<comp id="1223" class="1005" name="tmp_Data_V_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="128" slack="1"/>
<pin id="1225" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_Data_V "/>
</bind>
</comp>

<comp id="1235" class="1005" name="tmp_User_V_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="4" slack="7"/>
<pin id="1237" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="tmp_User_V "/>
</bind>
</comp>

<comp id="1241" class="1005" name="zext2_cast_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="44" slack="1"/>
<pin id="1243" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext2_cast "/>
</bind>
</comp>

<comp id="1246" class="1005" name="zext3_cast_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="44" slack="1"/>
<pin id="1248" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext3_cast "/>
</bind>
</comp>

<comp id="1251" class="1005" name="zext5_cast_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="44" slack="1"/>
<pin id="1253" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext5_cast "/>
</bind>
</comp>

<comp id="1256" class="1005" name="zext6_cast_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="44" slack="1"/>
<pin id="1258" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext6_cast "/>
</bind>
</comp>

<comp id="1261" class="1005" name="zext7_cast_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="44" slack="1"/>
<pin id="1263" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext7_cast "/>
</bind>
</comp>

<comp id="1266" class="1005" name="zext4_cast_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="44" slack="1"/>
<pin id="1268" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext4_cast "/>
</bind>
</comp>

<comp id="1271" class="1005" name="zext1_cast_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="44" slack="1"/>
<pin id="1273" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext1_cast "/>
</bind>
</comp>

<comp id="1276" class="1005" name="zext_cast_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="44" slack="1"/>
<pin id="1278" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="zext_cast "/>
</bind>
</comp>

<comp id="1281" class="1005" name="tmp_9_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="16" slack="6"/>
<pin id="1283" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="ret_V_7_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="21" slack="1"/>
<pin id="1288" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="p_Result_9_1_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="16" slack="6"/>
<pin id="1293" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_9_1 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="ret_V_7_1_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="21" slack="1"/>
<pin id="1298" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_1 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="p_Result_9_2_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="16" slack="6"/>
<pin id="1303" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_9_2 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="ret_V_7_2_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="21" slack="1"/>
<pin id="1308" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_2 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="p_Result_9_3_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="16" slack="6"/>
<pin id="1313" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_9_3 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="ret_V_7_3_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="21" slack="1"/>
<pin id="1318" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_3 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="p_Result_9_4_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="16" slack="6"/>
<pin id="1323" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_9_4 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="ret_V_7_4_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="21" slack="1"/>
<pin id="1328" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_4 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="p_Result_9_5_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="16" slack="6"/>
<pin id="1333" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_9_5 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="ret_V_7_5_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="21" slack="1"/>
<pin id="1338" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_5 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="p_Result_9_6_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="16" slack="6"/>
<pin id="1343" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_9_6 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="ret_V_7_6_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="21" slack="1"/>
<pin id="1348" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_6 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="p_Result_9_7_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="16" slack="6"/>
<pin id="1353" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_9_7 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="ret_V_7_7_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="21" slack="1"/>
<pin id="1358" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7_7 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="tmp_12_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="14" slack="1"/>
<pin id="1363" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="tmp_13_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="14" slack="1"/>
<pin id="1368" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="tmp_14_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="14" slack="1"/>
<pin id="1373" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="tmp_15_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="14" slack="1"/>
<pin id="1378" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="tmp_16_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="14" slack="1"/>
<pin id="1383" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="tmp_17_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="14" slack="1"/>
<pin id="1388" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="tmp_18_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="14" slack="1"/>
<pin id="1393" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="tmp_19_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="14" slack="1"/>
<pin id="1398" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="output_buf_1_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="132" slack="1"/>
<pin id="1403" dir="1" index="1" bw="132" slack="1"/>
</pin_list>
<bind>
<opset="output_buf_1 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="tmp_5_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="1"/>
<pin id="1408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="100" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="185"><net_src comp="166" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="98" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="98" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="98" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="98" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="98" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="98" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="98" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="98" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="98" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="292" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="98" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="300" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="313"><net_src comp="14" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="98" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="308" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="98" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="316" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="329"><net_src comp="18" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="98" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="324" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="337"><net_src comp="20" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="98" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="332" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="345"><net_src comp="22" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="98" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="340" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="98" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="348" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="360"><net_src comp="132" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="365"><net_src comp="132" pin="0"/><net_sink comp="208" pin=4"/></net>

<net id="370"><net_src comp="132" pin="0"/><net_sink comp="221" pin=4"/></net>

<net id="375"><net_src comp="132" pin="0"/><net_sink comp="234" pin=4"/></net>

<net id="380"><net_src comp="132" pin="0"/><net_sink comp="247" pin=4"/></net>

<net id="385"><net_src comp="132" pin="0"/><net_sink comp="260" pin=4"/></net>

<net id="390"><net_src comp="132" pin="0"/><net_sink comp="273" pin=4"/></net>

<net id="395"><net_src comp="132" pin="0"/><net_sink comp="286" pin=4"/></net>

<net id="399"><net_src comp="86" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="400" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="411"><net_src comp="88" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="430"><net_src comp="396" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="434"><net_src comp="195" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="208" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="221" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="234" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="247" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="260" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="273" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="286" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="8" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="84" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="463" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="84" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="412" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="90" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="412" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="96" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="412" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="498"><net_src comp="491" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="501"><net_src comp="491" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="502"><net_src comp="491" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="506"><net_src comp="412" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="514"><net_src comp="503" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="518"><net_src comp="170" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="170" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="431" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="102" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="435" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="102" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="439" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="102" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="443" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="102" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="553" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="447" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="102" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="451" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="102" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="455" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="102" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="459" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="102" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="431" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="622"><net_src comp="104" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="42" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="624"><net_src comp="106" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="628"><net_src comp="616" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="435" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="104" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="108" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="643"><net_src comp="110" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="647"><net_src comp="635" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="439" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="660"><net_src comp="104" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="112" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="662"><net_src comp="114" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="666"><net_src comp="654" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="443" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="679"><net_src comp="104" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="116" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="681"><net_src comp="118" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="685"><net_src comp="673" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="447" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="698"><net_src comp="104" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="699"><net_src comp="120" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="700"><net_src comp="122" pin="0"/><net_sink comp="692" pin=3"/></net>

<net id="704"><net_src comp="692" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="451" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="717"><net_src comp="104" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="124" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="719"><net_src comp="126" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="723"><net_src comp="711" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="455" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="736"><net_src comp="104" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="128" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="738"><net_src comp="130" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="742"><net_src comp="730" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="459" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="755"><net_src comp="134" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="527" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="757"><net_src comp="136" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="758"><net_src comp="138" pin="0"/><net_sink comp="749" pin=3"/></net>

<net id="765"><net_src comp="134" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="537" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="136" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="768"><net_src comp="138" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="775"><net_src comp="134" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="547" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="777"><net_src comp="136" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="778"><net_src comp="138" pin="0"/><net_sink comp="769" pin=3"/></net>

<net id="785"><net_src comp="134" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="557" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="787"><net_src comp="136" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="788"><net_src comp="138" pin="0"/><net_sink comp="779" pin=3"/></net>

<net id="795"><net_src comp="134" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="567" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="136" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="138" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="805"><net_src comp="134" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="577" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="136" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="138" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="815"><net_src comp="134" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="587" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="136" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="818"><net_src comp="138" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="825"><net_src comp="134" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="597" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="827"><net_src comp="136" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="828"><net_src comp="138" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="832"><net_src comp="396" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="843"><net_src comp="154" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="829" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="833" pin="1"/><net_sink comp="836" pin=2"/></net>

<net id="846"><net_src comp="30" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="847"><net_src comp="156" pin="0"/><net_sink comp="836" pin=4"/></net>

<net id="858"><net_src comp="154" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="859"><net_src comp="836" pin="5"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="848" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="861"><net_src comp="42" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="862"><net_src comp="106" pin="0"/><net_sink comp="851" pin=4"/></net>

<net id="873"><net_src comp="154" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="874"><net_src comp="851" pin="5"/><net_sink comp="866" pin=1"/></net>

<net id="875"><net_src comp="863" pin="1"/><net_sink comp="866" pin=2"/></net>

<net id="876"><net_src comp="108" pin="0"/><net_sink comp="866" pin=3"/></net>

<net id="877"><net_src comp="110" pin="0"/><net_sink comp="866" pin=4"/></net>

<net id="888"><net_src comp="154" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="866" pin="5"/><net_sink comp="881" pin=1"/></net>

<net id="890"><net_src comp="878" pin="1"/><net_sink comp="881" pin=2"/></net>

<net id="891"><net_src comp="112" pin="0"/><net_sink comp="881" pin=3"/></net>

<net id="892"><net_src comp="114" pin="0"/><net_sink comp="881" pin=4"/></net>

<net id="903"><net_src comp="154" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="904"><net_src comp="881" pin="5"/><net_sink comp="896" pin=1"/></net>

<net id="905"><net_src comp="893" pin="1"/><net_sink comp="896" pin=2"/></net>

<net id="906"><net_src comp="116" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="907"><net_src comp="118" pin="0"/><net_sink comp="896" pin=4"/></net>

<net id="918"><net_src comp="154" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="896" pin="5"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="908" pin="1"/><net_sink comp="911" pin=2"/></net>

<net id="921"><net_src comp="120" pin="0"/><net_sink comp="911" pin=3"/></net>

<net id="922"><net_src comp="122" pin="0"/><net_sink comp="911" pin=4"/></net>

<net id="933"><net_src comp="154" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="911" pin="5"/><net_sink comp="926" pin=1"/></net>

<net id="935"><net_src comp="923" pin="1"/><net_sink comp="926" pin=2"/></net>

<net id="936"><net_src comp="124" pin="0"/><net_sink comp="926" pin=3"/></net>

<net id="937"><net_src comp="126" pin="0"/><net_sink comp="926" pin=4"/></net>

<net id="948"><net_src comp="154" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="949"><net_src comp="926" pin="5"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="938" pin="1"/><net_sink comp="941" pin=2"/></net>

<net id="951"><net_src comp="128" pin="0"/><net_sink comp="941" pin=3"/></net>

<net id="952"><net_src comp="130" pin="0"/><net_sink comp="941" pin=4"/></net>

<net id="960"><net_src comp="158" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="396" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="962"><net_src comp="941" pin="5"/><net_sink comp="953" pin=2"/></net>

<net id="963"><net_src comp="30" pin="0"/><net_sink comp="953" pin=3"/></net>

<net id="964"><net_src comp="130" pin="0"/><net_sink comp="953" pin=4"/></net>

<net id="965"><net_src comp="953" pin="5"/><net_sink comp="422" pin=2"/></net>

<net id="969"><net_src comp="396" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="977"><net_src comp="154" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="966" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="979"><net_src comp="30" pin="0"/><net_sink comp="970" pin=3"/></net>

<net id="980"><net_src comp="156" pin="0"/><net_sink comp="970" pin=4"/></net>

<net id="988"><net_src comp="154" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="970" pin="5"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="42" pin="0"/><net_sink comp="981" pin=3"/></net>

<net id="991"><net_src comp="106" pin="0"/><net_sink comp="981" pin=4"/></net>

<net id="999"><net_src comp="154" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="1000"><net_src comp="981" pin="5"/><net_sink comp="992" pin=1"/></net>

<net id="1001"><net_src comp="108" pin="0"/><net_sink comp="992" pin=3"/></net>

<net id="1002"><net_src comp="110" pin="0"/><net_sink comp="992" pin=4"/></net>

<net id="1010"><net_src comp="154" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1011"><net_src comp="992" pin="5"/><net_sink comp="1003" pin=1"/></net>

<net id="1012"><net_src comp="112" pin="0"/><net_sink comp="1003" pin=3"/></net>

<net id="1013"><net_src comp="114" pin="0"/><net_sink comp="1003" pin=4"/></net>

<net id="1021"><net_src comp="154" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1022"><net_src comp="1003" pin="5"/><net_sink comp="1014" pin=1"/></net>

<net id="1023"><net_src comp="116" pin="0"/><net_sink comp="1014" pin=3"/></net>

<net id="1024"><net_src comp="118" pin="0"/><net_sink comp="1014" pin=4"/></net>

<net id="1032"><net_src comp="154" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1033"><net_src comp="1014" pin="5"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="120" pin="0"/><net_sink comp="1025" pin=3"/></net>

<net id="1035"><net_src comp="122" pin="0"/><net_sink comp="1025" pin=4"/></net>

<net id="1043"><net_src comp="154" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1044"><net_src comp="1025" pin="5"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="124" pin="0"/><net_sink comp="1036" pin=3"/></net>

<net id="1046"><net_src comp="126" pin="0"/><net_sink comp="1036" pin=4"/></net>

<net id="1054"><net_src comp="154" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="1036" pin="5"/><net_sink comp="1047" pin=1"/></net>

<net id="1056"><net_src comp="128" pin="0"/><net_sink comp="1047" pin=3"/></net>

<net id="1057"><net_src comp="130" pin="0"/><net_sink comp="1047" pin=4"/></net>

<net id="1065"><net_src comp="158" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1066"><net_src comp="396" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1067"><net_src comp="1047" pin="5"/><net_sink comp="1058" pin=2"/></net>

<net id="1068"><net_src comp="30" pin="0"/><net_sink comp="1058" pin=3"/></net>

<net id="1069"><net_src comp="130" pin="0"/><net_sink comp="1058" pin=4"/></net>

<net id="1070"><net_src comp="1058" pin="5"/><net_sink comp="422" pin=0"/></net>

<net id="1078"><net_src comp="160" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1079"><net_src comp="422" pin="6"/><net_sink comp="1071" pin=1"/></net>

<net id="1080"><net_src comp="162" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1081"><net_src comp="164" pin="0"/><net_sink comp="1071" pin=4"/></net>

<net id="1085"><net_src comp="422" pin="6"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="1091"><net_src comp="150" pin="0"/><net_sink comp="1087" pin=1"/></net>

<net id="1097"><net_src comp="30" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="1092" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="8" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1107"><net_src comp="463" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1112"><net_src comp="467" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1116"><net_src comp="473" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1121"><net_src comp="479" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1125"><net_src comp="485" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1130"><net_src comp="188" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1132"><net_src comp="1127" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1136"><net_src comp="201" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1142"><net_src comp="214" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1148"><net_src comp="227" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1154"><net_src comp="240" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1160"><net_src comp="253" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1166"><net_src comp="266" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1168"><net_src comp="1163" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1172"><net_src comp="279" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1178"><net_src comp="292" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1184"><net_src comp="300" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1190"><net_src comp="308" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1196"><net_src comp="316" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1202"><net_src comp="324" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1204"><net_src comp="1199" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1208"><net_src comp="332" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="1214"><net_src comp="340" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1220"><net_src comp="348" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1226"><net_src comp="515" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1228"><net_src comp="1223" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1229"><net_src comp="1223" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1230"><net_src comp="1223" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1231"><net_src comp="1223" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1232"><net_src comp="1223" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1233"><net_src comp="1223" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="1234"><net_src comp="1223" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1238"><net_src comp="519" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="1071" pin=2"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="178" pin=4"/></net>

<net id="1244"><net_src comp="523" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="1249"><net_src comp="533" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="1254"><net_src comp="543" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1259"><net_src comp="553" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1264"><net_src comp="563" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1269"><net_src comp="573" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1274"><net_src comp="583" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1279"><net_src comp="593" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1284"><net_src comp="603" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="970" pin=2"/></net>

<net id="1289"><net_src comp="610" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="1294"><net_src comp="616" pin="4"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="981" pin=2"/></net>

<net id="1299"><net_src comp="629" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="1304"><net_src comp="635" pin="4"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="992" pin=2"/></net>

<net id="1309"><net_src comp="648" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="221" pin=4"/></net>

<net id="1314"><net_src comp="654" pin="4"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="1003" pin=2"/></net>

<net id="1319"><net_src comp="667" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="1324"><net_src comp="673" pin="4"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="1014" pin=2"/></net>

<net id="1329"><net_src comp="686" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="1334"><net_src comp="692" pin="4"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="1025" pin=2"/></net>

<net id="1339"><net_src comp="705" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="260" pin=4"/></net>

<net id="1344"><net_src comp="711" pin="4"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="1036" pin=2"/></net>

<net id="1349"><net_src comp="724" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="273" pin=4"/></net>

<net id="1354"><net_src comp="730" pin="4"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="1047" pin=2"/></net>

<net id="1359"><net_src comp="743" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="1364"><net_src comp="749" pin="4"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1369"><net_src comp="759" pin="4"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1374"><net_src comp="769" pin="4"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1379"><net_src comp="779" pin="4"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1384"><net_src comp="789" pin="4"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1389"><net_src comp="799" pin="4"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1394"><net_src comp="809" pin="4"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1399"><net_src comp="819" pin="4"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1404"><net_src comp="1071" pin="5"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1409"><net_src comp="1087" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="1092" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: StreamOut_V_Data_V | {11 }
	Port: StreamOut_V_User_V | {11 }
	Port: cntr | {13 }
	Port: sum_V_0 | {6 }
	Port: sum_V_1 | {6 }
	Port: sum_V_2 | {6 }
	Port: sum_V_3 | {6 }
	Port: sum_V_4 | {6 }
	Port: sum_V_5 | {6 }
	Port: sum_V_6 | {6 }
	Port: sum_V_7 | {6 }
 - Input state : 
	Port: pix_average : StreamIn_V_Data_V | {4 }
	Port: pix_average : StreamIn_V_User_V | {4 }
	Port: pix_average : cntr | {1 }
	Port: pix_average : sum_V_0 | {2 3 4 }
	Port: pix_average : sum_V_1 | {2 3 4 }
	Port: pix_average : sum_V_2 | {2 3 4 }
	Port: pix_average : sum_V_3 | {2 3 4 }
	Port: pix_average : sum_V_4 | {2 3 4 }
	Port: pix_average : sum_V_5 | {2 3 4 }
	Port: pix_average : sum_V_6 | {2 3 4 }
	Port: pix_average : sum_V_7 | {2 3 4 }
  - Chain level:
	State 1
		tmp_6 : 1
		tmp_8 : 1
	State 2
		tmp_s : 1
		i_2 : 1
		StgValue_27 : 2
		i3 : 1
		sum_V_0_addr_1 : 2
		sum_V_0_load_1 : 3
		sum_V_1_addr_1 : 2
		sum_V_1_load_1 : 3
		sum_V_2_addr_1 : 2
		sum_V_2_load_1 : 3
		sum_V_3_addr_1 : 2
		sum_V_3_load_1 : 3
		sum_V_4_addr_1 : 2
		sum_V_4_load_1 : 3
		sum_V_5_addr_1 : 2
		sum_V_5_load_1 : 3
		sum_V_6_addr_1 : 2
		sum_V_6_load_1 : 3
		sum_V_7_addr_1 : 2
		sum_V_7_load_1 : 3
		i2 : 1
		sum_V_0_addr : 2
		sum_V_0_load : 3
		sum_V_1_addr : 2
		sum_V_1_load : 3
		sum_V_2_addr : 2
		sum_V_2_load : 3
		sum_V_3_addr : 2
		sum_V_3_load : 3
		sum_V_4_addr : 2
		sum_V_4_load : 3
		sum_V_5_addr : 2
		sum_V_5_load : 3
		sum_V_6_addr : 2
		sum_V_6_load : 3
		sum_V_7_addr : 2
		sum_V_7_load : 3
	State 3
	State 4
	State 5
		mul1 : 1
		mul3 : 1
		mul4 : 1
		mul6 : 1
		mul8 : 1
		mul5 : 1
		mul2 : 1
		mul : 1
		rhs_V : 1
		ret_V_7 : 2
		rhs_V_1 : 1
		ret_V_7_1 : 2
		rhs_V_2 : 1
		ret_V_7_2 : 2
		rhs_V_3 : 1
		ret_V_7_3 : 2
		rhs_V_4 : 1
		ret_V_7_4 : 2
		rhs_V_5 : 1
		ret_V_7_5 : 2
		rhs_V_6 : 1
		ret_V_7_6 : 2
		rhs_V_7 : 1
		ret_V_7_7 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp_12 : 1
		tmp_13 : 1
		tmp_14 : 1
		tmp_15 : 1
		tmp_16 : 1
		tmp_17 : 1
		tmp_18 : 1
		tmp_19 : 1
	State 11
		p_Result_s_25 : 1
		p_Result_12_1 : 2
		p_Result_12_2 : 3
		p_Result_12_3 : 4
		p_Result_12_4 : 5
		p_Result_12_5 : 6
		p_Result_12_6 : 7
		p_Result_12_7 : 8
		output_buf10_part_se : 9
		p_Result_s : 1
		p_Result_1 : 2
		p_Result_2 : 3
		p_Result_3 : 4
		p_Result_4 : 5
		p_Result_5 : 6
		p_Result_6 : 7
		p_Result_7 : 8
		output_buf14_part_se : 9
		output_buf_4 : 10
		output_buf_1 : 11
		tmp_Data_V_4 : 11
		StgValue_239 : 12
		empty_26 : 1
	State 12
	State 13
		StgValue_244 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_527          |    2    |   122   |    2    |
|          |          grp_fu_537          |    2    |   122   |    2    |
|          |          grp_fu_547          |    2    |   122   |    2    |
|    mul   |          grp_fu_557          |    2    |   122   |    2    |
|          |          grp_fu_567          |    2    |   122   |    2    |
|          |          grp_fu_577          |    2    |   122   |    2    |
|          |          grp_fu_587          |    2    |   122   |    2    |
|          |          grp_fu_597          |    2    |   122   |    2    |
|----------|------------------------------|---------|---------|---------|
|          |          i_2_fu_485          |    0    |    0    |    21   |
|          |        ret_V_7_fu_610        |    0    |    0    |    28   |
|          |       ret_V_7_1_fu_629       |    0    |    0    |    28   |
|          |       ret_V_7_2_fu_648       |    0    |    0    |    28   |
|    add   |       ret_V_7_3_fu_667       |    0    |    0    |    28   |
|          |       ret_V_7_4_fu_686       |    0    |    0    |    28   |
|          |       ret_V_7_5_fu_705       |    0    |    0    |    28   |
|          |       ret_V_7_6_fu_724       |    0    |    0    |    28   |
|          |       ret_V_7_7_fu_743       |    0    |    0    |    28   |
|          |         tmp_5_fu_1087        |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_6_fu_467         |    0    |    0    |    20   |
|   icmp   |         tmp_8_fu_473         |    0    |    0    |    20   |
|          |         tmp_s_fu_479         |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|  select  |      storemerge_fu_1092      |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|   read   |     empty_24_read_fu_170     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   StgValue_239_write_fu_178  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           i3_fu_491          |    0    |    0    |    0    |
|          |           i2_fu_503          |    0    |    0    |    0    |
|          |       zext2_cast_fu_523      |    0    |    0    |    0    |
|          |       zext3_cast_fu_533      |    0    |    0    |    0    |
|          |       zext5_cast_fu_543      |    0    |    0    |    0    |
|          |       zext6_cast_fu_553      |    0    |    0    |    0    |
|          |       zext7_cast_fu_563      |    0    |    0    |    0    |
|          |       zext4_cast_fu_573      |    0    |    0    |    0    |
|   zext   |       zext1_cast_fu_583      |    0    |    0    |    0    |
|          |       zext_cast_fu_593       |    0    |    0    |    0    |
|          |         rhs_V_fu_606         |    0    |    0    |    0    |
|          |        rhs_V_1_fu_625        |    0    |    0    |    0    |
|          |        rhs_V_2_fu_644        |    0    |    0    |    0    |
|          |        rhs_V_3_fu_663        |    0    |    0    |    0    |
|          |        rhs_V_4_fu_682        |    0    |    0    |    0    |
|          |        rhs_V_5_fu_701        |    0    |    0    |    0    |
|          |        rhs_V_6_fu_720        |    0    |    0    |    0    |
|          |        rhs_V_7_fu_739        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|extractvalue|       tmp_Data_V_fu_515      |    0    |    0    |    0    |
|          |       tmp_User_V_fu_519      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_9_fu_603         |    0    |    0    |    0    |
|   trunc  |         tmp_11_fu_829        |    0    |    0    |    0    |
|          |         tmp_10_fu_966        |    0    |    0    |    0    |
|          |     tmp_Data_V_4_fu_1082     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_Result_9_1_fu_616     |    0    |    0    |    0    |
|          |      p_Result_9_2_fu_635     |    0    |    0    |    0    |
|          |      p_Result_9_3_fu_654     |    0    |    0    |    0    |
|          |      p_Result_9_4_fu_673     |    0    |    0    |    0    |
|          |      p_Result_9_5_fu_692     |    0    |    0    |    0    |
|          |      p_Result_9_6_fu_711     |    0    |    0    |    0    |
|          |      p_Result_9_7_fu_730     |    0    |    0    |    0    |
|partselect|         tmp_12_fu_749        |    0    |    0    |    0    |
|          |         tmp_13_fu_759        |    0    |    0    |    0    |
|          |         tmp_14_fu_769        |    0    |    0    |    0    |
|          |         tmp_15_fu_779        |    0    |    0    |    0    |
|          |         tmp_16_fu_789        |    0    |    0    |    0    |
|          |         tmp_17_fu_799        |    0    |    0    |    0    |
|          |         tmp_18_fu_809        |    0    |    0    |    0    |
|          |         tmp_19_fu_819        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     tmp_V_0_trunc_fu_833     |    0    |    0    |    0    |
|          |     tmp_V_1_trunc_fu_848     |    0    |    0    |    0    |
|          |     tmp_V_2_trunc_fu_863     |    0    |    0    |    0    |
|   sext   |     tmp_V_3_trunc_fu_878     |    0    |    0    |    0    |
|          |     tmp_V_4_trunc_fu_893     |    0    |    0    |    0    |
|          |     tmp_V_5_trunc_fu_908     |    0    |    0    |    0    |
|          |     tmp_V_6_trunc_fu_923     |    0    |    0    |    0    |
|          |     tmp_V_7_trunc_fu_938     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     p_Result_s_25_fu_836     |    0    |    0    |    0    |
|          |     p_Result_12_1_fu_851     |    0    |    0    |    0    |
|          |     p_Result_12_2_fu_866     |    0    |    0    |    0    |
|          |     p_Result_12_3_fu_881     |    0    |    0    |    0    |
|          |     p_Result_12_4_fu_896     |    0    |    0    |    0    |
|          |     p_Result_12_5_fu_911     |    0    |    0    |    0    |
|          |     p_Result_12_6_fu_926     |    0    |    0    |    0    |
|          |     p_Result_12_7_fu_941     |    0    |    0    |    0    |
|          |  output_buf10_part_se_fu_953 |    0    |    0    |    0    |
|  partset |       p_Result_s_fu_970      |    0    |    0    |    0    |
|          |       p_Result_1_fu_981      |    0    |    0    |    0    |
|          |       p_Result_2_fu_992      |    0    |    0    |    0    |
|          |      p_Result_3_fu_1003      |    0    |    0    |    0    |
|          |      p_Result_4_fu_1014      |    0    |    0    |    0    |
|          |      p_Result_5_fu_1025      |    0    |    0    |    0    |
|          |      p_Result_6_fu_1036      |    0    |    0    |    0    |
|          |      p_Result_7_fu_1047      |    0    |    0    |    0    |
|          | output_buf14_part_se_fu_1058 |    0    |    0    |    0    |
|          |     output_buf_1_fu_1071     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   976   |   385   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   cntr_load_reg_1104  |   32   |
|      i_2_reg_1122     |   14   |
|       i_reg_408       |   14   |
| output_buf_1_reg_1401 |   132  |
|  output_buf_4_reg_419 |   132  |
|   output_buf_reg_396  |   132  |
| p_Result_9_1_reg_1291 |   16   |
| p_Result_9_2_reg_1301 |   16   |
| p_Result_9_3_reg_1311 |   16   |
| p_Result_9_4_reg_1321 |   16   |
| p_Result_9_5_reg_1331 |   16   |
| p_Result_9_6_reg_1341 |   16   |
| p_Result_9_7_reg_1351 |   16   |
|        reg_431        |   21   |
|        reg_435        |   21   |
|        reg_439        |   21   |
|        reg_443        |   21   |
|        reg_447        |   21   |
|        reg_451        |   21   |
|        reg_455        |   21   |
|        reg_459        |   21   |
|   ret_V_7_1_reg_1296  |   21   |
|   ret_V_7_2_reg_1306  |   21   |
|   ret_V_7_3_reg_1316  |   21   |
|   ret_V_7_4_reg_1326  |   21   |
|   ret_V_7_5_reg_1336  |   21   |
|   ret_V_7_6_reg_1346  |   21   |
|   ret_V_7_7_reg_1356  |   21   |
|    ret_V_7_reg_1286   |   21   |
|sum_V_0_addr_1_reg_1127|   14   |
| sum_V_0_addr_reg_1175 |   14   |
|sum_V_1_addr_1_reg_1133|   14   |
| sum_V_1_addr_reg_1181 |   14   |
|sum_V_2_addr_1_reg_1139|   14   |
| sum_V_2_addr_reg_1187 |   14   |
|sum_V_3_addr_1_reg_1145|   14   |
| sum_V_3_addr_reg_1193 |   14   |
|sum_V_4_addr_1_reg_1151|   14   |
| sum_V_4_addr_reg_1199 |   14   |
|sum_V_5_addr_1_reg_1157|   14   |
| sum_V_5_addr_reg_1205 |   14   |
|sum_V_6_addr_1_reg_1163|   14   |
| sum_V_6_addr_reg_1211 |   14   |
|sum_V_7_addr_1_reg_1169|   14   |
| sum_V_7_addr_reg_1217 |   14   |
|    tmp_12_reg_1361    |   14   |
|    tmp_13_reg_1366    |   14   |
|    tmp_14_reg_1371    |   14   |
|    tmp_15_reg_1376    |   14   |
|    tmp_16_reg_1381    |   14   |
|    tmp_17_reg_1386    |   14   |
|    tmp_18_reg_1391    |   14   |
|    tmp_19_reg_1396    |   14   |
|     tmp_5_reg_1406    |   32   |
|     tmp_6_reg_1109    |    1   |
|     tmp_8_reg_1113    |    1   |
|     tmp_9_reg_1281    |   16   |
|  tmp_Data_V_reg_1223  |   128  |
|  tmp_User_V_reg_1235  |    4   |
|     tmp_s_reg_1118    |    1   |
|  zext1_cast_reg_1271  |   44   |
|  zext2_cast_reg_1241  |   44   |
|  zext3_cast_reg_1246  |   44   |
|  zext4_cast_reg_1266  |   44   |
|  zext5_cast_reg_1251  |   44   |
|  zext6_cast_reg_1256  |   44   |
|  zext7_cast_reg_1261  |   44   |
|   zext_cast_reg_1276  |   44   |
+-----------------------+--------+
|         Total         |  1775  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_195 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_195 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_195 |  p4  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_208 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_208 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_208 |  p4  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_221 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_221 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_221 |  p4  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_234 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_234 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_234 |  p4  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_247 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_247 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_247 |  p4  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_260 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_260 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_260 |  p4  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_273 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_273 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_273 |  p4  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_286 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_286 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_286 |  p4  |   2  |  14  |   28   ||    9    |
| output_buf_reg_396 |  p0  |   2  |  132 |   264  ||    9    |
|     grp_fu_527     |  p1  |   2  |  21  |   42   ||    9    |
|     grp_fu_537     |  p1  |   2  |  21  |   42   ||    9    |
|     grp_fu_547     |  p1  |   2  |  21  |   42   ||    9    |
|     grp_fu_557     |  p1  |   2  |  21  |   42   ||    9    |
|     grp_fu_567     |  p1  |   2  |  21  |   42   ||    9    |
|     grp_fu_577     |  p1  |   2  |  21  |   42   ||    9    |
|     grp_fu_587     |  p1  |   2  |  21  |   42   ||    9    |
|     grp_fu_597     |  p1  |   2  |  21  |   42   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1272  ||  28.891 ||   393   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   976  |   385  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   393  |
|  Register |    -   |    -   |  1775  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   28   |  2751  |   778  |
+-----------+--------+--------+--------+--------+
