<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='242' type='unsigned int'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='246' u='w' c='_ZN4llvm21SIMachineFunctionInfo10SpilledRegC1Eji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='249' u='r' c='_ZN4llvm21SIMachineFunctionInfo10SpilledReg6hasRegEv'/>
<offset>0</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='803' u='r' c='_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb'/>
