$date
	Sat Sep 22 14:34:53 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralMultiplexer $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 % in2 $end
$var wire 1 & in3 $end
$var wire 1 ' out $end
$var wire 4 ( inputs [3:0] $end
$var wire 2 ) address [1:0] $end
$upscope $end
$scope module testMultiplexer $end
$var wire 1 * out $end
$var reg 1 + addr0 $end
$var reg 1 , addr1 $end
$var reg 1 - in0 $end
$var reg 1 . in1 $end
$var reg 1 / in2 $end
$var reg 1 0 in3 $end
$scope module multiplexer $end
$var wire 1 + address0 $end
$var wire 1 , address1 $end
$var wire 1 - in0 $end
$var wire 1 . in1 $end
$var wire 1 / in2 $end
$var wire 1 0 in3 $end
$var wire 1 1 nA0 $end
$var wire 1 2 nA1 $end
$var wire 1 * out $end
$var wire 1 3 out0 $end
$var wire 1 4 out1 $end
$var wire 1 5 out2 $end
$var wire 1 6 out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x6
x5
x4
x3
x2
x1
00
0/
0.
1-
0,
0+
x*
bz )
bz (
x'
z&
z%
z$
z#
z"
z!
$end
#50000
12
11
04
05
06
#100000
13
#150000
1*
#1000000
10
1/
1.
0-
#1050000
03
#1100000
0*
#2000000
00
0/
1+
#2050000
01
14
#2100000
1*
#3000000
10
1/
0.
1-
#3050000
04
#3100000
0*
#4000000
00
0-
1,
0+
#4050000
02
11
#4100000
15
#4150000
1*
#5000000
10
0/
1.
1-
#5050000
05
#5100000
0*
#6000000
0.
0-
1+
#6050000
01
16
#6100000
1*
#7000000
00
1/
1.
1-
#7050000
06
#7100000
0*
#8000000
