
002_BOOTLOADER_APPLICATION.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ec0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  08004050  08004050  00014050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004658  08004658  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08004658  08004658  00014658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004660  08004660  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004660  08004660  00014660  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004664  08004664  00014664  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08004668  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e4  2000007c  080046e4  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000260  080046e4  00020260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009a17  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c83  00000000  00000000  00029ac3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000880  00000000  00000000  0002b748  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000798  00000000  00000000  0002bfc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020a6e  00000000  00000000  0002c760  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007c4d  00000000  00000000  0004d1ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c3122  00000000  00000000  00054e1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00117f3d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002434  00000000  00000000  00117fb8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004038 	.word	0x08004038

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	08004038 	.word	0x08004038

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <bootloader_get_ver_cmd>:
#include "bootloader_command_app.h"

extern uint8_t supported_commands[];

void bootloader_get_ver_cmd(uint8_t *bl_rx_data)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b086      	sub	sp, #24
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
	uint8_t bl_Version = 0;
 8000588:	2300      	movs	r3, #0
 800058a:	73fb      	strb	r3, [r7, #15]

	printMessage("BL_DEBUG_MSG: Bootloaer_Get_Ver_Cmd\n");
 800058c:	481b      	ldr	r0, [pc, #108]	; (80005fc <bootloader_get_ver_cmd+0x7c>)
 800058e:	f000 fd2b 	bl	8000fe8 <printMessage>

	uint32_t command_packet_length = bl_rx_data[0] + 1;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	781b      	ldrb	r3, [r3, #0]
 8000596:	3301      	adds	r3, #1
 8000598:	617b      	str	r3, [r7, #20]

	uint32_t host_crc = *((uint32_t*)(bl_rx_data + command_packet_length - 4));
 800059a:	697b      	ldr	r3, [r7, #20]
 800059c:	3b04      	subs	r3, #4
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	4413      	add	r3, r2
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	613b      	str	r3, [r7, #16]

	// crc control
	if(!bootloader_verify_crc(&bl_rx_data[0], command_packet_length - 4, host_crc))
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	3b04      	subs	r3, #4
 80005aa:	693a      	ldr	r2, [r7, #16]
 80005ac:	4619      	mov	r1, r3
 80005ae:	6878      	ldr	r0, [r7, #4]
 80005b0:	f000 faec 	bl	8000b8c <bootloader_verify_crc>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d117      	bne.n	80005ea <bootloader_get_ver_cmd+0x6a>
	{
		printMessage("BL_DEBUG_MSG: Checksum success\n");
 80005ba:	4811      	ldr	r0, [pc, #68]	; (8000600 <bootloader_get_ver_cmd+0x80>)
 80005bc:	f000 fd14 	bl	8000fe8 <printMessage>
		bootloader_send_ack(1);
 80005c0:	2001      	movs	r0, #1
 80005c2:	f000 fb5f 	bl	8000c84 <bootloader_send_ack>
		bl_Version = bootloader_get_version();
 80005c6:	f000 fb87 	bl	8000cd8 <bootloader_get_version>
 80005ca:	4603      	mov	r3, r0
 80005cc:	73fb      	strb	r3, [r7, #15]
		printMessage("BL_DEBUG_MSG: BL_VER : %d %#x  \n", bl_Version, bl_Version);
 80005ce:	7bfb      	ldrb	r3, [r7, #15]
 80005d0:	4619      	mov	r1, r3
 80005d2:	7bfb      	ldrb	r3, [r7, #15]
 80005d4:	461a      	mov	r2, r3
 80005d6:	480b      	ldr	r0, [pc, #44]	; (8000604 <bootloader_get_ver_cmd+0x84>)
 80005d8:	f000 fd06 	bl	8000fe8 <printMessage>
		bootloader_uart_write_data(&bl_Version, 1);
 80005dc:	f107 030f 	add.w	r3, r7, #15
 80005e0:	2101      	movs	r1, #1
 80005e2:	4618      	mov	r0, r3
 80005e4:	f000 fabe 	bl	8000b64 <bootloader_uart_write_data>
	else
	{
		printMessage("BL_DEBUG_MSG: Checsum fail \n");
		bootloader_send_nack();
	}
}
 80005e8:	e004      	b.n	80005f4 <bootloader_get_ver_cmd+0x74>
		printMessage("BL_DEBUG_MSG: Checsum fail \n");
 80005ea:	4807      	ldr	r0, [pc, #28]	; (8000608 <bootloader_get_ver_cmd+0x88>)
 80005ec:	f000 fcfc 	bl	8000fe8 <printMessage>
		bootloader_send_nack();
 80005f0:	f000 fb60 	bl	8000cb4 <bootloader_send_nack>
}
 80005f4:	bf00      	nop
 80005f6:	3718      	adds	r7, #24
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	08004050 	.word	0x08004050
 8000600:	08004078 	.word	0x08004078
 8000604:	08004098 	.word	0x08004098
 8000608:	080040bc 	.word	0x080040bc

0800060c <bootloader_get_help_cmd>:

void bootloader_get_help_cmd(uint8_t *bl_rx_data)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
	printMessage("BL_DEBUG_MSG: bootloader_get_help_cmd\n");
 8000614:	4824      	ldr	r0, [pc, #144]	; (80006a8 <bootloader_get_help_cmd+0x9c>)
 8000616:	f000 fce7 	bl	8000fe8 <printMessage>

	uint32_t command_packet_len = bl_rx_data[0] + 1;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	3301      	adds	r3, #1
 8000620:	613b      	str	r3, [r7, #16]

	uint32_t host_crc = *((uint32_t*)(bl_rx_data + command_packet_len - 4));
 8000622:	693b      	ldr	r3, [r7, #16]
 8000624:	3b04      	subs	r3, #4
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	4413      	add	r3, r2
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	60fb      	str	r3, [r7, #12]

	if(!bootloader_verify_crc(&bl_rx_data[0], command_packet_len - 4, host_crc))
 800062e:	693b      	ldr	r3, [r7, #16]
 8000630:	3b04      	subs	r3, #4
 8000632:	68fa      	ldr	r2, [r7, #12]
 8000634:	4619      	mov	r1, r3
 8000636:	6878      	ldr	r0, [r7, #4]
 8000638:	f000 faa8 	bl	8000b8c <bootloader_verify_crc>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d128      	bne.n	8000694 <bootloader_get_help_cmd+0x88>
	{
		printMessage("BL_DEBUG_MSG: Checksum success\n");
 8000642:	481a      	ldr	r0, [pc, #104]	; (80006ac <bootloader_get_help_cmd+0xa0>)
 8000644:	f000 fcd0 	bl	8000fe8 <printMessage>
		bootloader_send_ack(strlen(supported_commands));
 8000648:	4819      	ldr	r0, [pc, #100]	; (80006b0 <bootloader_get_help_cmd+0xa4>)
 800064a:	f7ff fdc1 	bl	80001d0 <strlen>
 800064e:	4603      	mov	r3, r0
 8000650:	b2db      	uxtb	r3, r3
 8000652:	4618      	mov	r0, r3
 8000654:	f000 fb16 	bl	8000c84 <bootloader_send_ack>
		bootloader_uart_write_data(supported_commands, strlen(supported_commands));
 8000658:	4815      	ldr	r0, [pc, #84]	; (80006b0 <bootloader_get_help_cmd+0xa4>)
 800065a:	f7ff fdb9 	bl	80001d0 <strlen>
 800065e:	4603      	mov	r3, r0
 8000660:	4619      	mov	r1, r3
 8000662:	4813      	ldr	r0, [pc, #76]	; (80006b0 <bootloader_get_help_cmd+0xa4>)
 8000664:	f000 fa7e 	bl	8000b64 <bootloader_uart_write_data>
		for(int i = 0; i < strlen(supported_commands); i++)
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]
 800066c:	e00a      	b.n	8000684 <bootloader_get_help_cmd+0x78>
		{
			printMessage("%#x   ", supported_commands[i]);
 800066e:	4a10      	ldr	r2, [pc, #64]	; (80006b0 <bootloader_get_help_cmd+0xa4>)
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	4413      	add	r3, r2
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	4619      	mov	r1, r3
 8000678:	480e      	ldr	r0, [pc, #56]	; (80006b4 <bootloader_get_help_cmd+0xa8>)
 800067a:	f000 fcb5 	bl	8000fe8 <printMessage>
		for(int i = 0; i < strlen(supported_commands); i++)
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	3301      	adds	r3, #1
 8000682:	617b      	str	r3, [r7, #20]
 8000684:	480a      	ldr	r0, [pc, #40]	; (80006b0 <bootloader_get_help_cmd+0xa4>)
 8000686:	f7ff fda3 	bl	80001d0 <strlen>
 800068a:	4602      	mov	r2, r0
 800068c:	697b      	ldr	r3, [r7, #20]
 800068e:	429a      	cmp	r2, r3
 8000690:	d8ed      	bhi.n	800066e <bootloader_get_help_cmd+0x62>
	else
	{
		printMessage("BL_DEBUG_MSG: Checksum fail\n");
		bootloader_send_nack();
	}
}
 8000692:	e004      	b.n	800069e <bootloader_get_help_cmd+0x92>
		printMessage("BL_DEBUG_MSG: Checksum fail\n");
 8000694:	4808      	ldr	r0, [pc, #32]	; (80006b8 <bootloader_get_help_cmd+0xac>)
 8000696:	f000 fca7 	bl	8000fe8 <printMessage>
		bootloader_send_nack();
 800069a:	f000 fb0b 	bl	8000cb4 <bootloader_send_nack>
}
 800069e:	bf00      	nop
 80006a0:	3718      	adds	r7, #24
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	080040dc 	.word	0x080040dc
 80006ac:	08004078 	.word	0x08004078
 80006b0:	20000000 	.word	0x20000000
 80006b4:	08004104 	.word	0x08004104
 80006b8:	0800410c 	.word	0x0800410c

080006bc <bootloader_get_cid_cmd>:

void bootloader_get_cid_cmd(uint8_t *bl_rx_data)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b086      	sub	sp, #24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
	uint16_t cID = 0;
 80006c4:	2300      	movs	r3, #0
 80006c6:	81fb      	strh	r3, [r7, #14]

	printMessage("BL_DEBUG_MSG: bootloader_get_cid_cmd \n");
 80006c8:	481b      	ldr	r0, [pc, #108]	; (8000738 <bootloader_get_cid_cmd+0x7c>)
 80006ca:	f000 fc8d 	bl	8000fe8 <printMessage>

	uint32_t command_packet_len = bl_rx_data[0] + 1;
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	3301      	adds	r3, #1
 80006d4:	617b      	str	r3, [r7, #20]

	uint32_t host_crc = *((uint32_t*)(bl_rx_data + command_packet_len - 4));
 80006d6:	697b      	ldr	r3, [r7, #20]
 80006d8:	3b04      	subs	r3, #4
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	4413      	add	r3, r2
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_data[0], command_packet_len - 4, host_crc))
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	3b04      	subs	r3, #4
 80006e6:	693a      	ldr	r2, [r7, #16]
 80006e8:	4619      	mov	r1, r3
 80006ea:	6878      	ldr	r0, [r7, #4]
 80006ec:	f000 fa4e 	bl	8000b8c <bootloader_verify_crc>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d117      	bne.n	8000726 <bootloader_get_cid_cmd+0x6a>
	{
		printMessage("BL_DEBUG_MSG: Checksum succes \n");
 80006f6:	4811      	ldr	r0, [pc, #68]	; (800073c <bootloader_get_cid_cmd+0x80>)
 80006f8:	f000 fc76 	bl	8000fe8 <printMessage>
		bootloader_send_ack(2);
 80006fc:	2002      	movs	r0, #2
 80006fe:	f000 fac1 	bl	8000c84 <bootloader_send_ack>
		cID = get_mcu_chip_id();
 8000702:	f000 faf1 	bl	8000ce8 <get_mcu_chip_id>
 8000706:	4603      	mov	r3, r0
 8000708:	81fb      	strh	r3, [r7, #14]
		printMessage("BL_DUBEG_MSG: STM32F4 Chip Id: %d %#x \n", cID, cID);
 800070a:	89fb      	ldrh	r3, [r7, #14]
 800070c:	4619      	mov	r1, r3
 800070e:	89fb      	ldrh	r3, [r7, #14]
 8000710:	461a      	mov	r2, r3
 8000712:	480b      	ldr	r0, [pc, #44]	; (8000740 <bootloader_get_cid_cmd+0x84>)
 8000714:	f000 fc68 	bl	8000fe8 <printMessage>
		bootloader_uart_write_data((uint8_t*)&cID, 2);
 8000718:	f107 030e 	add.w	r3, r7, #14
 800071c:	2102      	movs	r1, #2
 800071e:	4618      	mov	r0, r3
 8000720:	f000 fa20 	bl	8000b64 <bootloader_uart_write_data>
	else
	{
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
		bootloader_send_nack();
	}
}
 8000724:	e004      	b.n	8000730 <bootloader_get_cid_cmd+0x74>
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
 8000726:	4807      	ldr	r0, [pc, #28]	; (8000744 <bootloader_get_cid_cmd+0x88>)
 8000728:	f000 fc5e 	bl	8000fe8 <printMessage>
		bootloader_send_nack();
 800072c:	f000 fac2 	bl	8000cb4 <bootloader_send_nack>
}
 8000730:	bf00      	nop
 8000732:	3718      	adds	r7, #24
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	0800412c 	.word	0x0800412c
 800073c:	08004154 	.word	0x08004154
 8000740:	08004174 	.word	0x08004174
 8000744:	0800419c 	.word	0x0800419c

08000748 <bootloader_go_to_addr_cmd>:

void bootloader_go_to_addr_cmd(uint8_t *bl_rx_data)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b088      	sub	sp, #32
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
	uint32_t go_to_address = 0;
 8000750:	2300      	movs	r3, #0
 8000752:	61fb      	str	r3, [r7, #28]
	uint8_t addr_valid = ADDR_VALID;
 8000754:	2300      	movs	r3, #0
 8000756:	73fb      	strb	r3, [r7, #15]
	uint8_t addr_invalid = ADDR_INVALID;
 8000758:	2301      	movs	r3, #1
 800075a:	73bb      	strb	r3, [r7, #14]

	printMessage("BL_DEBUG_MSG: bootlodaer_go_to_addr_cmd \n");
 800075c:	4827      	ldr	r0, [pc, #156]	; (80007fc <bootloader_go_to_addr_cmd+0xb4>)
 800075e:	f000 fc43 	bl	8000fe8 <printMessage>

	uint32_t command_packet_len = bl_rx_data[0] + 1;
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	3301      	adds	r3, #1
 8000768:	61bb      	str	r3, [r7, #24]

	uint32_t host_crc = *((uint32_t*)(bl_rx_data + command_packet_len - 4));
 800076a:	69bb      	ldr	r3, [r7, #24]
 800076c:	3b04      	subs	r3, #4
 800076e:	687a      	ldr	r2, [r7, #4]
 8000770:	4413      	add	r3, r2
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	617b      	str	r3, [r7, #20]

	if(!bootloader_verify_crc(&bl_rx_data[0], command_packet_len - 4, host_crc))
 8000776:	69bb      	ldr	r3, [r7, #24]
 8000778:	3b04      	subs	r3, #4
 800077a:	697a      	ldr	r2, [r7, #20]
 800077c:	4619      	mov	r1, r3
 800077e:	6878      	ldr	r0, [r7, #4]
 8000780:	f000 fa04 	bl	8000b8c <bootloader_verify_crc>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d12e      	bne.n	80007e8 <bootloader_go_to_addr_cmd+0xa0>
	{
		printMessage("BL_DEBUG_MSG: Checksum succes \n");
 800078a:	481d      	ldr	r0, [pc, #116]	; (8000800 <bootloader_go_to_addr_cmd+0xb8>)
 800078c:	f000 fc2c 	bl	8000fe8 <printMessage>
		bootloader_send_ack(1);
 8000790:	2001      	movs	r0, #1
 8000792:	f000 fa77 	bl	8000c84 <bootloader_send_ack>

		go_to_address = *((uint32_t*)&bl_rx_data[2]);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800079c:	61fb      	str	r3, [r7, #28]
		printMessage("BL_DEBUG_MSG: GO Addr: %#x \n", go_to_address);
 800079e:	69f9      	ldr	r1, [r7, #28]
 80007a0:	4818      	ldr	r0, [pc, #96]	; (8000804 <bootloader_go_to_addr_cmd+0xbc>)
 80007a2:	f000 fc21 	bl	8000fe8 <printMessage>

		if(bootloader_verify_address(go_to_address) == ADDR_VALID)
 80007a6:	69f8      	ldr	r0, [r7, #28]
 80007a8:	f000 fac4 	bl	8000d34 <bootloader_verify_address>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d110      	bne.n	80007d4 <bootloader_go_to_addr_cmd+0x8c>
		{
			bootloader_uart_write_data(&addr_valid, 1);
 80007b2:	f107 030f 	add.w	r3, r7, #15
 80007b6:	2101      	movs	r1, #1
 80007b8:	4618      	mov	r0, r3
 80007ba:	f000 f9d3 	bl	8000b64 <bootloader_uart_write_data>

			go_to_address += 1; 		// T Bit = 1
 80007be:	69fb      	ldr	r3, [r7, #28]
 80007c0:	3301      	adds	r3, #1
 80007c2:	61fb      	str	r3, [r7, #28]

			void (*lets_go_to_address)(void) = (void*) go_to_address;
 80007c4:	69fb      	ldr	r3, [r7, #28]
 80007c6:	613b      	str	r3, [r7, #16]

			printMessage("BL_DEBUG_MSG: Going to Address \n");
 80007c8:	480f      	ldr	r0, [pc, #60]	; (8000808 <bootloader_go_to_addr_cmd+0xc0>)
 80007ca:	f000 fc0d 	bl	8000fe8 <printMessage>

			lets_go_to_address();
 80007ce:	693b      	ldr	r3, [r7, #16]
 80007d0:	4798      	blx	r3
	else
	{
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
		bootloader_send_nack();
	}
}
 80007d2:	e00e      	b.n	80007f2 <bootloader_go_to_addr_cmd+0xaa>
			printMessage("BL_DEBUG_MSG: Go Address Invalid \n");
 80007d4:	480d      	ldr	r0, [pc, #52]	; (800080c <bootloader_go_to_addr_cmd+0xc4>)
 80007d6:	f000 fc07 	bl	8000fe8 <printMessage>
			bootloader_uart_write_data(&addr_invalid, 1);
 80007da:	f107 030e 	add.w	r3, r7, #14
 80007de:	2101      	movs	r1, #1
 80007e0:	4618      	mov	r0, r3
 80007e2:	f000 f9bf 	bl	8000b64 <bootloader_uart_write_data>
}
 80007e6:	e004      	b.n	80007f2 <bootloader_go_to_addr_cmd+0xaa>
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
 80007e8:	4809      	ldr	r0, [pc, #36]	; (8000810 <bootloader_go_to_addr_cmd+0xc8>)
 80007ea:	f000 fbfd 	bl	8000fe8 <printMessage>
		bootloader_send_nack();
 80007ee:	f000 fa61 	bl	8000cb4 <bootloader_send_nack>
}
 80007f2:	bf00      	nop
 80007f4:	3720      	adds	r7, #32
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	080041bc 	.word	0x080041bc
 8000800:	08004154 	.word	0x08004154
 8000804:	080041e8 	.word	0x080041e8
 8000808:	08004208 	.word	0x08004208
 800080c:	0800422c 	.word	0x0800422c
 8000810:	0800419c 	.word	0x0800419c

08000814 <bootloader_flash_erase_cmd>:

void bootloader_flash_erase_cmd(uint8_t *bl_rx_data)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b086      	sub	sp, #24
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
	uint8_t eraseStatus = 0;
 800081c:	2300      	movs	r3, #0
 800081e:	73fb      	strb	r3, [r7, #15]

	printMessage("BL_DEBUG_MSG: bootloader_flash_erase_cmd \n");
 8000820:	4824      	ldr	r0, [pc, #144]	; (80008b4 <bootloader_flash_erase_cmd+0xa0>)
 8000822:	f000 fbe1 	bl	8000fe8 <printMessage>

	uint32_t command_packet_len = bl_rx_data[0] + 1;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	3301      	adds	r3, #1
 800082c:	617b      	str	r3, [r7, #20]

	uint32_t host_crc = *((uint32_t*)(bl_rx_data + command_packet_len - 4));
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	3b04      	subs	r3, #4
 8000832:	687a      	ldr	r2, [r7, #4]
 8000834:	4413      	add	r3, r2
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_data[0], command_packet_len - 4, host_crc))
 800083a:	697b      	ldr	r3, [r7, #20]
 800083c:	3b04      	subs	r3, #4
 800083e:	693a      	ldr	r2, [r7, #16]
 8000840:	4619      	mov	r1, r3
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f000 f9a2 	bl	8000b8c <bootloader_verify_crc>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d128      	bne.n	80008a0 <bootloader_flash_erase_cmd+0x8c>
	{
		printMessage("BL_DEBUG_MSG: Checksum success \n");
 800084e:	481a      	ldr	r0, [pc, #104]	; (80008b8 <bootloader_flash_erase_cmd+0xa4>)
 8000850:	f000 fbca 	bl	8000fe8 <printMessage>
		bootloader_send_ack(1);
 8000854:	2001      	movs	r0, #1
 8000856:	f000 fa15 	bl	8000c84 <bootloader_send_ack>
		printMessage("BL_DEBUG_MSG: Initial Sector: %d Nubmer Of Secotrs: %d \n", bl_rx_data[2], bl_rx_data[3]);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	3302      	adds	r3, #2
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	4619      	mov	r1, r3
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	3303      	adds	r3, #3
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	461a      	mov	r2, r3
 800086a:	4814      	ldr	r0, [pc, #80]	; (80008bc <bootloader_flash_erase_cmd+0xa8>)
 800086c:	f000 fbbc 	bl	8000fe8 <printMessage>

		eraseStatus = execute_flash_erase(bl_rx_data[2], bl_rx_data[3]);
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	3302      	adds	r3, #2
 8000874:	781a      	ldrb	r2, [r3, #0]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	3303      	adds	r3, #3
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	4619      	mov	r1, r3
 800087e:	4610      	mov	r0, r2
 8000880:	f000 fa96 	bl	8000db0 <execute_flash_erase>
 8000884:	4603      	mov	r3, r0
 8000886:	73fb      	strb	r3, [r7, #15]

		printMessage("BL_DEBUG_MSG: Flash Erase Status : %d \n", eraseStatus);
 8000888:	7bfb      	ldrb	r3, [r7, #15]
 800088a:	4619      	mov	r1, r3
 800088c:	480c      	ldr	r0, [pc, #48]	; (80008c0 <bootloader_flash_erase_cmd+0xac>)
 800088e:	f000 fbab 	bl	8000fe8 <printMessage>
		bootloader_uart_write_data(&eraseStatus, 1);
 8000892:	f107 030f 	add.w	r3, r7, #15
 8000896:	2101      	movs	r1, #1
 8000898:	4618      	mov	r0, r3
 800089a:	f000 f963 	bl	8000b64 <bootloader_uart_write_data>
	else
	{
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
		bootloader_send_nack();
	}
}
 800089e:	e004      	b.n	80008aa <bootloader_flash_erase_cmd+0x96>
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
 80008a0:	4808      	ldr	r0, [pc, #32]	; (80008c4 <bootloader_flash_erase_cmd+0xb0>)
 80008a2:	f000 fba1 	bl	8000fe8 <printMessage>
		bootloader_send_nack();
 80008a6:	f000 fa05 	bl	8000cb4 <bootloader_send_nack>
}
 80008aa:	bf00      	nop
 80008ac:	3718      	adds	r7, #24
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	08004250 	.word	0x08004250
 80008b8:	0800427c 	.word	0x0800427c
 80008bc:	080042a0 	.word	0x080042a0
 80008c0:	080042dc 	.word	0x080042dc
 80008c4:	0800419c 	.word	0x0800419c

080008c8 <bootloader_mem_write_cmd>:

void bootloader_mem_write_cmd(uint8_t* bl_rx_data)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b088      	sub	sp, #32
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
	uint8_t addrValid = ADDR_VALID;
 80008d0:	2300      	movs	r3, #0
 80008d2:	77fb      	strb	r3, [r7, #31]
	uint8_t writeStatus = 0x00;
 80008d4:	2300      	movs	r3, #0
 80008d6:	73fb      	strb	r3, [r7, #15]
	uint8_t checkSum = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	77bb      	strb	r3, [r7, #30]
	uint8_t length = 0;
 80008dc:	2300      	movs	r3, #0
 80008de:	777b      	strb	r3, [r7, #29]

	length = bl_rx_data[0];
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	777b      	strb	r3, [r7, #29]

	uint8_t payloadLength = bl_rx_data[6];
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	799b      	ldrb	r3, [r3, #6]
 80008ea:	773b      	strb	r3, [r7, #28]

	uint32_t memAddress = *((uint32_t *) (&bl_rx_data[2]));
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80008f2:	61bb      	str	r3, [r7, #24]

	checkSum = bl_rx_data[length];
 80008f4:	7f7b      	ldrb	r3, [r7, #29]
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	4413      	add	r3, r2
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	77bb      	strb	r3, [r7, #30]

	printMessage("BL_DEBUG_MSG: bootloader_mem_write_cmd \n");
 80008fe:	4827      	ldr	r0, [pc, #156]	; (800099c <bootloader_mem_write_cmd+0xd4>)
 8000900:	f000 fb72 	bl	8000fe8 <printMessage>

	uint32_t command_packet_len = bl_rx_data[0] + 1;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	3301      	adds	r3, #1
 800090a:	617b      	str	r3, [r7, #20]

	uint32_t host_crc = *((uint32_t*)(bl_rx_data + command_packet_len - 4));
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	3b04      	subs	r3, #4
 8000910:	687a      	ldr	r2, [r7, #4]
 8000912:	4413      	add	r3, r2
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_data[0], command_packet_len - 4, host_crc))
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	3b04      	subs	r3, #4
 800091c:	693a      	ldr	r2, [r7, #16]
 800091e:	4619      	mov	r1, r3
 8000920:	6878      	ldr	r0, [r7, #4]
 8000922:	f000 f933 	bl	8000b8c <bootloader_verify_crc>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d12e      	bne.n	800098a <bootloader_mem_write_cmd+0xc2>
	{
		printMessage("BL_DEBUG_MSG: Checksum success \n");
 800092c:	481c      	ldr	r0, [pc, #112]	; (80009a0 <bootloader_mem_write_cmd+0xd8>)
 800092e:	f000 fb5b 	bl	8000fe8 <printMessage>
		bootloader_send_ack(1);
 8000932:	2001      	movs	r0, #1
 8000934:	f000 f9a6 	bl	8000c84 <bootloader_send_ack>

		printMessage("BL_DEBUG_MSG: Memory Write Address: %#x \n", memAddress);
 8000938:	69b9      	ldr	r1, [r7, #24]
 800093a:	481a      	ldr	r0, [pc, #104]	; (80009a4 <bootloader_mem_write_cmd+0xdc>)
 800093c:	f000 fb54 	bl	8000fe8 <printMessage>

		if(bootloader_verify_address(memAddress) == ADDR_VALID)
 8000940:	69b8      	ldr	r0, [r7, #24]
 8000942:	f000 f9f7 	bl	8000d34 <bootloader_verify_address>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d112      	bne.n	8000972 <bootloader_mem_write_cmd+0xaa>
		{
			printMessage("BL_DEBUG_MSG: Valid Memory Write Address \n");
 800094c:	4816      	ldr	r0, [pc, #88]	; (80009a8 <bootloader_mem_write_cmd+0xe0>)
 800094e:	f000 fb4b 	bl	8000fe8 <printMessage>

			writeStatus = execute_memory_write(&bl_rx_data[7], memAddress, payloadLength);
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	3307      	adds	r3, #7
 8000956:	7f3a      	ldrb	r2, [r7, #28]
 8000958:	69b9      	ldr	r1, [r7, #24]
 800095a:	4618      	mov	r0, r3
 800095c:	f000 fa7c 	bl	8000e58 <execute_memory_write>
 8000960:	4603      	mov	r3, r0
 8000962:	73fb      	strb	r3, [r7, #15]

			bootloader_uart_write_data(&writeStatus, 1);
 8000964:	f107 030f 	add.w	r3, r7, #15
 8000968:	2101      	movs	r1, #1
 800096a:	4618      	mov	r0, r3
 800096c:	f000 f8fa 	bl	8000b64 <bootloader_uart_write_data>
	else
	{
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
		bootloader_send_nack();
	}
}
 8000970:	e010      	b.n	8000994 <bootloader_mem_write_cmd+0xcc>
			printMessage("BL_DEBUG_MSG: Invalid Memory Write Address \n");
 8000972:	480e      	ldr	r0, [pc, #56]	; (80009ac <bootloader_mem_write_cmd+0xe4>)
 8000974:	f000 fb38 	bl	8000fe8 <printMessage>
			writeStatus = ADDR_INVALID;
 8000978:	2301      	movs	r3, #1
 800097a:	73fb      	strb	r3, [r7, #15]
			bootloader_uart_write_data(&writeStatus, 1);
 800097c:	f107 030f 	add.w	r3, r7, #15
 8000980:	2101      	movs	r1, #1
 8000982:	4618      	mov	r0, r3
 8000984:	f000 f8ee 	bl	8000b64 <bootloader_uart_write_data>
}
 8000988:	e004      	b.n	8000994 <bootloader_mem_write_cmd+0xcc>
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
 800098a:	4809      	ldr	r0, [pc, #36]	; (80009b0 <bootloader_mem_write_cmd+0xe8>)
 800098c:	f000 fb2c 	bl	8000fe8 <printMessage>
		bootloader_send_nack();
 8000990:	f000 f990 	bl	8000cb4 <bootloader_send_nack>
}
 8000994:	bf00      	nop
 8000996:	3720      	adds	r7, #32
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	08004304 	.word	0x08004304
 80009a0:	0800427c 	.word	0x0800427c
 80009a4:	08004330 	.word	0x08004330
 80009a8:	0800435c 	.word	0x0800435c
 80009ac:	08004388 	.word	0x08004388
 80009b0:	0800419c 	.word	0x0800419c

080009b4 <bootloader_enable_read_write_protect_cmd>:


void bootloader_enable_read_write_protect_cmd(uint8_t* bl_rx_data)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b086      	sub	sp, #24
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 80009bc:	2300      	movs	r3, #0
 80009be:	73fb      	strb	r3, [r7, #15]

	printMessage("BL_DEBUG_MSG: bootloader_enable_read_write_protect_cmd \n");
 80009c0:	481e      	ldr	r0, [pc, #120]	; (8000a3c <bootloader_enable_read_write_protect_cmd+0x88>)
 80009c2:	f000 fb11 	bl	8000fe8 <printMessage>

	uint32_t command_packet_len = bl_rx_data[0] + 1;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	3301      	adds	r3, #1
 80009cc:	617b      	str	r3, [r7, #20]

	uint32_t host_crc = *((uint32_t*)(bl_rx_data + command_packet_len - 4));
 80009ce:	697b      	ldr	r3, [r7, #20]
 80009d0:	3b04      	subs	r3, #4
 80009d2:	687a      	ldr	r2, [r7, #4]
 80009d4:	4413      	add	r3, r2
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_data[0], command_packet_len - 4, host_crc))
 80009da:	697b      	ldr	r3, [r7, #20]
 80009dc:	3b04      	subs	r3, #4
 80009de:	693a      	ldr	r2, [r7, #16]
 80009e0:	4619      	mov	r1, r3
 80009e2:	6878      	ldr	r0, [r7, #4]
 80009e4:	f000 f8d2 	bl	8000b8c <bootloader_verify_crc>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d11d      	bne.n	8000a2a <bootloader_enable_read_write_protect_cmd+0x76>
	{
		printMessage("BL_DEBUG_MSG: Checksum success \n");
 80009ee:	4814      	ldr	r0, [pc, #80]	; (8000a40 <bootloader_enable_read_write_protect_cmd+0x8c>)
 80009f0:	f000 fafa 	bl	8000fe8 <printMessage>
		bootloader_send_ack(1);
 80009f4:	2001      	movs	r0, #1
 80009f6:	f000 f945 	bl	8000c84 <bootloader_send_ack>

		status = configure_flash_sector_r_w_protection(bl_rx_data[2], bl_rx_data[3], 0);
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	3302      	adds	r3, #2
 80009fe:	7818      	ldrb	r0, [r3, #0]
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	3303      	adds	r3, #3
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	2200      	movs	r2, #0
 8000a08:	4619      	mov	r1, r3
 8000a0a:	f000 fa51 	bl	8000eb0 <configure_flash_sector_r_w_protection>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	73fb      	strb	r3, [r7, #15]

		printMessage("BL_DEBUG_MSG: Status: %d", status);
 8000a12:	7bfb      	ldrb	r3, [r7, #15]
 8000a14:	4619      	mov	r1, r3
 8000a16:	480b      	ldr	r0, [pc, #44]	; (8000a44 <bootloader_enable_read_write_protect_cmd+0x90>)
 8000a18:	f000 fae6 	bl	8000fe8 <printMessage>

		bootloader_uart_write_data(&status, 1);
 8000a1c:	f107 030f 	add.w	r3, r7, #15
 8000a20:	2101      	movs	r1, #1
 8000a22:	4618      	mov	r0, r3
 8000a24:	f000 f89e 	bl	8000b64 <bootloader_uart_write_data>
	else
	{
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
		bootloader_send_nack();
	}
}
 8000a28:	e004      	b.n	8000a34 <bootloader_enable_read_write_protect_cmd+0x80>
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
 8000a2a:	4807      	ldr	r0, [pc, #28]	; (8000a48 <bootloader_enable_read_write_protect_cmd+0x94>)
 8000a2c:	f000 fadc 	bl	8000fe8 <printMessage>
		bootloader_send_nack();
 8000a30:	f000 f940 	bl	8000cb4 <bootloader_send_nack>
}
 8000a34:	bf00      	nop
 8000a36:	3718      	adds	r7, #24
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	080043b8 	.word	0x080043b8
 8000a40:	0800427c 	.word	0x0800427c
 8000a44:	080043f4 	.word	0x080043f4
 8000a48:	0800419c 	.word	0x0800419c

08000a4c <bootloader_read_sector_protection_status_cmd>:

void bootloader_read_sector_protection_status_cmd(uint8_t *bl_rx_data)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
	uint16_t status = 0;
 8000a54:	2300      	movs	r3, #0
 8000a56:	81fb      	strh	r3, [r7, #14]

	printMessage("BL_DEBUG_MSG: bootloader_read_sector_protection_status_cmd \n");
 8000a58:	481a      	ldr	r0, [pc, #104]	; (8000ac4 <bootloader_read_sector_protection_status_cmd+0x78>)
 8000a5a:	f000 fac5 	bl	8000fe8 <printMessage>

	uint32_t command_packet_len = bl_rx_data[0] + 1;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	3301      	adds	r3, #1
 8000a64:	617b      	str	r3, [r7, #20]

	uint32_t host_crc = *((uint32_t*)(bl_rx_data + command_packet_len - 4));
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	3b04      	subs	r3, #4
 8000a6a:	687a      	ldr	r2, [r7, #4]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_data[0], command_packet_len - 4, host_crc))
 8000a72:	697b      	ldr	r3, [r7, #20]
 8000a74:	3b04      	subs	r3, #4
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	4619      	mov	r1, r3
 8000a7a:	6878      	ldr	r0, [r7, #4]
 8000a7c:	f000 f886 	bl	8000b8c <bootloader_verify_crc>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d115      	bne.n	8000ab2 <bootloader_read_sector_protection_status_cmd+0x66>
	{
		printMessage("BL_DEBUG_MSG: Checksum success \n");
 8000a86:	4810      	ldr	r0, [pc, #64]	; (8000ac8 <bootloader_read_sector_protection_status_cmd+0x7c>)
 8000a88:	f000 faae 	bl	8000fe8 <printMessage>
		bootloader_send_ack(1);
 8000a8c:	2001      	movs	r0, #1
 8000a8e:	f000 f8f9 	bl	8000c84 <bootloader_send_ack>

		status = read_OB_r_w_protection_status();
 8000a92:	f000 fa97 	bl	8000fc4 <read_OB_r_w_protection_status>
 8000a96:	4603      	mov	r3, r0
 8000a98:	81fb      	strh	r3, [r7, #14]

		printMessage("BL_DEBUG_MSG: nWRP status: %#\n", status);
 8000a9a:	89fb      	ldrh	r3, [r7, #14]
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	480b      	ldr	r0, [pc, #44]	; (8000acc <bootloader_read_sector_protection_status_cmd+0x80>)
 8000aa0:	f000 faa2 	bl	8000fe8 <printMessage>
		bootloader_uart_write_data((uint8_t*)&status, 2);
 8000aa4:	f107 030e 	add.w	r3, r7, #14
 8000aa8:	2102      	movs	r1, #2
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 f85a 	bl	8000b64 <bootloader_uart_write_data>
	{
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
		bootloader_send_nack();
	}

}
 8000ab0:	e004      	b.n	8000abc <bootloader_read_sector_protection_status_cmd+0x70>
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
 8000ab2:	4807      	ldr	r0, [pc, #28]	; (8000ad0 <bootloader_read_sector_protection_status_cmd+0x84>)
 8000ab4:	f000 fa98 	bl	8000fe8 <printMessage>
		bootloader_send_nack();
 8000ab8:	f000 f8fc 	bl	8000cb4 <bootloader_send_nack>
}
 8000abc:	bf00      	nop
 8000abe:	3718      	adds	r7, #24
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	08004410 	.word	0x08004410
 8000ac8:	0800427c 	.word	0x0800427c
 8000acc:	08004450 	.word	0x08004450
 8000ad0:	0800419c 	.word	0x0800419c

08000ad4 <bootloader_disable_read_write_protect_cmd>:

void bootloader_disable_read_write_protect_cmd(uint8_t *bl_rx_data)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8000adc:	2300      	movs	r3, #0
 8000ade:	73fb      	strb	r3, [r7, #15]

	printMessage("BL_DEBUG_MSG: bootloader_disable_read_write_protect_cmd \n");
 8000ae0:	481c      	ldr	r0, [pc, #112]	; (8000b54 <bootloader_disable_read_write_protect_cmd+0x80>)
 8000ae2:	f000 fa81 	bl	8000fe8 <printMessage>

	uint32_t command_packet_len = bl_rx_data[0] + 1;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	3301      	adds	r3, #1
 8000aec:	617b      	str	r3, [r7, #20]

	uint32_t host_crc = *((uint32_t*)(bl_rx_data + command_packet_len - 4));
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	3b04      	subs	r3, #4
 8000af2:	687a      	ldr	r2, [r7, #4]
 8000af4:	4413      	add	r3, r2
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	613b      	str	r3, [r7, #16]

	if(!bootloader_verify_crc(&bl_rx_data[0], command_packet_len - 4, host_crc))
 8000afa:	697b      	ldr	r3, [r7, #20]
 8000afc:	3b04      	subs	r3, #4
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	4619      	mov	r1, r3
 8000b02:	6878      	ldr	r0, [r7, #4]
 8000b04:	f000 f842 	bl	8000b8c <bootloader_verify_crc>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d118      	bne.n	8000b40 <bootloader_disable_read_write_protect_cmd+0x6c>
	{
		printMessage("BL_DEBUG_MSG: Checksum success \n");
 8000b0e:	4812      	ldr	r0, [pc, #72]	; (8000b58 <bootloader_disable_read_write_protect_cmd+0x84>)
 8000b10:	f000 fa6a 	bl	8000fe8 <printMessage>
		bootloader_send_ack(1);
 8000b14:	2001      	movs	r0, #1
 8000b16:	f000 f8b5 	bl	8000c84 <bootloader_send_ack>

		status = configure_flash_sector_r_w_protection(0, 0, 1);
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	2100      	movs	r1, #0
 8000b1e:	2000      	movs	r0, #0
 8000b20:	f000 f9c6 	bl	8000eb0 <configure_flash_sector_r_w_protection>
 8000b24:	4603      	mov	r3, r0
 8000b26:	73fb      	strb	r3, [r7, #15]

		printMessage("BL_DEBUG_MSG: Status: %d", status);
 8000b28:	7bfb      	ldrb	r3, [r7, #15]
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	480b      	ldr	r0, [pc, #44]	; (8000b5c <bootloader_disable_read_write_protect_cmd+0x88>)
 8000b2e:	f000 fa5b 	bl	8000fe8 <printMessage>

		bootloader_uart_write_data(&status, 1);
 8000b32:	f107 030f 	add.w	r3, r7, #15
 8000b36:	2101      	movs	r1, #1
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f000 f813 	bl	8000b64 <bootloader_uart_write_data>
	else
	{
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
		bootloader_send_nack();
	}
}
 8000b3e:	e004      	b.n	8000b4a <bootloader_disable_read_write_protect_cmd+0x76>
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
 8000b40:	4807      	ldr	r0, [pc, #28]	; (8000b60 <bootloader_disable_read_write_protect_cmd+0x8c>)
 8000b42:	f000 fa51 	bl	8000fe8 <printMessage>
		bootloader_send_nack();
 8000b46:	f000 f8b5 	bl	8000cb4 <bootloader_send_nack>
}
 8000b4a:	bf00      	nop
 8000b4c:	3718      	adds	r7, #24
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	08004470 	.word	0x08004470
 8000b58:	0800427c 	.word	0x0800427c
 8000b5c:	080043f4 	.word	0x080043f4
 8000b60:	0800419c 	.word	0x0800419c

08000b64 <bootloader_uart_write_data>:


void bootloader_uart_write_data(uint8_t *Buffer, uint32_t len)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart3, Buffer, len, HAL_MAX_DELAY);
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	b29a      	uxth	r2, r3
 8000b72:	f04f 33ff 	mov.w	r3, #4294967295
 8000b76:	6879      	ldr	r1, [r7, #4]
 8000b78:	4803      	ldr	r0, [pc, #12]	; (8000b88 <bootloader_uart_write_data+0x24>)
 8000b7a:	f002 f920 	bl	8002dbe <HAL_UART_Transmit>
}
 8000b7e:	bf00      	nop
 8000b80:	3708      	adds	r7, #8
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	200001b0 	.word	0x200001b0

08000b8c <bootloader_verify_crc>:

uint8_t bootloader_verify_crc(uint8_t *Buffer, uint32_t len, uint32_t crcHost)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b088      	sub	sp, #32
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
	uint32_t crcValue = 0xFF;
 8000b98:	23ff      	movs	r3, #255	; 0xff
 8000b9a:	61fb      	str	r3, [r7, #28]
	uint32_t data = 0;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	617b      	str	r3, [r7, #20]

	for(uint32_t i = 0; i < len; i++)
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	61bb      	str	r3, [r7, #24]
 8000ba4:	e00f      	b.n	8000bc6 <bootloader_verify_crc+0x3a>
	{
			data = Buffer[i];
 8000ba6:	68fa      	ldr	r2, [r7, #12]
 8000ba8:	69bb      	ldr	r3, [r7, #24]
 8000baa:	4413      	add	r3, r2
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	617b      	str	r3, [r7, #20]
			crcValue = HAL_CRC_Accumulate(&hcrc, &data, 1);
 8000bb0:	f107 0314 	add.w	r3, r7, #20
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	480e      	ldr	r0, [pc, #56]	; (8000bf4 <bootloader_verify_crc+0x68>)
 8000bba:	f000 ff0e 	bl	80019da <HAL_CRC_Accumulate>
 8000bbe:	61f8      	str	r0, [r7, #28]
	for(uint32_t i = 0; i < len; i++)
 8000bc0:	69bb      	ldr	r3, [r7, #24]
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	61bb      	str	r3, [r7, #24]
 8000bc6:	69ba      	ldr	r2, [r7, #24]
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	429a      	cmp	r2, r3
 8000bcc:	d3eb      	bcc.n	8000ba6 <bootloader_verify_crc+0x1a>
	}

	__HAL_CRC_DR_RESET(&hcrc);
 8000bce:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <bootloader_verify_crc+0x68>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	689a      	ldr	r2, [r3, #8]
 8000bd4:	4b07      	ldr	r3, [pc, #28]	; (8000bf4 <bootloader_verify_crc+0x68>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f042 0201 	orr.w	r2, r2, #1
 8000bdc:	609a      	str	r2, [r3, #8]

	if(crcValue == crcHost)
 8000bde:	69fa      	ldr	r2, [r7, #28]
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	429a      	cmp	r2, r3
 8000be4:	d101      	bne.n	8000bea <bootloader_verify_crc+0x5e>
	{
		return CRC_SUCCESS;
 8000be6:	2300      	movs	r3, #0
 8000be8:	e000      	b.n	8000bec <bootloader_verify_crc+0x60>
	}

	return CRC_FAIL;
 8000bea:	2301      	movs	r3, #1
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3720      	adds	r7, #32
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	200001f0 	.word	0x200001f0

08000bf8 <bootloader_get_rdp_cmd>:

void bootloader_get_rdp_cmd(uint8_t *bl_rx_data)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b086      	sub	sp, #24
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
	uint8_t rdpLevel = 0;
 8000c00:	2300      	movs	r3, #0
 8000c02:	73fb      	strb	r3, [r7, #15]

	printMessage("BL_DEBUG_MSG: bootloader_get_rdp_cmd \n");
 8000c04:	481b      	ldr	r0, [pc, #108]	; (8000c74 <bootloader_get_rdp_cmd+0x7c>)
 8000c06:	f000 f9ef 	bl	8000fe8 <printMessage>

	uint32_t command_packet_len = bl_rx_data[0] + 1;
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	617b      	str	r3, [r7, #20]

	uint32_t host_crc = *((uint32_t*)(bl_rx_data + command_packet_len - 4));
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	3b04      	subs	r3, #4
 8000c16:	687a      	ldr	r2, [r7, #4]
 8000c18:	4413      	add	r3, r2
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	613b      	str	r3, [r7, #16]

		if(!bootloader_verify_crc(&bl_rx_data[0], command_packet_len - 4, host_crc))
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	3b04      	subs	r3, #4
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	4619      	mov	r1, r3
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f7ff ffb0 	bl	8000b8c <bootloader_verify_crc>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d117      	bne.n	8000c62 <bootloader_get_rdp_cmd+0x6a>
	{
		printMessage("BL_DEBUG_MSG: Checksum succes \n");
 8000c32:	4811      	ldr	r0, [pc, #68]	; (8000c78 <bootloader_get_rdp_cmd+0x80>)
 8000c34:	f000 f9d8 	bl	8000fe8 <printMessage>
		bootloader_send_ack(1);
 8000c38:	2001      	movs	r0, #1
 8000c3a:	f000 f823 	bl	8000c84 <bootloader_send_ack>
		rdpLevel = get_flash_rdp_level();
 8000c3e:	f000 f865 	bl	8000d0c <get_flash_rdp_level>
 8000c42:	4603      	mov	r3, r0
 8000c44:	73fb      	strb	r3, [r7, #15]
		printMessage("BL_DEBUG_MSG: STM32F4 RDP Level: %d %#x \n", rdpLevel, rdpLevel);
 8000c46:	7bfb      	ldrb	r3, [r7, #15]
 8000c48:	4619      	mov	r1, r3
 8000c4a:	7bfb      	ldrb	r3, [r7, #15]
 8000c4c:	461a      	mov	r2, r3
 8000c4e:	480b      	ldr	r0, [pc, #44]	; (8000c7c <bootloader_get_rdp_cmd+0x84>)
 8000c50:	f000 f9ca 	bl	8000fe8 <printMessage>
		bootloader_uart_write_data(&rdpLevel, 1);
 8000c54:	f107 030f 	add.w	r3, r7, #15
 8000c58:	2101      	movs	r1, #1
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f7ff ff82 	bl	8000b64 <bootloader_uart_write_data>
	{
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
		bootloader_send_nack();
	}

}
 8000c60:	e004      	b.n	8000c6c <bootloader_get_rdp_cmd+0x74>
		printMessage("BL_DEBUG_MSG: Checksum fail \n");
 8000c62:	4807      	ldr	r0, [pc, #28]	; (8000c80 <bootloader_get_rdp_cmd+0x88>)
 8000c64:	f000 f9c0 	bl	8000fe8 <printMessage>
		bootloader_send_nack();
 8000c68:	f000 f824 	bl	8000cb4 <bootloader_send_nack>
}
 8000c6c:	bf00      	nop
 8000c6e:	3718      	adds	r7, #24
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	080044ac 	.word	0x080044ac
 8000c78:	08004154 	.word	0x08004154
 8000c7c:	080044d4 	.word	0x080044d4
 8000c80:	0800419c 	.word	0x0800419c

08000c84 <bootloader_send_ack>:


void bootloader_send_ack(uint8_t followLength)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71fb      	strb	r3, [r7, #7]
	uint8_t ackBuffer[2];
	ackBuffer[0] = BL_ACK_VALUE;
 8000c8e:	23a5      	movs	r3, #165	; 0xa5
 8000c90:	733b      	strb	r3, [r7, #12]
	ackBuffer[1] = followLength;
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	737b      	strb	r3, [r7, #13]

	HAL_UART_Transmit(&huart3, ackBuffer, 2, HAL_MAX_DELAY);
 8000c96:	f107 010c 	add.w	r1, r7, #12
 8000c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c9e:	2202      	movs	r2, #2
 8000ca0:	4803      	ldr	r0, [pc, #12]	; (8000cb0 <bootloader_send_ack+0x2c>)
 8000ca2:	f002 f88c 	bl	8002dbe <HAL_UART_Transmit>
}
 8000ca6:	bf00      	nop
 8000ca8:	3710      	adds	r7, #16
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	200001b0 	.word	0x200001b0

08000cb4 <bootloader_send_nack>:

void bootloader_send_nack()
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
	uint8_t nackValue = BL_NACK_VALUE;
 8000cba:	237f      	movs	r3, #127	; 0x7f
 8000cbc:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart3, &nackValue, 1, HAL_MAX_DELAY);
 8000cbe:	1df9      	adds	r1, r7, #7
 8000cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	4803      	ldr	r0, [pc, #12]	; (8000cd4 <bootloader_send_nack+0x20>)
 8000cc8:	f002 f879 	bl	8002dbe <HAL_UART_Transmit>
}
 8000ccc:	bf00      	nop
 8000cce:	3708      	adds	r7, #8
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	200001b0 	.word	0x200001b0

08000cd8 <bootloader_get_version>:

uint8_t bootloader_get_version(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
	return BL_VER;
 8000cdc:	2310      	movs	r3, #16
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <get_mcu_chip_id>:

uint16_t get_mcu_chip_id(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
	uint16_t cID;
	cID = (uint16_t)(DBGMCU->IDCODE) & 0x0FFF;
 8000cee:	4b06      	ldr	r3, [pc, #24]	; (8000d08 <get_mcu_chip_id+0x20>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	b29b      	uxth	r3, r3
 8000cf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cf8:	80fb      	strh	r3, [r7, #6]
	return cID;
 8000cfa:	88fb      	ldrh	r3, [r7, #6]
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	e0042000 	.word	0xe0042000

08000d0c <get_flash_rdp_level>:


uint8_t get_flash_rdp_level(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
	uint8_t rdp_level = 0;
 8000d12:	2300      	movs	r3, #0
 8000d14:	71fb      	strb	r3, [r7, #7]

#if	1

	volatile uint32_t *OB_Addr = (uint32_t*) 0x1FFFC000;
 8000d16:	4b06      	ldr	r3, [pc, #24]	; (8000d30 <get_flash_rdp_level+0x24>)
 8000d18:	603b      	str	r3, [r7, #0]
	rdp_level = (uint8_t)(*OB_Addr >> 8);
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	0a1b      	lsrs	r3, r3, #8
 8000d20:	71fb      	strb	r3, [r7, #7]
	HAL_FLASHEx_OBGetConfig(&OB_InitStruct);
	rdp_level = (uint8_t) OB_InitStruct.RDPLevel;

#endif

	return rdp_level;
 8000d22:	79fb      	ldrb	r3, [r7, #7]
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	1fffc000 	.word	0x1fffc000

08000d34 <bootloader_verify_address>:


uint8_t bootloader_verify_address(uint32_t goAddress)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
	if(goAddress >= FLASH_BASE && goAddress <= FLASH_END)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000d42:	d305      	bcc.n	8000d50 <bootloader_verify_address+0x1c>
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f1b3 6f01 	cmp.w	r3, #135266304	; 0x8100000
 8000d4a:	d201      	bcs.n	8000d50 <bootloader_verify_address+0x1c>
		return ADDR_VALID;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	e01e      	b.n	8000d8e <bootloader_verify_address+0x5a>
	else if(goAddress >= SRAM1_BASE && goAddress <= SRAM1_END)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000d56:	d305      	bcc.n	8000d64 <bootloader_verify_address+0x30>
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	4a10      	ldr	r2, [pc, #64]	; (8000d9c <bootloader_verify_address+0x68>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d801      	bhi.n	8000d64 <bootloader_verify_address+0x30>
		return ADDR_VALID;
 8000d60:	2300      	movs	r3, #0
 8000d62:	e014      	b.n	8000d8e <bootloader_verify_address+0x5a>
	else if(goAddress >= SRAM2_BASE && goAddress <= SRAM2_END)
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	4a0e      	ldr	r2, [pc, #56]	; (8000da0 <bootloader_verify_address+0x6c>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d905      	bls.n	8000d78 <bootloader_verify_address+0x44>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	4a0d      	ldr	r2, [pc, #52]	; (8000da4 <bootloader_verify_address+0x70>)
 8000d70:	4293      	cmp	r3, r2
 8000d72:	d801      	bhi.n	8000d78 <bootloader_verify_address+0x44>
		return ADDR_VALID;
 8000d74:	2300      	movs	r3, #0
 8000d76:	e00a      	b.n	8000d8e <bootloader_verify_address+0x5a>
	else if(goAddress >= BKPSRAM_BASE && goAddress <= BKPSRAM_END)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	4a0b      	ldr	r2, [pc, #44]	; (8000da8 <bootloader_verify_address+0x74>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d905      	bls.n	8000d8c <bootloader_verify_address+0x58>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a0a      	ldr	r2, [pc, #40]	; (8000dac <bootloader_verify_address+0x78>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d801      	bhi.n	8000d8c <bootloader_verify_address+0x58>
		return ADDR_VALID;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	e000      	b.n	8000d8e <bootloader_verify_address+0x5a>
	else
		return ADDR_INVALID;
 8000d8c:	2301      	movs	r3, #1
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	2001c000 	.word	0x2001c000
 8000da0:	2001bfff 	.word	0x2001bfff
 8000da4:	20020000 	.word	0x20020000
 8000da8:	40023fff 	.word	0x40023fff
 8000dac:	40025000 	.word	0x40025000

08000db0 <execute_flash_erase>:


uint8_t execute_flash_erase(uint8_t sectorNumber, uint8_t numberOfSector)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b08a      	sub	sp, #40	; 0x28
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	460a      	mov	r2, r1
 8000dba:	71fb      	strb	r3, [r7, #7]
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	71bb      	strb	r3, [r7, #6]
	FLASH_EraseInitTypeDef FlashEraseInitStruct = {0};
 8000dc0:	f107 0310 	add.w	r3, r7, #16
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
 8000dce:	611a      	str	r2, [r3, #16]
	uint32_t SectorError = 0;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	60fb      	str	r3, [r7, #12]
	HAL_StatusTypeDef status = {0};
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if(numberOfSector > 11)
 8000dda:	79bb      	ldrb	r3, [r7, #6]
 8000ddc:	2b0b      	cmp	r3, #11
 8000dde:	d901      	bls.n	8000de4 <execute_flash_erase+0x34>
		return INVALID_SECTOR;
 8000de0:	2304      	movs	r3, #4
 8000de2:	e035      	b.n	8000e50 <execute_flash_erase+0xa0>

	if((sectorNumber <= 11) || (sectorNumber == 0xFF))
 8000de4:	79fb      	ldrb	r3, [r7, #7]
 8000de6:	2b0b      	cmp	r3, #11
 8000de8:	d902      	bls.n	8000df0 <execute_flash_erase+0x40>
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	2bff      	cmp	r3, #255	; 0xff
 8000dee:	d12e      	bne.n	8000e4e <execute_flash_erase+0x9e>
	{
		if(sectorNumber == 0xFF)
 8000df0:	79fb      	ldrb	r3, [r7, #7]
 8000df2:	2bff      	cmp	r3, #255	; 0xff
 8000df4:	d102      	bne.n	8000dfc <execute_flash_erase+0x4c>
		{
			FlashEraseInitStruct.TypeErase = FLASH_TYPEERASE_MASSERASE;
 8000df6:	2301      	movs	r3, #1
 8000df8:	613b      	str	r3, [r7, #16]
 8000dfa:	e012      	b.n	8000e22 <execute_flash_erase+0x72>
		}
		else
		{
			uint8_t remainingSector = 11 - sectorNumber;
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	f1c3 030b 	rsb	r3, r3, #11
 8000e02:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			if(sectorNumber > remainingSector)
 8000e06:	79fa      	ldrb	r2, [r7, #7]
 8000e08:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d902      	bls.n	8000e16 <execute_flash_erase+0x66>
				sectorNumber = remainingSector;
 8000e10:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e14:	71fb      	strb	r3, [r7, #7]

		FlashEraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000e16:	2300      	movs	r3, #0
 8000e18:	613b      	str	r3, [r7, #16]
		FlashEraseInitStruct.Sector = sectorNumber;
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	61bb      	str	r3, [r7, #24]
		FlashEraseInitStruct.NbSectors = numberOfSector;
 8000e1e:	79bb      	ldrb	r3, [r7, #6]
 8000e20:	61fb      	str	r3, [r7, #28]
		}
		FlashEraseInitStruct.Banks = FLASH_BANK_1;
 8000e22:	2301      	movs	r3, #1
 8000e24:	617b      	str	r3, [r7, #20]

		HAL_FLASH_Unlock();
 8000e26:	f000 fe57 	bl	8001ad8 <HAL_FLASH_Unlock>
		FlashEraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	623b      	str	r3, [r7, #32]
		status = (uint8_t) HAL_FLASHEx_Erase(&FlashEraseInitStruct, &SectorError);
 8000e2e:	f107 020c 	add.w	r2, r7, #12
 8000e32:	f107 0310 	add.w	r3, r7, #16
 8000e36:	4611      	mov	r1, r2
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f000 ffd9 	bl	8001df0 <HAL_FLASHEx_Erase>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		HAL_FLASH_Lock();
 8000e44:	f000 fe6a 	bl	8001b1c <HAL_FLASH_Lock>

		return status;
 8000e48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e4c:	e000      	b.n	8000e50 <execute_flash_erase+0xa0>
	}

	return INVALID_SECTOR;
 8000e4e:	2304      	movs	r3, #4
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3728      	adds	r7, #40	; 0x28
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <execute_memory_write>:


uint8_t execute_memory_write(uint8_t *Buffer, uint32_t memAddress, uint32_t len)
{
 8000e58:	b590      	push	{r4, r7, lr}
 8000e5a:	b087      	sub	sp, #28
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	60f8      	str	r0, [r7, #12]
 8000e60:	60b9      	str	r1, [r7, #8]
 8000e62:	607a      	str	r2, [r7, #4]
	uint8_t status = HAL_OK;
 8000e64:	2300      	movs	r3, #0
 8000e66:	75fb      	strb	r3, [r7, #23]

	HAL_FLASH_Unlock();
 8000e68:	f000 fe36 	bl	8001ad8 <HAL_FLASH_Unlock>

	for(uint32_t i = 0 ; i <len ; i++)
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	613b      	str	r3, [r7, #16]
 8000e70:	e013      	b.n	8000e9a <execute_memory_write+0x42>
	{
		status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, memAddress+i, Buffer[i]);
 8000e72:	68ba      	ldr	r2, [r7, #8]
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	18d1      	adds	r1, r2, r3
 8000e78:	68fa      	ldr	r2, [r7, #12]
 8000e7a:	693b      	ldr	r3, [r7, #16]
 8000e7c:	4413      	add	r3, r2
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	f04f 0400 	mov.w	r4, #0
 8000e86:	461a      	mov	r2, r3
 8000e88:	4623      	mov	r3, r4
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	f000 fdd0 	bl	8001a30 <HAL_FLASH_Program>
 8000e90:	4603      	mov	r3, r0
 8000e92:	75fb      	strb	r3, [r7, #23]
	for(uint32_t i = 0 ; i <len ; i++)
 8000e94:	693b      	ldr	r3, [r7, #16]
 8000e96:	3301      	adds	r3, #1
 8000e98:	613b      	str	r3, [r7, #16]
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d3e7      	bcc.n	8000e72 <execute_memory_write+0x1a>
	}

	HAL_FLASH_Lock();
 8000ea2:	f000 fe3b 	bl	8001b1c <HAL_FLASH_Lock>

	return status;
 8000ea6:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	371c      	adds	r7, #28
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd90      	pop	{r4, r7, pc}

08000eb0 <configure_flash_sector_r_w_protection>:

uint8_t configure_flash_sector_r_w_protection(uint8_t sector_details, uint8_t protection_mode,uint8_t enableOrDisable)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	71fb      	strb	r3, [r7, #7]
 8000eba:	460b      	mov	r3, r1
 8000ebc:	71bb      	strb	r3, [r7, #6]
 8000ebe:	4613      	mov	r3, r2
 8000ec0:	717b      	strb	r3, [r7, #5]
	volatile uint32_t *pOPTCR = (uint32_t*)0x40023C14;
 8000ec2:	4b3e      	ldr	r3, [pc, #248]	; (8000fbc <configure_flash_sector_r_w_protection+0x10c>)
 8000ec4:	60fb      	str	r3, [r7, #12]

	// enableOrDisable == 0 -> en_w_r_protect | enableOrDisable == 1 -> dis_r_w_protect

	if(enableOrDisable)
 8000ec6:	797b      	ldrb	r3, [r7, #5]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d01f      	beq.n	8000f0c <configure_flash_sector_r_w_protection+0x5c>
	{
		HAL_FLASH_OB_Unlock();
 8000ecc:	f000 fe36 	bl	8001b3c <HAL_FLASH_OB_Unlock>

		while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8000ed0:	bf00      	nop
 8000ed2:	4b3b      	ldr	r3, [pc, #236]	; (8000fc0 <configure_flash_sector_r_w_protection+0x110>)
 8000ed4:	68db      	ldr	r3, [r3, #12]
 8000ed6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d1f9      	bne.n	8000ed2 <configure_flash_sector_r_w_protection+0x22>

		*pOPTCR |= (0xFF << 16);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f443 027f 	orr.w	r2, r3, #16711680	; 0xff0000
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	601a      	str	r2, [r3, #0]

		*pOPTCR |= (1 << 1);
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f043 0202 	orr.w	r2, r3, #2
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	601a      	str	r2, [r3, #0]

		while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8000ef6:	bf00      	nop
 8000ef8:	4b31      	ldr	r3, [pc, #196]	; (8000fc0 <configure_flash_sector_r_w_protection+0x110>)
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d1f9      	bne.n	8000ef8 <configure_flash_sector_r_w_protection+0x48>

		HAL_FLASH_OB_Lock();
 8000f04:	f000 fe36 	bl	8001b74 <HAL_FLASH_OB_Lock>

		return 0;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	e052      	b.n	8000fb2 <configure_flash_sector_r_w_protection+0x102>
	}

	if(protection_mode == 1)	// write protection
 8000f0c:	79bb      	ldrb	r3, [r7, #6]
 8000f0e:	2b01      	cmp	r3, #1
 8000f10:	d120      	bne.n	8000f54 <configure_flash_sector_r_w_protection+0xa4>
	{
		HAL_FLASH_OB_Unlock();
 8000f12:	f000 fe13 	bl	8001b3c <HAL_FLASH_OB_Unlock>

		while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8000f16:	bf00      	nop
 8000f18:	4b29      	ldr	r3, [pc, #164]	; (8000fc0 <configure_flash_sector_r_w_protection+0x110>)
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d1f9      	bne.n	8000f18 <configure_flash_sector_r_w_protection+0x68>

		*pOPTCR &= ~(sector_details << 16);
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	79fa      	ldrb	r2, [r7, #7]
 8000f2a:	0412      	lsls	r2, r2, #16
 8000f2c:	43d2      	mvns	r2, r2
 8000f2e:	401a      	ands	r2, r3
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	601a      	str	r2, [r3, #0]

		*pOPTCR |= (1 << 1);
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f043 0202 	orr.w	r2, r3, #2
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	601a      	str	r2, [r3, #0]

		while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8000f40:	bf00      	nop
 8000f42:	4b1f      	ldr	r3, [pc, #124]	; (8000fc0 <configure_flash_sector_r_w_protection+0x110>)
 8000f44:	68db      	ldr	r3, [r3, #12]
 8000f46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d1f9      	bne.n	8000f42 <configure_flash_sector_r_w_protection+0x92>

		HAL_FLASH_OB_Lock();
 8000f4e:	f000 fe11 	bl	8001b74 <HAL_FLASH_OB_Lock>
 8000f52:	e02d      	b.n	8000fb0 <configure_flash_sector_r_w_protection+0x100>
	}
	else if(protection_mode == 2) // read / write protection
 8000f54:	79bb      	ldrb	r3, [r7, #6]
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d12a      	bne.n	8000fb0 <configure_flash_sector_r_w_protection+0x100>
	{
		HAL_FLASH_OB_Unlock();
 8000f5a:	f000 fdef 	bl	8001b3c <HAL_FLASH_OB_Unlock>

		while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8000f5e:	bf00      	nop
 8000f60:	4b17      	ldr	r3, [pc, #92]	; (8000fc0 <configure_flash_sector_r_w_protection+0x110>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d1f9      	bne.n	8000f60 <configure_flash_sector_r_w_protection+0xb0>

		*pOPTCR &= ~(0xFF << 16);					// write protecton all sector
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	601a      	str	r2, [r3, #0]
		*pOPTCR |= (sector_details << 16);
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	79fa      	ldrb	r2, [r7, #7]
 8000f7e:	0412      	lsls	r2, r2, #16
 8000f80:	431a      	orrs	r2, r3
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	601a      	str	r2, [r3, #0]

		*pOPTCR |= (0xFF << 8);						// read protection all sector
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f443 427f 	orr.w	r2, r3, #65280	; 0xff00
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	601a      	str	r2, [r3, #0]

		*pOPTCR |= (1 << 1);
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f043 0202 	orr.w	r2, r3, #2
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	601a      	str	r2, [r3, #0]

		while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);
 8000f9e:	bf00      	nop
 8000fa0:	4b07      	ldr	r3, [pc, #28]	; (8000fc0 <configure_flash_sector_r_w_protection+0x110>)
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d1f9      	bne.n	8000fa0 <configure_flash_sector_r_w_protection+0xf0>

		HAL_FLASH_OB_Lock();
 8000fac:	f000 fde2 	bl	8001b74 <HAL_FLASH_OB_Lock>
	}

	return 0;
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	40023c14 	.word	0x40023c14
 8000fc0:	40023c00 	.word	0x40023c00

08000fc4 <read_OB_r_w_protection_status>:

uint16_t read_OB_r_w_protection_status()
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b088      	sub	sp, #32
 8000fc8:	af00      	add	r7, sp, #0
	FLASH_OBProgramInitTypeDef flashOBInitStruct;

	HAL_FLASH_OB_Unlock();
 8000fca:	f000 fdb7 	bl	8001b3c <HAL_FLASH_OB_Unlock>

	HAL_FLASHEx_OBGetConfig(&flashOBInitStruct);
 8000fce:	1d3b      	adds	r3, r7, #4
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 ff7d 	bl	8001ed0 <HAL_FLASHEx_OBGetConfig>

	HAL_FLASH_OB_Lock();
 8000fd6:	f000 fdcd 	bl	8001b74 <HAL_FLASH_OB_Lock>

	return flashOBInitStruct.WRPSector;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	b29b      	uxth	r3, r3
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3720      	adds	r7, #32
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
	...

08000fe8 <printMessage>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void printMessage(char *format, ...)
{
 8000fe8:	b40f      	push	{r0, r1, r2, r3}
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b09a      	sub	sp, #104	; 0x68
 8000fee:	af00      	add	r7, sp, #0
	char comingMessage[100];

	va_list vaList;
	va_start(vaList, format);
 8000ff0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000ff4:	603b      	str	r3, [r7, #0]
	vsprintf(comingMessage, format, vaList);
 8000ff6:	1d3b      	adds	r3, r7, #4
 8000ff8:	683a      	ldr	r2, [r7, #0]
 8000ffa:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f002 fc2b 	bl	8003858 <vsiprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)comingMessage, strlen(comingMessage), HAL_MAX_DELAY);
 8001002:	1d3b      	adds	r3, r7, #4
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff f8e3 	bl	80001d0 <strlen>
 800100a:	4603      	mov	r3, r0
 800100c:	b29a      	uxth	r2, r3
 800100e:	1d39      	adds	r1, r7, #4
 8001010:	f04f 33ff 	mov.w	r3, #4294967295
 8001014:	4804      	ldr	r0, [pc, #16]	; (8001028 <printMessage+0x40>)
 8001016:	f001 fed2 	bl	8002dbe <HAL_UART_Transmit>
	va_end(vaList);
}
 800101a:	bf00      	nop
 800101c:	3768      	adds	r7, #104	; 0x68
 800101e:	46bd      	mov	sp, r7
 8001020:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001024:	b004      	add	sp, #16
 8001026:	4770      	bx	lr
 8001028:	200001f8 	.word	0x200001f8

0800102c <bootloader_uart_data_read>:

void bootloader_uart_data_read(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
	uint8_t bl_rx_length = 0;
 8001032:	2300      	movs	r3, #0
 8001034:	71fb      	strb	r3, [r7, #7]

	while(1)
	{
		memset(bootloader_rx_data, 0, BL_RX_DATA_LENGTH);
 8001036:	f44f 7285 	mov.w	r2, #266	; 0x10a
 800103a:	2100      	movs	r1, #0
 800103c:	482d      	ldr	r0, [pc, #180]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 800103e:	f002 fbed 	bl	800381c <memset>

		HAL_UART_Receive(&huart3, bootloader_rx_data, 1, HAL_MAX_DELAY);
 8001042:	f04f 33ff 	mov.w	r3, #4294967295
 8001046:	2201      	movs	r2, #1
 8001048:	492a      	ldr	r1, [pc, #168]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 800104a:	482b      	ldr	r0, [pc, #172]	; (80010f8 <bootloader_uart_data_read+0xcc>)
 800104c:	f001 ff50 	bl	8002ef0 <HAL_UART_Receive>

		bl_rx_length = bootloader_rx_data[0];
 8001050:	4b28      	ldr	r3, [pc, #160]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	71fb      	strb	r3, [r7, #7]

		HAL_UART_Receive(&huart3, &bootloader_rx_data[1], bl_rx_length, HAL_MAX_DELAY);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	b29a      	uxth	r2, r3
 800105a:	f04f 33ff 	mov.w	r3, #4294967295
 800105e:	4927      	ldr	r1, [pc, #156]	; (80010fc <bootloader_uart_data_read+0xd0>)
 8001060:	4825      	ldr	r0, [pc, #148]	; (80010f8 <bootloader_uart_data_read+0xcc>)
 8001062:	f001 ff45 	bl	8002ef0 <HAL_UART_Receive>

		switch(bootloader_rx_data[1])
 8001066:	4b23      	ldr	r3, [pc, #140]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 8001068:	785b      	ldrb	r3, [r3, #1]
 800106a:	3b51      	subs	r3, #81	; 0x51
 800106c:	2b0b      	cmp	r3, #11
 800106e:	d83f      	bhi.n	80010f0 <bootloader_uart_data_read+0xc4>
 8001070:	a201      	add	r2, pc, #4	; (adr r2, 8001078 <bootloader_uart_data_read+0x4c>)
 8001072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001076:	bf00      	nop
 8001078:	080010a9 	.word	0x080010a9
 800107c:	080010b1 	.word	0x080010b1
 8001080:	080010b9 	.word	0x080010b9
 8001084:	080010c1 	.word	0x080010c1
 8001088:	080010c9 	.word	0x080010c9
 800108c:	080010cf 	.word	0x080010cf
 8001090:	080010d7 	.word	0x080010d7
 8001094:	080010dd 	.word	0x080010dd
 8001098:	080010f1 	.word	0x080010f1
 800109c:	080010e5 	.word	0x080010e5
 80010a0:	080010f1 	.word	0x080010f1
 80010a4:	080010eb 	.word	0x080010eb
		{
			case BL_GET_VER:
				bootloader_get_ver_cmd(bootloader_rx_data);
 80010a8:	4812      	ldr	r0, [pc, #72]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 80010aa:	f7ff fa69 	bl	8000580 <bootloader_get_ver_cmd>
			break;
 80010ae:	e020      	b.n	80010f2 <bootloader_uart_data_read+0xc6>
			case BL_GET_HELP:
				bootloader_get_help_cmd(bootloader_rx_data);
 80010b0:	4810      	ldr	r0, [pc, #64]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 80010b2:	f7ff faab 	bl	800060c <bootloader_get_help_cmd>
			break;
 80010b6:	e01c      	b.n	80010f2 <bootloader_uart_data_read+0xc6>
			case BL_GET_CID:
				bootloader_get_cid_cmd(bootloader_rx_data);
 80010b8:	480e      	ldr	r0, [pc, #56]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 80010ba:	f7ff faff 	bl	80006bc <bootloader_get_cid_cmd>
			break;
 80010be:	e018      	b.n	80010f2 <bootloader_uart_data_read+0xc6>
			case BL_GET_RDP_STATUS:
				bootloader_get_rdp_cmd(bootloader_rx_data);
 80010c0:	480c      	ldr	r0, [pc, #48]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 80010c2:	f7ff fd99 	bl	8000bf8 <bootloader_get_rdp_cmd>
			break;
 80010c6:	e014      	b.n	80010f2 <bootloader_uart_data_read+0xc6>
			case BL_GO_TO_ADDR:
				bootloader_go_to_addr_cmd(bootloader_rx_data);
 80010c8:	480a      	ldr	r0, [pc, #40]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 80010ca:	f7ff fb3d 	bl	8000748 <bootloader_go_to_addr_cmd>
			case BL_FLASH_ERASE:
				bootloader_flash_erase_cmd(bootloader_rx_data);
 80010ce:	4809      	ldr	r0, [pc, #36]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 80010d0:	f7ff fba0 	bl	8000814 <bootloader_flash_erase_cmd>
			break;
 80010d4:	e00d      	b.n	80010f2 <bootloader_uart_data_read+0xc6>
			case BL_MEM_WRITE:
				bootloader_mem_write_cmd(bootloader_rx_data);
 80010d6:	4807      	ldr	r0, [pc, #28]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 80010d8:	f7ff fbf6 	bl	80008c8 <bootloader_mem_write_cmd>
			case BL_EN_RW_PROTECT:
				bootloader_enable_read_write_protect_cmd(bootloader_rx_data);
 80010dc:	4805      	ldr	r0, [pc, #20]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 80010de:	f7ff fc69 	bl	80009b4 <bootloader_enable_read_write_protect_cmd>
			break;
 80010e2:	e006      	b.n	80010f2 <bootloader_uart_data_read+0xc6>
			case BL_READ_SECTOR_P_STATUS:
				bootloader_read_sector_protection_status_cmd(bootloader_rx_data);
 80010e4:	4803      	ldr	r0, [pc, #12]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 80010e6:	f7ff fcb1 	bl	8000a4c <bootloader_read_sector_protection_status_cmd>
			case BL_DIS_R_W_PROTECT:
				bootloader_disable_read_write_protect_cmd(bootloader_rx_data);
 80010ea:	4802      	ldr	r0, [pc, #8]	; (80010f4 <bootloader_uart_data_read+0xc8>)
 80010ec:	f7ff fcf2 	bl	8000ad4 <bootloader_disable_read_write_protect_cmd>
			default:
				break;
 80010f0:	bf00      	nop
		memset(bootloader_rx_data, 0, BL_RX_DATA_LENGTH);
 80010f2:	e7a0      	b.n	8001036 <bootloader_uart_data_read+0xa>
 80010f4:	200000a4 	.word	0x200000a4
 80010f8:	200001b0 	.word	0x200001b0
 80010fc:	200000a5 	.word	0x200000a5

08001100 <bootloader_jump_to_user_application>:
		}
	}
}

void bootloader_jump_to_user_application(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
	// 1- Sifirlama isleyicisinin adresini tutan bir fonksiyon göstericisi
	void (*bootloader_application_reset_handler)(void);
	// 2- Kullanici uygulamasina atlama kodu çagrildi
	printMessage("BL DEBUG MSG: Called bootloader_jump_to_user_application() \n");
 8001106:	480f      	ldr	r0, [pc, #60]	; (8001144 <bootloader_jump_to_user_application+0x44>)
 8001108:	f7ff ff6e 	bl	8000fe8 <printMessage>
	// 3- MSP'nin degerini tut
	uint32_t mspValue = *(volatile uint32_t*) FLASH_SECTOR2_BASE_ADDRESS;
 800110c:	4b0e      	ldr	r3, [pc, #56]	; (8001148 <bootloader_jump_to_user_application+0x48>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	60fb      	str	r3, [r7, #12]
	printMessage("BL DEBUG MSG: MSP Value: %#x \n", mspValue);
 8001112:	68f9      	ldr	r1, [r7, #12]
 8001114:	480d      	ldr	r0, [pc, #52]	; (800114c <bootloader_jump_to_user_application+0x4c>)
 8001116:	f7ff ff67 	bl	8000fe8 <printMessage>
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	f383 8808 	msr	MSP, r3
	__set_MSP(mspValue);
	// 4- Sifirlama isleyicisinin degerini tut
	uint32_t resetValue = *(volatile uint32_t*) (FLASH_SECTOR2_BASE_ADDRESS + 4);
 8001124:	4b0a      	ldr	r3, [pc, #40]	; (8001150 <bootloader_jump_to_user_application+0x50>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	60bb      	str	r3, [r7, #8]
	printMessage("BL DEBUG MSG: Reset Value: %#x \n", resetValue);
 800112a:	68b9      	ldr	r1, [r7, #8]
 800112c:	4809      	ldr	r0, [pc, #36]	; (8001154 <bootloader_jump_to_user_application+0x54>)
 800112e:	f7ff ff5b 	bl	8000fe8 <printMessage>
	// 5- Sifirlama isleyicisi ile bir islev baslat
	bootloader_application_reset_handler = (void*) resetValue;
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	607b      	str	r3, [r7, #4]
	// 6- Sifirlama isleyicisini çagir ve kullanici uygulamasina atla
	bootloader_application_reset_handler();
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4798      	blx	r3
}
 800113a:	bf00      	nop
 800113c:	3710      	adds	r7, #16
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	08004500 	.word	0x08004500
 8001148:	08008000 	.word	0x08008000
 800114c:	08004540 	.word	0x08004540
 8001150:	08008004 	.word	0x08008004
 8001154:	08004560 	.word	0x08004560

08001158 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800115c:	f000 faca 	bl	80016f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001160:	f000 f822 	bl	80011a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001164:	f000 f8f2 	bl	800134c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001168:	f000 f89c 	bl	80012a4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 800116c:	f000 f8c4 	bl	80012f8 <MX_USART3_UART_Init>
  MX_CRC_Init();
 8001170:	f000 f884 	bl	800127c <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 8001174:	2101      	movs	r1, #1
 8001176:	4809      	ldr	r0, [pc, #36]	; (800119c <main+0x44>)
 8001178:	f001 f966 	bl	8002448 <HAL_GPIO_ReadPin>
 800117c:	4603      	mov	r3, r0
 800117e:	2b01      	cmp	r3, #1
 8001180:	d105      	bne.n	800118e <main+0x36>
  {
	  printMessage("BL DEBUG MSG: Button is pressed and going to bootloader mode.\n");
 8001182:	4807      	ldr	r0, [pc, #28]	; (80011a0 <main+0x48>)
 8001184:	f7ff ff30 	bl	8000fe8 <printMessage>

	  bootloader_uart_data_read();
 8001188:	f7ff ff50 	bl	800102c <bootloader_uart_data_read>
 800118c:	e004      	b.n	8001198 <main+0x40>
  }
  else
  {
	  printMessage("BL DEBUG MSG: Button is not pressed and executing user application.\n");
 800118e:	4805      	ldr	r0, [pc, #20]	; (80011a4 <main+0x4c>)
 8001190:	f7ff ff2a 	bl	8000fe8 <printMessage>

	  bootloader_jump_to_user_application();
 8001194:	f7ff ffb4 	bl	8001100 <bootloader_jump_to_user_application>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001198:	e7fe      	b.n	8001198 <main+0x40>
 800119a:	bf00      	nop
 800119c:	40020000 	.word	0x40020000
 80011a0:	08004584 	.word	0x08004584
 80011a4:	080045c4 	.word	0x080045c4

080011a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b094      	sub	sp, #80	; 0x50
 80011ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ae:	f107 0320 	add.w	r3, r7, #32
 80011b2:	2230      	movs	r2, #48	; 0x30
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f002 fb30 	bl	800381c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011bc:	f107 030c 	add.w	r3, r7, #12
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011cc:	2300      	movs	r3, #0
 80011ce:	60bb      	str	r3, [r7, #8]
 80011d0:	4b28      	ldr	r3, [pc, #160]	; (8001274 <SystemClock_Config+0xcc>)
 80011d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d4:	4a27      	ldr	r2, [pc, #156]	; (8001274 <SystemClock_Config+0xcc>)
 80011d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011da:	6413      	str	r3, [r2, #64]	; 0x40
 80011dc:	4b25      	ldr	r3, [pc, #148]	; (8001274 <SystemClock_Config+0xcc>)
 80011de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e4:	60bb      	str	r3, [r7, #8]
 80011e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011e8:	2300      	movs	r3, #0
 80011ea:	607b      	str	r3, [r7, #4]
 80011ec:	4b22      	ldr	r3, [pc, #136]	; (8001278 <SystemClock_Config+0xd0>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a21      	ldr	r2, [pc, #132]	; (8001278 <SystemClock_Config+0xd0>)
 80011f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011f6:	6013      	str	r3, [r2, #0]
 80011f8:	4b1f      	ldr	r3, [pc, #124]	; (8001278 <SystemClock_Config+0xd0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001200:	607b      	str	r3, [r7, #4]
 8001202:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001204:	2302      	movs	r3, #2
 8001206:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001208:	2301      	movs	r3, #1
 800120a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800120c:	2310      	movs	r3, #16
 800120e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001210:	2302      	movs	r3, #2
 8001212:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001214:	2300      	movs	r3, #0
 8001216:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001218:	2308      	movs	r3, #8
 800121a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800121c:	23a8      	movs	r3, #168	; 0xa8
 800121e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001220:	2302      	movs	r3, #2
 8001222:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001224:	2304      	movs	r3, #4
 8001226:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001228:	f107 0320 	add.w	r3, r7, #32
 800122c:	4618      	mov	r0, r3
 800122e:	f001 f93d 	bl	80024ac <HAL_RCC_OscConfig>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001238:	f000 f8e8 	bl	800140c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800123c:	230f      	movs	r3, #15
 800123e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001240:	2302      	movs	r3, #2
 8001242:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001248:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800124c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800124e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001252:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001254:	f107 030c 	add.w	r3, r7, #12
 8001258:	2105      	movs	r1, #5
 800125a:	4618      	mov	r0, r3
 800125c:	f001 fb96 	bl	800298c <HAL_RCC_ClockConfig>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001266:	f000 f8d1 	bl	800140c <Error_Handler>
  }
}
 800126a:	bf00      	nop
 800126c:	3750      	adds	r7, #80	; 0x50
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40023800 	.word	0x40023800
 8001278:	40007000 	.word	0x40007000

0800127c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <MX_CRC_Init+0x20>)
 8001282:	4a07      	ldr	r2, [pc, #28]	; (80012a0 <MX_CRC_Init+0x24>)
 8001284:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001286:	4805      	ldr	r0, [pc, #20]	; (800129c <MX_CRC_Init+0x20>)
 8001288:	f000 fb8b 	bl	80019a2 <HAL_CRC_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001292:	f000 f8bb 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	200001f0 	.word	0x200001f0
 80012a0:	40023000 	.word	0x40023000

080012a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012a8:	4b11      	ldr	r3, [pc, #68]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012aa:	4a12      	ldr	r2, [pc, #72]	; (80012f4 <MX_USART2_UART_Init+0x50>)
 80012ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012ae:	4b10      	ldr	r3, [pc, #64]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012b6:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012bc:	4b0c      	ldr	r3, [pc, #48]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012be:	2200      	movs	r2, #0
 80012c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012c2:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012c8:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012ca:	220c      	movs	r2, #12
 80012cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ce:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012da:	4805      	ldr	r0, [pc, #20]	; (80012f0 <MX_USART2_UART_Init+0x4c>)
 80012dc:	f001 fd22 	bl	8002d24 <HAL_UART_Init>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012e6:	f000 f891 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	200001f8 	.word	0x200001f8
 80012f4:	40004400 	.word	0x40004400

080012f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80012fc:	4b11      	ldr	r3, [pc, #68]	; (8001344 <MX_USART3_UART_Init+0x4c>)
 80012fe:	4a12      	ldr	r2, [pc, #72]	; (8001348 <MX_USART3_UART_Init+0x50>)
 8001300:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001302:	4b10      	ldr	r3, [pc, #64]	; (8001344 <MX_USART3_UART_Init+0x4c>)
 8001304:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001308:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800130a:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <MX_USART3_UART_Init+0x4c>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001310:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <MX_USART3_UART_Init+0x4c>)
 8001312:	2200      	movs	r2, #0
 8001314:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001316:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <MX_USART3_UART_Init+0x4c>)
 8001318:	2200      	movs	r2, #0
 800131a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800131c:	4b09      	ldr	r3, [pc, #36]	; (8001344 <MX_USART3_UART_Init+0x4c>)
 800131e:	220c      	movs	r2, #12
 8001320:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001322:	4b08      	ldr	r3, [pc, #32]	; (8001344 <MX_USART3_UART_Init+0x4c>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001328:	4b06      	ldr	r3, [pc, #24]	; (8001344 <MX_USART3_UART_Init+0x4c>)
 800132a:	2200      	movs	r2, #0
 800132c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800132e:	4805      	ldr	r0, [pc, #20]	; (8001344 <MX_USART3_UART_Init+0x4c>)
 8001330:	f001 fcf8 	bl	8002d24 <HAL_UART_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800133a:	f000 f867 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200001b0 	.word	0x200001b0
 8001348:	40004800 	.word	0x40004800

0800134c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001352:	f107 030c 	add.w	r3, r7, #12
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	60da      	str	r2, [r3, #12]
 8001360:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001362:	2300      	movs	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
 8001366:	4b26      	ldr	r3, [pc, #152]	; (8001400 <MX_GPIO_Init+0xb4>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136a:	4a25      	ldr	r2, [pc, #148]	; (8001400 <MX_GPIO_Init+0xb4>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	6313      	str	r3, [r2, #48]	; 0x30
 8001372:	4b23      	ldr	r3, [pc, #140]	; (8001400 <MX_GPIO_Init+0xb4>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	607b      	str	r3, [r7, #4]
 8001382:	4b1f      	ldr	r3, [pc, #124]	; (8001400 <MX_GPIO_Init+0xb4>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	4a1e      	ldr	r2, [pc, #120]	; (8001400 <MX_GPIO_Init+0xb4>)
 8001388:	f043 0308 	orr.w	r3, r3, #8
 800138c:	6313      	str	r3, [r2, #48]	; 0x30
 800138e:	4b1c      	ldr	r3, [pc, #112]	; (8001400 <MX_GPIO_Init+0xb4>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	f003 0308 	and.w	r3, r3, #8
 8001396:	607b      	str	r3, [r7, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	603b      	str	r3, [r7, #0]
 800139e:	4b18      	ldr	r3, [pc, #96]	; (8001400 <MX_GPIO_Init+0xb4>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	4a17      	ldr	r2, [pc, #92]	; (8001400 <MX_GPIO_Init+0xb4>)
 80013a4:	f043 0304 	orr.w	r3, r3, #4
 80013a8:	6313      	str	r3, [r2, #48]	; 0x30
 80013aa:	4b15      	ldr	r3, [pc, #84]	; (8001400 <MX_GPIO_Init+0xb4>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	f003 0304 	and.w	r3, r3, #4
 80013b2:	603b      	str	r3, [r7, #0]
 80013b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80013b6:	2200      	movs	r2, #0
 80013b8:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80013bc:	4811      	ldr	r0, [pc, #68]	; (8001404 <MX_GPIO_Init+0xb8>)
 80013be:	f001 f85b 	bl	8002478 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013c2:	2301      	movs	r3, #1
 80013c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ce:	f107 030c 	add.w	r3, r7, #12
 80013d2:	4619      	mov	r1, r3
 80013d4:	480c      	ldr	r0, [pc, #48]	; (8001408 <MX_GPIO_Init+0xbc>)
 80013d6:	f000 fe9d 	bl	8002114 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80013da:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80013de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013e0:	2301      	movs	r3, #1
 80013e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e8:	2300      	movs	r3, #0
 80013ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ec:	f107 030c 	add.w	r3, r7, #12
 80013f0:	4619      	mov	r1, r3
 80013f2:	4804      	ldr	r0, [pc, #16]	; (8001404 <MX_GPIO_Init+0xb8>)
 80013f4:	f000 fe8e 	bl	8002114 <HAL_GPIO_Init>

}
 80013f8:	bf00      	nop
 80013fa:	3720      	adds	r7, #32
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40023800 	.word	0x40023800
 8001404:	40020c00 	.word	0x40020c00
 8001408:	40020000 	.word	0x40020000

0800140c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
	...

0800141c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	607b      	str	r3, [r7, #4]
 8001426:	4b10      	ldr	r3, [pc, #64]	; (8001468 <HAL_MspInit+0x4c>)
 8001428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800142a:	4a0f      	ldr	r2, [pc, #60]	; (8001468 <HAL_MspInit+0x4c>)
 800142c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001430:	6453      	str	r3, [r2, #68]	; 0x44
 8001432:	4b0d      	ldr	r3, [pc, #52]	; (8001468 <HAL_MspInit+0x4c>)
 8001434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001436:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800143a:	607b      	str	r3, [r7, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800143e:	2300      	movs	r3, #0
 8001440:	603b      	str	r3, [r7, #0]
 8001442:	4b09      	ldr	r3, [pc, #36]	; (8001468 <HAL_MspInit+0x4c>)
 8001444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001446:	4a08      	ldr	r2, [pc, #32]	; (8001468 <HAL_MspInit+0x4c>)
 8001448:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800144c:	6413      	str	r3, [r2, #64]	; 0x40
 800144e:	4b06      	ldr	r3, [pc, #24]	; (8001468 <HAL_MspInit+0x4c>)
 8001450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001452:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001456:	603b      	str	r3, [r7, #0]
 8001458:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	40023800 	.word	0x40023800

0800146c <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a0b      	ldr	r2, [pc, #44]	; (80014a8 <HAL_CRC_MspInit+0x3c>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d10d      	bne.n	800149a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
 8001482:	4b0a      	ldr	r3, [pc, #40]	; (80014ac <HAL_CRC_MspInit+0x40>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	4a09      	ldr	r2, [pc, #36]	; (80014ac <HAL_CRC_MspInit+0x40>)
 8001488:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800148c:	6313      	str	r3, [r2, #48]	; 0x30
 800148e:	4b07      	ldr	r3, [pc, #28]	; (80014ac <HAL_CRC_MspInit+0x40>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800149a:	bf00      	nop
 800149c:	3714      	adds	r7, #20
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	40023000 	.word	0x40023000
 80014ac:	40023800 	.word	0x40023800

080014b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b08c      	sub	sp, #48	; 0x30
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b8:	f107 031c 	add.w	r3, r7, #28
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a32      	ldr	r2, [pc, #200]	; (8001598 <HAL_UART_MspInit+0xe8>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d12c      	bne.n	800152c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	61bb      	str	r3, [r7, #24]
 80014d6:	4b31      	ldr	r3, [pc, #196]	; (800159c <HAL_UART_MspInit+0xec>)
 80014d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014da:	4a30      	ldr	r2, [pc, #192]	; (800159c <HAL_UART_MspInit+0xec>)
 80014dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014e0:	6413      	str	r3, [r2, #64]	; 0x40
 80014e2:	4b2e      	ldr	r3, [pc, #184]	; (800159c <HAL_UART_MspInit+0xec>)
 80014e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ea:	61bb      	str	r3, [r7, #24]
 80014ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	617b      	str	r3, [r7, #20]
 80014f2:	4b2a      	ldr	r3, [pc, #168]	; (800159c <HAL_UART_MspInit+0xec>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	4a29      	ldr	r2, [pc, #164]	; (800159c <HAL_UART_MspInit+0xec>)
 80014f8:	f043 0301 	orr.w	r3, r3, #1
 80014fc:	6313      	str	r3, [r2, #48]	; 0x30
 80014fe:	4b27      	ldr	r3, [pc, #156]	; (800159c <HAL_UART_MspInit+0xec>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800150a:	230c      	movs	r3, #12
 800150c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150e:	2302      	movs	r3, #2
 8001510:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001512:	2300      	movs	r3, #0
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001516:	2303      	movs	r3, #3
 8001518:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800151a:	2307      	movs	r3, #7
 800151c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800151e:	f107 031c 	add.w	r3, r7, #28
 8001522:	4619      	mov	r1, r3
 8001524:	481e      	ldr	r0, [pc, #120]	; (80015a0 <HAL_UART_MspInit+0xf0>)
 8001526:	f000 fdf5 	bl	8002114 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800152a:	e031      	b.n	8001590 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a1c      	ldr	r2, [pc, #112]	; (80015a4 <HAL_UART_MspInit+0xf4>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d12c      	bne.n	8001590 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	613b      	str	r3, [r7, #16]
 800153a:	4b18      	ldr	r3, [pc, #96]	; (800159c <HAL_UART_MspInit+0xec>)
 800153c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153e:	4a17      	ldr	r2, [pc, #92]	; (800159c <HAL_UART_MspInit+0xec>)
 8001540:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001544:	6413      	str	r3, [r2, #64]	; 0x40
 8001546:	4b15      	ldr	r3, [pc, #84]	; (800159c <HAL_UART_MspInit+0xec>)
 8001548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800154e:	613b      	str	r3, [r7, #16]
 8001550:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	4b11      	ldr	r3, [pc, #68]	; (800159c <HAL_UART_MspInit+0xec>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	4a10      	ldr	r2, [pc, #64]	; (800159c <HAL_UART_MspInit+0xec>)
 800155c:	f043 0304 	orr.w	r3, r3, #4
 8001560:	6313      	str	r3, [r2, #48]	; 0x30
 8001562:	4b0e      	ldr	r3, [pc, #56]	; (800159c <HAL_UART_MspInit+0xec>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	f003 0304 	and.w	r3, r3, #4
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800156e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001572:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001574:	2302      	movs	r3, #2
 8001576:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800157c:	2303      	movs	r3, #3
 800157e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001580:	2307      	movs	r3, #7
 8001582:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001584:	f107 031c 	add.w	r3, r7, #28
 8001588:	4619      	mov	r1, r3
 800158a:	4807      	ldr	r0, [pc, #28]	; (80015a8 <HAL_UART_MspInit+0xf8>)
 800158c:	f000 fdc2 	bl	8002114 <HAL_GPIO_Init>
}
 8001590:	bf00      	nop
 8001592:	3730      	adds	r7, #48	; 0x30
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	40004400 	.word	0x40004400
 800159c:	40023800 	.word	0x40023800
 80015a0:	40020000 	.word	0x40020000
 80015a4:	40004800 	.word	0x40004800
 80015a8:	40020800 	.word	0x40020800

080015ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr

080015ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015ba:	b480      	push	{r7}
 80015bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015be:	e7fe      	b.n	80015be <HardFault_Handler+0x4>

080015c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c4:	e7fe      	b.n	80015c4 <MemManage_Handler+0x4>

080015c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015c6:	b480      	push	{r7}
 80015c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015ca:	e7fe      	b.n	80015ca <BusFault_Handler+0x4>

080015cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015d0:	e7fe      	b.n	80015d0 <UsageFault_Handler+0x4>

080015d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015d2:	b480      	push	{r7}
 80015d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015d6:	bf00      	nop
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr

080015e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e4:	bf00      	nop
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ee:	b480      	push	{r7}
 80015f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015f2:	bf00      	nop
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr

080015fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001600:	f000 f8ca 	bl	8001798 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}

08001608 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001610:	4a14      	ldr	r2, [pc, #80]	; (8001664 <_sbrk+0x5c>)
 8001612:	4b15      	ldr	r3, [pc, #84]	; (8001668 <_sbrk+0x60>)
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800161c:	4b13      	ldr	r3, [pc, #76]	; (800166c <_sbrk+0x64>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d102      	bne.n	800162a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001624:	4b11      	ldr	r3, [pc, #68]	; (800166c <_sbrk+0x64>)
 8001626:	4a12      	ldr	r2, [pc, #72]	; (8001670 <_sbrk+0x68>)
 8001628:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800162a:	4b10      	ldr	r3, [pc, #64]	; (800166c <_sbrk+0x64>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4413      	add	r3, r2
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	429a      	cmp	r2, r3
 8001636:	d207      	bcs.n	8001648 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001638:	f002 f8c6 	bl	80037c8 <__errno>
 800163c:	4602      	mov	r2, r0
 800163e:	230c      	movs	r3, #12
 8001640:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001642:	f04f 33ff 	mov.w	r3, #4294967295
 8001646:	e009      	b.n	800165c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001648:	4b08      	ldr	r3, [pc, #32]	; (800166c <_sbrk+0x64>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800164e:	4b07      	ldr	r3, [pc, #28]	; (800166c <_sbrk+0x64>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4413      	add	r3, r2
 8001656:	4a05      	ldr	r2, [pc, #20]	; (800166c <_sbrk+0x64>)
 8001658:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800165a:	68fb      	ldr	r3, [r7, #12]
}
 800165c:	4618      	mov	r0, r3
 800165e:	3718      	adds	r7, #24
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20020000 	.word	0x20020000
 8001668:	00000400 	.word	0x00000400
 800166c:	20000098 	.word	0x20000098
 8001670:	20000260 	.word	0x20000260

08001674 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001678:	4b08      	ldr	r3, [pc, #32]	; (800169c <SystemInit+0x28>)
 800167a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800167e:	4a07      	ldr	r2, [pc, #28]	; (800169c <SystemInit+0x28>)
 8001680:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001684:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001688:	4b04      	ldr	r3, [pc, #16]	; (800169c <SystemInit+0x28>)
 800168a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800168e:	609a      	str	r2, [r3, #8]
#endif
}
 8001690:	bf00      	nop
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80016a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016d8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80016a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80016a6:	e003      	b.n	80016b0 <LoopCopyDataInit>

080016a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80016a8:	4b0c      	ldr	r3, [pc, #48]	; (80016dc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80016aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80016ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80016ae:	3104      	adds	r1, #4

080016b0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80016b0:	480b      	ldr	r0, [pc, #44]	; (80016e0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80016b2:	4b0c      	ldr	r3, [pc, #48]	; (80016e4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80016b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80016b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80016b8:	d3f6      	bcc.n	80016a8 <CopyDataInit>
  ldr  r2, =_sbss
 80016ba:	4a0b      	ldr	r2, [pc, #44]	; (80016e8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80016bc:	e002      	b.n	80016c4 <LoopFillZerobss>

080016be <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80016be:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80016c0:	f842 3b04 	str.w	r3, [r2], #4

080016c4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80016c4:	4b09      	ldr	r3, [pc, #36]	; (80016ec <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80016c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80016c8:	d3f9      	bcc.n	80016be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80016ca:	f7ff ffd3 	bl	8001674 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016ce:	f002 f881 	bl	80037d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016d2:	f7ff fd41 	bl	8001158 <main>
  bx  lr    
 80016d6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80016d8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80016dc:	08004668 	.word	0x08004668
  ldr  r0, =_sdata
 80016e0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80016e4:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 80016e8:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 80016ec:	20000260 	.word	0x20000260

080016f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016f0:	e7fe      	b.n	80016f0 <ADC_IRQHandler>
	...

080016f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016f8:	4b0e      	ldr	r3, [pc, #56]	; (8001734 <HAL_Init+0x40>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a0d      	ldr	r2, [pc, #52]	; (8001734 <HAL_Init+0x40>)
 80016fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001702:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001704:	4b0b      	ldr	r3, [pc, #44]	; (8001734 <HAL_Init+0x40>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a0a      	ldr	r2, [pc, #40]	; (8001734 <HAL_Init+0x40>)
 800170a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800170e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001710:	4b08      	ldr	r3, [pc, #32]	; (8001734 <HAL_Init+0x40>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a07      	ldr	r2, [pc, #28]	; (8001734 <HAL_Init+0x40>)
 8001716:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800171a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800171c:	2003      	movs	r0, #3
 800171e:	f000 f90d 	bl	800193c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001722:	2000      	movs	r0, #0
 8001724:	f000 f808 	bl	8001738 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001728:	f7ff fe78 	bl	800141c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800172c:	2300      	movs	r3, #0
}
 800172e:	4618      	mov	r0, r3
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40023c00 	.word	0x40023c00

08001738 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001740:	4b12      	ldr	r3, [pc, #72]	; (800178c <HAL_InitTick+0x54>)
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	4b12      	ldr	r3, [pc, #72]	; (8001790 <HAL_InitTick+0x58>)
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	4619      	mov	r1, r3
 800174a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800174e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001752:	fbb2 f3f3 	udiv	r3, r2, r3
 8001756:	4618      	mov	r0, r3
 8001758:	f000 f917 	bl	800198a <HAL_SYSTICK_Config>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e00e      	b.n	8001784 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2b0f      	cmp	r3, #15
 800176a:	d80a      	bhi.n	8001782 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800176c:	2200      	movs	r2, #0
 800176e:	6879      	ldr	r1, [r7, #4]
 8001770:	f04f 30ff 	mov.w	r0, #4294967295
 8001774:	f000 f8ed 	bl	8001952 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001778:	4a06      	ldr	r2, [pc, #24]	; (8001794 <HAL_InitTick+0x5c>)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800177e:	2300      	movs	r3, #0
 8001780:	e000      	b.n	8001784 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
}
 8001784:	4618      	mov	r0, r3
 8001786:	3708      	adds	r7, #8
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	2000000c 	.word	0x2000000c
 8001790:	20000014 	.word	0x20000014
 8001794:	20000010 	.word	0x20000010

08001798 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800179c:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <HAL_IncTick+0x20>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	461a      	mov	r2, r3
 80017a2:	4b06      	ldr	r3, [pc, #24]	; (80017bc <HAL_IncTick+0x24>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4413      	add	r3, r2
 80017a8:	4a04      	ldr	r2, [pc, #16]	; (80017bc <HAL_IncTick+0x24>)
 80017aa:	6013      	str	r3, [r2, #0]
}
 80017ac:	bf00      	nop
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	20000014 	.word	0x20000014
 80017bc:	20000238 	.word	0x20000238

080017c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  return uwTick;
 80017c4:	4b03      	ldr	r3, [pc, #12]	; (80017d4 <HAL_GetTick+0x14>)
 80017c6:	681b      	ldr	r3, [r3, #0]
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	20000238 	.word	0x20000238

080017d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f003 0307 	and.w	r3, r3, #7
 80017e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e8:	4b0c      	ldr	r3, [pc, #48]	; (800181c <__NVIC_SetPriorityGrouping+0x44>)
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ee:	68ba      	ldr	r2, [r7, #8]
 80017f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017f4:	4013      	ands	r3, r2
 80017f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001800:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001804:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001808:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800180a:	4a04      	ldr	r2, [pc, #16]	; (800181c <__NVIC_SetPriorityGrouping+0x44>)
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	60d3      	str	r3, [r2, #12]
}
 8001810:	bf00      	nop
 8001812:	3714      	adds	r7, #20
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr
 800181c:	e000ed00 	.word	0xe000ed00

08001820 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001824:	4b04      	ldr	r3, [pc, #16]	; (8001838 <__NVIC_GetPriorityGrouping+0x18>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	0a1b      	lsrs	r3, r3, #8
 800182a:	f003 0307 	and.w	r3, r3, #7
}
 800182e:	4618      	mov	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr
 8001838:	e000ed00 	.word	0xe000ed00

0800183c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	6039      	str	r1, [r7, #0]
 8001846:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184c:	2b00      	cmp	r3, #0
 800184e:	db0a      	blt.n	8001866 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	b2da      	uxtb	r2, r3
 8001854:	490c      	ldr	r1, [pc, #48]	; (8001888 <__NVIC_SetPriority+0x4c>)
 8001856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800185a:	0112      	lsls	r2, r2, #4
 800185c:	b2d2      	uxtb	r2, r2
 800185e:	440b      	add	r3, r1
 8001860:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001864:	e00a      	b.n	800187c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	b2da      	uxtb	r2, r3
 800186a:	4908      	ldr	r1, [pc, #32]	; (800188c <__NVIC_SetPriority+0x50>)
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	f003 030f 	and.w	r3, r3, #15
 8001872:	3b04      	subs	r3, #4
 8001874:	0112      	lsls	r2, r2, #4
 8001876:	b2d2      	uxtb	r2, r2
 8001878:	440b      	add	r3, r1
 800187a:	761a      	strb	r2, [r3, #24]
}
 800187c:	bf00      	nop
 800187e:	370c      	adds	r7, #12
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	e000e100 	.word	0xe000e100
 800188c:	e000ed00 	.word	0xe000ed00

08001890 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001890:	b480      	push	{r7}
 8001892:	b089      	sub	sp, #36	; 0x24
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	f003 0307 	and.w	r3, r3, #7
 80018a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	f1c3 0307 	rsb	r3, r3, #7
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	bf28      	it	cs
 80018ae:	2304      	movcs	r3, #4
 80018b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	3304      	adds	r3, #4
 80018b6:	2b06      	cmp	r3, #6
 80018b8:	d902      	bls.n	80018c0 <NVIC_EncodePriority+0x30>
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	3b03      	subs	r3, #3
 80018be:	e000      	b.n	80018c2 <NVIC_EncodePriority+0x32>
 80018c0:	2300      	movs	r3, #0
 80018c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c4:	f04f 32ff 	mov.w	r2, #4294967295
 80018c8:	69bb      	ldr	r3, [r7, #24]
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	43da      	mvns	r2, r3
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	401a      	ands	r2, r3
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018d8:	f04f 31ff 	mov.w	r1, #4294967295
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	fa01 f303 	lsl.w	r3, r1, r3
 80018e2:	43d9      	mvns	r1, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e8:	4313      	orrs	r3, r2
         );
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3724      	adds	r7, #36	; 0x24
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
	...

080018f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	3b01      	subs	r3, #1
 8001904:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001908:	d301      	bcc.n	800190e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800190a:	2301      	movs	r3, #1
 800190c:	e00f      	b.n	800192e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800190e:	4a0a      	ldr	r2, [pc, #40]	; (8001938 <SysTick_Config+0x40>)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3b01      	subs	r3, #1
 8001914:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001916:	210f      	movs	r1, #15
 8001918:	f04f 30ff 	mov.w	r0, #4294967295
 800191c:	f7ff ff8e 	bl	800183c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001920:	4b05      	ldr	r3, [pc, #20]	; (8001938 <SysTick_Config+0x40>)
 8001922:	2200      	movs	r2, #0
 8001924:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001926:	4b04      	ldr	r3, [pc, #16]	; (8001938 <SysTick_Config+0x40>)
 8001928:	2207      	movs	r2, #7
 800192a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800192c:	2300      	movs	r3, #0
}
 800192e:	4618      	mov	r0, r3
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	e000e010 	.word	0xe000e010

0800193c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f7ff ff47 	bl	80017d8 <__NVIC_SetPriorityGrouping>
}
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001952:	b580      	push	{r7, lr}
 8001954:	b086      	sub	sp, #24
 8001956:	af00      	add	r7, sp, #0
 8001958:	4603      	mov	r3, r0
 800195a:	60b9      	str	r1, [r7, #8]
 800195c:	607a      	str	r2, [r7, #4]
 800195e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001960:	2300      	movs	r3, #0
 8001962:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001964:	f7ff ff5c 	bl	8001820 <__NVIC_GetPriorityGrouping>
 8001968:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	68b9      	ldr	r1, [r7, #8]
 800196e:	6978      	ldr	r0, [r7, #20]
 8001970:	f7ff ff8e 	bl	8001890 <NVIC_EncodePriority>
 8001974:	4602      	mov	r2, r0
 8001976:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800197a:	4611      	mov	r1, r2
 800197c:	4618      	mov	r0, r3
 800197e:	f7ff ff5d 	bl	800183c <__NVIC_SetPriority>
}
 8001982:	bf00      	nop
 8001984:	3718      	adds	r7, #24
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}

0800198a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800198a:	b580      	push	{r7, lr}
 800198c:	b082      	sub	sp, #8
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f7ff ffb0 	bl	80018f8 <SysTick_Config>
 8001998:	4603      	mov	r3, r0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d101      	bne.n	80019b4 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e00e      	b.n	80019d2 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	795b      	ldrb	r3, [r3, #5]
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d105      	bne.n	80019ca <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f7ff fd51 	bl	800146c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2201      	movs	r2, #1
 80019ce:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80019da:	b480      	push	{r7}
 80019dc:	b087      	sub	sp, #28
 80019de:	af00      	add	r7, sp, #0
 80019e0:	60f8      	str	r0, [r7, #12]
 80019e2:	60b9      	str	r1, [r7, #8]
 80019e4:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80019e6:	2300      	movs	r3, #0
 80019e8:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	2202      	movs	r2, #2
 80019ee:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	e00a      	b.n	8001a0c <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	009b      	lsls	r3, r3, #2
 80019fa:	68ba      	ldr	r2, [r7, #8]
 80019fc:	441a      	add	r2, r3
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	617b      	str	r3, [r7, #20]
 8001a0c:	697a      	ldr	r2, [r7, #20]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d3f0      	bcc.n	80019f6 <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2201      	movs	r2, #1
 8001a20:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8001a22:	693b      	ldr	r3, [r7, #16]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	371c      	adds	r7, #28
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001a42:	4b23      	ldr	r3, [pc, #140]	; (8001ad0 <HAL_FLASH_Program+0xa0>)
 8001a44:	7e1b      	ldrb	r3, [r3, #24]
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d101      	bne.n	8001a4e <HAL_FLASH_Program+0x1e>
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	e03b      	b.n	8001ac6 <HAL_FLASH_Program+0x96>
 8001a4e:	4b20      	ldr	r3, [pc, #128]	; (8001ad0 <HAL_FLASH_Program+0xa0>)
 8001a50:	2201      	movs	r2, #1
 8001a52:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001a54:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a58:	f000 f89c 	bl	8001b94 <FLASH_WaitForLastOperation>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8001a60:	7dfb      	ldrb	r3, [r7, #23]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d12b      	bne.n	8001abe <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d105      	bne.n	8001a78 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001a6c:	783b      	ldrb	r3, [r7, #0]
 8001a6e:	4619      	mov	r1, r3
 8001a70:	68b8      	ldr	r0, [r7, #8]
 8001a72:	f000 f945 	bl	8001d00 <FLASH_Program_Byte>
 8001a76:	e016      	b.n	8001aa6 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d105      	bne.n	8001a8a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001a7e:	883b      	ldrh	r3, [r7, #0]
 8001a80:	4619      	mov	r1, r3
 8001a82:	68b8      	ldr	r0, [r7, #8]
 8001a84:	f000 f918 	bl	8001cb8 <FLASH_Program_HalfWord>
 8001a88:	e00d      	b.n	8001aa6 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d105      	bne.n	8001a9c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	4619      	mov	r1, r3
 8001a94:	68b8      	ldr	r0, [r7, #8]
 8001a96:	f000 f8ed 	bl	8001c74 <FLASH_Program_Word>
 8001a9a:	e004      	b.n	8001aa6 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8001a9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001aa0:	68b8      	ldr	r0, [r7, #8]
 8001aa2:	f000 f8b7 	bl	8001c14 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001aa6:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001aaa:	f000 f873 	bl	8001b94 <FLASH_WaitForLastOperation>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001ab2:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <HAL_FLASH_Program+0xa4>)
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	4a07      	ldr	r2, [pc, #28]	; (8001ad4 <HAL_FLASH_Program+0xa4>)
 8001ab8:	f023 0301 	bic.w	r3, r3, #1
 8001abc:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001abe:	4b04      	ldr	r3, [pc, #16]	; (8001ad0 <HAL_FLASH_Program+0xa0>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001ac4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3718      	adds	r7, #24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	2000023c 	.word	0x2000023c
 8001ad4:	40023c00 	.word	0x40023c00

08001ad8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001ae2:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <HAL_FLASH_Unlock+0x38>)
 8001ae4:	691b      	ldr	r3, [r3, #16]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	da0b      	bge.n	8001b02 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001aea:	4b09      	ldr	r3, [pc, #36]	; (8001b10 <HAL_FLASH_Unlock+0x38>)
 8001aec:	4a09      	ldr	r2, [pc, #36]	; (8001b14 <HAL_FLASH_Unlock+0x3c>)
 8001aee:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001af0:	4b07      	ldr	r3, [pc, #28]	; (8001b10 <HAL_FLASH_Unlock+0x38>)
 8001af2:	4a09      	ldr	r2, [pc, #36]	; (8001b18 <HAL_FLASH_Unlock+0x40>)
 8001af4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001af6:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <HAL_FLASH_Unlock+0x38>)
 8001af8:	691b      	ldr	r3, [r3, #16]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	da01      	bge.n	8001b02 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001b02:	79fb      	ldrb	r3, [r7, #7]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	40023c00 	.word	0x40023c00
 8001b14:	45670123 	.word	0x45670123
 8001b18:	cdef89ab 	.word	0xcdef89ab

08001b1c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001b20:	4b05      	ldr	r3, [pc, #20]	; (8001b38 <HAL_FLASH_Lock+0x1c>)
 8001b22:	691b      	ldr	r3, [r3, #16]
 8001b24:	4a04      	ldr	r2, [pc, #16]	; (8001b38 <HAL_FLASH_Lock+0x1c>)
 8001b26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001b2a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	40023c00 	.word	0x40023c00

08001b3c <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8001b40:	4b09      	ldr	r3, [pc, #36]	; (8001b68 <HAL_FLASH_OB_Unlock+0x2c>)
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d007      	beq.n	8001b5c <HAL_FLASH_OB_Unlock+0x20>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8001b4c:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <HAL_FLASH_OB_Unlock+0x2c>)
 8001b4e:	4a07      	ldr	r2, [pc, #28]	; (8001b6c <HAL_FLASH_OB_Unlock+0x30>)
 8001b50:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8001b52:	4b05      	ldr	r3, [pc, #20]	; (8001b68 <HAL_FLASH_OB_Unlock+0x2c>)
 8001b54:	4a06      	ldr	r2, [pc, #24]	; (8001b70 <HAL_FLASH_OB_Unlock+0x34>)
 8001b56:	609a      	str	r2, [r3, #8]
  else
  {
    return HAL_ERROR;
  }  
  
  return HAL_OK;  
 8001b58:	2300      	movs	r3, #0
 8001b5a:	e000      	b.n	8001b5e <HAL_FLASH_OB_Unlock+0x22>
    return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	40023c00 	.word	0x40023c00
 8001b6c:	08192a3b 	.word	0x08192a3b
 8001b70:	4c5d6e7f 	.word	0x4c5d6e7f

08001b74 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Control Registers access.
  * @retval HAL Status 
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001b78:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <HAL_FLASH_OB_Lock+0x1c>)
 8001b7a:	695b      	ldr	r3, [r3, #20]
 8001b7c:	4a04      	ldr	r2, [pc, #16]	; (8001b90 <HAL_FLASH_OB_Lock+0x1c>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6153      	str	r3, [r2, #20]
  
  return HAL_OK;  
 8001b84:	2300      	movs	r3, #0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	40023c00 	.word	0x40023c00

08001b94 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001ba0:	4b1a      	ldr	r3, [pc, #104]	; (8001c0c <FLASH_WaitForLastOperation+0x78>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001ba6:	f7ff fe0b 	bl	80017c0 <HAL_GetTick>
 8001baa:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001bac:	e010      	b.n	8001bd0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bb4:	d00c      	beq.n	8001bd0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d007      	beq.n	8001bcc <FLASH_WaitForLastOperation+0x38>
 8001bbc:	f7ff fe00 	bl	80017c0 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d201      	bcs.n	8001bd0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e019      	b.n	8001c04 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001bd0:	4b0f      	ldr	r3, [pc, #60]	; (8001c10 <FLASH_WaitForLastOperation+0x7c>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1e8      	bne.n	8001bae <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <FLASH_WaitForLastOperation+0x7c>)
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d002      	beq.n	8001bee <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001be8:	4b09      	ldr	r3, [pc, #36]	; (8001c10 <FLASH_WaitForLastOperation+0x7c>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001bee:	4b08      	ldr	r3, [pc, #32]	; (8001c10 <FLASH_WaitForLastOperation+0x7c>)
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d003      	beq.n	8001c02 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001bfa:	f000 f8a3 	bl	8001d44 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e000      	b.n	8001c04 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001c02:	2300      	movs	r3, #0
  
}  
 8001c04:	4618      	mov	r0, r3
 8001c06:	3710      	adds	r7, #16
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	2000023c 	.word	0x2000023c
 8001c10:	40023c00 	.word	0x40023c00

08001c14 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001c14:	b490      	push	{r4, r7}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001c20:	4b13      	ldr	r3, [pc, #76]	; (8001c70 <FLASH_Program_DoubleWord+0x5c>)
 8001c22:	691b      	ldr	r3, [r3, #16]
 8001c24:	4a12      	ldr	r2, [pc, #72]	; (8001c70 <FLASH_Program_DoubleWord+0x5c>)
 8001c26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c2a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001c2c:	4b10      	ldr	r3, [pc, #64]	; (8001c70 <FLASH_Program_DoubleWord+0x5c>)
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	4a0f      	ldr	r2, [pc, #60]	; (8001c70 <FLASH_Program_DoubleWord+0x5c>)
 8001c32:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001c36:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001c38:	4b0d      	ldr	r3, [pc, #52]	; (8001c70 <FLASH_Program_DoubleWord+0x5c>)
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	4a0c      	ldr	r2, [pc, #48]	; (8001c70 <FLASH_Program_DoubleWord+0x5c>)
 8001c3e:	f043 0301 	orr.w	r3, r3, #1
 8001c42:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	683a      	ldr	r2, [r7, #0]
 8001c48:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001c4a:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001c4e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8001c52:	f04f 0300 	mov.w	r3, #0
 8001c56:	f04f 0400 	mov.w	r4, #0
 8001c5a:	0013      	movs	r3, r2
 8001c5c:	2400      	movs	r4, #0
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	3204      	adds	r2, #4
 8001c62:	6013      	str	r3, [r2, #0]
}
 8001c64:	bf00      	nop
 8001c66:	3710      	adds	r7, #16
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bc90      	pop	{r4, r7}
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	40023c00 	.word	0x40023c00

08001c74 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001c7e:	4b0d      	ldr	r3, [pc, #52]	; (8001cb4 <FLASH_Program_Word+0x40>)
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	4a0c      	ldr	r2, [pc, #48]	; (8001cb4 <FLASH_Program_Word+0x40>)
 8001c84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c88:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001c8a:	4b0a      	ldr	r3, [pc, #40]	; (8001cb4 <FLASH_Program_Word+0x40>)
 8001c8c:	691b      	ldr	r3, [r3, #16]
 8001c8e:	4a09      	ldr	r2, [pc, #36]	; (8001cb4 <FLASH_Program_Word+0x40>)
 8001c90:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c94:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001c96:	4b07      	ldr	r3, [pc, #28]	; (8001cb4 <FLASH_Program_Word+0x40>)
 8001c98:	691b      	ldr	r3, [r3, #16]
 8001c9a:	4a06      	ldr	r2, [pc, #24]	; (8001cb4 <FLASH_Program_Word+0x40>)
 8001c9c:	f043 0301 	orr.w	r3, r3, #1
 8001ca0:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	683a      	ldr	r2, [r7, #0]
 8001ca6:	601a      	str	r2, [r3, #0]
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr
 8001cb4:	40023c00 	.word	0x40023c00

08001cb8 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001cc4:	4b0d      	ldr	r3, [pc, #52]	; (8001cfc <FLASH_Program_HalfWord+0x44>)
 8001cc6:	691b      	ldr	r3, [r3, #16]
 8001cc8:	4a0c      	ldr	r2, [pc, #48]	; (8001cfc <FLASH_Program_HalfWord+0x44>)
 8001cca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001cce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001cd0:	4b0a      	ldr	r3, [pc, #40]	; (8001cfc <FLASH_Program_HalfWord+0x44>)
 8001cd2:	691b      	ldr	r3, [r3, #16]
 8001cd4:	4a09      	ldr	r2, [pc, #36]	; (8001cfc <FLASH_Program_HalfWord+0x44>)
 8001cd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cda:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001cdc:	4b07      	ldr	r3, [pc, #28]	; (8001cfc <FLASH_Program_HalfWord+0x44>)
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	4a06      	ldr	r2, [pc, #24]	; (8001cfc <FLASH_Program_HalfWord+0x44>)
 8001ce2:	f043 0301 	orr.w	r3, r3, #1
 8001ce6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	887a      	ldrh	r2, [r7, #2]
 8001cec:	801a      	strh	r2, [r3, #0]
}
 8001cee:	bf00      	nop
 8001cf0:	370c      	adds	r7, #12
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	40023c00 	.word	0x40023c00

08001d00 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	460b      	mov	r3, r1
 8001d0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001d0c:	4b0c      	ldr	r3, [pc, #48]	; (8001d40 <FLASH_Program_Byte+0x40>)
 8001d0e:	691b      	ldr	r3, [r3, #16]
 8001d10:	4a0b      	ldr	r2, [pc, #44]	; (8001d40 <FLASH_Program_Byte+0x40>)
 8001d12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d16:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001d18:	4b09      	ldr	r3, [pc, #36]	; (8001d40 <FLASH_Program_Byte+0x40>)
 8001d1a:	4a09      	ldr	r2, [pc, #36]	; (8001d40 <FLASH_Program_Byte+0x40>)
 8001d1c:	691b      	ldr	r3, [r3, #16]
 8001d1e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001d20:	4b07      	ldr	r3, [pc, #28]	; (8001d40 <FLASH_Program_Byte+0x40>)
 8001d22:	691b      	ldr	r3, [r3, #16]
 8001d24:	4a06      	ldr	r2, [pc, #24]	; (8001d40 <FLASH_Program_Byte+0x40>)
 8001d26:	f043 0301 	orr.w	r3, r3, #1
 8001d2a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	78fa      	ldrb	r2, [r7, #3]
 8001d30:	701a      	strb	r2, [r3, #0]
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	40023c00 	.word	0x40023c00

08001d44 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001d48:	4b27      	ldr	r3, [pc, #156]	; (8001de8 <FLASH_SetErrorCode+0xa4>)
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	f003 0310 	and.w	r3, r3, #16
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d008      	beq.n	8001d66 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001d54:	4b25      	ldr	r3, [pc, #148]	; (8001dec <FLASH_SetErrorCode+0xa8>)
 8001d56:	69db      	ldr	r3, [r3, #28]
 8001d58:	f043 0310 	orr.w	r3, r3, #16
 8001d5c:	4a23      	ldr	r2, [pc, #140]	; (8001dec <FLASH_SetErrorCode+0xa8>)
 8001d5e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001d60:	4b21      	ldr	r3, [pc, #132]	; (8001de8 <FLASH_SetErrorCode+0xa4>)
 8001d62:	2210      	movs	r2, #16
 8001d64:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001d66:	4b20      	ldr	r3, [pc, #128]	; (8001de8 <FLASH_SetErrorCode+0xa4>)
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	f003 0320 	and.w	r3, r3, #32
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d008      	beq.n	8001d84 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001d72:	4b1e      	ldr	r3, [pc, #120]	; (8001dec <FLASH_SetErrorCode+0xa8>)
 8001d74:	69db      	ldr	r3, [r3, #28]
 8001d76:	f043 0308 	orr.w	r3, r3, #8
 8001d7a:	4a1c      	ldr	r2, [pc, #112]	; (8001dec <FLASH_SetErrorCode+0xa8>)
 8001d7c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001d7e:	4b1a      	ldr	r3, [pc, #104]	; (8001de8 <FLASH_SetErrorCode+0xa4>)
 8001d80:	2220      	movs	r2, #32
 8001d82:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001d84:	4b18      	ldr	r3, [pc, #96]	; (8001de8 <FLASH_SetErrorCode+0xa4>)
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d008      	beq.n	8001da2 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001d90:	4b16      	ldr	r3, [pc, #88]	; (8001dec <FLASH_SetErrorCode+0xa8>)
 8001d92:	69db      	ldr	r3, [r3, #28]
 8001d94:	f043 0304 	orr.w	r3, r3, #4
 8001d98:	4a14      	ldr	r2, [pc, #80]	; (8001dec <FLASH_SetErrorCode+0xa8>)
 8001d9a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001d9c:	4b12      	ldr	r3, [pc, #72]	; (8001de8 <FLASH_SetErrorCode+0xa4>)
 8001d9e:	2240      	movs	r2, #64	; 0x40
 8001da0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001da2:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <FLASH_SetErrorCode+0xa4>)
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d008      	beq.n	8001dc0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001dae:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <FLASH_SetErrorCode+0xa8>)
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	f043 0302 	orr.w	r3, r3, #2
 8001db6:	4a0d      	ldr	r2, [pc, #52]	; (8001dec <FLASH_SetErrorCode+0xa8>)
 8001db8:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001dba:	4b0b      	ldr	r3, [pc, #44]	; (8001de8 <FLASH_SetErrorCode+0xa4>)
 8001dbc:	2280      	movs	r2, #128	; 0x80
 8001dbe:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001dc0:	4b09      	ldr	r3, [pc, #36]	; (8001de8 <FLASH_SetErrorCode+0xa4>)
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d008      	beq.n	8001dde <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001dcc:	4b07      	ldr	r3, [pc, #28]	; (8001dec <FLASH_SetErrorCode+0xa8>)
 8001dce:	69db      	ldr	r3, [r3, #28]
 8001dd0:	f043 0320 	orr.w	r3, r3, #32
 8001dd4:	4a05      	ldr	r2, [pc, #20]	; (8001dec <FLASH_SetErrorCode+0xa8>)
 8001dd6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001dd8:	4b03      	ldr	r3, [pc, #12]	; (8001de8 <FLASH_SetErrorCode+0xa4>)
 8001dda:	2202      	movs	r2, #2
 8001ddc:	60da      	str	r2, [r3, #12]
  }
}
 8001dde:	bf00      	nop
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	40023c00 	.word	0x40023c00
 8001dec:	2000023c 	.word	0x2000023c

08001df0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001e02:	4b31      	ldr	r3, [pc, #196]	; (8001ec8 <HAL_FLASHEx_Erase+0xd8>)
 8001e04:	7e1b      	ldrb	r3, [r3, #24]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d101      	bne.n	8001e0e <HAL_FLASHEx_Erase+0x1e>
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	e058      	b.n	8001ec0 <HAL_FLASHEx_Erase+0xd0>
 8001e0e:	4b2e      	ldr	r3, [pc, #184]	; (8001ec8 <HAL_FLASHEx_Erase+0xd8>)
 8001e10:	2201      	movs	r2, #1
 8001e12:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e14:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e18:	f7ff febc 	bl	8001b94 <FLASH_WaitForLastOperation>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8001e20:	7bfb      	ldrb	r3, [r7, #15]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d148      	bne.n	8001eb8 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	f04f 32ff 	mov.w	r2, #4294967295
 8001e2c:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d115      	bne.n	8001e62 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	691b      	ldr	r3, [r3, #16]
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	4619      	mov	r1, r3
 8001e42:	4610      	mov	r0, r2
 8001e44:	f000 f868 	bl	8001f18 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e4c:	f7ff fea2 	bl	8001b94 <FLASH_WaitForLastOperation>
 8001e50:	4603      	mov	r3, r0
 8001e52:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001e54:	4b1d      	ldr	r3, [pc, #116]	; (8001ecc <HAL_FLASHEx_Erase+0xdc>)
 8001e56:	691b      	ldr	r3, [r3, #16]
 8001e58:	4a1c      	ldr	r2, [pc, #112]	; (8001ecc <HAL_FLASHEx_Erase+0xdc>)
 8001e5a:	f023 0304 	bic.w	r3, r3, #4
 8001e5e:	6113      	str	r3, [r2, #16]
 8001e60:	e028      	b.n	8001eb4 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	60bb      	str	r3, [r7, #8]
 8001e68:	e01c      	b.n	8001ea4 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	691b      	ldr	r3, [r3, #16]
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	4619      	mov	r1, r3
 8001e72:	68b8      	ldr	r0, [r7, #8]
 8001e74:	f000 f874 	bl	8001f60 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e7c:	f7ff fe8a 	bl	8001b94 <FLASH_WaitForLastOperation>
 8001e80:	4603      	mov	r3, r0
 8001e82:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001e84:	4b11      	ldr	r3, [pc, #68]	; (8001ecc <HAL_FLASHEx_Erase+0xdc>)
 8001e86:	691b      	ldr	r3, [r3, #16]
 8001e88:	4a10      	ldr	r2, [pc, #64]	; (8001ecc <HAL_FLASHEx_Erase+0xdc>)
 8001e8a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8001e8e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8001e90:	7bfb      	ldrb	r3, [r7, #15]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d003      	beq.n	8001e9e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	68ba      	ldr	r2, [r7, #8]
 8001e9a:	601a      	str	r2, [r3, #0]
          break;
 8001e9c:	e00a      	b.n	8001eb4 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	60bb      	str	r3, [r7, #8]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	68da      	ldr	r2, [r3, #12]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	4413      	add	r3, r2
 8001eae:	68ba      	ldr	r2, [r7, #8]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d3da      	bcc.n	8001e6a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8001eb4:	f000 f8e8 	bl	8002088 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001eb8:	4b03      	ldr	r3, [pc, #12]	; (8001ec8 <HAL_FLASHEx_Erase+0xd8>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	761a      	strb	r2, [r3, #24]

  return status;
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3710      	adds	r7, #16
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	2000023c 	.word	0x2000023c
 8001ecc:	40023c00 	.word	0x40023c00

08001ed0 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  * 
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	220f      	movs	r2, #15
 8001edc:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 8001ede:	f000 f897 	bl	8002010 <FLASH_OB_GetWRP>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 8001eea:	f000 f89d 	bl	8002028 <FLASH_OB_GetRDP>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 8001ef6:	f000 f87b 	bl	8001ff0 <FLASH_OB_GetUser>
 8001efa:	4603      	mov	r3, r0
 8001efc:	461a      	mov	r2, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 8001f02:	f000 f8b1 	bl	8002068 <FLASH_OB_GetBOR>
 8001f06:	4603      	mov	r3, r0
 8001f08:	461a      	mov	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	615a      	str	r2, [r3, #20]
}
 8001f0e:	bf00      	nop
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
	...

08001f18 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	6039      	str	r1, [r7, #0]
 8001f22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001f24:	4b0d      	ldr	r3, [pc, #52]	; (8001f5c <FLASH_MassErase+0x44>)
 8001f26:	691b      	ldr	r3, [r3, #16]
 8001f28:	4a0c      	ldr	r2, [pc, #48]	; (8001f5c <FLASH_MassErase+0x44>)
 8001f2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f2e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001f30:	4b0a      	ldr	r3, [pc, #40]	; (8001f5c <FLASH_MassErase+0x44>)
 8001f32:	691b      	ldr	r3, [r3, #16]
 8001f34:	4a09      	ldr	r2, [pc, #36]	; (8001f5c <FLASH_MassErase+0x44>)
 8001f36:	f043 0304 	orr.w	r3, r3, #4
 8001f3a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8001f3c:	4b07      	ldr	r3, [pc, #28]	; (8001f5c <FLASH_MassErase+0x44>)
 8001f3e:	691a      	ldr	r2, [r3, #16]
 8001f40:	79fb      	ldrb	r3, [r7, #7]
 8001f42:	021b      	lsls	r3, r3, #8
 8001f44:	4313      	orrs	r3, r2
 8001f46:	4a05      	ldr	r2, [pc, #20]	; (8001f5c <FLASH_MassErase+0x44>)
 8001f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f4c:	6113      	str	r3, [r2, #16]
}
 8001f4e:	bf00      	nop
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	40023c00 	.word	0x40023c00

08001f60 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	460b      	mov	r3, r1
 8001f6a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001f70:	78fb      	ldrb	r3, [r7, #3]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d102      	bne.n	8001f7c <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8001f76:	2300      	movs	r3, #0
 8001f78:	60fb      	str	r3, [r7, #12]
 8001f7a:	e010      	b.n	8001f9e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001f7c:	78fb      	ldrb	r3, [r7, #3]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d103      	bne.n	8001f8a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001f82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f86:	60fb      	str	r3, [r7, #12]
 8001f88:	e009      	b.n	8001f9e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001f8a:	78fb      	ldrb	r3, [r7, #3]
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d103      	bne.n	8001f98 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001f90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	e002      	b.n	8001f9e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001f98:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f9c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001f9e:	4b13      	ldr	r3, [pc, #76]	; (8001fec <FLASH_Erase_Sector+0x8c>)
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	4a12      	ldr	r2, [pc, #72]	; (8001fec <FLASH_Erase_Sector+0x8c>)
 8001fa4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fa8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001faa:	4b10      	ldr	r3, [pc, #64]	; (8001fec <FLASH_Erase_Sector+0x8c>)
 8001fac:	691a      	ldr	r2, [r3, #16]
 8001fae:	490f      	ldr	r1, [pc, #60]	; (8001fec <FLASH_Erase_Sector+0x8c>)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001fb6:	4b0d      	ldr	r3, [pc, #52]	; (8001fec <FLASH_Erase_Sector+0x8c>)
 8001fb8:	691b      	ldr	r3, [r3, #16]
 8001fba:	4a0c      	ldr	r2, [pc, #48]	; (8001fec <FLASH_Erase_Sector+0x8c>)
 8001fbc:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001fc0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001fc2:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <FLASH_Erase_Sector+0x8c>)
 8001fc4:	691a      	ldr	r2, [r3, #16]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	00db      	lsls	r3, r3, #3
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	4a07      	ldr	r2, [pc, #28]	; (8001fec <FLASH_Erase_Sector+0x8c>)
 8001fce:	f043 0302 	orr.w	r3, r3, #2
 8001fd2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001fd4:	4b05      	ldr	r3, [pc, #20]	; (8001fec <FLASH_Erase_Sector+0x8c>)
 8001fd6:	691b      	ldr	r3, [r3, #16]
 8001fd8:	4a04      	ldr	r2, [pc, #16]	; (8001fec <FLASH_Erase_Sector+0x8c>)
 8001fda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fde:	6113      	str	r3, [r2, #16]
}
 8001fe0:	bf00      	nop
 8001fe2:	3714      	adds	r7, #20
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	40023c00 	.word	0x40023c00

08001ff0 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 8001ff4:	4b05      	ldr	r3, [pc, #20]	; (800200c <FLASH_OB_GetUser+0x1c>)
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	f023 031f 	bic.w	r3, r3, #31
 8001ffe:	b2db      	uxtb	r3, r3
}
 8002000:	4618      	mov	r0, r3
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	40023c00 	.word	0x40023c00

08002010 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 8002014:	4b03      	ldr	r3, [pc, #12]	; (8002024 <FLASH_OB_GetWRP+0x14>)
 8002016:	881b      	ldrh	r3, [r3, #0]
 8002018:	b29b      	uxth	r3, r3
}
 800201a:	4618      	mov	r0, r3
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	40023c16 	.word	0x40023c16

08002028 <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 800202e:	23aa      	movs	r3, #170	; 0xaa
 8002030:	71fb      	strb	r3, [r7, #7]

  if((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2))
 8002032:	4b0c      	ldr	r3, [pc, #48]	; (8002064 <FLASH_OB_GetRDP+0x3c>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	b2db      	uxtb	r3, r3
 8002038:	2bcc      	cmp	r3, #204	; 0xcc
 800203a:	d102      	bne.n	8002042 <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 800203c:	23cc      	movs	r3, #204	; 0xcc
 800203e:	71fb      	strb	r3, [r7, #7]
 8002040:	e009      	b.n	8002056 <FLASH_OB_GetRDP+0x2e>
  }
  else if((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0))
 8002042:	4b08      	ldr	r3, [pc, #32]	; (8002064 <FLASH_OB_GetRDP+0x3c>)
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	b2db      	uxtb	r3, r3
 8002048:	2baa      	cmp	r3, #170	; 0xaa
 800204a:	d102      	bne.n	8002052 <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 800204c:	23aa      	movs	r3, #170	; 0xaa
 800204e:	71fb      	strb	r3, [r7, #7]
 8002050:	e001      	b.n	8002056 <FLASH_OB_GetRDP+0x2e>
  }
  else 
  {
    readstatus = OB_RDP_LEVEL_1;
 8002052:	2355      	movs	r3, #85	; 0x55
 8002054:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 8002056:	79fb      	ldrb	r3, [r7, #7]
}
 8002058:	4618      	mov	r0, r3
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	40023c15 	.word	0x40023c15

08002068 <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 800206c:	4b05      	ldr	r3, [pc, #20]	; (8002084 <FLASH_OB_GetBOR+0x1c>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	b2db      	uxtb	r3, r3
 8002072:	f003 030c 	and.w	r3, r3, #12
 8002076:	b2db      	uxtb	r3, r3
}
 8002078:	4618      	mov	r0, r3
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	40023c14 	.word	0x40023c14

08002088 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800208c:	4b20      	ldr	r3, [pc, #128]	; (8002110 <FLASH_FlushCaches+0x88>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002094:	2b00      	cmp	r3, #0
 8002096:	d017      	beq.n	80020c8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002098:	4b1d      	ldr	r3, [pc, #116]	; (8002110 <FLASH_FlushCaches+0x88>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a1c      	ldr	r2, [pc, #112]	; (8002110 <FLASH_FlushCaches+0x88>)
 800209e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80020a2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80020a4:	4b1a      	ldr	r3, [pc, #104]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a19      	ldr	r2, [pc, #100]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020ae:	6013      	str	r3, [r2, #0]
 80020b0:	4b17      	ldr	r3, [pc, #92]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a16      	ldr	r2, [pc, #88]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80020ba:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020bc:	4b14      	ldr	r3, [pc, #80]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a13      	ldr	r2, [pc, #76]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020c6:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80020c8:	4b11      	ldr	r3, [pc, #68]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d017      	beq.n	8002104 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80020d4:	4b0e      	ldr	r3, [pc, #56]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a0d      	ldr	r2, [pc, #52]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80020de:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80020e0:	4b0b      	ldr	r3, [pc, #44]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a0a      	ldr	r2, [pc, #40]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020e6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80020ea:	6013      	str	r3, [r2, #0]
 80020ec:	4b08      	ldr	r3, [pc, #32]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a07      	ldr	r2, [pc, #28]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80020f6:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80020f8:	4b05      	ldr	r3, [pc, #20]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a04      	ldr	r2, [pc, #16]	; (8002110 <FLASH_FlushCaches+0x88>)
 80020fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002102:	6013      	str	r3, [r2, #0]
  }
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	40023c00 	.word	0x40023c00

08002114 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002114:	b480      	push	{r7}
 8002116:	b089      	sub	sp, #36	; 0x24
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002122:	2300      	movs	r3, #0
 8002124:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002126:	2300      	movs	r3, #0
 8002128:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800212a:	2300      	movs	r3, #0
 800212c:	61fb      	str	r3, [r7, #28]
 800212e:	e16b      	b.n	8002408 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002130:	2201      	movs	r2, #1
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	697a      	ldr	r2, [r7, #20]
 8002140:	4013      	ands	r3, r2
 8002142:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002144:	693a      	ldr	r2, [r7, #16]
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	429a      	cmp	r2, r3
 800214a:	f040 815a 	bne.w	8002402 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2b01      	cmp	r3, #1
 8002154:	d00b      	beq.n	800216e <HAL_GPIO_Init+0x5a>
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	2b02      	cmp	r3, #2
 800215c:	d007      	beq.n	800216e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002162:	2b11      	cmp	r3, #17
 8002164:	d003      	beq.n	800216e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	2b12      	cmp	r3, #18
 800216c:	d130      	bne.n	80021d0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	2203      	movs	r2, #3
 800217a:	fa02 f303 	lsl.w	r3, r2, r3
 800217e:	43db      	mvns	r3, r3
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	4013      	ands	r3, r2
 8002184:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	68da      	ldr	r2, [r3, #12]
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	69ba      	ldr	r2, [r7, #24]
 8002194:	4313      	orrs	r3, r2
 8002196:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021a4:	2201      	movs	r2, #1
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ac:	43db      	mvns	r3, r3
 80021ae:	69ba      	ldr	r2, [r7, #24]
 80021b0:	4013      	ands	r3, r2
 80021b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	091b      	lsrs	r3, r3, #4
 80021ba:	f003 0201 	and.w	r2, r3, #1
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	69ba      	ldr	r2, [r7, #24]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	2203      	movs	r2, #3
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	43db      	mvns	r3, r3
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	4013      	ands	r3, r2
 80021e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	689a      	ldr	r2, [r3, #8]
 80021ec:	69fb      	ldr	r3, [r7, #28]
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	2b02      	cmp	r3, #2
 8002206:	d003      	beq.n	8002210 <HAL_GPIO_Init+0xfc>
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	2b12      	cmp	r3, #18
 800220e:	d123      	bne.n	8002258 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	08da      	lsrs	r2, r3, #3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3208      	adds	r2, #8
 8002218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800221c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	f003 0307 	and.w	r3, r3, #7
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	220f      	movs	r2, #15
 8002228:	fa02 f303 	lsl.w	r3, r2, r3
 800222c:	43db      	mvns	r3, r3
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	4013      	ands	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	691a      	ldr	r2, [r3, #16]
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	4313      	orrs	r3, r2
 8002248:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	08da      	lsrs	r2, r3, #3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	3208      	adds	r2, #8
 8002252:	69b9      	ldr	r1, [r7, #24]
 8002254:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	2203      	movs	r2, #3
 8002264:	fa02 f303 	lsl.w	r3, r2, r3
 8002268:	43db      	mvns	r3, r3
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	4013      	ands	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 0203 	and.w	r2, r3, #3
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4313      	orrs	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002294:	2b00      	cmp	r3, #0
 8002296:	f000 80b4 	beq.w	8002402 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800229a:	2300      	movs	r3, #0
 800229c:	60fb      	str	r3, [r7, #12]
 800229e:	4b5f      	ldr	r3, [pc, #380]	; (800241c <HAL_GPIO_Init+0x308>)
 80022a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a2:	4a5e      	ldr	r2, [pc, #376]	; (800241c <HAL_GPIO_Init+0x308>)
 80022a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022a8:	6453      	str	r3, [r2, #68]	; 0x44
 80022aa:	4b5c      	ldr	r3, [pc, #368]	; (800241c <HAL_GPIO_Init+0x308>)
 80022ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022b6:	4a5a      	ldr	r2, [pc, #360]	; (8002420 <HAL_GPIO_Init+0x30c>)
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	089b      	lsrs	r3, r3, #2
 80022bc:	3302      	adds	r3, #2
 80022be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	f003 0303 	and.w	r3, r3, #3
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	220f      	movs	r2, #15
 80022ce:	fa02 f303 	lsl.w	r3, r2, r3
 80022d2:	43db      	mvns	r3, r3
 80022d4:	69ba      	ldr	r2, [r7, #24]
 80022d6:	4013      	ands	r3, r2
 80022d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a51      	ldr	r2, [pc, #324]	; (8002424 <HAL_GPIO_Init+0x310>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d02b      	beq.n	800233a <HAL_GPIO_Init+0x226>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a50      	ldr	r2, [pc, #320]	; (8002428 <HAL_GPIO_Init+0x314>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d025      	beq.n	8002336 <HAL_GPIO_Init+0x222>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a4f      	ldr	r2, [pc, #316]	; (800242c <HAL_GPIO_Init+0x318>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d01f      	beq.n	8002332 <HAL_GPIO_Init+0x21e>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a4e      	ldr	r2, [pc, #312]	; (8002430 <HAL_GPIO_Init+0x31c>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d019      	beq.n	800232e <HAL_GPIO_Init+0x21a>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a4d      	ldr	r2, [pc, #308]	; (8002434 <HAL_GPIO_Init+0x320>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d013      	beq.n	800232a <HAL_GPIO_Init+0x216>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a4c      	ldr	r2, [pc, #304]	; (8002438 <HAL_GPIO_Init+0x324>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d00d      	beq.n	8002326 <HAL_GPIO_Init+0x212>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a4b      	ldr	r2, [pc, #300]	; (800243c <HAL_GPIO_Init+0x328>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d007      	beq.n	8002322 <HAL_GPIO_Init+0x20e>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a4a      	ldr	r2, [pc, #296]	; (8002440 <HAL_GPIO_Init+0x32c>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d101      	bne.n	800231e <HAL_GPIO_Init+0x20a>
 800231a:	2307      	movs	r3, #7
 800231c:	e00e      	b.n	800233c <HAL_GPIO_Init+0x228>
 800231e:	2308      	movs	r3, #8
 8002320:	e00c      	b.n	800233c <HAL_GPIO_Init+0x228>
 8002322:	2306      	movs	r3, #6
 8002324:	e00a      	b.n	800233c <HAL_GPIO_Init+0x228>
 8002326:	2305      	movs	r3, #5
 8002328:	e008      	b.n	800233c <HAL_GPIO_Init+0x228>
 800232a:	2304      	movs	r3, #4
 800232c:	e006      	b.n	800233c <HAL_GPIO_Init+0x228>
 800232e:	2303      	movs	r3, #3
 8002330:	e004      	b.n	800233c <HAL_GPIO_Init+0x228>
 8002332:	2302      	movs	r3, #2
 8002334:	e002      	b.n	800233c <HAL_GPIO_Init+0x228>
 8002336:	2301      	movs	r3, #1
 8002338:	e000      	b.n	800233c <HAL_GPIO_Init+0x228>
 800233a:	2300      	movs	r3, #0
 800233c:	69fa      	ldr	r2, [r7, #28]
 800233e:	f002 0203 	and.w	r2, r2, #3
 8002342:	0092      	lsls	r2, r2, #2
 8002344:	4093      	lsls	r3, r2
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	4313      	orrs	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800234c:	4934      	ldr	r1, [pc, #208]	; (8002420 <HAL_GPIO_Init+0x30c>)
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	089b      	lsrs	r3, r3, #2
 8002352:	3302      	adds	r3, #2
 8002354:	69ba      	ldr	r2, [r7, #24]
 8002356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800235a:	4b3a      	ldr	r3, [pc, #232]	; (8002444 <HAL_GPIO_Init+0x330>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	43db      	mvns	r3, r3
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4013      	ands	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d003      	beq.n	800237e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	4313      	orrs	r3, r2
 800237c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800237e:	4a31      	ldr	r2, [pc, #196]	; (8002444 <HAL_GPIO_Init+0x330>)
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002384:	4b2f      	ldr	r3, [pc, #188]	; (8002444 <HAL_GPIO_Init+0x330>)
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	43db      	mvns	r3, r3
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	4013      	ands	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d003      	beq.n	80023a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023a8:	4a26      	ldr	r2, [pc, #152]	; (8002444 <HAL_GPIO_Init+0x330>)
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023ae:	4b25      	ldr	r3, [pc, #148]	; (8002444 <HAL_GPIO_Init+0x330>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	43db      	mvns	r3, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4013      	ands	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d003      	beq.n	80023d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023d2:	4a1c      	ldr	r2, [pc, #112]	; (8002444 <HAL_GPIO_Init+0x330>)
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023d8:	4b1a      	ldr	r3, [pc, #104]	; (8002444 <HAL_GPIO_Init+0x330>)
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	43db      	mvns	r3, r3
 80023e2:	69ba      	ldr	r2, [r7, #24]
 80023e4:	4013      	ands	r3, r2
 80023e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d003      	beq.n	80023fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80023f4:	69ba      	ldr	r2, [r7, #24]
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023fc:	4a11      	ldr	r2, [pc, #68]	; (8002444 <HAL_GPIO_Init+0x330>)
 80023fe:	69bb      	ldr	r3, [r7, #24]
 8002400:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	3301      	adds	r3, #1
 8002406:	61fb      	str	r3, [r7, #28]
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	2b0f      	cmp	r3, #15
 800240c:	f67f ae90 	bls.w	8002130 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002410:	bf00      	nop
 8002412:	3724      	adds	r7, #36	; 0x24
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	40023800 	.word	0x40023800
 8002420:	40013800 	.word	0x40013800
 8002424:	40020000 	.word	0x40020000
 8002428:	40020400 	.word	0x40020400
 800242c:	40020800 	.word	0x40020800
 8002430:	40020c00 	.word	0x40020c00
 8002434:	40021000 	.word	0x40021000
 8002438:	40021400 	.word	0x40021400
 800243c:	40021800 	.word	0x40021800
 8002440:	40021c00 	.word	0x40021c00
 8002444:	40013c00 	.word	0x40013c00

08002448 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	460b      	mov	r3, r1
 8002452:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	691a      	ldr	r2, [r3, #16]
 8002458:	887b      	ldrh	r3, [r7, #2]
 800245a:	4013      	ands	r3, r2
 800245c:	2b00      	cmp	r3, #0
 800245e:	d002      	beq.n	8002466 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002460:	2301      	movs	r3, #1
 8002462:	73fb      	strb	r3, [r7, #15]
 8002464:	e001      	b.n	800246a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002466:	2300      	movs	r3, #0
 8002468:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800246a:	7bfb      	ldrb	r3, [r7, #15]
}
 800246c:	4618      	mov	r0, r3
 800246e:	3714      	adds	r7, #20
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	460b      	mov	r3, r1
 8002482:	807b      	strh	r3, [r7, #2]
 8002484:	4613      	mov	r3, r2
 8002486:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002488:	787b      	ldrb	r3, [r7, #1]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d003      	beq.n	8002496 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800248e:	887a      	ldrh	r2, [r7, #2]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002494:	e003      	b.n	800249e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002496:	887b      	ldrh	r3, [r7, #2]
 8002498:	041a      	lsls	r2, r3, #16
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	619a      	str	r2, [r3, #24]
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
	...

080024ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e25b      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d075      	beq.n	80025b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024ca:	4ba3      	ldr	r3, [pc, #652]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f003 030c 	and.w	r3, r3, #12
 80024d2:	2b04      	cmp	r3, #4
 80024d4:	d00c      	beq.n	80024f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024d6:	4ba0      	ldr	r3, [pc, #640]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024de:	2b08      	cmp	r3, #8
 80024e0:	d112      	bne.n	8002508 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024e2:	4b9d      	ldr	r3, [pc, #628]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024ee:	d10b      	bne.n	8002508 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024f0:	4b99      	ldr	r3, [pc, #612]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d05b      	beq.n	80025b4 <HAL_RCC_OscConfig+0x108>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d157      	bne.n	80025b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e236      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002510:	d106      	bne.n	8002520 <HAL_RCC_OscConfig+0x74>
 8002512:	4b91      	ldr	r3, [pc, #580]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a90      	ldr	r2, [pc, #576]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 8002518:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800251c:	6013      	str	r3, [r2, #0]
 800251e:	e01d      	b.n	800255c <HAL_RCC_OscConfig+0xb0>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002528:	d10c      	bne.n	8002544 <HAL_RCC_OscConfig+0x98>
 800252a:	4b8b      	ldr	r3, [pc, #556]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a8a      	ldr	r2, [pc, #552]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 8002530:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002534:	6013      	str	r3, [r2, #0]
 8002536:	4b88      	ldr	r3, [pc, #544]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a87      	ldr	r2, [pc, #540]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 800253c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002540:	6013      	str	r3, [r2, #0]
 8002542:	e00b      	b.n	800255c <HAL_RCC_OscConfig+0xb0>
 8002544:	4b84      	ldr	r3, [pc, #528]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a83      	ldr	r2, [pc, #524]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 800254a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800254e:	6013      	str	r3, [r2, #0]
 8002550:	4b81      	ldr	r3, [pc, #516]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a80      	ldr	r2, [pc, #512]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 8002556:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800255a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d013      	beq.n	800258c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002564:	f7ff f92c 	bl	80017c0 <HAL_GetTick>
 8002568:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800256a:	e008      	b.n	800257e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800256c:	f7ff f928 	bl	80017c0 <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b64      	cmp	r3, #100	; 0x64
 8002578:	d901      	bls.n	800257e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	e1fb      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800257e:	4b76      	ldr	r3, [pc, #472]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d0f0      	beq.n	800256c <HAL_RCC_OscConfig+0xc0>
 800258a:	e014      	b.n	80025b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800258c:	f7ff f918 	bl	80017c0 <HAL_GetTick>
 8002590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002592:	e008      	b.n	80025a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002594:	f7ff f914 	bl	80017c0 <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	2b64      	cmp	r3, #100	; 0x64
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e1e7      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025a6:	4b6c      	ldr	r3, [pc, #432]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d1f0      	bne.n	8002594 <HAL_RCC_OscConfig+0xe8>
 80025b2:	e000      	b.n	80025b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d063      	beq.n	800268a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025c2:	4b65      	ldr	r3, [pc, #404]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f003 030c 	and.w	r3, r3, #12
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00b      	beq.n	80025e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025ce:	4b62      	ldr	r3, [pc, #392]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025d6:	2b08      	cmp	r3, #8
 80025d8:	d11c      	bne.n	8002614 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025da:	4b5f      	ldr	r3, [pc, #380]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d116      	bne.n	8002614 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025e6:	4b5c      	ldr	r3, [pc, #368]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0302 	and.w	r3, r3, #2
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d005      	beq.n	80025fe <HAL_RCC_OscConfig+0x152>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d001      	beq.n	80025fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e1bb      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025fe:	4b56      	ldr	r3, [pc, #344]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	00db      	lsls	r3, r3, #3
 800260c:	4952      	ldr	r1, [pc, #328]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 800260e:	4313      	orrs	r3, r2
 8002610:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002612:	e03a      	b.n	800268a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d020      	beq.n	800265e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800261c:	4b4f      	ldr	r3, [pc, #316]	; (800275c <HAL_RCC_OscConfig+0x2b0>)
 800261e:	2201      	movs	r2, #1
 8002620:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002622:	f7ff f8cd 	bl	80017c0 <HAL_GetTick>
 8002626:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002628:	e008      	b.n	800263c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800262a:	f7ff f8c9 	bl	80017c0 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d901      	bls.n	800263c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e19c      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800263c:	4b46      	ldr	r3, [pc, #280]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0302 	and.w	r3, r3, #2
 8002644:	2b00      	cmp	r3, #0
 8002646:	d0f0      	beq.n	800262a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002648:	4b43      	ldr	r3, [pc, #268]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	00db      	lsls	r3, r3, #3
 8002656:	4940      	ldr	r1, [pc, #256]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 8002658:	4313      	orrs	r3, r2
 800265a:	600b      	str	r3, [r1, #0]
 800265c:	e015      	b.n	800268a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800265e:	4b3f      	ldr	r3, [pc, #252]	; (800275c <HAL_RCC_OscConfig+0x2b0>)
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002664:	f7ff f8ac 	bl	80017c0 <HAL_GetTick>
 8002668:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800266a:	e008      	b.n	800267e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800266c:	f7ff f8a8 	bl	80017c0 <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b02      	cmp	r3, #2
 8002678:	d901      	bls.n	800267e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e17b      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800267e:	4b36      	ldr	r3, [pc, #216]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0302 	and.w	r3, r3, #2
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1f0      	bne.n	800266c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0308 	and.w	r3, r3, #8
 8002692:	2b00      	cmp	r3, #0
 8002694:	d030      	beq.n	80026f8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	695b      	ldr	r3, [r3, #20]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d016      	beq.n	80026cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800269e:	4b30      	ldr	r3, [pc, #192]	; (8002760 <HAL_RCC_OscConfig+0x2b4>)
 80026a0:	2201      	movs	r2, #1
 80026a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026a4:	f7ff f88c 	bl	80017c0 <HAL_GetTick>
 80026a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026aa:	e008      	b.n	80026be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026ac:	f7ff f888 	bl	80017c0 <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	693b      	ldr	r3, [r7, #16]
 80026b4:	1ad3      	subs	r3, r2, r3
 80026b6:	2b02      	cmp	r3, #2
 80026b8:	d901      	bls.n	80026be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e15b      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026be:	4b26      	ldr	r3, [pc, #152]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 80026c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d0f0      	beq.n	80026ac <HAL_RCC_OscConfig+0x200>
 80026ca:	e015      	b.n	80026f8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026cc:	4b24      	ldr	r3, [pc, #144]	; (8002760 <HAL_RCC_OscConfig+0x2b4>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026d2:	f7ff f875 	bl	80017c0 <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d8:	e008      	b.n	80026ec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026da:	f7ff f871 	bl	80017c0 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d901      	bls.n	80026ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e144      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ec:	4b1a      	ldr	r3, [pc, #104]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 80026ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026f0:	f003 0302 	and.w	r3, r3, #2
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d1f0      	bne.n	80026da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0304 	and.w	r3, r3, #4
 8002700:	2b00      	cmp	r3, #0
 8002702:	f000 80a0 	beq.w	8002846 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002706:	2300      	movs	r3, #0
 8002708:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800270a:	4b13      	ldr	r3, [pc, #76]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 800270c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d10f      	bne.n	8002736 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	60bb      	str	r3, [r7, #8]
 800271a:	4b0f      	ldr	r3, [pc, #60]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 800271c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271e:	4a0e      	ldr	r2, [pc, #56]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 8002720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002724:	6413      	str	r3, [r2, #64]	; 0x40
 8002726:	4b0c      	ldr	r3, [pc, #48]	; (8002758 <HAL_RCC_OscConfig+0x2ac>)
 8002728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800272e:	60bb      	str	r3, [r7, #8]
 8002730:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002732:	2301      	movs	r3, #1
 8002734:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002736:	4b0b      	ldr	r3, [pc, #44]	; (8002764 <HAL_RCC_OscConfig+0x2b8>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800273e:	2b00      	cmp	r3, #0
 8002740:	d121      	bne.n	8002786 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002742:	4b08      	ldr	r3, [pc, #32]	; (8002764 <HAL_RCC_OscConfig+0x2b8>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a07      	ldr	r2, [pc, #28]	; (8002764 <HAL_RCC_OscConfig+0x2b8>)
 8002748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800274c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800274e:	f7ff f837 	bl	80017c0 <HAL_GetTick>
 8002752:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002754:	e011      	b.n	800277a <HAL_RCC_OscConfig+0x2ce>
 8002756:	bf00      	nop
 8002758:	40023800 	.word	0x40023800
 800275c:	42470000 	.word	0x42470000
 8002760:	42470e80 	.word	0x42470e80
 8002764:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002768:	f7ff f82a 	bl	80017c0 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b02      	cmp	r3, #2
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e0fd      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800277a:	4b81      	ldr	r3, [pc, #516]	; (8002980 <HAL_RCC_OscConfig+0x4d4>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002782:	2b00      	cmp	r3, #0
 8002784:	d0f0      	beq.n	8002768 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d106      	bne.n	800279c <HAL_RCC_OscConfig+0x2f0>
 800278e:	4b7d      	ldr	r3, [pc, #500]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 8002790:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002792:	4a7c      	ldr	r2, [pc, #496]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 8002794:	f043 0301 	orr.w	r3, r3, #1
 8002798:	6713      	str	r3, [r2, #112]	; 0x70
 800279a:	e01c      	b.n	80027d6 <HAL_RCC_OscConfig+0x32a>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	2b05      	cmp	r3, #5
 80027a2:	d10c      	bne.n	80027be <HAL_RCC_OscConfig+0x312>
 80027a4:	4b77      	ldr	r3, [pc, #476]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 80027a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027a8:	4a76      	ldr	r2, [pc, #472]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 80027aa:	f043 0304 	orr.w	r3, r3, #4
 80027ae:	6713      	str	r3, [r2, #112]	; 0x70
 80027b0:	4b74      	ldr	r3, [pc, #464]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 80027b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027b4:	4a73      	ldr	r2, [pc, #460]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 80027b6:	f043 0301 	orr.w	r3, r3, #1
 80027ba:	6713      	str	r3, [r2, #112]	; 0x70
 80027bc:	e00b      	b.n	80027d6 <HAL_RCC_OscConfig+0x32a>
 80027be:	4b71      	ldr	r3, [pc, #452]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 80027c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c2:	4a70      	ldr	r2, [pc, #448]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 80027c4:	f023 0301 	bic.w	r3, r3, #1
 80027c8:	6713      	str	r3, [r2, #112]	; 0x70
 80027ca:	4b6e      	ldr	r3, [pc, #440]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 80027cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ce:	4a6d      	ldr	r2, [pc, #436]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 80027d0:	f023 0304 	bic.w	r3, r3, #4
 80027d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d015      	beq.n	800280a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027de:	f7fe ffef 	bl	80017c0 <HAL_GetTick>
 80027e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027e4:	e00a      	b.n	80027fc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027e6:	f7fe ffeb 	bl	80017c0 <HAL_GetTick>
 80027ea:	4602      	mov	r2, r0
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d901      	bls.n	80027fc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e0bc      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027fc:	4b61      	ldr	r3, [pc, #388]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 80027fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002800:	f003 0302 	and.w	r3, r3, #2
 8002804:	2b00      	cmp	r3, #0
 8002806:	d0ee      	beq.n	80027e6 <HAL_RCC_OscConfig+0x33a>
 8002808:	e014      	b.n	8002834 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800280a:	f7fe ffd9 	bl	80017c0 <HAL_GetTick>
 800280e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002810:	e00a      	b.n	8002828 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002812:	f7fe ffd5 	bl	80017c0 <HAL_GetTick>
 8002816:	4602      	mov	r2, r0
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	1ad3      	subs	r3, r2, r3
 800281c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002820:	4293      	cmp	r3, r2
 8002822:	d901      	bls.n	8002828 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e0a6      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002828:	4b56      	ldr	r3, [pc, #344]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 800282a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800282c:	f003 0302 	and.w	r3, r3, #2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1ee      	bne.n	8002812 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002834:	7dfb      	ldrb	r3, [r7, #23]
 8002836:	2b01      	cmp	r3, #1
 8002838:	d105      	bne.n	8002846 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800283a:	4b52      	ldr	r3, [pc, #328]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 800283c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283e:	4a51      	ldr	r2, [pc, #324]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 8002840:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002844:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	2b00      	cmp	r3, #0
 800284c:	f000 8092 	beq.w	8002974 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002850:	4b4c      	ldr	r3, [pc, #304]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	f003 030c 	and.w	r3, r3, #12
 8002858:	2b08      	cmp	r3, #8
 800285a:	d05c      	beq.n	8002916 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	2b02      	cmp	r3, #2
 8002862:	d141      	bne.n	80028e8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002864:	4b48      	ldr	r3, [pc, #288]	; (8002988 <HAL_RCC_OscConfig+0x4dc>)
 8002866:	2200      	movs	r2, #0
 8002868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286a:	f7fe ffa9 	bl	80017c0 <HAL_GetTick>
 800286e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002870:	e008      	b.n	8002884 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002872:	f7fe ffa5 	bl	80017c0 <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	2b02      	cmp	r3, #2
 800287e:	d901      	bls.n	8002884 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e078      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002884:	4b3f      	ldr	r3, [pc, #252]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1f0      	bne.n	8002872 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	69da      	ldr	r2, [r3, #28]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a1b      	ldr	r3, [r3, #32]
 8002898:	431a      	orrs	r2, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289e:	019b      	lsls	r3, r3, #6
 80028a0:	431a      	orrs	r2, r3
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a6:	085b      	lsrs	r3, r3, #1
 80028a8:	3b01      	subs	r3, #1
 80028aa:	041b      	lsls	r3, r3, #16
 80028ac:	431a      	orrs	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028b2:	061b      	lsls	r3, r3, #24
 80028b4:	4933      	ldr	r1, [pc, #204]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028ba:	4b33      	ldr	r3, [pc, #204]	; (8002988 <HAL_RCC_OscConfig+0x4dc>)
 80028bc:	2201      	movs	r2, #1
 80028be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c0:	f7fe ff7e 	bl	80017c0 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028c8:	f7fe ff7a 	bl	80017c0 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e04d      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028da:	4b2a      	ldr	r3, [pc, #168]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0f0      	beq.n	80028c8 <HAL_RCC_OscConfig+0x41c>
 80028e6:	e045      	b.n	8002974 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028e8:	4b27      	ldr	r3, [pc, #156]	; (8002988 <HAL_RCC_OscConfig+0x4dc>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ee:	f7fe ff67 	bl	80017c0 <HAL_GetTick>
 80028f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028f4:	e008      	b.n	8002908 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028f6:	f7fe ff63 	bl	80017c0 <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	2b02      	cmp	r3, #2
 8002902:	d901      	bls.n	8002908 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e036      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002908:	4b1e      	ldr	r3, [pc, #120]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1f0      	bne.n	80028f6 <HAL_RCC_OscConfig+0x44a>
 8002914:	e02e      	b.n	8002974 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	2b01      	cmp	r3, #1
 800291c:	d101      	bne.n	8002922 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e029      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002922:	4b18      	ldr	r3, [pc, #96]	; (8002984 <HAL_RCC_OscConfig+0x4d8>)
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	69db      	ldr	r3, [r3, #28]
 8002932:	429a      	cmp	r2, r3
 8002934:	d11c      	bne.n	8002970 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002940:	429a      	cmp	r2, r3
 8002942:	d115      	bne.n	8002970 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002944:	68fa      	ldr	r2, [r7, #12]
 8002946:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800294a:	4013      	ands	r3, r2
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002950:	4293      	cmp	r3, r2
 8002952:	d10d      	bne.n	8002970 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800295e:	429a      	cmp	r2, r3
 8002960:	d106      	bne.n	8002970 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800296c:	429a      	cmp	r2, r3
 800296e:	d001      	beq.n	8002974 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e000      	b.n	8002976 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3718      	adds	r7, #24
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	40007000 	.word	0x40007000
 8002984:	40023800 	.word	0x40023800
 8002988:	42470060 	.word	0x42470060

0800298c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d101      	bne.n	80029a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e0cc      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029a0:	4b68      	ldr	r3, [pc, #416]	; (8002b44 <HAL_RCC_ClockConfig+0x1b8>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 030f 	and.w	r3, r3, #15
 80029a8:	683a      	ldr	r2, [r7, #0]
 80029aa:	429a      	cmp	r2, r3
 80029ac:	d90c      	bls.n	80029c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ae:	4b65      	ldr	r3, [pc, #404]	; (8002b44 <HAL_RCC_ClockConfig+0x1b8>)
 80029b0:	683a      	ldr	r2, [r7, #0]
 80029b2:	b2d2      	uxtb	r2, r2
 80029b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029b6:	4b63      	ldr	r3, [pc, #396]	; (8002b44 <HAL_RCC_ClockConfig+0x1b8>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 030f 	and.w	r3, r3, #15
 80029be:	683a      	ldr	r2, [r7, #0]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d001      	beq.n	80029c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e0b8      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d020      	beq.n	8002a16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d005      	beq.n	80029ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029e0:	4b59      	ldr	r3, [pc, #356]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	4a58      	ldr	r2, [pc, #352]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 80029e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80029ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0308 	and.w	r3, r3, #8
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d005      	beq.n	8002a04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80029f8:	4b53      	ldr	r3, [pc, #332]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	4a52      	ldr	r2, [pc, #328]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 80029fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a04:	4b50      	ldr	r3, [pc, #320]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	494d      	ldr	r1, [pc, #308]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d044      	beq.n	8002aac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d107      	bne.n	8002a3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a2a:	4b47      	ldr	r3, [pc, #284]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d119      	bne.n	8002a6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e07f      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d003      	beq.n	8002a4a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a46:	2b03      	cmp	r3, #3
 8002a48:	d107      	bne.n	8002a5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a4a:	4b3f      	ldr	r3, [pc, #252]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d109      	bne.n	8002a6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e06f      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a5a:	4b3b      	ldr	r3, [pc, #236]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e067      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a6a:	4b37      	ldr	r3, [pc, #220]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	f023 0203 	bic.w	r2, r3, #3
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	4934      	ldr	r1, [pc, #208]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a7c:	f7fe fea0 	bl	80017c0 <HAL_GetTick>
 8002a80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a82:	e00a      	b.n	8002a9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a84:	f7fe fe9c 	bl	80017c0 <HAL_GetTick>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e04f      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a9a:	4b2b      	ldr	r3, [pc, #172]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f003 020c 	and.w	r2, r3, #12
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d1eb      	bne.n	8002a84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002aac:	4b25      	ldr	r3, [pc, #148]	; (8002b44 <HAL_RCC_ClockConfig+0x1b8>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 030f 	and.w	r3, r3, #15
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d20c      	bcs.n	8002ad4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aba:	4b22      	ldr	r3, [pc, #136]	; (8002b44 <HAL_RCC_ClockConfig+0x1b8>)
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	b2d2      	uxtb	r2, r2
 8002ac0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac2:	4b20      	ldr	r3, [pc, #128]	; (8002b44 <HAL_RCC_ClockConfig+0x1b8>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 030f 	and.w	r3, r3, #15
 8002aca:	683a      	ldr	r2, [r7, #0]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d001      	beq.n	8002ad4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e032      	b.n	8002b3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0304 	and.w	r3, r3, #4
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d008      	beq.n	8002af2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ae0:	4b19      	ldr	r3, [pc, #100]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	4916      	ldr	r1, [pc, #88]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0308 	and.w	r3, r3, #8
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d009      	beq.n	8002b12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002afe:	4b12      	ldr	r3, [pc, #72]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	691b      	ldr	r3, [r3, #16]
 8002b0a:	00db      	lsls	r3, r3, #3
 8002b0c:	490e      	ldr	r1, [pc, #56]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b12:	f000 f821 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8002b16:	4601      	mov	r1, r0
 8002b18:	4b0b      	ldr	r3, [pc, #44]	; (8002b48 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	091b      	lsrs	r3, r3, #4
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	4a0a      	ldr	r2, [pc, #40]	; (8002b4c <HAL_RCC_ClockConfig+0x1c0>)
 8002b24:	5cd3      	ldrb	r3, [r2, r3]
 8002b26:	fa21 f303 	lsr.w	r3, r1, r3
 8002b2a:	4a09      	ldr	r2, [pc, #36]	; (8002b50 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002b2e:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <HAL_RCC_ClockConfig+0x1c8>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7fe fe00 	bl	8001738 <HAL_InitTick>

  return HAL_OK;
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3710      	adds	r7, #16
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	40023c00 	.word	0x40023c00
 8002b48:	40023800 	.word	0x40023800
 8002b4c:	0800460c 	.word	0x0800460c
 8002b50:	2000000c 	.word	0x2000000c
 8002b54:	20000010 	.word	0x20000010

08002b58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	607b      	str	r3, [r7, #4]
 8002b62:	2300      	movs	r3, #0
 8002b64:	60fb      	str	r3, [r7, #12]
 8002b66:	2300      	movs	r3, #0
 8002b68:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b6e:	4b50      	ldr	r3, [pc, #320]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	f003 030c 	and.w	r3, r3, #12
 8002b76:	2b04      	cmp	r3, #4
 8002b78:	d007      	beq.n	8002b8a <HAL_RCC_GetSysClockFreq+0x32>
 8002b7a:	2b08      	cmp	r3, #8
 8002b7c:	d008      	beq.n	8002b90 <HAL_RCC_GetSysClockFreq+0x38>
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	f040 808d 	bne.w	8002c9e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b84:	4b4b      	ldr	r3, [pc, #300]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002b86:	60bb      	str	r3, [r7, #8]
       break;
 8002b88:	e08c      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b8a:	4b4b      	ldr	r3, [pc, #300]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x160>)
 8002b8c:	60bb      	str	r3, [r7, #8]
      break;
 8002b8e:	e089      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b90:	4b47      	ldr	r3, [pc, #284]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b98:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b9a:	4b45      	ldr	r3, [pc, #276]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d023      	beq.n	8002bee <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ba6:	4b42      	ldr	r3, [pc, #264]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	099b      	lsrs	r3, r3, #6
 8002bac:	f04f 0400 	mov.w	r4, #0
 8002bb0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002bb4:	f04f 0200 	mov.w	r2, #0
 8002bb8:	ea03 0501 	and.w	r5, r3, r1
 8002bbc:	ea04 0602 	and.w	r6, r4, r2
 8002bc0:	4a3d      	ldr	r2, [pc, #244]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x160>)
 8002bc2:	fb02 f106 	mul.w	r1, r2, r6
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	fb02 f205 	mul.w	r2, r2, r5
 8002bcc:	440a      	add	r2, r1
 8002bce:	493a      	ldr	r1, [pc, #232]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x160>)
 8002bd0:	fba5 0101 	umull	r0, r1, r5, r1
 8002bd4:	1853      	adds	r3, r2, r1
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f04f 0400 	mov.w	r4, #0
 8002bde:	461a      	mov	r2, r3
 8002be0:	4623      	mov	r3, r4
 8002be2:	f7fd fb4d 	bl	8000280 <__aeabi_uldivmod>
 8002be6:	4603      	mov	r3, r0
 8002be8:	460c      	mov	r4, r1
 8002bea:	60fb      	str	r3, [r7, #12]
 8002bec:	e049      	b.n	8002c82 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bee:	4b30      	ldr	r3, [pc, #192]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	099b      	lsrs	r3, r3, #6
 8002bf4:	f04f 0400 	mov.w	r4, #0
 8002bf8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002bfc:	f04f 0200 	mov.w	r2, #0
 8002c00:	ea03 0501 	and.w	r5, r3, r1
 8002c04:	ea04 0602 	and.w	r6, r4, r2
 8002c08:	4629      	mov	r1, r5
 8002c0a:	4632      	mov	r2, r6
 8002c0c:	f04f 0300 	mov.w	r3, #0
 8002c10:	f04f 0400 	mov.w	r4, #0
 8002c14:	0154      	lsls	r4, r2, #5
 8002c16:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002c1a:	014b      	lsls	r3, r1, #5
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4622      	mov	r2, r4
 8002c20:	1b49      	subs	r1, r1, r5
 8002c22:	eb62 0206 	sbc.w	r2, r2, r6
 8002c26:	f04f 0300 	mov.w	r3, #0
 8002c2a:	f04f 0400 	mov.w	r4, #0
 8002c2e:	0194      	lsls	r4, r2, #6
 8002c30:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002c34:	018b      	lsls	r3, r1, #6
 8002c36:	1a5b      	subs	r3, r3, r1
 8002c38:	eb64 0402 	sbc.w	r4, r4, r2
 8002c3c:	f04f 0100 	mov.w	r1, #0
 8002c40:	f04f 0200 	mov.w	r2, #0
 8002c44:	00e2      	lsls	r2, r4, #3
 8002c46:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002c4a:	00d9      	lsls	r1, r3, #3
 8002c4c:	460b      	mov	r3, r1
 8002c4e:	4614      	mov	r4, r2
 8002c50:	195b      	adds	r3, r3, r5
 8002c52:	eb44 0406 	adc.w	r4, r4, r6
 8002c56:	f04f 0100 	mov.w	r1, #0
 8002c5a:	f04f 0200 	mov.w	r2, #0
 8002c5e:	02a2      	lsls	r2, r4, #10
 8002c60:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002c64:	0299      	lsls	r1, r3, #10
 8002c66:	460b      	mov	r3, r1
 8002c68:	4614      	mov	r4, r2
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	4621      	mov	r1, r4
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f04f 0400 	mov.w	r4, #0
 8002c74:	461a      	mov	r2, r3
 8002c76:	4623      	mov	r3, r4
 8002c78:	f7fd fb02 	bl	8000280 <__aeabi_uldivmod>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	460c      	mov	r4, r1
 8002c80:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c82:	4b0b      	ldr	r3, [pc, #44]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0x158>)
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	0c1b      	lsrs	r3, r3, #16
 8002c88:	f003 0303 	and.w	r3, r3, #3
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	005b      	lsls	r3, r3, #1
 8002c90:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c9a:	60bb      	str	r3, [r7, #8]
      break;
 8002c9c:	e002      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c9e:	4b05      	ldr	r3, [pc, #20]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002ca0:	60bb      	str	r3, [r7, #8]
      break;
 8002ca2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ca4:	68bb      	ldr	r3, [r7, #8]
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3714      	adds	r7, #20
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	40023800 	.word	0x40023800
 8002cb4:	00f42400 	.word	0x00f42400
 8002cb8:	017d7840 	.word	0x017d7840

08002cbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cc0:	4b03      	ldr	r3, [pc, #12]	; (8002cd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	2000000c 	.word	0x2000000c

08002cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002cd8:	f7ff fff0 	bl	8002cbc <HAL_RCC_GetHCLKFreq>
 8002cdc:	4601      	mov	r1, r0
 8002cde:	4b05      	ldr	r3, [pc, #20]	; (8002cf4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	0a9b      	lsrs	r3, r3, #10
 8002ce4:	f003 0307 	and.w	r3, r3, #7
 8002ce8:	4a03      	ldr	r2, [pc, #12]	; (8002cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cea:	5cd3      	ldrb	r3, [r2, r3]
 8002cec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	0800461c 	.word	0x0800461c

08002cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d00:	f7ff ffdc 	bl	8002cbc <HAL_RCC_GetHCLKFreq>
 8002d04:	4601      	mov	r1, r0
 8002d06:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	0b5b      	lsrs	r3, r3, #13
 8002d0c:	f003 0307 	and.w	r3, r3, #7
 8002d10:	4a03      	ldr	r2, [pc, #12]	; (8002d20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d12:	5cd3      	ldrb	r3, [r2, r3]
 8002d14:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40023800 	.word	0x40023800
 8002d20:	0800461c 	.word	0x0800461c

08002d24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e03f      	b.n	8002db6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d106      	bne.n	8002d50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	f7fe fbb0 	bl	80014b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2224      	movs	r2, #36	; 0x24
 8002d54:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68da      	ldr	r2, [r3, #12]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 f9b1 	bl	80030d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	691a      	ldr	r2, [r3, #16]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	695a      	ldr	r2, [r3, #20]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68da      	ldr	r2, [r3, #12]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2220      	movs	r2, #32
 8002da8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2220      	movs	r2, #32
 8002db0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3708      	adds	r7, #8
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b088      	sub	sp, #32
 8002dc2:	af02      	add	r7, sp, #8
 8002dc4:	60f8      	str	r0, [r7, #12]
 8002dc6:	60b9      	str	r1, [r7, #8]
 8002dc8:	603b      	str	r3, [r7, #0]
 8002dca:	4613      	mov	r3, r2
 8002dcc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b20      	cmp	r3, #32
 8002ddc:	f040 8083 	bne.w	8002ee6 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d002      	beq.n	8002dec <HAL_UART_Transmit+0x2e>
 8002de6:	88fb      	ldrh	r3, [r7, #6]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d101      	bne.n	8002df0 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e07b      	b.n	8002ee8 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d101      	bne.n	8002dfe <HAL_UART_Transmit+0x40>
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	e074      	b.n	8002ee8 <HAL_UART_Transmit+0x12a>
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2221      	movs	r2, #33	; 0x21
 8002e10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002e14:	f7fe fcd4 	bl	80017c0 <HAL_GetTick>
 8002e18:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	88fa      	ldrh	r2, [r7, #6]
 8002e1e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	88fa      	ldrh	r2, [r7, #6]
 8002e24:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002e2e:	e042      	b.n	8002eb6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	3b01      	subs	r3, #1
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e46:	d122      	bne.n	8002e8e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	9300      	str	r3, [sp, #0]
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	2180      	movs	r1, #128	; 0x80
 8002e52:	68f8      	ldr	r0, [r7, #12]
 8002e54:	f000 f8f2 	bl	800303c <UART_WaitOnFlagUntilTimeout>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e042      	b.n	8002ee8 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	881b      	ldrh	r3, [r3, #0]
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e74:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d103      	bne.n	8002e86 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	3302      	adds	r3, #2
 8002e82:	60bb      	str	r3, [r7, #8]
 8002e84:	e017      	b.n	8002eb6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	60bb      	str	r3, [r7, #8]
 8002e8c:	e013      	b.n	8002eb6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	2200      	movs	r2, #0
 8002e96:	2180      	movs	r1, #128	; 0x80
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f000 f8cf 	bl	800303c <UART_WaitOnFlagUntilTimeout>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e01f      	b.n	8002ee8 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	1c5a      	adds	r2, r3, #1
 8002eac:	60ba      	str	r2, [r7, #8]
 8002eae:	781a      	ldrb	r2, [r3, #0]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d1b7      	bne.n	8002e30 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	9300      	str	r3, [sp, #0]
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	2140      	movs	r1, #64	; 0x40
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	f000 f8b6 	bl	800303c <UART_WaitOnFlagUntilTimeout>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e006      	b.n	8002ee8 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2220      	movs	r2, #32
 8002ede:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	e000      	b.n	8002ee8 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002ee6:	2302      	movs	r3, #2
  }
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3718      	adds	r7, #24
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b088      	sub	sp, #32
 8002ef4:	af02      	add	r7, sp, #8
 8002ef6:	60f8      	str	r0, [r7, #12]
 8002ef8:	60b9      	str	r1, [r7, #8]
 8002efa:	603b      	str	r3, [r7, #0]
 8002efc:	4613      	mov	r3, r2
 8002efe:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002f00:	2300      	movs	r3, #0
 8002f02:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	2b20      	cmp	r3, #32
 8002f0e:	f040 8090 	bne.w	8003032 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d002      	beq.n	8002f1e <HAL_UART_Receive+0x2e>
 8002f18:	88fb      	ldrh	r3, [r7, #6]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d101      	bne.n	8002f22 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e088      	b.n	8003034 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d101      	bne.n	8002f30 <HAL_UART_Receive+0x40>
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	e081      	b.n	8003034 <HAL_UART_Receive+0x144>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2222      	movs	r2, #34	; 0x22
 8002f42:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002f46:	f7fe fc3b 	bl	80017c0 <HAL_GetTick>
 8002f4a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	88fa      	ldrh	r2, [r7, #6]
 8002f50:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	88fa      	ldrh	r2, [r7, #6]
 8002f56:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002f60:	e05c      	b.n	800301c <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	3b01      	subs	r3, #1
 8002f6a:	b29a      	uxth	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f78:	d12b      	bne.n	8002fd2 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	9300      	str	r3, [sp, #0]
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	2200      	movs	r2, #0
 8002f82:	2120      	movs	r1, #32
 8002f84:	68f8      	ldr	r0, [r7, #12]
 8002f86:	f000 f859 	bl	800303c <UART_WaitOnFlagUntilTimeout>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d001      	beq.n	8002f94 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e04f      	b.n	8003034 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	691b      	ldr	r3, [r3, #16]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10c      	bne.n	8002fba <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	3302      	adds	r3, #2
 8002fb6:	60bb      	str	r3, [r7, #8]
 8002fb8:	e030      	b.n	800301c <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	60bb      	str	r3, [r7, #8]
 8002fd0:	e024      	b.n	800301c <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	9300      	str	r3, [sp, #0]
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	2120      	movs	r1, #32
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	f000 f82d 	bl	800303c <UART_WaitOnFlagUntilTimeout>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e023      	b.n	8003034 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	691b      	ldr	r3, [r3, #16]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d108      	bne.n	8003006 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6859      	ldr	r1, [r3, #4]
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	1c5a      	adds	r2, r3, #1
 8002ffe:	60ba      	str	r2, [r7, #8]
 8003000:	b2ca      	uxtb	r2, r1
 8003002:	701a      	strb	r2, [r3, #0]
 8003004:	e00a      	b.n	800301c <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	b2da      	uxtb	r2, r3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	1c59      	adds	r1, r3, #1
 8003012:	60b9      	str	r1, [r7, #8]
 8003014:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003018:	b2d2      	uxtb	r2, r2
 800301a:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003020:	b29b      	uxth	r3, r3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d19d      	bne.n	8002f62 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2220      	movs	r2, #32
 800302a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 800302e:	2300      	movs	r3, #0
 8003030:	e000      	b.n	8003034 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8003032:	2302      	movs	r3, #2
  }
}
 8003034:	4618      	mov	r0, r3
 8003036:	3718      	adds	r7, #24
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	603b      	str	r3, [r7, #0]
 8003048:	4613      	mov	r3, r2
 800304a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800304c:	e02c      	b.n	80030a8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800304e:	69bb      	ldr	r3, [r7, #24]
 8003050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003054:	d028      	beq.n	80030a8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d007      	beq.n	800306c <UART_WaitOnFlagUntilTimeout+0x30>
 800305c:	f7fe fbb0 	bl	80017c0 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	69ba      	ldr	r2, [r7, #24]
 8003068:	429a      	cmp	r2, r3
 800306a:	d21d      	bcs.n	80030a8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	68da      	ldr	r2, [r3, #12]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800307a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	695a      	ldr	r2, [r3, #20]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f022 0201 	bic.w	r2, r2, #1
 800308a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2220      	movs	r2, #32
 8003090:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2220      	movs	r2, #32
 8003098:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e00f      	b.n	80030c8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	4013      	ands	r3, r2
 80030b2:	68ba      	ldr	r2, [r7, #8]
 80030b4:	429a      	cmp	r2, r3
 80030b6:	bf0c      	ite	eq
 80030b8:	2301      	moveq	r3, #1
 80030ba:	2300      	movne	r3, #0
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	461a      	mov	r2, r3
 80030c0:	79fb      	ldrb	r3, [r7, #7]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d0c3      	beq.n	800304e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80030c6:	2300      	movs	r3, #0
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3710      	adds	r7, #16
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030d4:	b085      	sub	sp, #20
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	691b      	ldr	r3, [r3, #16]
 80030e0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68da      	ldr	r2, [r3, #12]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	430a      	orrs	r2, r1
 80030ee:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	689a      	ldr	r2, [r3, #8]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	691b      	ldr	r3, [r3, #16]
 80030f8:	431a      	orrs	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	431a      	orrs	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	69db      	ldr	r3, [r3, #28]
 8003104:	4313      	orrs	r3, r2
 8003106:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003112:	f023 030c 	bic.w	r3, r3, #12
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	6812      	ldr	r2, [r2, #0]
 800311a:	68f9      	ldr	r1, [r7, #12]
 800311c:	430b      	orrs	r3, r1
 800311e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	695b      	ldr	r3, [r3, #20]
 8003126:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	699a      	ldr	r2, [r3, #24]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	430a      	orrs	r2, r1
 8003134:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800313e:	f040 818b 	bne.w	8003458 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4ac1      	ldr	r2, [pc, #772]	; (800344c <UART_SetConfig+0x37c>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d005      	beq.n	8003158 <UART_SetConfig+0x88>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4abf      	ldr	r2, [pc, #764]	; (8003450 <UART_SetConfig+0x380>)
 8003152:	4293      	cmp	r3, r2
 8003154:	f040 80bd 	bne.w	80032d2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003158:	f7ff fdd0 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 800315c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	461d      	mov	r5, r3
 8003162:	f04f 0600 	mov.w	r6, #0
 8003166:	46a8      	mov	r8, r5
 8003168:	46b1      	mov	r9, r6
 800316a:	eb18 0308 	adds.w	r3, r8, r8
 800316e:	eb49 0409 	adc.w	r4, r9, r9
 8003172:	4698      	mov	r8, r3
 8003174:	46a1      	mov	r9, r4
 8003176:	eb18 0805 	adds.w	r8, r8, r5
 800317a:	eb49 0906 	adc.w	r9, r9, r6
 800317e:	f04f 0100 	mov.w	r1, #0
 8003182:	f04f 0200 	mov.w	r2, #0
 8003186:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800318a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800318e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003192:	4688      	mov	r8, r1
 8003194:	4691      	mov	r9, r2
 8003196:	eb18 0005 	adds.w	r0, r8, r5
 800319a:	eb49 0106 	adc.w	r1, r9, r6
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	461d      	mov	r5, r3
 80031a4:	f04f 0600 	mov.w	r6, #0
 80031a8:	196b      	adds	r3, r5, r5
 80031aa:	eb46 0406 	adc.w	r4, r6, r6
 80031ae:	461a      	mov	r2, r3
 80031b0:	4623      	mov	r3, r4
 80031b2:	f7fd f865 	bl	8000280 <__aeabi_uldivmod>
 80031b6:	4603      	mov	r3, r0
 80031b8:	460c      	mov	r4, r1
 80031ba:	461a      	mov	r2, r3
 80031bc:	4ba5      	ldr	r3, [pc, #660]	; (8003454 <UART_SetConfig+0x384>)
 80031be:	fba3 2302 	umull	r2, r3, r3, r2
 80031c2:	095b      	lsrs	r3, r3, #5
 80031c4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	461d      	mov	r5, r3
 80031cc:	f04f 0600 	mov.w	r6, #0
 80031d0:	46a9      	mov	r9, r5
 80031d2:	46b2      	mov	sl, r6
 80031d4:	eb19 0309 	adds.w	r3, r9, r9
 80031d8:	eb4a 040a 	adc.w	r4, sl, sl
 80031dc:	4699      	mov	r9, r3
 80031de:	46a2      	mov	sl, r4
 80031e0:	eb19 0905 	adds.w	r9, r9, r5
 80031e4:	eb4a 0a06 	adc.w	sl, sl, r6
 80031e8:	f04f 0100 	mov.w	r1, #0
 80031ec:	f04f 0200 	mov.w	r2, #0
 80031f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031f4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80031f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80031fc:	4689      	mov	r9, r1
 80031fe:	4692      	mov	sl, r2
 8003200:	eb19 0005 	adds.w	r0, r9, r5
 8003204:	eb4a 0106 	adc.w	r1, sl, r6
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	461d      	mov	r5, r3
 800320e:	f04f 0600 	mov.w	r6, #0
 8003212:	196b      	adds	r3, r5, r5
 8003214:	eb46 0406 	adc.w	r4, r6, r6
 8003218:	461a      	mov	r2, r3
 800321a:	4623      	mov	r3, r4
 800321c:	f7fd f830 	bl	8000280 <__aeabi_uldivmod>
 8003220:	4603      	mov	r3, r0
 8003222:	460c      	mov	r4, r1
 8003224:	461a      	mov	r2, r3
 8003226:	4b8b      	ldr	r3, [pc, #556]	; (8003454 <UART_SetConfig+0x384>)
 8003228:	fba3 1302 	umull	r1, r3, r3, r2
 800322c:	095b      	lsrs	r3, r3, #5
 800322e:	2164      	movs	r1, #100	; 0x64
 8003230:	fb01 f303 	mul.w	r3, r1, r3
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	00db      	lsls	r3, r3, #3
 8003238:	3332      	adds	r3, #50	; 0x32
 800323a:	4a86      	ldr	r2, [pc, #536]	; (8003454 <UART_SetConfig+0x384>)
 800323c:	fba2 2303 	umull	r2, r3, r2, r3
 8003240:	095b      	lsrs	r3, r3, #5
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003248:	4498      	add	r8, r3
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	461d      	mov	r5, r3
 800324e:	f04f 0600 	mov.w	r6, #0
 8003252:	46a9      	mov	r9, r5
 8003254:	46b2      	mov	sl, r6
 8003256:	eb19 0309 	adds.w	r3, r9, r9
 800325a:	eb4a 040a 	adc.w	r4, sl, sl
 800325e:	4699      	mov	r9, r3
 8003260:	46a2      	mov	sl, r4
 8003262:	eb19 0905 	adds.w	r9, r9, r5
 8003266:	eb4a 0a06 	adc.w	sl, sl, r6
 800326a:	f04f 0100 	mov.w	r1, #0
 800326e:	f04f 0200 	mov.w	r2, #0
 8003272:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003276:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800327a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800327e:	4689      	mov	r9, r1
 8003280:	4692      	mov	sl, r2
 8003282:	eb19 0005 	adds.w	r0, r9, r5
 8003286:	eb4a 0106 	adc.w	r1, sl, r6
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	461d      	mov	r5, r3
 8003290:	f04f 0600 	mov.w	r6, #0
 8003294:	196b      	adds	r3, r5, r5
 8003296:	eb46 0406 	adc.w	r4, r6, r6
 800329a:	461a      	mov	r2, r3
 800329c:	4623      	mov	r3, r4
 800329e:	f7fc ffef 	bl	8000280 <__aeabi_uldivmod>
 80032a2:	4603      	mov	r3, r0
 80032a4:	460c      	mov	r4, r1
 80032a6:	461a      	mov	r2, r3
 80032a8:	4b6a      	ldr	r3, [pc, #424]	; (8003454 <UART_SetConfig+0x384>)
 80032aa:	fba3 1302 	umull	r1, r3, r3, r2
 80032ae:	095b      	lsrs	r3, r3, #5
 80032b0:	2164      	movs	r1, #100	; 0x64
 80032b2:	fb01 f303 	mul.w	r3, r1, r3
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	00db      	lsls	r3, r3, #3
 80032ba:	3332      	adds	r3, #50	; 0x32
 80032bc:	4a65      	ldr	r2, [pc, #404]	; (8003454 <UART_SetConfig+0x384>)
 80032be:	fba2 2303 	umull	r2, r3, r2, r3
 80032c2:	095b      	lsrs	r3, r3, #5
 80032c4:	f003 0207 	and.w	r2, r3, #7
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4442      	add	r2, r8
 80032ce:	609a      	str	r2, [r3, #8]
 80032d0:	e26f      	b.n	80037b2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80032d2:	f7ff fcff 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 80032d6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	461d      	mov	r5, r3
 80032dc:	f04f 0600 	mov.w	r6, #0
 80032e0:	46a8      	mov	r8, r5
 80032e2:	46b1      	mov	r9, r6
 80032e4:	eb18 0308 	adds.w	r3, r8, r8
 80032e8:	eb49 0409 	adc.w	r4, r9, r9
 80032ec:	4698      	mov	r8, r3
 80032ee:	46a1      	mov	r9, r4
 80032f0:	eb18 0805 	adds.w	r8, r8, r5
 80032f4:	eb49 0906 	adc.w	r9, r9, r6
 80032f8:	f04f 0100 	mov.w	r1, #0
 80032fc:	f04f 0200 	mov.w	r2, #0
 8003300:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003304:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003308:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800330c:	4688      	mov	r8, r1
 800330e:	4691      	mov	r9, r2
 8003310:	eb18 0005 	adds.w	r0, r8, r5
 8003314:	eb49 0106 	adc.w	r1, r9, r6
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	461d      	mov	r5, r3
 800331e:	f04f 0600 	mov.w	r6, #0
 8003322:	196b      	adds	r3, r5, r5
 8003324:	eb46 0406 	adc.w	r4, r6, r6
 8003328:	461a      	mov	r2, r3
 800332a:	4623      	mov	r3, r4
 800332c:	f7fc ffa8 	bl	8000280 <__aeabi_uldivmod>
 8003330:	4603      	mov	r3, r0
 8003332:	460c      	mov	r4, r1
 8003334:	461a      	mov	r2, r3
 8003336:	4b47      	ldr	r3, [pc, #284]	; (8003454 <UART_SetConfig+0x384>)
 8003338:	fba3 2302 	umull	r2, r3, r3, r2
 800333c:	095b      	lsrs	r3, r3, #5
 800333e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	461d      	mov	r5, r3
 8003346:	f04f 0600 	mov.w	r6, #0
 800334a:	46a9      	mov	r9, r5
 800334c:	46b2      	mov	sl, r6
 800334e:	eb19 0309 	adds.w	r3, r9, r9
 8003352:	eb4a 040a 	adc.w	r4, sl, sl
 8003356:	4699      	mov	r9, r3
 8003358:	46a2      	mov	sl, r4
 800335a:	eb19 0905 	adds.w	r9, r9, r5
 800335e:	eb4a 0a06 	adc.w	sl, sl, r6
 8003362:	f04f 0100 	mov.w	r1, #0
 8003366:	f04f 0200 	mov.w	r2, #0
 800336a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800336e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003372:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003376:	4689      	mov	r9, r1
 8003378:	4692      	mov	sl, r2
 800337a:	eb19 0005 	adds.w	r0, r9, r5
 800337e:	eb4a 0106 	adc.w	r1, sl, r6
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	461d      	mov	r5, r3
 8003388:	f04f 0600 	mov.w	r6, #0
 800338c:	196b      	adds	r3, r5, r5
 800338e:	eb46 0406 	adc.w	r4, r6, r6
 8003392:	461a      	mov	r2, r3
 8003394:	4623      	mov	r3, r4
 8003396:	f7fc ff73 	bl	8000280 <__aeabi_uldivmod>
 800339a:	4603      	mov	r3, r0
 800339c:	460c      	mov	r4, r1
 800339e:	461a      	mov	r2, r3
 80033a0:	4b2c      	ldr	r3, [pc, #176]	; (8003454 <UART_SetConfig+0x384>)
 80033a2:	fba3 1302 	umull	r1, r3, r3, r2
 80033a6:	095b      	lsrs	r3, r3, #5
 80033a8:	2164      	movs	r1, #100	; 0x64
 80033aa:	fb01 f303 	mul.w	r3, r1, r3
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	00db      	lsls	r3, r3, #3
 80033b2:	3332      	adds	r3, #50	; 0x32
 80033b4:	4a27      	ldr	r2, [pc, #156]	; (8003454 <UART_SetConfig+0x384>)
 80033b6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ba:	095b      	lsrs	r3, r3, #5
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80033c2:	4498      	add	r8, r3
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	461d      	mov	r5, r3
 80033c8:	f04f 0600 	mov.w	r6, #0
 80033cc:	46a9      	mov	r9, r5
 80033ce:	46b2      	mov	sl, r6
 80033d0:	eb19 0309 	adds.w	r3, r9, r9
 80033d4:	eb4a 040a 	adc.w	r4, sl, sl
 80033d8:	4699      	mov	r9, r3
 80033da:	46a2      	mov	sl, r4
 80033dc:	eb19 0905 	adds.w	r9, r9, r5
 80033e0:	eb4a 0a06 	adc.w	sl, sl, r6
 80033e4:	f04f 0100 	mov.w	r1, #0
 80033e8:	f04f 0200 	mov.w	r2, #0
 80033ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80033f0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80033f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80033f8:	4689      	mov	r9, r1
 80033fa:	4692      	mov	sl, r2
 80033fc:	eb19 0005 	adds.w	r0, r9, r5
 8003400:	eb4a 0106 	adc.w	r1, sl, r6
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	461d      	mov	r5, r3
 800340a:	f04f 0600 	mov.w	r6, #0
 800340e:	196b      	adds	r3, r5, r5
 8003410:	eb46 0406 	adc.w	r4, r6, r6
 8003414:	461a      	mov	r2, r3
 8003416:	4623      	mov	r3, r4
 8003418:	f7fc ff32 	bl	8000280 <__aeabi_uldivmod>
 800341c:	4603      	mov	r3, r0
 800341e:	460c      	mov	r4, r1
 8003420:	461a      	mov	r2, r3
 8003422:	4b0c      	ldr	r3, [pc, #48]	; (8003454 <UART_SetConfig+0x384>)
 8003424:	fba3 1302 	umull	r1, r3, r3, r2
 8003428:	095b      	lsrs	r3, r3, #5
 800342a:	2164      	movs	r1, #100	; 0x64
 800342c:	fb01 f303 	mul.w	r3, r1, r3
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	00db      	lsls	r3, r3, #3
 8003434:	3332      	adds	r3, #50	; 0x32
 8003436:	4a07      	ldr	r2, [pc, #28]	; (8003454 <UART_SetConfig+0x384>)
 8003438:	fba2 2303 	umull	r2, r3, r2, r3
 800343c:	095b      	lsrs	r3, r3, #5
 800343e:	f003 0207 	and.w	r2, r3, #7
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4442      	add	r2, r8
 8003448:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800344a:	e1b2      	b.n	80037b2 <UART_SetConfig+0x6e2>
 800344c:	40011000 	.word	0x40011000
 8003450:	40011400 	.word	0x40011400
 8003454:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4ad7      	ldr	r2, [pc, #860]	; (80037bc <UART_SetConfig+0x6ec>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d005      	beq.n	800346e <UART_SetConfig+0x39e>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4ad6      	ldr	r2, [pc, #856]	; (80037c0 <UART_SetConfig+0x6f0>)
 8003468:	4293      	cmp	r3, r2
 800346a:	f040 80d1 	bne.w	8003610 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800346e:	f7ff fc45 	bl	8002cfc <HAL_RCC_GetPCLK2Freq>
 8003472:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	469a      	mov	sl, r3
 8003478:	f04f 0b00 	mov.w	fp, #0
 800347c:	46d0      	mov	r8, sl
 800347e:	46d9      	mov	r9, fp
 8003480:	eb18 0308 	adds.w	r3, r8, r8
 8003484:	eb49 0409 	adc.w	r4, r9, r9
 8003488:	4698      	mov	r8, r3
 800348a:	46a1      	mov	r9, r4
 800348c:	eb18 080a 	adds.w	r8, r8, sl
 8003490:	eb49 090b 	adc.w	r9, r9, fp
 8003494:	f04f 0100 	mov.w	r1, #0
 8003498:	f04f 0200 	mov.w	r2, #0
 800349c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80034a0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80034a4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80034a8:	4688      	mov	r8, r1
 80034aa:	4691      	mov	r9, r2
 80034ac:	eb1a 0508 	adds.w	r5, sl, r8
 80034b0:	eb4b 0609 	adc.w	r6, fp, r9
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	4619      	mov	r1, r3
 80034ba:	f04f 0200 	mov.w	r2, #0
 80034be:	f04f 0300 	mov.w	r3, #0
 80034c2:	f04f 0400 	mov.w	r4, #0
 80034c6:	0094      	lsls	r4, r2, #2
 80034c8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80034cc:	008b      	lsls	r3, r1, #2
 80034ce:	461a      	mov	r2, r3
 80034d0:	4623      	mov	r3, r4
 80034d2:	4628      	mov	r0, r5
 80034d4:	4631      	mov	r1, r6
 80034d6:	f7fc fed3 	bl	8000280 <__aeabi_uldivmod>
 80034da:	4603      	mov	r3, r0
 80034dc:	460c      	mov	r4, r1
 80034de:	461a      	mov	r2, r3
 80034e0:	4bb8      	ldr	r3, [pc, #736]	; (80037c4 <UART_SetConfig+0x6f4>)
 80034e2:	fba3 2302 	umull	r2, r3, r3, r2
 80034e6:	095b      	lsrs	r3, r3, #5
 80034e8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	469b      	mov	fp, r3
 80034f0:	f04f 0c00 	mov.w	ip, #0
 80034f4:	46d9      	mov	r9, fp
 80034f6:	46e2      	mov	sl, ip
 80034f8:	eb19 0309 	adds.w	r3, r9, r9
 80034fc:	eb4a 040a 	adc.w	r4, sl, sl
 8003500:	4699      	mov	r9, r3
 8003502:	46a2      	mov	sl, r4
 8003504:	eb19 090b 	adds.w	r9, r9, fp
 8003508:	eb4a 0a0c 	adc.w	sl, sl, ip
 800350c:	f04f 0100 	mov.w	r1, #0
 8003510:	f04f 0200 	mov.w	r2, #0
 8003514:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003518:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800351c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003520:	4689      	mov	r9, r1
 8003522:	4692      	mov	sl, r2
 8003524:	eb1b 0509 	adds.w	r5, fp, r9
 8003528:	eb4c 060a 	adc.w	r6, ip, sl
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	4619      	mov	r1, r3
 8003532:	f04f 0200 	mov.w	r2, #0
 8003536:	f04f 0300 	mov.w	r3, #0
 800353a:	f04f 0400 	mov.w	r4, #0
 800353e:	0094      	lsls	r4, r2, #2
 8003540:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003544:	008b      	lsls	r3, r1, #2
 8003546:	461a      	mov	r2, r3
 8003548:	4623      	mov	r3, r4
 800354a:	4628      	mov	r0, r5
 800354c:	4631      	mov	r1, r6
 800354e:	f7fc fe97 	bl	8000280 <__aeabi_uldivmod>
 8003552:	4603      	mov	r3, r0
 8003554:	460c      	mov	r4, r1
 8003556:	461a      	mov	r2, r3
 8003558:	4b9a      	ldr	r3, [pc, #616]	; (80037c4 <UART_SetConfig+0x6f4>)
 800355a:	fba3 1302 	umull	r1, r3, r3, r2
 800355e:	095b      	lsrs	r3, r3, #5
 8003560:	2164      	movs	r1, #100	; 0x64
 8003562:	fb01 f303 	mul.w	r3, r1, r3
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	011b      	lsls	r3, r3, #4
 800356a:	3332      	adds	r3, #50	; 0x32
 800356c:	4a95      	ldr	r2, [pc, #596]	; (80037c4 <UART_SetConfig+0x6f4>)
 800356e:	fba2 2303 	umull	r2, r3, r2, r3
 8003572:	095b      	lsrs	r3, r3, #5
 8003574:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003578:	4498      	add	r8, r3
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	469b      	mov	fp, r3
 800357e:	f04f 0c00 	mov.w	ip, #0
 8003582:	46d9      	mov	r9, fp
 8003584:	46e2      	mov	sl, ip
 8003586:	eb19 0309 	adds.w	r3, r9, r9
 800358a:	eb4a 040a 	adc.w	r4, sl, sl
 800358e:	4699      	mov	r9, r3
 8003590:	46a2      	mov	sl, r4
 8003592:	eb19 090b 	adds.w	r9, r9, fp
 8003596:	eb4a 0a0c 	adc.w	sl, sl, ip
 800359a:	f04f 0100 	mov.w	r1, #0
 800359e:	f04f 0200 	mov.w	r2, #0
 80035a2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035a6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80035aa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80035ae:	4689      	mov	r9, r1
 80035b0:	4692      	mov	sl, r2
 80035b2:	eb1b 0509 	adds.w	r5, fp, r9
 80035b6:	eb4c 060a 	adc.w	r6, ip, sl
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	4619      	mov	r1, r3
 80035c0:	f04f 0200 	mov.w	r2, #0
 80035c4:	f04f 0300 	mov.w	r3, #0
 80035c8:	f04f 0400 	mov.w	r4, #0
 80035cc:	0094      	lsls	r4, r2, #2
 80035ce:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80035d2:	008b      	lsls	r3, r1, #2
 80035d4:	461a      	mov	r2, r3
 80035d6:	4623      	mov	r3, r4
 80035d8:	4628      	mov	r0, r5
 80035da:	4631      	mov	r1, r6
 80035dc:	f7fc fe50 	bl	8000280 <__aeabi_uldivmod>
 80035e0:	4603      	mov	r3, r0
 80035e2:	460c      	mov	r4, r1
 80035e4:	461a      	mov	r2, r3
 80035e6:	4b77      	ldr	r3, [pc, #476]	; (80037c4 <UART_SetConfig+0x6f4>)
 80035e8:	fba3 1302 	umull	r1, r3, r3, r2
 80035ec:	095b      	lsrs	r3, r3, #5
 80035ee:	2164      	movs	r1, #100	; 0x64
 80035f0:	fb01 f303 	mul.w	r3, r1, r3
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	011b      	lsls	r3, r3, #4
 80035f8:	3332      	adds	r3, #50	; 0x32
 80035fa:	4a72      	ldr	r2, [pc, #456]	; (80037c4 <UART_SetConfig+0x6f4>)
 80035fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003600:	095b      	lsrs	r3, r3, #5
 8003602:	f003 020f 	and.w	r2, r3, #15
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4442      	add	r2, r8
 800360c:	609a      	str	r2, [r3, #8]
 800360e:	e0d0      	b.n	80037b2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8003610:	f7ff fb60 	bl	8002cd4 <HAL_RCC_GetPCLK1Freq>
 8003614:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	469a      	mov	sl, r3
 800361a:	f04f 0b00 	mov.w	fp, #0
 800361e:	46d0      	mov	r8, sl
 8003620:	46d9      	mov	r9, fp
 8003622:	eb18 0308 	adds.w	r3, r8, r8
 8003626:	eb49 0409 	adc.w	r4, r9, r9
 800362a:	4698      	mov	r8, r3
 800362c:	46a1      	mov	r9, r4
 800362e:	eb18 080a 	adds.w	r8, r8, sl
 8003632:	eb49 090b 	adc.w	r9, r9, fp
 8003636:	f04f 0100 	mov.w	r1, #0
 800363a:	f04f 0200 	mov.w	r2, #0
 800363e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003642:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003646:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800364a:	4688      	mov	r8, r1
 800364c:	4691      	mov	r9, r2
 800364e:	eb1a 0508 	adds.w	r5, sl, r8
 8003652:	eb4b 0609 	adc.w	r6, fp, r9
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	4619      	mov	r1, r3
 800365c:	f04f 0200 	mov.w	r2, #0
 8003660:	f04f 0300 	mov.w	r3, #0
 8003664:	f04f 0400 	mov.w	r4, #0
 8003668:	0094      	lsls	r4, r2, #2
 800366a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800366e:	008b      	lsls	r3, r1, #2
 8003670:	461a      	mov	r2, r3
 8003672:	4623      	mov	r3, r4
 8003674:	4628      	mov	r0, r5
 8003676:	4631      	mov	r1, r6
 8003678:	f7fc fe02 	bl	8000280 <__aeabi_uldivmod>
 800367c:	4603      	mov	r3, r0
 800367e:	460c      	mov	r4, r1
 8003680:	461a      	mov	r2, r3
 8003682:	4b50      	ldr	r3, [pc, #320]	; (80037c4 <UART_SetConfig+0x6f4>)
 8003684:	fba3 2302 	umull	r2, r3, r3, r2
 8003688:	095b      	lsrs	r3, r3, #5
 800368a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	469b      	mov	fp, r3
 8003692:	f04f 0c00 	mov.w	ip, #0
 8003696:	46d9      	mov	r9, fp
 8003698:	46e2      	mov	sl, ip
 800369a:	eb19 0309 	adds.w	r3, r9, r9
 800369e:	eb4a 040a 	adc.w	r4, sl, sl
 80036a2:	4699      	mov	r9, r3
 80036a4:	46a2      	mov	sl, r4
 80036a6:	eb19 090b 	adds.w	r9, r9, fp
 80036aa:	eb4a 0a0c 	adc.w	sl, sl, ip
 80036ae:	f04f 0100 	mov.w	r1, #0
 80036b2:	f04f 0200 	mov.w	r2, #0
 80036b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80036ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80036be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80036c2:	4689      	mov	r9, r1
 80036c4:	4692      	mov	sl, r2
 80036c6:	eb1b 0509 	adds.w	r5, fp, r9
 80036ca:	eb4c 060a 	adc.w	r6, ip, sl
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	4619      	mov	r1, r3
 80036d4:	f04f 0200 	mov.w	r2, #0
 80036d8:	f04f 0300 	mov.w	r3, #0
 80036dc:	f04f 0400 	mov.w	r4, #0
 80036e0:	0094      	lsls	r4, r2, #2
 80036e2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80036e6:	008b      	lsls	r3, r1, #2
 80036e8:	461a      	mov	r2, r3
 80036ea:	4623      	mov	r3, r4
 80036ec:	4628      	mov	r0, r5
 80036ee:	4631      	mov	r1, r6
 80036f0:	f7fc fdc6 	bl	8000280 <__aeabi_uldivmod>
 80036f4:	4603      	mov	r3, r0
 80036f6:	460c      	mov	r4, r1
 80036f8:	461a      	mov	r2, r3
 80036fa:	4b32      	ldr	r3, [pc, #200]	; (80037c4 <UART_SetConfig+0x6f4>)
 80036fc:	fba3 1302 	umull	r1, r3, r3, r2
 8003700:	095b      	lsrs	r3, r3, #5
 8003702:	2164      	movs	r1, #100	; 0x64
 8003704:	fb01 f303 	mul.w	r3, r1, r3
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	011b      	lsls	r3, r3, #4
 800370c:	3332      	adds	r3, #50	; 0x32
 800370e:	4a2d      	ldr	r2, [pc, #180]	; (80037c4 <UART_SetConfig+0x6f4>)
 8003710:	fba2 2303 	umull	r2, r3, r2, r3
 8003714:	095b      	lsrs	r3, r3, #5
 8003716:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800371a:	4498      	add	r8, r3
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	469b      	mov	fp, r3
 8003720:	f04f 0c00 	mov.w	ip, #0
 8003724:	46d9      	mov	r9, fp
 8003726:	46e2      	mov	sl, ip
 8003728:	eb19 0309 	adds.w	r3, r9, r9
 800372c:	eb4a 040a 	adc.w	r4, sl, sl
 8003730:	4699      	mov	r9, r3
 8003732:	46a2      	mov	sl, r4
 8003734:	eb19 090b 	adds.w	r9, r9, fp
 8003738:	eb4a 0a0c 	adc.w	sl, sl, ip
 800373c:	f04f 0100 	mov.w	r1, #0
 8003740:	f04f 0200 	mov.w	r2, #0
 8003744:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003748:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800374c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003750:	4689      	mov	r9, r1
 8003752:	4692      	mov	sl, r2
 8003754:	eb1b 0509 	adds.w	r5, fp, r9
 8003758:	eb4c 060a 	adc.w	r6, ip, sl
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	4619      	mov	r1, r3
 8003762:	f04f 0200 	mov.w	r2, #0
 8003766:	f04f 0300 	mov.w	r3, #0
 800376a:	f04f 0400 	mov.w	r4, #0
 800376e:	0094      	lsls	r4, r2, #2
 8003770:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003774:	008b      	lsls	r3, r1, #2
 8003776:	461a      	mov	r2, r3
 8003778:	4623      	mov	r3, r4
 800377a:	4628      	mov	r0, r5
 800377c:	4631      	mov	r1, r6
 800377e:	f7fc fd7f 	bl	8000280 <__aeabi_uldivmod>
 8003782:	4603      	mov	r3, r0
 8003784:	460c      	mov	r4, r1
 8003786:	461a      	mov	r2, r3
 8003788:	4b0e      	ldr	r3, [pc, #56]	; (80037c4 <UART_SetConfig+0x6f4>)
 800378a:	fba3 1302 	umull	r1, r3, r3, r2
 800378e:	095b      	lsrs	r3, r3, #5
 8003790:	2164      	movs	r1, #100	; 0x64
 8003792:	fb01 f303 	mul.w	r3, r1, r3
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	011b      	lsls	r3, r3, #4
 800379a:	3332      	adds	r3, #50	; 0x32
 800379c:	4a09      	ldr	r2, [pc, #36]	; (80037c4 <UART_SetConfig+0x6f4>)
 800379e:	fba2 2303 	umull	r2, r3, r2, r3
 80037a2:	095b      	lsrs	r3, r3, #5
 80037a4:	f003 020f 	and.w	r2, r3, #15
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4442      	add	r2, r8
 80037ae:	609a      	str	r2, [r3, #8]
}
 80037b0:	e7ff      	b.n	80037b2 <UART_SetConfig+0x6e2>
 80037b2:	bf00      	nop
 80037b4:	3714      	adds	r7, #20
 80037b6:	46bd      	mov	sp, r7
 80037b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037bc:	40011000 	.word	0x40011000
 80037c0:	40011400 	.word	0x40011400
 80037c4:	51eb851f 	.word	0x51eb851f

080037c8 <__errno>:
 80037c8:	4b01      	ldr	r3, [pc, #4]	; (80037d0 <__errno+0x8>)
 80037ca:	6818      	ldr	r0, [r3, #0]
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	20000018 	.word	0x20000018

080037d4 <__libc_init_array>:
 80037d4:	b570      	push	{r4, r5, r6, lr}
 80037d6:	4e0d      	ldr	r6, [pc, #52]	; (800380c <__libc_init_array+0x38>)
 80037d8:	4c0d      	ldr	r4, [pc, #52]	; (8003810 <__libc_init_array+0x3c>)
 80037da:	1ba4      	subs	r4, r4, r6
 80037dc:	10a4      	asrs	r4, r4, #2
 80037de:	2500      	movs	r5, #0
 80037e0:	42a5      	cmp	r5, r4
 80037e2:	d109      	bne.n	80037f8 <__libc_init_array+0x24>
 80037e4:	4e0b      	ldr	r6, [pc, #44]	; (8003814 <__libc_init_array+0x40>)
 80037e6:	4c0c      	ldr	r4, [pc, #48]	; (8003818 <__libc_init_array+0x44>)
 80037e8:	f000 fc26 	bl	8004038 <_init>
 80037ec:	1ba4      	subs	r4, r4, r6
 80037ee:	10a4      	asrs	r4, r4, #2
 80037f0:	2500      	movs	r5, #0
 80037f2:	42a5      	cmp	r5, r4
 80037f4:	d105      	bne.n	8003802 <__libc_init_array+0x2e>
 80037f6:	bd70      	pop	{r4, r5, r6, pc}
 80037f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80037fc:	4798      	blx	r3
 80037fe:	3501      	adds	r5, #1
 8003800:	e7ee      	b.n	80037e0 <__libc_init_array+0xc>
 8003802:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003806:	4798      	blx	r3
 8003808:	3501      	adds	r5, #1
 800380a:	e7f2      	b.n	80037f2 <__libc_init_array+0x1e>
 800380c:	08004660 	.word	0x08004660
 8003810:	08004660 	.word	0x08004660
 8003814:	08004660 	.word	0x08004660
 8003818:	08004664 	.word	0x08004664

0800381c <memset>:
 800381c:	4402      	add	r2, r0
 800381e:	4603      	mov	r3, r0
 8003820:	4293      	cmp	r3, r2
 8003822:	d100      	bne.n	8003826 <memset+0xa>
 8003824:	4770      	bx	lr
 8003826:	f803 1b01 	strb.w	r1, [r3], #1
 800382a:	e7f9      	b.n	8003820 <memset+0x4>

0800382c <_vsiprintf_r>:
 800382c:	b500      	push	{lr}
 800382e:	b09b      	sub	sp, #108	; 0x6c
 8003830:	9100      	str	r1, [sp, #0]
 8003832:	9104      	str	r1, [sp, #16]
 8003834:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003838:	9105      	str	r1, [sp, #20]
 800383a:	9102      	str	r1, [sp, #8]
 800383c:	4905      	ldr	r1, [pc, #20]	; (8003854 <_vsiprintf_r+0x28>)
 800383e:	9103      	str	r1, [sp, #12]
 8003840:	4669      	mov	r1, sp
 8003842:	f000 f86d 	bl	8003920 <_svfiprintf_r>
 8003846:	9b00      	ldr	r3, [sp, #0]
 8003848:	2200      	movs	r2, #0
 800384a:	701a      	strb	r2, [r3, #0]
 800384c:	b01b      	add	sp, #108	; 0x6c
 800384e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003852:	bf00      	nop
 8003854:	ffff0208 	.word	0xffff0208

08003858 <vsiprintf>:
 8003858:	4613      	mov	r3, r2
 800385a:	460a      	mov	r2, r1
 800385c:	4601      	mov	r1, r0
 800385e:	4802      	ldr	r0, [pc, #8]	; (8003868 <vsiprintf+0x10>)
 8003860:	6800      	ldr	r0, [r0, #0]
 8003862:	f7ff bfe3 	b.w	800382c <_vsiprintf_r>
 8003866:	bf00      	nop
 8003868:	20000018 	.word	0x20000018

0800386c <__ssputs_r>:
 800386c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003870:	688e      	ldr	r6, [r1, #8]
 8003872:	429e      	cmp	r6, r3
 8003874:	4682      	mov	sl, r0
 8003876:	460c      	mov	r4, r1
 8003878:	4690      	mov	r8, r2
 800387a:	4699      	mov	r9, r3
 800387c:	d837      	bhi.n	80038ee <__ssputs_r+0x82>
 800387e:	898a      	ldrh	r2, [r1, #12]
 8003880:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003884:	d031      	beq.n	80038ea <__ssputs_r+0x7e>
 8003886:	6825      	ldr	r5, [r4, #0]
 8003888:	6909      	ldr	r1, [r1, #16]
 800388a:	1a6f      	subs	r7, r5, r1
 800388c:	6965      	ldr	r5, [r4, #20]
 800388e:	2302      	movs	r3, #2
 8003890:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003894:	fb95 f5f3 	sdiv	r5, r5, r3
 8003898:	f109 0301 	add.w	r3, r9, #1
 800389c:	443b      	add	r3, r7
 800389e:	429d      	cmp	r5, r3
 80038a0:	bf38      	it	cc
 80038a2:	461d      	movcc	r5, r3
 80038a4:	0553      	lsls	r3, r2, #21
 80038a6:	d530      	bpl.n	800390a <__ssputs_r+0x9e>
 80038a8:	4629      	mov	r1, r5
 80038aa:	f000 fb2b 	bl	8003f04 <_malloc_r>
 80038ae:	4606      	mov	r6, r0
 80038b0:	b950      	cbnz	r0, 80038c8 <__ssputs_r+0x5c>
 80038b2:	230c      	movs	r3, #12
 80038b4:	f8ca 3000 	str.w	r3, [sl]
 80038b8:	89a3      	ldrh	r3, [r4, #12]
 80038ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038be:	81a3      	strh	r3, [r4, #12]
 80038c0:	f04f 30ff 	mov.w	r0, #4294967295
 80038c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038c8:	463a      	mov	r2, r7
 80038ca:	6921      	ldr	r1, [r4, #16]
 80038cc:	f000 faa8 	bl	8003e20 <memcpy>
 80038d0:	89a3      	ldrh	r3, [r4, #12]
 80038d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80038d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038da:	81a3      	strh	r3, [r4, #12]
 80038dc:	6126      	str	r6, [r4, #16]
 80038de:	6165      	str	r5, [r4, #20]
 80038e0:	443e      	add	r6, r7
 80038e2:	1bed      	subs	r5, r5, r7
 80038e4:	6026      	str	r6, [r4, #0]
 80038e6:	60a5      	str	r5, [r4, #8]
 80038e8:	464e      	mov	r6, r9
 80038ea:	454e      	cmp	r6, r9
 80038ec:	d900      	bls.n	80038f0 <__ssputs_r+0x84>
 80038ee:	464e      	mov	r6, r9
 80038f0:	4632      	mov	r2, r6
 80038f2:	4641      	mov	r1, r8
 80038f4:	6820      	ldr	r0, [r4, #0]
 80038f6:	f000 fa9e 	bl	8003e36 <memmove>
 80038fa:	68a3      	ldr	r3, [r4, #8]
 80038fc:	1b9b      	subs	r3, r3, r6
 80038fe:	60a3      	str	r3, [r4, #8]
 8003900:	6823      	ldr	r3, [r4, #0]
 8003902:	441e      	add	r6, r3
 8003904:	6026      	str	r6, [r4, #0]
 8003906:	2000      	movs	r0, #0
 8003908:	e7dc      	b.n	80038c4 <__ssputs_r+0x58>
 800390a:	462a      	mov	r2, r5
 800390c:	f000 fb54 	bl	8003fb8 <_realloc_r>
 8003910:	4606      	mov	r6, r0
 8003912:	2800      	cmp	r0, #0
 8003914:	d1e2      	bne.n	80038dc <__ssputs_r+0x70>
 8003916:	6921      	ldr	r1, [r4, #16]
 8003918:	4650      	mov	r0, sl
 800391a:	f000 faa5 	bl	8003e68 <_free_r>
 800391e:	e7c8      	b.n	80038b2 <__ssputs_r+0x46>

08003920 <_svfiprintf_r>:
 8003920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003924:	461d      	mov	r5, r3
 8003926:	898b      	ldrh	r3, [r1, #12]
 8003928:	061f      	lsls	r7, r3, #24
 800392a:	b09d      	sub	sp, #116	; 0x74
 800392c:	4680      	mov	r8, r0
 800392e:	460c      	mov	r4, r1
 8003930:	4616      	mov	r6, r2
 8003932:	d50f      	bpl.n	8003954 <_svfiprintf_r+0x34>
 8003934:	690b      	ldr	r3, [r1, #16]
 8003936:	b96b      	cbnz	r3, 8003954 <_svfiprintf_r+0x34>
 8003938:	2140      	movs	r1, #64	; 0x40
 800393a:	f000 fae3 	bl	8003f04 <_malloc_r>
 800393e:	6020      	str	r0, [r4, #0]
 8003940:	6120      	str	r0, [r4, #16]
 8003942:	b928      	cbnz	r0, 8003950 <_svfiprintf_r+0x30>
 8003944:	230c      	movs	r3, #12
 8003946:	f8c8 3000 	str.w	r3, [r8]
 800394a:	f04f 30ff 	mov.w	r0, #4294967295
 800394e:	e0c8      	b.n	8003ae2 <_svfiprintf_r+0x1c2>
 8003950:	2340      	movs	r3, #64	; 0x40
 8003952:	6163      	str	r3, [r4, #20]
 8003954:	2300      	movs	r3, #0
 8003956:	9309      	str	r3, [sp, #36]	; 0x24
 8003958:	2320      	movs	r3, #32
 800395a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800395e:	2330      	movs	r3, #48	; 0x30
 8003960:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003964:	9503      	str	r5, [sp, #12]
 8003966:	f04f 0b01 	mov.w	fp, #1
 800396a:	4637      	mov	r7, r6
 800396c:	463d      	mov	r5, r7
 800396e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003972:	b10b      	cbz	r3, 8003978 <_svfiprintf_r+0x58>
 8003974:	2b25      	cmp	r3, #37	; 0x25
 8003976:	d13e      	bne.n	80039f6 <_svfiprintf_r+0xd6>
 8003978:	ebb7 0a06 	subs.w	sl, r7, r6
 800397c:	d00b      	beq.n	8003996 <_svfiprintf_r+0x76>
 800397e:	4653      	mov	r3, sl
 8003980:	4632      	mov	r2, r6
 8003982:	4621      	mov	r1, r4
 8003984:	4640      	mov	r0, r8
 8003986:	f7ff ff71 	bl	800386c <__ssputs_r>
 800398a:	3001      	adds	r0, #1
 800398c:	f000 80a4 	beq.w	8003ad8 <_svfiprintf_r+0x1b8>
 8003990:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003992:	4453      	add	r3, sl
 8003994:	9309      	str	r3, [sp, #36]	; 0x24
 8003996:	783b      	ldrb	r3, [r7, #0]
 8003998:	2b00      	cmp	r3, #0
 800399a:	f000 809d 	beq.w	8003ad8 <_svfiprintf_r+0x1b8>
 800399e:	2300      	movs	r3, #0
 80039a0:	f04f 32ff 	mov.w	r2, #4294967295
 80039a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80039a8:	9304      	str	r3, [sp, #16]
 80039aa:	9307      	str	r3, [sp, #28]
 80039ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80039b0:	931a      	str	r3, [sp, #104]	; 0x68
 80039b2:	462f      	mov	r7, r5
 80039b4:	2205      	movs	r2, #5
 80039b6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80039ba:	4850      	ldr	r0, [pc, #320]	; (8003afc <_svfiprintf_r+0x1dc>)
 80039bc:	f7fc fc10 	bl	80001e0 <memchr>
 80039c0:	9b04      	ldr	r3, [sp, #16]
 80039c2:	b9d0      	cbnz	r0, 80039fa <_svfiprintf_r+0xda>
 80039c4:	06d9      	lsls	r1, r3, #27
 80039c6:	bf44      	itt	mi
 80039c8:	2220      	movmi	r2, #32
 80039ca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80039ce:	071a      	lsls	r2, r3, #28
 80039d0:	bf44      	itt	mi
 80039d2:	222b      	movmi	r2, #43	; 0x2b
 80039d4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80039d8:	782a      	ldrb	r2, [r5, #0]
 80039da:	2a2a      	cmp	r2, #42	; 0x2a
 80039dc:	d015      	beq.n	8003a0a <_svfiprintf_r+0xea>
 80039de:	9a07      	ldr	r2, [sp, #28]
 80039e0:	462f      	mov	r7, r5
 80039e2:	2000      	movs	r0, #0
 80039e4:	250a      	movs	r5, #10
 80039e6:	4639      	mov	r1, r7
 80039e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039ec:	3b30      	subs	r3, #48	; 0x30
 80039ee:	2b09      	cmp	r3, #9
 80039f0:	d94d      	bls.n	8003a8e <_svfiprintf_r+0x16e>
 80039f2:	b1b8      	cbz	r0, 8003a24 <_svfiprintf_r+0x104>
 80039f4:	e00f      	b.n	8003a16 <_svfiprintf_r+0xf6>
 80039f6:	462f      	mov	r7, r5
 80039f8:	e7b8      	b.n	800396c <_svfiprintf_r+0x4c>
 80039fa:	4a40      	ldr	r2, [pc, #256]	; (8003afc <_svfiprintf_r+0x1dc>)
 80039fc:	1a80      	subs	r0, r0, r2
 80039fe:	fa0b f000 	lsl.w	r0, fp, r0
 8003a02:	4318      	orrs	r0, r3
 8003a04:	9004      	str	r0, [sp, #16]
 8003a06:	463d      	mov	r5, r7
 8003a08:	e7d3      	b.n	80039b2 <_svfiprintf_r+0x92>
 8003a0a:	9a03      	ldr	r2, [sp, #12]
 8003a0c:	1d11      	adds	r1, r2, #4
 8003a0e:	6812      	ldr	r2, [r2, #0]
 8003a10:	9103      	str	r1, [sp, #12]
 8003a12:	2a00      	cmp	r2, #0
 8003a14:	db01      	blt.n	8003a1a <_svfiprintf_r+0xfa>
 8003a16:	9207      	str	r2, [sp, #28]
 8003a18:	e004      	b.n	8003a24 <_svfiprintf_r+0x104>
 8003a1a:	4252      	negs	r2, r2
 8003a1c:	f043 0302 	orr.w	r3, r3, #2
 8003a20:	9207      	str	r2, [sp, #28]
 8003a22:	9304      	str	r3, [sp, #16]
 8003a24:	783b      	ldrb	r3, [r7, #0]
 8003a26:	2b2e      	cmp	r3, #46	; 0x2e
 8003a28:	d10c      	bne.n	8003a44 <_svfiprintf_r+0x124>
 8003a2a:	787b      	ldrb	r3, [r7, #1]
 8003a2c:	2b2a      	cmp	r3, #42	; 0x2a
 8003a2e:	d133      	bne.n	8003a98 <_svfiprintf_r+0x178>
 8003a30:	9b03      	ldr	r3, [sp, #12]
 8003a32:	1d1a      	adds	r2, r3, #4
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	9203      	str	r2, [sp, #12]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	bfb8      	it	lt
 8003a3c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a40:	3702      	adds	r7, #2
 8003a42:	9305      	str	r3, [sp, #20]
 8003a44:	4d2e      	ldr	r5, [pc, #184]	; (8003b00 <_svfiprintf_r+0x1e0>)
 8003a46:	7839      	ldrb	r1, [r7, #0]
 8003a48:	2203      	movs	r2, #3
 8003a4a:	4628      	mov	r0, r5
 8003a4c:	f7fc fbc8 	bl	80001e0 <memchr>
 8003a50:	b138      	cbz	r0, 8003a62 <_svfiprintf_r+0x142>
 8003a52:	2340      	movs	r3, #64	; 0x40
 8003a54:	1b40      	subs	r0, r0, r5
 8003a56:	fa03 f000 	lsl.w	r0, r3, r0
 8003a5a:	9b04      	ldr	r3, [sp, #16]
 8003a5c:	4303      	orrs	r3, r0
 8003a5e:	3701      	adds	r7, #1
 8003a60:	9304      	str	r3, [sp, #16]
 8003a62:	7839      	ldrb	r1, [r7, #0]
 8003a64:	4827      	ldr	r0, [pc, #156]	; (8003b04 <_svfiprintf_r+0x1e4>)
 8003a66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a6a:	2206      	movs	r2, #6
 8003a6c:	1c7e      	adds	r6, r7, #1
 8003a6e:	f7fc fbb7 	bl	80001e0 <memchr>
 8003a72:	2800      	cmp	r0, #0
 8003a74:	d038      	beq.n	8003ae8 <_svfiprintf_r+0x1c8>
 8003a76:	4b24      	ldr	r3, [pc, #144]	; (8003b08 <_svfiprintf_r+0x1e8>)
 8003a78:	bb13      	cbnz	r3, 8003ac0 <_svfiprintf_r+0x1a0>
 8003a7a:	9b03      	ldr	r3, [sp, #12]
 8003a7c:	3307      	adds	r3, #7
 8003a7e:	f023 0307 	bic.w	r3, r3, #7
 8003a82:	3308      	adds	r3, #8
 8003a84:	9303      	str	r3, [sp, #12]
 8003a86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a88:	444b      	add	r3, r9
 8003a8a:	9309      	str	r3, [sp, #36]	; 0x24
 8003a8c:	e76d      	b.n	800396a <_svfiprintf_r+0x4a>
 8003a8e:	fb05 3202 	mla	r2, r5, r2, r3
 8003a92:	2001      	movs	r0, #1
 8003a94:	460f      	mov	r7, r1
 8003a96:	e7a6      	b.n	80039e6 <_svfiprintf_r+0xc6>
 8003a98:	2300      	movs	r3, #0
 8003a9a:	3701      	adds	r7, #1
 8003a9c:	9305      	str	r3, [sp, #20]
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	250a      	movs	r5, #10
 8003aa2:	4638      	mov	r0, r7
 8003aa4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003aa8:	3a30      	subs	r2, #48	; 0x30
 8003aaa:	2a09      	cmp	r2, #9
 8003aac:	d903      	bls.n	8003ab6 <_svfiprintf_r+0x196>
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d0c8      	beq.n	8003a44 <_svfiprintf_r+0x124>
 8003ab2:	9105      	str	r1, [sp, #20]
 8003ab4:	e7c6      	b.n	8003a44 <_svfiprintf_r+0x124>
 8003ab6:	fb05 2101 	mla	r1, r5, r1, r2
 8003aba:	2301      	movs	r3, #1
 8003abc:	4607      	mov	r7, r0
 8003abe:	e7f0      	b.n	8003aa2 <_svfiprintf_r+0x182>
 8003ac0:	ab03      	add	r3, sp, #12
 8003ac2:	9300      	str	r3, [sp, #0]
 8003ac4:	4622      	mov	r2, r4
 8003ac6:	4b11      	ldr	r3, [pc, #68]	; (8003b0c <_svfiprintf_r+0x1ec>)
 8003ac8:	a904      	add	r1, sp, #16
 8003aca:	4640      	mov	r0, r8
 8003acc:	f3af 8000 	nop.w
 8003ad0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003ad4:	4681      	mov	r9, r0
 8003ad6:	d1d6      	bne.n	8003a86 <_svfiprintf_r+0x166>
 8003ad8:	89a3      	ldrh	r3, [r4, #12]
 8003ada:	065b      	lsls	r3, r3, #25
 8003adc:	f53f af35 	bmi.w	800394a <_svfiprintf_r+0x2a>
 8003ae0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ae2:	b01d      	add	sp, #116	; 0x74
 8003ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ae8:	ab03      	add	r3, sp, #12
 8003aea:	9300      	str	r3, [sp, #0]
 8003aec:	4622      	mov	r2, r4
 8003aee:	4b07      	ldr	r3, [pc, #28]	; (8003b0c <_svfiprintf_r+0x1ec>)
 8003af0:	a904      	add	r1, sp, #16
 8003af2:	4640      	mov	r0, r8
 8003af4:	f000 f882 	bl	8003bfc <_printf_i>
 8003af8:	e7ea      	b.n	8003ad0 <_svfiprintf_r+0x1b0>
 8003afa:	bf00      	nop
 8003afc:	08004624 	.word	0x08004624
 8003b00:	0800462a 	.word	0x0800462a
 8003b04:	0800462e 	.word	0x0800462e
 8003b08:	00000000 	.word	0x00000000
 8003b0c:	0800386d 	.word	0x0800386d

08003b10 <_printf_common>:
 8003b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b14:	4691      	mov	r9, r2
 8003b16:	461f      	mov	r7, r3
 8003b18:	688a      	ldr	r2, [r1, #8]
 8003b1a:	690b      	ldr	r3, [r1, #16]
 8003b1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b20:	4293      	cmp	r3, r2
 8003b22:	bfb8      	it	lt
 8003b24:	4613      	movlt	r3, r2
 8003b26:	f8c9 3000 	str.w	r3, [r9]
 8003b2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b2e:	4606      	mov	r6, r0
 8003b30:	460c      	mov	r4, r1
 8003b32:	b112      	cbz	r2, 8003b3a <_printf_common+0x2a>
 8003b34:	3301      	adds	r3, #1
 8003b36:	f8c9 3000 	str.w	r3, [r9]
 8003b3a:	6823      	ldr	r3, [r4, #0]
 8003b3c:	0699      	lsls	r1, r3, #26
 8003b3e:	bf42      	ittt	mi
 8003b40:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003b44:	3302      	addmi	r3, #2
 8003b46:	f8c9 3000 	strmi.w	r3, [r9]
 8003b4a:	6825      	ldr	r5, [r4, #0]
 8003b4c:	f015 0506 	ands.w	r5, r5, #6
 8003b50:	d107      	bne.n	8003b62 <_printf_common+0x52>
 8003b52:	f104 0a19 	add.w	sl, r4, #25
 8003b56:	68e3      	ldr	r3, [r4, #12]
 8003b58:	f8d9 2000 	ldr.w	r2, [r9]
 8003b5c:	1a9b      	subs	r3, r3, r2
 8003b5e:	42ab      	cmp	r3, r5
 8003b60:	dc28      	bgt.n	8003bb4 <_printf_common+0xa4>
 8003b62:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003b66:	6822      	ldr	r2, [r4, #0]
 8003b68:	3300      	adds	r3, #0
 8003b6a:	bf18      	it	ne
 8003b6c:	2301      	movne	r3, #1
 8003b6e:	0692      	lsls	r2, r2, #26
 8003b70:	d42d      	bmi.n	8003bce <_printf_common+0xbe>
 8003b72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b76:	4639      	mov	r1, r7
 8003b78:	4630      	mov	r0, r6
 8003b7a:	47c0      	blx	r8
 8003b7c:	3001      	adds	r0, #1
 8003b7e:	d020      	beq.n	8003bc2 <_printf_common+0xb2>
 8003b80:	6823      	ldr	r3, [r4, #0]
 8003b82:	68e5      	ldr	r5, [r4, #12]
 8003b84:	f8d9 2000 	ldr.w	r2, [r9]
 8003b88:	f003 0306 	and.w	r3, r3, #6
 8003b8c:	2b04      	cmp	r3, #4
 8003b8e:	bf08      	it	eq
 8003b90:	1aad      	subeq	r5, r5, r2
 8003b92:	68a3      	ldr	r3, [r4, #8]
 8003b94:	6922      	ldr	r2, [r4, #16]
 8003b96:	bf0c      	ite	eq
 8003b98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b9c:	2500      	movne	r5, #0
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	bfc4      	itt	gt
 8003ba2:	1a9b      	subgt	r3, r3, r2
 8003ba4:	18ed      	addgt	r5, r5, r3
 8003ba6:	f04f 0900 	mov.w	r9, #0
 8003baa:	341a      	adds	r4, #26
 8003bac:	454d      	cmp	r5, r9
 8003bae:	d11a      	bne.n	8003be6 <_printf_common+0xd6>
 8003bb0:	2000      	movs	r0, #0
 8003bb2:	e008      	b.n	8003bc6 <_printf_common+0xb6>
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	4652      	mov	r2, sl
 8003bb8:	4639      	mov	r1, r7
 8003bba:	4630      	mov	r0, r6
 8003bbc:	47c0      	blx	r8
 8003bbe:	3001      	adds	r0, #1
 8003bc0:	d103      	bne.n	8003bca <_printf_common+0xba>
 8003bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bca:	3501      	adds	r5, #1
 8003bcc:	e7c3      	b.n	8003b56 <_printf_common+0x46>
 8003bce:	18e1      	adds	r1, r4, r3
 8003bd0:	1c5a      	adds	r2, r3, #1
 8003bd2:	2030      	movs	r0, #48	; 0x30
 8003bd4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003bd8:	4422      	add	r2, r4
 8003bda:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003bde:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003be2:	3302      	adds	r3, #2
 8003be4:	e7c5      	b.n	8003b72 <_printf_common+0x62>
 8003be6:	2301      	movs	r3, #1
 8003be8:	4622      	mov	r2, r4
 8003bea:	4639      	mov	r1, r7
 8003bec:	4630      	mov	r0, r6
 8003bee:	47c0      	blx	r8
 8003bf0:	3001      	adds	r0, #1
 8003bf2:	d0e6      	beq.n	8003bc2 <_printf_common+0xb2>
 8003bf4:	f109 0901 	add.w	r9, r9, #1
 8003bf8:	e7d8      	b.n	8003bac <_printf_common+0x9c>
	...

08003bfc <_printf_i>:
 8003bfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003c00:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003c04:	460c      	mov	r4, r1
 8003c06:	7e09      	ldrb	r1, [r1, #24]
 8003c08:	b085      	sub	sp, #20
 8003c0a:	296e      	cmp	r1, #110	; 0x6e
 8003c0c:	4617      	mov	r7, r2
 8003c0e:	4606      	mov	r6, r0
 8003c10:	4698      	mov	r8, r3
 8003c12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003c14:	f000 80b3 	beq.w	8003d7e <_printf_i+0x182>
 8003c18:	d822      	bhi.n	8003c60 <_printf_i+0x64>
 8003c1a:	2963      	cmp	r1, #99	; 0x63
 8003c1c:	d036      	beq.n	8003c8c <_printf_i+0x90>
 8003c1e:	d80a      	bhi.n	8003c36 <_printf_i+0x3a>
 8003c20:	2900      	cmp	r1, #0
 8003c22:	f000 80b9 	beq.w	8003d98 <_printf_i+0x19c>
 8003c26:	2958      	cmp	r1, #88	; 0x58
 8003c28:	f000 8083 	beq.w	8003d32 <_printf_i+0x136>
 8003c2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c30:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003c34:	e032      	b.n	8003c9c <_printf_i+0xa0>
 8003c36:	2964      	cmp	r1, #100	; 0x64
 8003c38:	d001      	beq.n	8003c3e <_printf_i+0x42>
 8003c3a:	2969      	cmp	r1, #105	; 0x69
 8003c3c:	d1f6      	bne.n	8003c2c <_printf_i+0x30>
 8003c3e:	6820      	ldr	r0, [r4, #0]
 8003c40:	6813      	ldr	r3, [r2, #0]
 8003c42:	0605      	lsls	r5, r0, #24
 8003c44:	f103 0104 	add.w	r1, r3, #4
 8003c48:	d52a      	bpl.n	8003ca0 <_printf_i+0xa4>
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	6011      	str	r1, [r2, #0]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	da03      	bge.n	8003c5a <_printf_i+0x5e>
 8003c52:	222d      	movs	r2, #45	; 0x2d
 8003c54:	425b      	negs	r3, r3
 8003c56:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003c5a:	486f      	ldr	r0, [pc, #444]	; (8003e18 <_printf_i+0x21c>)
 8003c5c:	220a      	movs	r2, #10
 8003c5e:	e039      	b.n	8003cd4 <_printf_i+0xd8>
 8003c60:	2973      	cmp	r1, #115	; 0x73
 8003c62:	f000 809d 	beq.w	8003da0 <_printf_i+0x1a4>
 8003c66:	d808      	bhi.n	8003c7a <_printf_i+0x7e>
 8003c68:	296f      	cmp	r1, #111	; 0x6f
 8003c6a:	d020      	beq.n	8003cae <_printf_i+0xb2>
 8003c6c:	2970      	cmp	r1, #112	; 0x70
 8003c6e:	d1dd      	bne.n	8003c2c <_printf_i+0x30>
 8003c70:	6823      	ldr	r3, [r4, #0]
 8003c72:	f043 0320 	orr.w	r3, r3, #32
 8003c76:	6023      	str	r3, [r4, #0]
 8003c78:	e003      	b.n	8003c82 <_printf_i+0x86>
 8003c7a:	2975      	cmp	r1, #117	; 0x75
 8003c7c:	d017      	beq.n	8003cae <_printf_i+0xb2>
 8003c7e:	2978      	cmp	r1, #120	; 0x78
 8003c80:	d1d4      	bne.n	8003c2c <_printf_i+0x30>
 8003c82:	2378      	movs	r3, #120	; 0x78
 8003c84:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003c88:	4864      	ldr	r0, [pc, #400]	; (8003e1c <_printf_i+0x220>)
 8003c8a:	e055      	b.n	8003d38 <_printf_i+0x13c>
 8003c8c:	6813      	ldr	r3, [r2, #0]
 8003c8e:	1d19      	adds	r1, r3, #4
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	6011      	str	r1, [r2, #0]
 8003c94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e08c      	b.n	8003dba <_printf_i+0x1be>
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	6011      	str	r1, [r2, #0]
 8003ca4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003ca8:	bf18      	it	ne
 8003caa:	b21b      	sxthne	r3, r3
 8003cac:	e7cf      	b.n	8003c4e <_printf_i+0x52>
 8003cae:	6813      	ldr	r3, [r2, #0]
 8003cb0:	6825      	ldr	r5, [r4, #0]
 8003cb2:	1d18      	adds	r0, r3, #4
 8003cb4:	6010      	str	r0, [r2, #0]
 8003cb6:	0628      	lsls	r0, r5, #24
 8003cb8:	d501      	bpl.n	8003cbe <_printf_i+0xc2>
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	e002      	b.n	8003cc4 <_printf_i+0xc8>
 8003cbe:	0668      	lsls	r0, r5, #25
 8003cc0:	d5fb      	bpl.n	8003cba <_printf_i+0xbe>
 8003cc2:	881b      	ldrh	r3, [r3, #0]
 8003cc4:	4854      	ldr	r0, [pc, #336]	; (8003e18 <_printf_i+0x21c>)
 8003cc6:	296f      	cmp	r1, #111	; 0x6f
 8003cc8:	bf14      	ite	ne
 8003cca:	220a      	movne	r2, #10
 8003ccc:	2208      	moveq	r2, #8
 8003cce:	2100      	movs	r1, #0
 8003cd0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003cd4:	6865      	ldr	r5, [r4, #4]
 8003cd6:	60a5      	str	r5, [r4, #8]
 8003cd8:	2d00      	cmp	r5, #0
 8003cda:	f2c0 8095 	blt.w	8003e08 <_printf_i+0x20c>
 8003cde:	6821      	ldr	r1, [r4, #0]
 8003ce0:	f021 0104 	bic.w	r1, r1, #4
 8003ce4:	6021      	str	r1, [r4, #0]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d13d      	bne.n	8003d66 <_printf_i+0x16a>
 8003cea:	2d00      	cmp	r5, #0
 8003cec:	f040 808e 	bne.w	8003e0c <_printf_i+0x210>
 8003cf0:	4665      	mov	r5, ip
 8003cf2:	2a08      	cmp	r2, #8
 8003cf4:	d10b      	bne.n	8003d0e <_printf_i+0x112>
 8003cf6:	6823      	ldr	r3, [r4, #0]
 8003cf8:	07db      	lsls	r3, r3, #31
 8003cfa:	d508      	bpl.n	8003d0e <_printf_i+0x112>
 8003cfc:	6923      	ldr	r3, [r4, #16]
 8003cfe:	6862      	ldr	r2, [r4, #4]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	bfde      	ittt	le
 8003d04:	2330      	movle	r3, #48	; 0x30
 8003d06:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003d0a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003d0e:	ebac 0305 	sub.w	r3, ip, r5
 8003d12:	6123      	str	r3, [r4, #16]
 8003d14:	f8cd 8000 	str.w	r8, [sp]
 8003d18:	463b      	mov	r3, r7
 8003d1a:	aa03      	add	r2, sp, #12
 8003d1c:	4621      	mov	r1, r4
 8003d1e:	4630      	mov	r0, r6
 8003d20:	f7ff fef6 	bl	8003b10 <_printf_common>
 8003d24:	3001      	adds	r0, #1
 8003d26:	d14d      	bne.n	8003dc4 <_printf_i+0x1c8>
 8003d28:	f04f 30ff 	mov.w	r0, #4294967295
 8003d2c:	b005      	add	sp, #20
 8003d2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003d32:	4839      	ldr	r0, [pc, #228]	; (8003e18 <_printf_i+0x21c>)
 8003d34:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003d38:	6813      	ldr	r3, [r2, #0]
 8003d3a:	6821      	ldr	r1, [r4, #0]
 8003d3c:	1d1d      	adds	r5, r3, #4
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	6015      	str	r5, [r2, #0]
 8003d42:	060a      	lsls	r2, r1, #24
 8003d44:	d50b      	bpl.n	8003d5e <_printf_i+0x162>
 8003d46:	07ca      	lsls	r2, r1, #31
 8003d48:	bf44      	itt	mi
 8003d4a:	f041 0120 	orrmi.w	r1, r1, #32
 8003d4e:	6021      	strmi	r1, [r4, #0]
 8003d50:	b91b      	cbnz	r3, 8003d5a <_printf_i+0x15e>
 8003d52:	6822      	ldr	r2, [r4, #0]
 8003d54:	f022 0220 	bic.w	r2, r2, #32
 8003d58:	6022      	str	r2, [r4, #0]
 8003d5a:	2210      	movs	r2, #16
 8003d5c:	e7b7      	b.n	8003cce <_printf_i+0xd2>
 8003d5e:	064d      	lsls	r5, r1, #25
 8003d60:	bf48      	it	mi
 8003d62:	b29b      	uxthmi	r3, r3
 8003d64:	e7ef      	b.n	8003d46 <_printf_i+0x14a>
 8003d66:	4665      	mov	r5, ip
 8003d68:	fbb3 f1f2 	udiv	r1, r3, r2
 8003d6c:	fb02 3311 	mls	r3, r2, r1, r3
 8003d70:	5cc3      	ldrb	r3, [r0, r3]
 8003d72:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003d76:	460b      	mov	r3, r1
 8003d78:	2900      	cmp	r1, #0
 8003d7a:	d1f5      	bne.n	8003d68 <_printf_i+0x16c>
 8003d7c:	e7b9      	b.n	8003cf2 <_printf_i+0xf6>
 8003d7e:	6813      	ldr	r3, [r2, #0]
 8003d80:	6825      	ldr	r5, [r4, #0]
 8003d82:	6961      	ldr	r1, [r4, #20]
 8003d84:	1d18      	adds	r0, r3, #4
 8003d86:	6010      	str	r0, [r2, #0]
 8003d88:	0628      	lsls	r0, r5, #24
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	d501      	bpl.n	8003d92 <_printf_i+0x196>
 8003d8e:	6019      	str	r1, [r3, #0]
 8003d90:	e002      	b.n	8003d98 <_printf_i+0x19c>
 8003d92:	066a      	lsls	r2, r5, #25
 8003d94:	d5fb      	bpl.n	8003d8e <_printf_i+0x192>
 8003d96:	8019      	strh	r1, [r3, #0]
 8003d98:	2300      	movs	r3, #0
 8003d9a:	6123      	str	r3, [r4, #16]
 8003d9c:	4665      	mov	r5, ip
 8003d9e:	e7b9      	b.n	8003d14 <_printf_i+0x118>
 8003da0:	6813      	ldr	r3, [r2, #0]
 8003da2:	1d19      	adds	r1, r3, #4
 8003da4:	6011      	str	r1, [r2, #0]
 8003da6:	681d      	ldr	r5, [r3, #0]
 8003da8:	6862      	ldr	r2, [r4, #4]
 8003daa:	2100      	movs	r1, #0
 8003dac:	4628      	mov	r0, r5
 8003dae:	f7fc fa17 	bl	80001e0 <memchr>
 8003db2:	b108      	cbz	r0, 8003db8 <_printf_i+0x1bc>
 8003db4:	1b40      	subs	r0, r0, r5
 8003db6:	6060      	str	r0, [r4, #4]
 8003db8:	6863      	ldr	r3, [r4, #4]
 8003dba:	6123      	str	r3, [r4, #16]
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dc2:	e7a7      	b.n	8003d14 <_printf_i+0x118>
 8003dc4:	6923      	ldr	r3, [r4, #16]
 8003dc6:	462a      	mov	r2, r5
 8003dc8:	4639      	mov	r1, r7
 8003dca:	4630      	mov	r0, r6
 8003dcc:	47c0      	blx	r8
 8003dce:	3001      	adds	r0, #1
 8003dd0:	d0aa      	beq.n	8003d28 <_printf_i+0x12c>
 8003dd2:	6823      	ldr	r3, [r4, #0]
 8003dd4:	079b      	lsls	r3, r3, #30
 8003dd6:	d413      	bmi.n	8003e00 <_printf_i+0x204>
 8003dd8:	68e0      	ldr	r0, [r4, #12]
 8003dda:	9b03      	ldr	r3, [sp, #12]
 8003ddc:	4298      	cmp	r0, r3
 8003dde:	bfb8      	it	lt
 8003de0:	4618      	movlt	r0, r3
 8003de2:	e7a3      	b.n	8003d2c <_printf_i+0x130>
 8003de4:	2301      	movs	r3, #1
 8003de6:	464a      	mov	r2, r9
 8003de8:	4639      	mov	r1, r7
 8003dea:	4630      	mov	r0, r6
 8003dec:	47c0      	blx	r8
 8003dee:	3001      	adds	r0, #1
 8003df0:	d09a      	beq.n	8003d28 <_printf_i+0x12c>
 8003df2:	3501      	adds	r5, #1
 8003df4:	68e3      	ldr	r3, [r4, #12]
 8003df6:	9a03      	ldr	r2, [sp, #12]
 8003df8:	1a9b      	subs	r3, r3, r2
 8003dfa:	42ab      	cmp	r3, r5
 8003dfc:	dcf2      	bgt.n	8003de4 <_printf_i+0x1e8>
 8003dfe:	e7eb      	b.n	8003dd8 <_printf_i+0x1dc>
 8003e00:	2500      	movs	r5, #0
 8003e02:	f104 0919 	add.w	r9, r4, #25
 8003e06:	e7f5      	b.n	8003df4 <_printf_i+0x1f8>
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d1ac      	bne.n	8003d66 <_printf_i+0x16a>
 8003e0c:	7803      	ldrb	r3, [r0, #0]
 8003e0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e12:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e16:	e76c      	b.n	8003cf2 <_printf_i+0xf6>
 8003e18:	08004635 	.word	0x08004635
 8003e1c:	08004646 	.word	0x08004646

08003e20 <memcpy>:
 8003e20:	b510      	push	{r4, lr}
 8003e22:	1e43      	subs	r3, r0, #1
 8003e24:	440a      	add	r2, r1
 8003e26:	4291      	cmp	r1, r2
 8003e28:	d100      	bne.n	8003e2c <memcpy+0xc>
 8003e2a:	bd10      	pop	{r4, pc}
 8003e2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e34:	e7f7      	b.n	8003e26 <memcpy+0x6>

08003e36 <memmove>:
 8003e36:	4288      	cmp	r0, r1
 8003e38:	b510      	push	{r4, lr}
 8003e3a:	eb01 0302 	add.w	r3, r1, r2
 8003e3e:	d807      	bhi.n	8003e50 <memmove+0x1a>
 8003e40:	1e42      	subs	r2, r0, #1
 8003e42:	4299      	cmp	r1, r3
 8003e44:	d00a      	beq.n	8003e5c <memmove+0x26>
 8003e46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e4a:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003e4e:	e7f8      	b.n	8003e42 <memmove+0xc>
 8003e50:	4283      	cmp	r3, r0
 8003e52:	d9f5      	bls.n	8003e40 <memmove+0xa>
 8003e54:	1881      	adds	r1, r0, r2
 8003e56:	1ad2      	subs	r2, r2, r3
 8003e58:	42d3      	cmn	r3, r2
 8003e5a:	d100      	bne.n	8003e5e <memmove+0x28>
 8003e5c:	bd10      	pop	{r4, pc}
 8003e5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e62:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003e66:	e7f7      	b.n	8003e58 <memmove+0x22>

08003e68 <_free_r>:
 8003e68:	b538      	push	{r3, r4, r5, lr}
 8003e6a:	4605      	mov	r5, r0
 8003e6c:	2900      	cmp	r1, #0
 8003e6e:	d045      	beq.n	8003efc <_free_r+0x94>
 8003e70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e74:	1f0c      	subs	r4, r1, #4
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	bfb8      	it	lt
 8003e7a:	18e4      	addlt	r4, r4, r3
 8003e7c:	f000 f8d2 	bl	8004024 <__malloc_lock>
 8003e80:	4a1f      	ldr	r2, [pc, #124]	; (8003f00 <_free_r+0x98>)
 8003e82:	6813      	ldr	r3, [r2, #0]
 8003e84:	4610      	mov	r0, r2
 8003e86:	b933      	cbnz	r3, 8003e96 <_free_r+0x2e>
 8003e88:	6063      	str	r3, [r4, #4]
 8003e8a:	6014      	str	r4, [r2, #0]
 8003e8c:	4628      	mov	r0, r5
 8003e8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e92:	f000 b8c8 	b.w	8004026 <__malloc_unlock>
 8003e96:	42a3      	cmp	r3, r4
 8003e98:	d90c      	bls.n	8003eb4 <_free_r+0x4c>
 8003e9a:	6821      	ldr	r1, [r4, #0]
 8003e9c:	1862      	adds	r2, r4, r1
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	bf04      	itt	eq
 8003ea2:	681a      	ldreq	r2, [r3, #0]
 8003ea4:	685b      	ldreq	r3, [r3, #4]
 8003ea6:	6063      	str	r3, [r4, #4]
 8003ea8:	bf04      	itt	eq
 8003eaa:	1852      	addeq	r2, r2, r1
 8003eac:	6022      	streq	r2, [r4, #0]
 8003eae:	6004      	str	r4, [r0, #0]
 8003eb0:	e7ec      	b.n	8003e8c <_free_r+0x24>
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	685a      	ldr	r2, [r3, #4]
 8003eb6:	b10a      	cbz	r2, 8003ebc <_free_r+0x54>
 8003eb8:	42a2      	cmp	r2, r4
 8003eba:	d9fa      	bls.n	8003eb2 <_free_r+0x4a>
 8003ebc:	6819      	ldr	r1, [r3, #0]
 8003ebe:	1858      	adds	r0, r3, r1
 8003ec0:	42a0      	cmp	r0, r4
 8003ec2:	d10b      	bne.n	8003edc <_free_r+0x74>
 8003ec4:	6820      	ldr	r0, [r4, #0]
 8003ec6:	4401      	add	r1, r0
 8003ec8:	1858      	adds	r0, r3, r1
 8003eca:	4282      	cmp	r2, r0
 8003ecc:	6019      	str	r1, [r3, #0]
 8003ece:	d1dd      	bne.n	8003e8c <_free_r+0x24>
 8003ed0:	6810      	ldr	r0, [r2, #0]
 8003ed2:	6852      	ldr	r2, [r2, #4]
 8003ed4:	605a      	str	r2, [r3, #4]
 8003ed6:	4401      	add	r1, r0
 8003ed8:	6019      	str	r1, [r3, #0]
 8003eda:	e7d7      	b.n	8003e8c <_free_r+0x24>
 8003edc:	d902      	bls.n	8003ee4 <_free_r+0x7c>
 8003ede:	230c      	movs	r3, #12
 8003ee0:	602b      	str	r3, [r5, #0]
 8003ee2:	e7d3      	b.n	8003e8c <_free_r+0x24>
 8003ee4:	6820      	ldr	r0, [r4, #0]
 8003ee6:	1821      	adds	r1, r4, r0
 8003ee8:	428a      	cmp	r2, r1
 8003eea:	bf04      	itt	eq
 8003eec:	6811      	ldreq	r1, [r2, #0]
 8003eee:	6852      	ldreq	r2, [r2, #4]
 8003ef0:	6062      	str	r2, [r4, #4]
 8003ef2:	bf04      	itt	eq
 8003ef4:	1809      	addeq	r1, r1, r0
 8003ef6:	6021      	streq	r1, [r4, #0]
 8003ef8:	605c      	str	r4, [r3, #4]
 8003efa:	e7c7      	b.n	8003e8c <_free_r+0x24>
 8003efc:	bd38      	pop	{r3, r4, r5, pc}
 8003efe:	bf00      	nop
 8003f00:	2000009c 	.word	0x2000009c

08003f04 <_malloc_r>:
 8003f04:	b570      	push	{r4, r5, r6, lr}
 8003f06:	1ccd      	adds	r5, r1, #3
 8003f08:	f025 0503 	bic.w	r5, r5, #3
 8003f0c:	3508      	adds	r5, #8
 8003f0e:	2d0c      	cmp	r5, #12
 8003f10:	bf38      	it	cc
 8003f12:	250c      	movcc	r5, #12
 8003f14:	2d00      	cmp	r5, #0
 8003f16:	4606      	mov	r6, r0
 8003f18:	db01      	blt.n	8003f1e <_malloc_r+0x1a>
 8003f1a:	42a9      	cmp	r1, r5
 8003f1c:	d903      	bls.n	8003f26 <_malloc_r+0x22>
 8003f1e:	230c      	movs	r3, #12
 8003f20:	6033      	str	r3, [r6, #0]
 8003f22:	2000      	movs	r0, #0
 8003f24:	bd70      	pop	{r4, r5, r6, pc}
 8003f26:	f000 f87d 	bl	8004024 <__malloc_lock>
 8003f2a:	4a21      	ldr	r2, [pc, #132]	; (8003fb0 <_malloc_r+0xac>)
 8003f2c:	6814      	ldr	r4, [r2, #0]
 8003f2e:	4621      	mov	r1, r4
 8003f30:	b991      	cbnz	r1, 8003f58 <_malloc_r+0x54>
 8003f32:	4c20      	ldr	r4, [pc, #128]	; (8003fb4 <_malloc_r+0xb0>)
 8003f34:	6823      	ldr	r3, [r4, #0]
 8003f36:	b91b      	cbnz	r3, 8003f40 <_malloc_r+0x3c>
 8003f38:	4630      	mov	r0, r6
 8003f3a:	f000 f863 	bl	8004004 <_sbrk_r>
 8003f3e:	6020      	str	r0, [r4, #0]
 8003f40:	4629      	mov	r1, r5
 8003f42:	4630      	mov	r0, r6
 8003f44:	f000 f85e 	bl	8004004 <_sbrk_r>
 8003f48:	1c43      	adds	r3, r0, #1
 8003f4a:	d124      	bne.n	8003f96 <_malloc_r+0x92>
 8003f4c:	230c      	movs	r3, #12
 8003f4e:	6033      	str	r3, [r6, #0]
 8003f50:	4630      	mov	r0, r6
 8003f52:	f000 f868 	bl	8004026 <__malloc_unlock>
 8003f56:	e7e4      	b.n	8003f22 <_malloc_r+0x1e>
 8003f58:	680b      	ldr	r3, [r1, #0]
 8003f5a:	1b5b      	subs	r3, r3, r5
 8003f5c:	d418      	bmi.n	8003f90 <_malloc_r+0x8c>
 8003f5e:	2b0b      	cmp	r3, #11
 8003f60:	d90f      	bls.n	8003f82 <_malloc_r+0x7e>
 8003f62:	600b      	str	r3, [r1, #0]
 8003f64:	50cd      	str	r5, [r1, r3]
 8003f66:	18cc      	adds	r4, r1, r3
 8003f68:	4630      	mov	r0, r6
 8003f6a:	f000 f85c 	bl	8004026 <__malloc_unlock>
 8003f6e:	f104 000b 	add.w	r0, r4, #11
 8003f72:	1d23      	adds	r3, r4, #4
 8003f74:	f020 0007 	bic.w	r0, r0, #7
 8003f78:	1ac3      	subs	r3, r0, r3
 8003f7a:	d0d3      	beq.n	8003f24 <_malloc_r+0x20>
 8003f7c:	425a      	negs	r2, r3
 8003f7e:	50e2      	str	r2, [r4, r3]
 8003f80:	e7d0      	b.n	8003f24 <_malloc_r+0x20>
 8003f82:	428c      	cmp	r4, r1
 8003f84:	684b      	ldr	r3, [r1, #4]
 8003f86:	bf16      	itet	ne
 8003f88:	6063      	strne	r3, [r4, #4]
 8003f8a:	6013      	streq	r3, [r2, #0]
 8003f8c:	460c      	movne	r4, r1
 8003f8e:	e7eb      	b.n	8003f68 <_malloc_r+0x64>
 8003f90:	460c      	mov	r4, r1
 8003f92:	6849      	ldr	r1, [r1, #4]
 8003f94:	e7cc      	b.n	8003f30 <_malloc_r+0x2c>
 8003f96:	1cc4      	adds	r4, r0, #3
 8003f98:	f024 0403 	bic.w	r4, r4, #3
 8003f9c:	42a0      	cmp	r0, r4
 8003f9e:	d005      	beq.n	8003fac <_malloc_r+0xa8>
 8003fa0:	1a21      	subs	r1, r4, r0
 8003fa2:	4630      	mov	r0, r6
 8003fa4:	f000 f82e 	bl	8004004 <_sbrk_r>
 8003fa8:	3001      	adds	r0, #1
 8003faa:	d0cf      	beq.n	8003f4c <_malloc_r+0x48>
 8003fac:	6025      	str	r5, [r4, #0]
 8003fae:	e7db      	b.n	8003f68 <_malloc_r+0x64>
 8003fb0:	2000009c 	.word	0x2000009c
 8003fb4:	200000a0 	.word	0x200000a0

08003fb8 <_realloc_r>:
 8003fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fba:	4607      	mov	r7, r0
 8003fbc:	4614      	mov	r4, r2
 8003fbe:	460e      	mov	r6, r1
 8003fc0:	b921      	cbnz	r1, 8003fcc <_realloc_r+0x14>
 8003fc2:	4611      	mov	r1, r2
 8003fc4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003fc8:	f7ff bf9c 	b.w	8003f04 <_malloc_r>
 8003fcc:	b922      	cbnz	r2, 8003fd8 <_realloc_r+0x20>
 8003fce:	f7ff ff4b 	bl	8003e68 <_free_r>
 8003fd2:	4625      	mov	r5, r4
 8003fd4:	4628      	mov	r0, r5
 8003fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fd8:	f000 f826 	bl	8004028 <_malloc_usable_size_r>
 8003fdc:	42a0      	cmp	r0, r4
 8003fde:	d20f      	bcs.n	8004000 <_realloc_r+0x48>
 8003fe0:	4621      	mov	r1, r4
 8003fe2:	4638      	mov	r0, r7
 8003fe4:	f7ff ff8e 	bl	8003f04 <_malloc_r>
 8003fe8:	4605      	mov	r5, r0
 8003fea:	2800      	cmp	r0, #0
 8003fec:	d0f2      	beq.n	8003fd4 <_realloc_r+0x1c>
 8003fee:	4631      	mov	r1, r6
 8003ff0:	4622      	mov	r2, r4
 8003ff2:	f7ff ff15 	bl	8003e20 <memcpy>
 8003ff6:	4631      	mov	r1, r6
 8003ff8:	4638      	mov	r0, r7
 8003ffa:	f7ff ff35 	bl	8003e68 <_free_r>
 8003ffe:	e7e9      	b.n	8003fd4 <_realloc_r+0x1c>
 8004000:	4635      	mov	r5, r6
 8004002:	e7e7      	b.n	8003fd4 <_realloc_r+0x1c>

08004004 <_sbrk_r>:
 8004004:	b538      	push	{r3, r4, r5, lr}
 8004006:	4c06      	ldr	r4, [pc, #24]	; (8004020 <_sbrk_r+0x1c>)
 8004008:	2300      	movs	r3, #0
 800400a:	4605      	mov	r5, r0
 800400c:	4608      	mov	r0, r1
 800400e:	6023      	str	r3, [r4, #0]
 8004010:	f7fd fafa 	bl	8001608 <_sbrk>
 8004014:	1c43      	adds	r3, r0, #1
 8004016:	d102      	bne.n	800401e <_sbrk_r+0x1a>
 8004018:	6823      	ldr	r3, [r4, #0]
 800401a:	b103      	cbz	r3, 800401e <_sbrk_r+0x1a>
 800401c:	602b      	str	r3, [r5, #0]
 800401e:	bd38      	pop	{r3, r4, r5, pc}
 8004020:	2000025c 	.word	0x2000025c

08004024 <__malloc_lock>:
 8004024:	4770      	bx	lr

08004026 <__malloc_unlock>:
 8004026:	4770      	bx	lr

08004028 <_malloc_usable_size_r>:
 8004028:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800402c:	1f18      	subs	r0, r3, #4
 800402e:	2b00      	cmp	r3, #0
 8004030:	bfbc      	itt	lt
 8004032:	580b      	ldrlt	r3, [r1, r0]
 8004034:	18c0      	addlt	r0, r0, r3
 8004036:	4770      	bx	lr

08004038 <_init>:
 8004038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800403a:	bf00      	nop
 800403c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800403e:	bc08      	pop	{r3}
 8004040:	469e      	mov	lr, r3
 8004042:	4770      	bx	lr

08004044 <_fini>:
 8004044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004046:	bf00      	nop
 8004048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800404a:	bc08      	pop	{r3}
 800404c:	469e      	mov	lr, r3
 800404e:	4770      	bx	lr
