============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/td/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ASUS
   Run Date =   Mon Oct  2 19:06:12 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "open_project CortexM0_SOC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../../../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../../../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/final/td/rtl/global_def.v in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../../../rtl/CortexM0_SoC.v' in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(71)
HDL-1007 : undeclared symbol 'row_beep', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(74)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(97)
HDL-7007 CRITICAL-WARNING: 'data' is already implicitly declared on line 97 in ../../../rtl/CortexM0_SoC.v(137)
HDL-7007 CRITICAL-WARNING: 'clk' is already implicitly declared on line 71 in ../../../rtl/CortexM0_SoC.v(217)
HDL-1007 : undeclared symbol 'interrupt_UART1', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1022)
HDL-1007 : undeclared symbol 'interrupt_UART2', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1055)
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO.v
HDL-1007 : analyze verilog file ../../../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../AHBlite_PAJ_IIC.v
HDL-1007 : analyze verilog file ../../../rtl/out/AND.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM1.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM2.v
HDL-1007 : analyze verilog file ../../../rtl/out/BlockROM3.v
HDL-1007 : analyze verilog file ../../../rtl/out/addr_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_cnt.v
HDL-1007 : analyze verilog file ../../../rtl/out/beat_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/bzmusic_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/out/tune_pwm.v
HDL-1007 : analyze verilog file ../../key_16.v
HDL-1007 : analyze verilog file ../../../lcd/AHBlite_LCD.v
HDL-1007 : analyze verilog file ../../../lcd/AddrIni.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM16.v
HDL-1007 : analyze verilog file ../../../lcd/BlockROM9.v
HDL-1007 : analyze verilog file ../../../lcd/LCD_INI.v
HDL-1007 : analyze verilog file ../../../lcd/WriteCtrl.v
HDL-1007 : analyze verilog file ../../AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/PLL.v(96)
HDL-1007 : analyze verilog file ../../clkuart_pwm_uart2.v
RUN-1001 : Project manager successfully analyzed 39 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SOC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SOC_gate.db" in  1.267246s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (99.9%)

RUN-1004 : used memory is 211 MB, reserved memory is 187 MB, peak memory is 215 MB
RUN-1002 : start command "read_sdc ../../../Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CLK_gen/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_dup_1 is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net kb/HCLK is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_dup_4 is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_dup_4 is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "keyboard/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_gen/clk0_out as clock net
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net kb/HCLK as clock net
SYN-4025 : Tag rtl::Net keyboard/scan_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard/scan_clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8087 instances
RUN-0007 : 6083 luts, 1703 seqs, 123 mslices, 72 lslices, 82 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8714 nets
RUN-1001 : 4426 nets have 2 pins
RUN-1001 : 3148 nets have [3 - 5] pins
RUN-1001 : 686 nets have [6 - 10] pins
RUN-1001 : 261 nets have [11 - 20] pins
RUN-1001 : 177 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     287     
RUN-1001 :   No   |  No   |  Yes  |     470     
RUN-1001 :   No   |  Yes  |  No   |     16      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     159     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  39   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 51
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8085 instances, 6083 luts, 1703 seqs, 195 slices, 31 macros(195 instances: 123 mslices 72 lslices)
PHY-0007 : Cell area utilization is 33%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39056, tnet num: 8624, tinst num: 8085, tnode num: 44333, tedge num: 63297.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.098722s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.06421e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8085.
PHY-3001 : Level 1 #clusters 1211.
PHY-3001 : End clustering;  0.113787s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (109.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 640846, overlap = 256.031
PHY-3002 : Step(2): len = 552315, overlap = 283.375
PHY-3002 : Step(3): len = 389691, overlap = 367.094
PHY-3002 : Step(4): len = 352070, overlap = 391.438
PHY-3002 : Step(5): len = 271535, overlap = 445.094
PHY-3002 : Step(6): len = 237722, overlap = 481.531
PHY-3002 : Step(7): len = 194139, overlap = 525.906
PHY-3002 : Step(8): len = 177912, overlap = 538.062
PHY-3002 : Step(9): len = 156858, overlap = 556.781
PHY-3002 : Step(10): len = 145834, overlap = 573.125
PHY-3002 : Step(11): len = 130669, overlap = 594.719
PHY-3002 : Step(12): len = 116624, overlap = 609.562
PHY-3002 : Step(13): len = 104780, overlap = 637.406
PHY-3002 : Step(14): len = 95816.7, overlap = 641.562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.86537e-06
PHY-3002 : Step(15): len = 101896, overlap = 632.875
PHY-3002 : Step(16): len = 118116, overlap = 618.812
PHY-3002 : Step(17): len = 122357, overlap = 613.031
PHY-3002 : Step(18): len = 127090, overlap = 593.281
PHY-3002 : Step(19): len = 127363, overlap = 583.875
PHY-3002 : Step(20): len = 129300, overlap = 591.594
PHY-3002 : Step(21): len = 129860, overlap = 582.906
PHY-3002 : Step(22): len = 134293, overlap = 572.031
PHY-3002 : Step(23): len = 137620, overlap = 553.75
PHY-3002 : Step(24): len = 140126, overlap = 535.375
PHY-3002 : Step(25): len = 141330, overlap = 537.125
PHY-3002 : Step(26): len = 140518, overlap = 531.531
PHY-3002 : Step(27): len = 140011, overlap = 522.875
PHY-3002 : Step(28): len = 139061, overlap = 525.781
PHY-3002 : Step(29): len = 139263, overlap = 535
PHY-3002 : Step(30): len = 137975, overlap = 549.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.73075e-06
PHY-3002 : Step(31): len = 148790, overlap = 541.625
PHY-3002 : Step(32): len = 160486, overlap = 498.25
PHY-3002 : Step(33): len = 165731, overlap = 483.375
PHY-3002 : Step(34): len = 169277, overlap = 477.125
PHY-3002 : Step(35): len = 169578, overlap = 474.938
PHY-3002 : Step(36): len = 168718, overlap = 473.344
PHY-3002 : Step(37): len = 168339, overlap = 480.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.46149e-06
PHY-3002 : Step(38): len = 188530, overlap = 464.688
PHY-3002 : Step(39): len = 203562, overlap = 446.219
PHY-3002 : Step(40): len = 210887, overlap = 421.125
PHY-3002 : Step(41): len = 212826, overlap = 408.594
PHY-3002 : Step(42): len = 211990, overlap = 408.625
PHY-3002 : Step(43): len = 208151, overlap = 413.625
PHY-3002 : Step(44): len = 205431, overlap = 419.812
PHY-3002 : Step(45): len = 204387, overlap = 424.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.4923e-05
PHY-3002 : Step(46): len = 229119, overlap = 379.125
PHY-3002 : Step(47): len = 246996, overlap = 320.156
PHY-3002 : Step(48): len = 257223, overlap = 297.312
PHY-3002 : Step(49): len = 260475, overlap = 276
PHY-3002 : Step(50): len = 260290, overlap = 271.781
PHY-3002 : Step(51): len = 258505, overlap = 274.594
PHY-3002 : Step(52): len = 256229, overlap = 275.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.9846e-05
PHY-3002 : Step(53): len = 282476, overlap = 243.312
PHY-3002 : Step(54): len = 300720, overlap = 220.156
PHY-3002 : Step(55): len = 308629, overlap = 202
PHY-3002 : Step(56): len = 311893, overlap = 193
PHY-3002 : Step(57): len = 312383, overlap = 192.156
PHY-3002 : Step(58): len = 311724, overlap = 195.969
PHY-3002 : Step(59): len = 309613, overlap = 195.75
PHY-3002 : Step(60): len = 308417, overlap = 185.125
PHY-3002 : Step(61): len = 308412, overlap = 184.406
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.96919e-05
PHY-3002 : Step(62): len = 333344, overlap = 162.25
PHY-3002 : Step(63): len = 349499, overlap = 124.031
PHY-3002 : Step(64): len = 357387, overlap = 112.5
PHY-3002 : Step(65): len = 361113, overlap = 115.531
PHY-3002 : Step(66): len = 362737, overlap = 111.125
PHY-3002 : Step(67): len = 362434, overlap = 104.188
PHY-3002 : Step(68): len = 359149, overlap = 98.9688
PHY-3002 : Step(69): len = 357547, overlap = 103
PHY-3002 : Step(70): len = 358123, overlap = 104.656
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000119384
PHY-3002 : Step(71): len = 382194, overlap = 89.9375
PHY-3002 : Step(72): len = 396257, overlap = 73.8438
PHY-3002 : Step(73): len = 399177, overlap = 85.6562
PHY-3002 : Step(74): len = 400913, overlap = 86.9062
PHY-3002 : Step(75): len = 401954, overlap = 78.7188
PHY-3002 : Step(76): len = 402143, overlap = 85.9375
PHY-3002 : Step(77): len = 401505, overlap = 88.7812
PHY-3002 : Step(78): len = 401786, overlap = 89.4688
PHY-3002 : Step(79): len = 402324, overlap = 94
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000238768
PHY-3002 : Step(80): len = 419395, overlap = 68.3438
PHY-3002 : Step(81): len = 430629, overlap = 65
PHY-3002 : Step(82): len = 434244, overlap = 63.9375
PHY-3002 : Step(83): len = 437140, overlap = 66.7188
PHY-3002 : Step(84): len = 440084, overlap = 69.7812
PHY-3002 : Step(85): len = 442571, overlap = 68.9375
PHY-3002 : Step(86): len = 442093, overlap = 67.0938
PHY-3002 : Step(87): len = 441748, overlap = 67.7812
PHY-3002 : Step(88): len = 441942, overlap = 71.1875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000477535
PHY-3002 : Step(89): len = 451499, overlap = 70.6562
PHY-3002 : Step(90): len = 458138, overlap = 69.6562
PHY-3002 : Step(91): len = 460880, overlap = 68
PHY-3002 : Step(92): len = 462880, overlap = 70.4375
PHY-3002 : Step(93): len = 465207, overlap = 67.8438
PHY-3002 : Step(94): len = 466839, overlap = 69.7812
PHY-3002 : Step(95): len = 466957, overlap = 71.375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000901578
PHY-3002 : Step(96): len = 473490, overlap = 64.4375
PHY-3002 : Step(97): len = 478734, overlap = 56.4375
PHY-3002 : Step(98): len = 480498, overlap = 62.4062
PHY-3002 : Step(99): len = 482704, overlap = 60.3438
PHY-3002 : Step(100): len = 486113, overlap = 54.0938
PHY-3002 : Step(101): len = 488871, overlap = 49.3438
PHY-3002 : Step(102): len = 489544, overlap = 45.6875
PHY-3002 : Step(103): len = 490123, overlap = 44
PHY-3002 : Step(104): len = 491058, overlap = 44.9375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00175788
PHY-3002 : Step(105): len = 494971, overlap = 44.0625
PHY-3002 : Step(106): len = 499401, overlap = 39
PHY-3002 : Step(107): len = 502894, overlap = 43.5
PHY-3002 : Step(108): len = 505853, overlap = 43.75
PHY-3002 : Step(109): len = 509520, overlap = 34.5625
PHY-3002 : Step(110): len = 513050, overlap = 33.8125
PHY-3002 : Step(111): len = 513141, overlap = 33.875
PHY-3002 : Step(112): len = 512883, overlap = 33.875
PHY-3002 : Step(113): len = 512627, overlap = 33.9062
PHY-3002 : Step(114): len = 511753, overlap = 38.25
PHY-3002 : Step(115): len = 510572, overlap = 39.125
PHY-3002 : Step(116): len = 509268, overlap = 39.125
PHY-3002 : Step(117): len = 508878, overlap = 40.0625
PHY-3002 : Step(118): len = 512891, overlap = 30.5312
PHY-3002 : Step(119): len = 513287, overlap = 31.9688
PHY-3002 : Step(120): len = 513376, overlap = 32.4375
PHY-3002 : Step(121): len = 512472, overlap = 36.5938
PHY-3002 : Step(122): len = 512895, overlap = 34.9688
PHY-3002 : Step(123): len = 512874, overlap = 38.4375
PHY-3002 : Step(124): len = 512259, overlap = 38.5
PHY-3002 : Step(125): len = 511745, overlap = 29.5
PHY-3002 : Step(126): len = 511343, overlap = 29.5
PHY-3002 : Step(127): len = 510896, overlap = 29.6875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00343139
PHY-3002 : Step(128): len = 513526, overlap = 34.25
PHY-3002 : Step(129): len = 515373, overlap = 34
PHY-3002 : Step(130): len = 516105, overlap = 34
PHY-3002 : Step(131): len = 517093, overlap = 30.2188
PHY-3002 : Step(132): len = 518544, overlap = 26.6562
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0062912
PHY-3002 : Step(133): len = 519820, overlap = 31.1562
PHY-3002 : Step(134): len = 522165, overlap = 31.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017973s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (86.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8714.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 667928, over cnt = 1227(3%), over = 5445, worst = 41
PHY-1001 : End global iterations;  0.626302s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (124.7%)

PHY-1001 : Congestion index: top1 = 74.55, top5 = 57.44, top10 = 49.50, top15 = 44.10.
PHY-3001 : End congestion estimation;  0.928689s wall, 0.890625s user + 0.046875s system = 0.937500s CPU (100.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.361740s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000415543
PHY-3002 : Step(135): len = 556883, overlap = 8.28125
PHY-3002 : Step(136): len = 554650, overlap = 7.46875
PHY-3002 : Step(137): len = 553165, overlap = 5.3125
PHY-3002 : Step(138): len = 556688, overlap = 2.90625
PHY-3002 : Step(139): len = 561902, overlap = 1.625
PHY-3002 : Step(140): len = 566438, overlap = 1.6875
PHY-3002 : Step(141): len = 571398, overlap = 1.4375
PHY-3002 : Step(142): len = 575100, overlap = 0.25
PHY-3002 : Step(143): len = 575844, overlap = 0.0625
PHY-3002 : Step(144): len = 576221, overlap = 0.125
PHY-3002 : Step(145): len = 578348, overlap = 0.3125
PHY-3002 : Step(146): len = 578061, overlap = 0.625
PHY-3002 : Step(147): len = 578101, overlap = 1.25
PHY-3002 : Step(148): len = 576299, overlap = 1.34375
PHY-3002 : Step(149): len = 576262, overlap = 1.28125
PHY-3002 : Step(150): len = 574109, overlap = 0.78125
PHY-3002 : Step(151): len = 572511, overlap = 0.6875
PHY-3002 : Step(152): len = 569752, overlap = 0.84375
PHY-3002 : Step(153): len = 568069, overlap = 1.09375
PHY-3002 : Step(154): len = 567624, overlap = 0.71875
PHY-3002 : Step(155): len = 566472, overlap = 0.96875
PHY-3002 : Step(156): len = 565430, overlap = 1.34375
PHY-3002 : Step(157): len = 564633, overlap = 2.125
PHY-3002 : Step(158): len = 563890, overlap = 2.09375
PHY-3002 : Step(159): len = 563861, overlap = 1.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14/8714.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 672288, over cnt = 1597(4%), over = 5098, worst = 29
PHY-1001 : End global iterations;  0.823721s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (168.8%)

PHY-1001 : Congestion index: top1 = 72.46, top5 = 55.29, top10 = 47.66, top15 = 43.30.
PHY-3001 : End congestion estimation;  0.978804s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (156.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.389873s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00052552
PHY-3002 : Step(160): len = 562866, overlap = 16.7188
PHY-3002 : Step(161): len = 555060, overlap = 11.8438
PHY-3002 : Step(162): len = 548114, overlap = 10.6562
PHY-3002 : Step(163): len = 539976, overlap = 11.0938
PHY-3002 : Step(164): len = 533589, overlap = 13.1562
PHY-3002 : Step(165): len = 527748, overlap = 12.5312
PHY-3002 : Step(166): len = 523632, overlap = 12.1875
PHY-3002 : Step(167): len = 519178, overlap = 15.9062
PHY-3002 : Step(168): len = 515677, overlap = 15.6875
PHY-3002 : Step(169): len = 511676, overlap = 16.5
PHY-3002 : Step(170): len = 508873, overlap = 15.25
PHY-3002 : Step(171): len = 505655, overlap = 15.4688
PHY-3002 : Step(172): len = 502550, overlap = 15.125
PHY-3002 : Step(173): len = 499479, overlap = 15.25
PHY-3002 : Step(174): len = 498037, overlap = 19.5938
PHY-3002 : Step(175): len = 497594, overlap = 18.375
PHY-3002 : Step(176): len = 496368, overlap = 17.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00105104
PHY-3002 : Step(177): len = 502837, overlap = 13.9688
PHY-3002 : Step(178): len = 509521, overlap = 11.8125
PHY-3002 : Step(179): len = 515492, overlap = 10.625
PHY-3002 : Step(180): len = 521642, overlap = 9.8125
PHY-3002 : Step(181): len = 526793, overlap = 9.40625
PHY-3002 : Step(182): len = 527278, overlap = 8.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00210208
PHY-3002 : Step(183): len = 531055, overlap = 6.59375
PHY-3002 : Step(184): len = 539126, overlap = 5.53125
PHY-3002 : Step(185): len = 544738, overlap = 5.21875
PHY-3002 : Step(186): len = 549719, overlap = 4.09375
PHY-3002 : Step(187): len = 553139, overlap = 6.09375
PHY-3002 : Step(188): len = 556555, overlap = 3.6875
PHY-3002 : Step(189): len = 560348, overlap = 4.0625
PHY-3002 : Step(190): len = 563660, overlap = 3.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00416433
PHY-3002 : Step(191): len = 565981, overlap = 3.09375
PHY-3002 : Step(192): len = 567993, overlap = 2.71875
PHY-3002 : Step(193): len = 571127, overlap = 2.875
PHY-3002 : Step(194): len = 574760, overlap = 1.96875
PHY-3002 : Step(195): len = 577843, overlap = 1.5625
PHY-3002 : Step(196): len = 581169, overlap = 2.46875
PHY-3002 : Step(197): len = 585219, overlap = 2.1875
PHY-3002 : Step(198): len = 586432, overlap = 2.53125
PHY-3002 : Step(199): len = 587713, overlap = 2.59375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0077123
PHY-3002 : Step(200): len = 588638, overlap = 2.15625
PHY-3002 : Step(201): len = 590673, overlap = 1.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39056, tnet num: 8624, tinst num: 8085, tnode num: 44333, tedge num: 63297.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 112.25 peak overflow 2.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 188/8714.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 714096, over cnt = 1534(4%), over = 4355, worst = 26
PHY-1001 : End global iterations;  0.992400s wall, 1.515625s user + 0.062500s system = 1.578125s CPU (159.0%)

PHY-1001 : Congestion index: top1 = 65.88, top5 = 51.90, top10 = 45.55, top15 = 41.62.
PHY-1001 : End incremental global routing;  1.173378s wall, 1.687500s user + 0.062500s system = 1.750000s CPU (149.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.414787s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (97.9%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7976 has valid locations, 131 needs to be replaced
PHY-3001 : design contains 8195 instances, 6092 luts, 1804 seqs, 195 slices, 31 macros(195 instances: 123 mslices 72 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 604376
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7891/8824.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 722256, over cnt = 1529(4%), over = 4317, worst = 26
PHY-1001 : End global iterations;  0.162914s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (115.1%)

PHY-1001 : Congestion index: top1 = 65.84, top5 = 52.11, top10 = 45.88, top15 = 41.97.
PHY-3001 : End congestion estimation;  0.340983s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (105.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 39446, tnet num: 8734, tinst num: 8195, tnode num: 44965, tedge num: 63857.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.017629s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (99.8%)

RUN-1004 : used memory is 365 MB, reserved memory is 355 MB, peak memory is 403 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8734 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.430616s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(202): len = 603562, overlap = 0
PHY-3002 : Step(203): len = 603032, overlap = 0
PHY-3002 : Step(204): len = 602809, overlap = 0
PHY-3002 : Step(205): len = 602774, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 7972/8824.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 721024, over cnt = 1545(4%), over = 4372, worst = 26
PHY-1001 : End global iterations;  0.105607s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (118.4%)

PHY-1001 : Congestion index: top1 = 65.84, top5 = 52.13, top10 = 45.86, top15 = 41.97.
PHY-3001 : End congestion estimation;  0.268371s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (104.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8734 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.410301s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (102.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00358913
PHY-3002 : Step(206): len = 602728, overlap = 2
PHY-3002 : Step(207): len = 602767, overlap = 2
PHY-3001 : Final: Len = 602767, Over = 2
PHY-3001 : End incremental placement;  2.791178s wall, 2.796875s user + 0.218750s system = 3.015625s CPU (108.0%)

OPT-1001 : Total overflow 113.25 peak overflow 2.31
OPT-1001 : End high-fanout net optimization;  4.685990s wall, 5.296875s user + 0.281250s system = 5.578125s CPU (119.0%)

OPT-1001 : Current memory(MB): used = 402, reserve = 385, peak = 411.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7980/8824.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 721200, over cnt = 1518(4%), over = 4171, worst = 26
PHY-1002 : len = 733144, over cnt = 906(2%), over = 2283, worst = 26
PHY-1002 : len = 743240, over cnt = 413(1%), over = 1050, worst = 22
PHY-1002 : len = 749384, over cnt = 132(0%), over = 250, worst = 6
PHY-1002 : len = 751520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.775826s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (134.9%)

PHY-1001 : Congestion index: top1 = 53.81, top5 = 46.33, top10 = 42.23, top15 = 39.57.
OPT-1001 : End congestion update;  0.943344s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (129.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8734 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.307179s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.7%)

OPT-0007 : Start: WNS 2069 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2069 TNS 0 NUM_FEPS 0 with 14 cells processed and 2200 slack improved
OPT-0007 : Iter 2: improved WNS 2069 TNS 0 NUM_FEPS 0 with 10 cells processed and 1500 slack improved
OPT-0007 : Iter 3: improved WNS 2069 TNS 0 NUM_FEPS 0 with 12 cells processed and 1734 slack improved
OPT-0007 : Iter 4: improved WNS 2069 TNS 0 NUM_FEPS 0 with 2 cells processed and 100 slack improved
OPT-1001 : End global optimization;  1.330584s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (119.8%)

OPT-1001 : Current memory(MB): used = 402, reserve = 386, peak = 411.
OPT-1001 : End physical optimization;  7.461357s wall, 8.437500s user + 0.296875s system = 8.734375s CPU (117.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6092 LUT to BLE ...
SYN-4008 : Packed 6092 LUT and 844 SEQ to BLE.
SYN-4003 : Packing 960 remaining SEQ's ...
SYN-4005 : Packed 911 SEQ with LUT/SLICE
SYN-4006 : 4349 single LUT's are left
SYN-4006 : 49 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6141/6442 primitive instances ...
PHY-3001 : End packing;  0.683527s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (98.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3935 instances
RUN-1001 : 1915 mslices, 1914 lslices, 82 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8137 nets
RUN-1001 : 3209 nets have 2 pins
RUN-1001 : 3474 nets have [3 - 5] pins
RUN-1001 : 837 nets have [6 - 10] pins
RUN-1001 : 333 nets have [11 - 20] pins
RUN-1001 : 281 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3933 instances, 3829 slices, 31 macros(195 instances: 123 mslices 72 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 613737, Over = 42.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4529/8137.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 751160, over cnt = 888(2%), over = 1285, worst = 6
PHY-1002 : len = 754184, over cnt = 436(1%), over = 561, worst = 5
PHY-1002 : len = 757664, over cnt = 142(0%), over = 172, worst = 5
PHY-1002 : len = 759136, over cnt = 33(0%), over = 40, worst = 4
PHY-1002 : len = 759504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.950575s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (143.0%)

PHY-1001 : Congestion index: top1 = 56.06, top5 = 46.72, top10 = 42.50, top15 = 39.69.
PHY-3001 : End congestion estimation;  1.178119s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (135.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 40295, tnet num: 8047, tinst num: 3933, tnode num: 45074, tedge num: 68059.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.222133s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (99.7%)

RUN-1004 : used memory is 382 MB, reserved memory is 366 MB, peak memory is 411 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8047 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.634232s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000125792
PHY-3002 : Step(208): len = 593251, overlap = 46.75
PHY-3002 : Step(209): len = 582589, overlap = 47.25
PHY-3002 : Step(210): len = 574678, overlap = 50
PHY-3002 : Step(211): len = 567127, overlap = 55.25
PHY-3002 : Step(212): len = 562327, overlap = 56.5
PHY-3002 : Step(213): len = 556408, overlap = 61.75
PHY-3002 : Step(214): len = 551136, overlap = 60
PHY-3002 : Step(215): len = 548355, overlap = 61.5
PHY-3002 : Step(216): len = 544055, overlap = 61.5
PHY-3002 : Step(217): len = 541483, overlap = 64
PHY-3002 : Step(218): len = 539843, overlap = 66
PHY-3002 : Step(219): len = 538496, overlap = 66.5
PHY-3002 : Step(220): len = 536738, overlap = 67
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000251584
PHY-3002 : Step(221): len = 551751, overlap = 50.5
PHY-3002 : Step(222): len = 558970, overlap = 48.25
PHY-3002 : Step(223): len = 564296, overlap = 46.75
PHY-3002 : Step(224): len = 569311, overlap = 47.25
PHY-3002 : Step(225): len = 571463, overlap = 43.5
PHY-3002 : Step(226): len = 573106, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000503168
PHY-3002 : Step(227): len = 584842, overlap = 34
PHY-3002 : Step(228): len = 590438, overlap = 28.75
PHY-3002 : Step(229): len = 597994, overlap = 23.5
PHY-3002 : Step(230): len = 604788, overlap = 21
PHY-3002 : Step(231): len = 606602, overlap = 21.75
PHY-3002 : Step(232): len = 607614, overlap = 20.75
PHY-3002 : Step(233): len = 608005, overlap = 21.25
PHY-3002 : Step(234): len = 609098, overlap = 22.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000947537
PHY-3002 : Step(235): len = 618288, overlap = 20.75
PHY-3002 : Step(236): len = 621979, overlap = 16.5
PHY-3002 : Step(237): len = 624861, overlap = 16.5
PHY-3002 : Step(238): len = 630052, overlap = 15.25
PHY-3002 : Step(239): len = 632175, overlap = 15.25
PHY-3002 : Step(240): len = 633793, overlap = 15.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00189507
PHY-3002 : Step(241): len = 637907, overlap = 14.75
PHY-3002 : Step(242): len = 641627, overlap = 13.75
PHY-3002 : Step(243): len = 645205, overlap = 14.5
PHY-3002 : Step(244): len = 647480, overlap = 13.25
PHY-3002 : Step(245): len = 650215, overlap = 12.75
PHY-3002 : Step(246): len = 651439, overlap = 14
PHY-3002 : Step(247): len = 652350, overlap = 12.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00375837
PHY-3002 : Step(248): len = 654971, overlap = 13
PHY-3002 : Step(249): len = 656914, overlap = 12.25
PHY-3002 : Step(250): len = 658989, overlap = 11.25
PHY-3002 : Step(251): len = 660459, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.911236s wall, 0.781250s user + 1.640625s system = 2.421875s CPU (265.8%)

PHY-3001 : Trial Legalized: Len = 672881
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 87/8137.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 798072, over cnt = 1078(3%), over = 1678, worst = 6
PHY-1002 : len = 803048, over cnt = 591(1%), over = 828, worst = 5
PHY-1002 : len = 807960, over cnt = 212(0%), over = 296, worst = 5
PHY-1002 : len = 810048, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 810304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.318453s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (165.9%)

PHY-1001 : Congestion index: top1 = 57.11, top5 = 49.66, top10 = 45.17, top15 = 42.14.
PHY-3001 : End congestion estimation;  1.562515s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (156.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8047 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427116s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (102.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000396083
PHY-3002 : Step(252): len = 647314, overlap = 9.25
PHY-3002 : Step(253): len = 636476, overlap = 10
PHY-3002 : Step(254): len = 627606, overlap = 14.5
PHY-3002 : Step(255): len = 620722, overlap = 21
PHY-3002 : Step(256): len = 614605, overlap = 22.75
PHY-3002 : Step(257): len = 611702, overlap = 22.5
PHY-3002 : Step(258): len = 608942, overlap = 20.75
PHY-3002 : Step(259): len = 607292, overlap = 25
PHY-3002 : Step(260): len = 606523, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000792166
PHY-3002 : Step(261): len = 617509, overlap = 18.75
PHY-3002 : Step(262): len = 621712, overlap = 17.25
PHY-3002 : Step(263): len = 624832, overlap = 16
PHY-3002 : Step(264): len = 627189, overlap = 15
PHY-3002 : Step(265): len = 628378, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00154114
PHY-3002 : Step(266): len = 634530, overlap = 11.25
PHY-3002 : Step(267): len = 638198, overlap = 12
PHY-3002 : Step(268): len = 642237, overlap = 12.75
PHY-3002 : Step(269): len = 645138, overlap = 11.75
PHY-3002 : Step(270): len = 645780, overlap = 13.5
PHY-3002 : Step(271): len = 646971, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038106s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (41.0%)

PHY-3001 : Legalized: Len = 652431, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024900s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.8%)

PHY-3001 : 9 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 652565, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 40295, tnet num: 8047, tinst num: 3933, tnode num: 45074, tedge num: 68059.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.344605s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.9%)

RUN-1004 : used memory is 392 MB, reserved memory is 382 MB, peak memory is 436 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1236/8137.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 784912, over cnt = 1016(2%), over = 1506, worst = 6
PHY-1002 : len = 788432, over cnt = 624(1%), over = 877, worst = 6
PHY-1002 : len = 792744, over cnt = 280(0%), over = 389, worst = 5
PHY-1002 : len = 794576, over cnt = 149(0%), over = 202, worst = 5
PHY-1002 : len = 796168, over cnt = 30(0%), over = 38, worst = 4
PHY-1001 : End global iterations;  1.311550s wall, 2.062500s user + 0.015625s system = 2.078125s CPU (158.4%)

PHY-1001 : Congestion index: top1 = 53.66, top5 = 47.13, top10 = 43.11, top15 = 40.31.
PHY-1001 : End incremental global routing;  1.527095s wall, 2.281250s user + 0.015625s system = 2.296875s CPU (150.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8047 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.423862s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.5%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3843 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 3939 instances, 3835 slices, 31 macros(195 instances: 123 mslices 72 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 654521
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7667/8142.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 798672, over cnt = 47(0%), over = 56, worst = 4
PHY-1002 : len = 799000, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 799128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.282207s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (105.2%)

PHY-1001 : Congestion index: top1 = 53.69, top5 = 47.21, top10 = 43.21, top15 = 40.39.
PHY-3001 : End congestion estimation;  0.502884s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (102.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 40360, tnet num: 8052, tinst num: 3939, tnode num: 45148, tedge num: 68158.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.430701s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (99.4%)

RUN-1004 : used memory is 416 MB, reserved memory is 406 MB, peak memory is 443 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.846723s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(272): len = 653810, overlap = 0
PHY-3002 : Step(273): len = 653468, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 7659/8142.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 797200, over cnt = 14(0%), over = 20, worst = 5
PHY-1002 : len = 797232, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 797240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.267217s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (105.3%)

PHY-1001 : Congestion index: top1 = 53.90, top5 = 47.16, top10 = 43.13, top15 = 40.32.
PHY-3001 : End congestion estimation;  0.471496s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (102.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.417742s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000459903
PHY-3002 : Step(274): len = 653661, overlap = 0
PHY-3002 : Step(275): len = 653741, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006421s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 653788, Over = 0
PHY-3001 : End spreading;  0.022865s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.7%)

PHY-3001 : Final: Len = 653788, Over = 0
PHY-3001 : End incremental placement;  3.519230s wall, 3.593750s user + 0.031250s system = 3.625000s CPU (103.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.753656s wall, 6.593750s user + 0.046875s system = 6.640625s CPU (115.4%)

OPT-1001 : Current memory(MB): used = 447, reserve = 434, peak = 449.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7663/8142.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 798088, over cnt = 11(0%), over = 16, worst = 5
PHY-1002 : len = 798176, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 798192, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 798208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.361999s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.3%)

PHY-1001 : Congestion index: top1 = 53.77, top5 = 47.17, top10 = 43.15, top15 = 40.33.
OPT-1001 : End congestion update;  0.563530s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.329730s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.5%)

OPT-0007 : Start: WNS 1385 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3851 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3939 instances, 3835 slices, 31 macros(195 instances: 123 mslices 72 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 657281, Over = 0
PHY-3001 : End spreading;  0.022582s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.2%)

PHY-3001 : Final: Len = 657281, Over = 0
PHY-3001 : End incremental legalization;  0.206833s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (105.8%)

OPT-0007 : Iter 1: improved WNS 2035 TNS 0 NUM_FEPS 0 with 11 cells processed and 3146 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3851 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3939 instances, 3835 slices, 31 macros(195 instances: 123 mslices 72 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 658693, Over = 0
PHY-3001 : End spreading;  0.022977s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.0%)

PHY-3001 : Final: Len = 658693, Over = 0
PHY-3001 : End incremental legalization;  0.206003s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.6%)

OPT-0007 : Iter 2: improved WNS 2672 TNS 0 NUM_FEPS 0 with 5 cells processed and 1148 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 82 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3851 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3939 instances, 3835 slices, 31 macros(195 instances: 123 mslices 72 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Initial: Len = 659155, Over = 0
PHY-3001 : End spreading;  0.023235s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.2%)

PHY-3001 : Final: Len = 659155, Over = 0
PHY-3001 : End incremental legalization;  0.211798s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (125.4%)

OPT-0007 : Iter 3: improved WNS 2672 TNS 0 NUM_FEPS 0 with 1 cells processed and 895 slack improved
OPT-0007 : Iter 4: improved WNS 2672 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  3.495446s wall, 3.531250s user + 0.046875s system = 3.578125s CPU (102.4%)

OPT-1001 : Current memory(MB): used = 472, reserve = 460, peak = 473.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.322513s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (101.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7621/8142.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 803728, over cnt = 37(0%), over = 45, worst = 5
PHY-1002 : len = 803872, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 803976, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 804008, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 804080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.471039s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (102.8%)

PHY-1001 : Congestion index: top1 = 53.88, top5 = 47.39, top10 = 43.40, top15 = 40.58.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.321480s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (102.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2672 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.448276
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2672ps with logic level 20 
RUN-1001 :       #2 path slack 2722ps with logic level 20 
RUN-1001 :       #3 path slack 2754ps with logic level 10 and starts from PAD
RUN-1001 :       #4 path slack 2754ps with logic level 10 and starts from PAD
RUN-1001 :       #5 path slack 2758ps with logic level 20 
OPT-1001 : End physical optimization;  12.026789s wall, 12.921875s user + 0.093750s system = 13.015625s CPU (108.2%)

RUN-1003 : finish command "place" in  40.827217s wall, 62.437500s user + 6.234375s system = 68.671875s CPU (168.2%)

RUN-1004 : used memory is 411 MB, reserved memory is 398 MB, peak memory is 473 MB
RUN-1002 : start command "export_db CortexM0_SOC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_place.db" in  1.045341s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (167.4%)

RUN-1004 : used memory is 412 MB, reserved memory is 399 MB, peak memory is 473 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/td/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3941 instances
RUN-1001 : 1918 mslices, 1917 lslices, 82 pads, 13 brams, 3 dsps
RUN-1001 : There are total 8142 nets
RUN-1001 : 3207 nets have 2 pins
RUN-1001 : 3473 nets have [3 - 5] pins
RUN-1001 : 841 nets have [6 - 10] pins
RUN-1001 : 335 nets have [11 - 20] pins
RUN-1001 : 283 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 40360, tnet num: 8052, tinst num: 3939, tnode num: 45148, tedge num: 68158.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.247762s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (100.2%)

RUN-1004 : used memory is 406 MB, reserved memory is 391 MB, peak memory is 473 MB
PHY-1001 : 1918 mslices, 1917 lslices, 82 pads, 13 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 783376, over cnt = 1016(2%), over = 1541, worst = 7
PHY-1002 : len = 787448, over cnt = 645(1%), over = 906, worst = 7
PHY-1002 : len = 793312, over cnt = 177(0%), over = 265, worst = 7
PHY-1002 : len = 795760, over cnt = 8(0%), over = 12, worst = 3
PHY-1002 : len = 795872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.245838s wall, 2.031250s user + 0.031250s system = 2.062500s CPU (165.6%)

PHY-1001 : Congestion index: top1 = 53.77, top5 = 46.87, top10 = 42.90, top15 = 40.17.
PHY-1001 : End global routing;  1.471617s wall, 2.234375s user + 0.046875s system = 2.281250s CPU (155.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 440, reserve = 426, peak = 473.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance Col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net QN_REF24MHz_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net CLK_gen/clk0_out will be merged with clock CLK_gen/clk0_buf
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : net kb/HCLK will be routed on clock mesh
PHY-1001 : clock net keyboard/scan_clk_syn_4 will be merged with clock keyboard/scan_clk
PHY-1001 : Current memory(MB): used = 698, reserve = 693, peak = 698.
PHY-1001 : End build detailed router design. 4.555238s wall, 4.328125s user + 0.078125s system = 4.406250s CPU (96.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 92728, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.910690s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 732, reserve = 728, peak = 732.
PHY-1001 : End phase 1; 1.916081s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 96% nets.
PHY-1022 : len = 2.01561e+06, over cnt = 275(0%), over = 275, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 742, reserve = 736, peak = 742.
PHY-1001 : End initial routed; 49.979326s wall, 100.046875s user + 0.375000s system = 100.421875s CPU (200.9%)

PHY-1001 : Update timing.....
PHY-1001 : 844/7822(10%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.853   |  -1574.062  |  566  
RUN-1001 :   Hold   |  -0.542   |   -0.583    |   2   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.583970s wall, 2.562500s user + 0.000000s system = 2.562500s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 749, reserve = 742, peak = 749.
PHY-1001 : End phase 2; 52.563736s wall, 102.609375s user + 0.375000s system = 102.984375s CPU (195.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 40 pins with SWNS -3.448ns STNS -1070.327ns FEP 556.
PHY-1001 : End OPT Iter 1; 2.038178s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (98.9%)

PHY-1022 : len = 2.01588e+06, over cnt = 291(0%), over = 291, worst = 1, crit = 0
PHY-1001 : End optimize timing; 2.152935s wall, 2.140625s user + 0.000000s system = 2.140625s CPU (99.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.0101e+06, over cnt = 51(0%), over = 51, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.539625s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (170.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.00927e+06, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.193550s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (104.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.00911e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.122357s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.2%)

PHY-1001 : Update timing.....
PHY-1001 : 852/7822(10%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -3.448   |  -1071.243  |  556  
RUN-1001 :   Hold   |  -0.542   |   -0.583    |   2   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.544685s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 70 feed throughs used by 62 nets
PHY-1001 : End commit to database; 1.854053s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 812, reserve = 807, peak = 812.
PHY-1001 : End phase 3; 7.680477s wall, 8.078125s user + 0.000000s system = 8.078125s CPU (105.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -3.343ns STNS -1013.450ns FEP 555.
PHY-1001 : End OPT Iter 1; 1.153838s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (100.2%)

PHY-1022 : len = 2.00913e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 1.259458s wall, 1.250000s user + 0.015625s system = 1.265625s CPU (100.5%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.343ns, -1013.450ns, 555}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.00911e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.103682s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.5%)

PHY-1001 : Update timing.....
PHY-1001 : 852/7822(10%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -3.448   |  -1071.243  |  556  
RUN-1001 :   Hold   |  -0.542   |   -0.583    |   2   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.610537s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 70 feed throughs used by 62 nets
PHY-1001 : End commit to database; 1.911378s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 819, reserve = 814, peak = 819.
PHY-1001 : End phase 4; 5.910433s wall, 5.890625s user + 0.015625s system = 5.906250s CPU (99.9%)

PHY-1003 : Routed, final wirelength = 2.00911e+06
PHY-1001 : Current memory(MB): used = 821, reserve = 815, peak = 821.
PHY-1001 : End export database. 0.036796s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.9%)

PHY-1001 : End detail routing;  72.988655s wall, 123.171875s user + 0.468750s system = 123.640625s CPU (169.4%)

RUN-1003 : finish command "route" in  76.271254s wall, 127.187500s user + 0.515625s system = 127.703125s CPU (167.4%)

RUN-1004 : used memory is 777 MB, reserved memory is 770 MB, peak memory is 821 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        90
  #input                   22
  #output                  49
  #inout                   19

Utilization Statistics
#lut                     7274   out of  19600   37.11%
#reg                     1826   out of  19600    9.32%
#le                      7323
  #lut only              5497   out of   7323   75.06%
  #reg only                49   out of   7323    0.67%
  #lut&reg               1777   out of   7323   24.27%
#dsp                        3   out of     29   10.34%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       82   out of    188   43.62%
  #ireg                     4
  #oreg                    23
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        System_clk_dup_4           GCLK               io                 System_clk_syn_5.di                     1360
#2        SWCLK_dup_1                GCLK               io                 SWCLK_syn_2.di                          81
#3        kb/HCLK                    GCLK               pll                CLK_gen/pll_inst.clkc4                  34
#4        LED_Interface/light_clk    GCLK               mslice             LED_Interface/light_clk_reg_syn_9.q0    18
#5        keyboard/scan_clk          GCLK               mslice             keyboard/scan_clk_reg_syn_9.q1          3
#6        CLK_gen/clk0_buf           GCLK               pll                CLK_gen/pll_inst.clkc0                  0
#7        QN_REF24MHz_dup_1          GCLK               pll                CLK_gen/pll_inst.clkc1                  0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS33          N/A          PULLUP      IREG    
      RSTn           INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD_1          INPUT         R5        LVCMOS33          N/A          PULLUP      IREG    
      RXD_2          INPUT         H5        LVCMOS33          N/A          PULLUP      IREG    
     SPI_IRQ         INPUT        H14        LVCMOS33          N/A          PULLUP      NONE    
    SPI_MISO         INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
      SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
       en1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       en2           INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
       en3           INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR       OUTPUT        M11        LVCMOS33           8            NONE       NONE    
     LCD_CS         OUTPUT        K12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]      OUTPUT        L12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]      OUTPUT        M15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]      OUTPUT        P15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]      OUTPUT        M13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]      OUTPUT        P16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]      OUTPUT        K11        LVCMOS33           8            NONE       NONE    
   LCD_DATA[9]      OUTPUT        N14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[8]      OUTPUT        L14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[7]      OUTPUT        N16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[6]      OUTPUT        K14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[5]      OUTPUT        M16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[4]      OUTPUT        J14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[3]      OUTPUT        L16        LVCMOS33           8            NONE       NONE    
   LCD_DATA[2]      OUTPUT        K15        LVCMOS33           8            NONE       NONE    
   LCD_DATA[1]      OUTPUT        P14        LVCMOS33           8            NONE       NONE    
   LCD_DATA[0]      OUTPUT        J11        LVCMOS33           8            NONE       NONE    
     LCD_RD         OUTPUT        H15        LVCMOS33           8            NONE       NONE    
     LCD_RS         OUTPUT        H13        LVCMOS33           8            NONE       NONE    
     LCD_RST        OUTPUT        M14        LVCMOS33           8            NONE       NONE    
     LCD_WR         OUTPUT        L13        LVCMOS33           8            NONE       NONE    
     LED[7]         OUTPUT         B1        LVCMOS33           8            N/A        NONE    
     LED[6]         OUTPUT         K1        LVCMOS33           8            N/A        NONE    
     LED[5]         OUTPUT         T7        LVCMOS33           8            N/A        NONE    
     LED[4]         OUTPUT         F6        LVCMOS33           8            N/A        NONE    
     LED[3]         OUTPUT        M10        LVCMOS33           8            N/A        NONE    
     LED[2]         OUTPUT         P7        LVCMOS33           8            N/A        NONE    
     LED[1]         OUTPUT         E4        LVCMOS33           8            N/A        NONE    
     LED[0]         OUTPUT         J6        LVCMOS33           8            N/A        NONE    
   PAJ_IIC_SCL      OUTPUT         D3        LVCMOS33           8            NONE       OREG    
   QN_IIC_SCL       OUTPUT         T5        LVCMOS33           8            NONE       OREG    
   QN_REF24MHz      OUTPUT        D12        LVCMOS33           8            N/A        NONE    
     Row[3]         OUTPUT         D9        LVCMOS33           8            NONE       OREG    
     Row[2]         OUTPUT         F9        LVCMOS33           8            NONE       OREG    
     Row[1]         OUTPUT        C10        LVCMOS33           8            NONE       OREG    
     Row[0]         OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     SPI_CLK        OUTPUT        D14        LVCMOS33           8            NONE       OREG    
     SPI_CS         OUTPUT        E15        LVCMOS33           8            NONE       OREG    
    SPI_MOSI        OUTPUT        F14        LVCMOS33           8            NONE       OREG    
      TXD_1         OUTPUT         T4        LVCMOS33           8            NONE       OREG    
      TXD_2         OUTPUT         H4        LVCMOS33           8            NONE       OREG    
      beep          OUTPUT        H11        LVCMOS33           8            NONE       OREG    
    led_test        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  led_test_mode     OUTPUT        B15        LVCMOS33           8            NONE       OREG    
      IO[7]          INOUT        F16        LVCMOS33           8           PULLUP      OREG    
      IO[6]          INOUT        E16        LVCMOS33           8           PULLUP      OREG    
      IO[5]          INOUT        E13        LVCMOS33           8           PULLUP      OREG    
      IO[4]          INOUT        C16        LVCMOS33           8           PULLUP      OREG    
      IO[3]          INOUT        C15        LVCMOS33           8           PULLUP      OREG    
      IO[2]          INOUT        B16        LVCMOS33           8           PULLUP      OREG    
      IO[1]          INOUT        F15        LVCMOS33           8           PULLUP      OREG    
      IO[0]          INOUT        D16        LVCMOS33           8           PULLUP      OREG    
   IO_READ[7]        INOUT        H16        LVCMOS25           8            N/A        NONE    
   IO_READ[6]        INOUT        J16        LVCMOS25           8            N/A        NONE    
   IO_READ[5]        INOUT        G12        LVCMOS25           8            N/A        NONE    
   IO_READ[4]        INOUT         C8        LVCMOS25           8            N/A        NONE    
   IO_READ[3]        INOUT         E6        LVCMOS25           8            N/A        NONE    
   IO_READ[2]        INOUT         P4        LVCMOS33           8           PULLUP      NONE    
   IO_READ[1]        INOUT         M1        LVCMOS33           8           PULLUP      NONE    
   IO_READ[0]        INOUT         N1        LVCMOS33           8           PULLUP      NONE    
   PAJ_IIC_SDA       INOUT         C2        LVCMOS33           8           PULLUP      OREG    
   QN_IIC_SDA        INOUT         T6        LVCMOS33           8           PULLUP      OREG    
      SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------+
|Instance               |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------+
|top                    |CortexM0_SoC         |7323   |7103    |171     |1853    |13      |3       |
|  BlockROM1            |BlockROM1            |0      |0       |0       |0       |1       |0       |
|  BlockROM2            |BlockROM2            |0      |0       |0       |0       |1       |0       |
|  BlockROM3            |BlockROM3            |0      |0       |0       |0       |1       |0       |
|  CLK_gen              |PLL                  |0      |0       |0       |0       |0       |0       |
|  GPIO_Interface       |AHBlite_GPIO         |26     |26      |0       |9       |0       |0       |
|  Interconncet         |AHBlite_Interconnect |18     |18      |0       |11      |0       |0       |
|    Decoder            |AHBlite_Decoder      |4      |4       |0       |0       |0       |0       |
|    SlaveMUX           |AHBlite_SlaveMUX     |12     |12      |0       |10      |0       |0       |
|  LCD_INI              |LCD_INI              |69     |38      |31      |20      |2       |0       |
|    AddrIni            |AddrIni              |62     |31      |31      |17      |0       |0       |
|    BlockROM_Data      |BlockROM16           |0      |0       |0       |0       |1       |0       |
|    BlockROM_Flag      |BlockROM9            |0      |0       |0       |0       |1       |0       |
|    WriteCtrl          |WriteCtrl            |4      |4       |0       |3       |0       |0       |
|  LCD_Interface        |AHBlite_LCD          |87     |87      |0       |28      |0       |0       |
|  LED_Interface        |AHBlite_LED          |95     |81      |9       |54      |0       |0       |
|  PAJ_IIC_Interface    |AHBlite_PAJ_IIC      |12     |12      |0       |4       |0       |0       |
|  QN8027_IIC_Interface |AHBlite_QN8027_IIC   |14     |14      |0       |5       |0       |0       |
|  RAMCODE_Interface    |AHBlite_Block_RAM    |26     |26      |0       |17      |0       |0       |
|  RAMDATA_Interface    |AHBlite_Block_RAM    |29     |29      |0       |12      |0       |0       |
|  RAM_CODE             |Block_RAM            |6      |6       |0       |0       |4       |0       |
|  RAM_DATA             |Block_RAM            |5      |5       |0       |0       |4       |0       |
|  SPI_Interface        |AHBlite_SPI          |40     |33      |7       |16      |0       |0       |
|  UART1_RX             |UART_RX              |34     |34      |0       |17      |0       |0       |
|  UART1_TX             |UART_TX              |79     |79      |0       |17      |0       |0       |
|    FIFO               |FIFO                 |52     |52      |0       |12      |0       |0       |
|  UART2_Interface      |AHBlite_UART         |12     |12      |0       |6       |0       |0       |
|  UART2_RX             |UART_RX              |32     |28      |0       |19      |0       |0       |
|  UART2_TX             |UART_TX              |84     |84      |0       |16      |0       |0       |
|    FIFO               |FIFO                 |54     |54      |0       |10      |0       |0       |
|  UART_Interface       |AHBlite_UART         |23     |23      |0       |8       |0       |0       |
|  addr_cnt             |addr_cnt             |17     |12      |5       |7       |0       |0       |
|  beat_cnt             |beat_cnt             |42     |34      |8       |28      |0       |0       |
|  bzmusic_ctrl         |bzmusic_ctrl         |74     |74      |0       |7       |0       |0       |
|  clkuart1_pwm         |clkuart_pwm          |47     |32      |15      |16      |0       |0       |
|  clkuart2_pwm         |clkuart_pwm_uart2    |36     |25      |11      |11      |0       |0       |
|  keyboard             |key_16               |83     |52      |15      |57      |0       |0       |
|  tune_pwm             |tune_pwm             |122    |111     |11      |25      |0       |0       |
|  u_logic              |cortexm0ds_logic     |6165   |6084    |59      |1407    |0       |3       |
+--------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3123  
    #2         2       2109  
    #3         3       815   
    #4         4       548   
    #5        5-10     910   
    #6       11-50     525   
    #7       51-100     20   
  Average     3.83           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  1.345410s wall, 2.250000s user + 0.031250s system = 2.281250s CPU (169.6%)

RUN-1004 : used memory is 778 MB, reserved memory is 771 MB, peak memory is 831 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 38, tpin num: 40360, tnet num: 8052, tinst num: 3939, tnode num: 45148, tedge num: 68158.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.279357s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.1%)

RUN-1004 : used memory is 780 MB, reserved memory is 772 MB, peak memory is 831 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 7 (5 unconstrainted).
TMR-5009 WARNING: No clock constraint on 5 clock net(s): 
		CLK_gen/clk0_out
		LED_Interface/light_clk_syn_4
		QN_REF24MHz_dup_1
		SWCLK_syn_4
		keyboard/scan_clk_syn_4
USR-6122 CRITICAL-WARNING: No clock constraint on PLL CLK_gen/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SOC_phy.timing" in  1.323638s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (92.1%)

RUN-1004 : used memory is 781 MB, reserved memory is 774 MB, peak memory is 831 MB
RUN-1002 : start command "export_bid CortexM0_SOC_inst.bid"
PRG-1000 : <!-- HMAC is: 11bc7c323afab1d7e114d7e7edd9ebf5577451e27f34aa74fd59c14c344b2a0a -->
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3939
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 8142, pip num: 115343
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 70
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3163 valid insts, and 293900 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010001010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit" in  13.136045s wall, 89.078125s user + 0.093750s system = 89.171875s CPU (678.8%)

RUN-1004 : used memory is 878 MB, reserved memory is 869 MB, peak memory is 994 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231002_190612.log"
