;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SLT 121, 0
	SLT 121, 0
	SLT 121, 0
	JMP 12, <10
	SUB #72, @200
	SUB #72, @200
	SUB <0, @2
	CMP <0, @2
	SUB 12, @10
	SLT 121, -0
	SLT 121, 0
	SUB #72, @200
	ADD 210, 30
	CMP -0, -0
	SUB <0, @2
	ADD 213, -30
	SLT 210, 30
	SLT #12, @0
	SUB <0, @2
	SLT 121, 0
	SUB 501, <-1
	SUB @21, 3
	SUB 1, <-1
	SUB #72, @200
	SLT #12, @0
	CMP 501, <-1
	SUB #72, @200
	SUB #72, @200
	SUB @121, 103
	SUB <0, @2
	ADD 270, @30
	SUB 501, <-1
	SLT 121, 0
	SUB @121, 103
	ADD 270, @30
	SUB <0, @2
	SPL @300, 90
	SUB 1, <-1
	CMP <0, @2
	CMP <0, @2
	SUB #12, @-17
	SPL 0, <402
	CMP <0, @2
	SPL @300, 90
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
