#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d9381b3f470 .scope module, "processor_tb" "processor_tb" 2 3;
 .timescale -9 -12;
v0x5d9381b6d6d0_0 .var "clk", 0 0;
v0x5d9381b6d790_0 .var/i "idx", 31 0;
v0x5d9381b6d870_0 .net "instr_opcode", 5 0, L_0x5d9381b827b0;  1 drivers
v0x5d9381b6d970_0 .var/i "passedTests", 31 0;
v0x5d9381b6da30_0 .net "prog_count", 31 0, L_0x5d9381b82630;  1 drivers
v0x5d9381b6daf0_0 .net "reg1_addr", 4 0, L_0x5d9381b804f0;  1 drivers
v0x5d9381b6dbc0_0 .net "reg1_data", 31 0, L_0x5d9381b82840;  1 drivers
v0x5d9381b6dc90_0 .net "reg2_addr", 4 0, L_0x5d9381b805e0;  1 drivers
v0x5d9381b6dd60_0 .net "reg2_data", 31 0, L_0x5d9381b82940;  1 drivers
v0x5d9381b6dec0_0 .var "rst", 0 0;
v0x5d9381b6df60_0 .var/i "ticks", 31 0;
v0x5d9381b6e020_0 .var/i "totalTests", 31 0;
v0x5d9381b6e100_0 .net "write_reg_addr", 4 0, L_0x5d9381b829d0;  1 drivers
v0x5d9381b6e1f0_0 .net "write_reg_data", 31 0, L_0x5d9381b828d0;  1 drivers
E_0x5d9381ac2d30 .event negedge, v0x5d9381b58b10_0;
S_0x5d9381b3f7f0 .scope module, "uut" "lab05_pipelined" 2 32, 3 721 0, S_0x5d9381b3f470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "src1_addr";
    .port_info 5 /OUTPUT 32 "src1_out";
    .port_info 6 /OUTPUT 5 "src2_addr";
    .port_info 7 /OUTPUT 32 "src2_out";
    .port_info 8 /OUTPUT 5 "dst_addr";
    .port_info 9 /OUTPUT 32 "dst_data";
L_0x5d9381b80480 .functor BUFZ 1, v0x5d9381b57bf0_0, C4<0>, C4<0>, C4<0>;
L_0x5d9381b80ce0 .functor BUFZ 1, v0x5d9381b579b0_0, C4<0>, C4<0>, C4<0>;
L_0x5d9381b80df0 .functor BUFZ 1, v0x5d9381b57720_0, C4<0>, C4<0>, C4<0>;
L_0x5d9381b80eb0 .functor BUFZ 1, v0x5d9381b578a0_0, C4<0>, C4<0>, C4<0>;
L_0x5d9381b81140 .functor BUFZ 1, v0x5d9381b57a70_0, C4<0>, C4<0>, C4<0>;
L_0x5d9381b81250 .functor BUFZ 1, v0x5d9381b57b30_0, C4<0>, C4<0>, C4<0>;
L_0x5d9381b81350 .functor BUFZ 2, v0x5d9381b57560_0, C4<00>, C4<00>, C4<00>;
L_0x5d9381b81550 .functor BUFZ 1, v0x5d9381b57660_0, C4<0>, C4<0>, C4<0>;
L_0x5d9381b81d50 .functor AND 1, L_0x5d9381b81b80, v0x5d9381b5c980_0, C4<1>, C4<1>;
L_0x5d9381b82630 .functor BUFZ 32, v0x5d9381b5e0f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5d9381b827b0 .functor BUFZ 6, L_0x5d9381b7fce0, C4<000000>, C4<000000>, C4<000000>;
L_0x5d9381b82840 .functor BUFZ 32, L_0x5d9381b6e500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5d9381b82940 .functor BUFZ 32, L_0x5d9381b6e870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5d9381b829d0 .functor BUFZ 5, v0x5d9381b68030_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5d9381b828d0 .functor BUFZ 32, v0x5d9381b540f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d9381b68bf0_0 .net "PC", 31 0, L_0x5d9381b82630;  alias, 1 drivers
v0x5d9381b68cf0_0 .net "PCSrc", 0 0, L_0x5d9381b81d50;  1 drivers
v0x5d9381b68db0_0 .net "PC_temp", 31 0, v0x5d9381b5e0f0_0;  1 drivers
L_0x75c51831b1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d9381b68ea0_0 .net/2u *"_ivl_13", 1 0, L_0x75c51831b1c8;  1 drivers
v0x5d9381b68f40_0 .net *"_ivl_42", 0 0, L_0x5d9381b80480;  1 drivers
v0x5d9381b69070_0 .net *"_ivl_47", 0 0, L_0x5d9381b80ce0;  1 drivers
v0x5d9381b69150_0 .net *"_ivl_51", 0 0, L_0x5d9381b80df0;  1 drivers
v0x5d9381b69230_0 .net *"_ivl_55", 0 0, L_0x5d9381b80eb0;  1 drivers
v0x5d9381b69310_0 .net *"_ivl_60", 0 0, L_0x5d9381b81140;  1 drivers
v0x5d9381b693f0_0 .net *"_ivl_64", 0 0, L_0x5d9381b81250;  1 drivers
v0x5d9381b694d0_0 .net *"_ivl_68", 1 0, L_0x5d9381b81350;  1 drivers
v0x5d9381b695b0_0 .net *"_ivl_73", 0 0, L_0x5d9381b81550;  1 drivers
v0x5d9381b69690_0 .net *"_ivl_75", 0 0, L_0x5d9381b81b80;  1 drivers
v0x5d9381b69770_0 .net *"_ivl_9", 29 0, L_0x5d9381b7fb70;  1 drivers
v0x5d9381b69850_0 .net "alu_op", 1 0, L_0x5d9381b80340;  1 drivers
v0x5d9381b69910_0 .net "alu_src", 0 0, L_0x5d9381b803e0;  1 drivers
v0x5d9381b699b0_0 .net "branchAddr", 31 0, L_0x5d9381b81790;  1 drivers
v0x5d9381b69b60_0 .net "clk", 0 0, v0x5d9381b6d6d0_0;  1 drivers
v0x5d9381b69c00_0 .net "data_val", 31 0, L_0x5d9381b7ed50;  1 drivers
v0x5d9381b69ca0_0 .net "dst_addr", 4 0, L_0x5d9381b829d0;  alias, 1 drivers
v0x5d9381b69d80_0 .net "dst_addr_temp", 4 0, v0x5d9381b68030_0;  1 drivers
v0x5d9381b69e40_0 .net "dst_data", 31 0, L_0x5d9381b828d0;  alias, 1 drivers
v0x5d9381b69f20_0 .net "dst_data_temp", 31 0, v0x5d9381b540f0_0;  1 drivers
v0x5d9381b69fe0_0 .net "incrPC", 31 0, v0x5d9381b56e70_0;  1 drivers
v0x5d9381b6a0a0_0 .net "instr", 31 0, v0x5d9381b65800_0;  1 drivers
v0x5d9381b6a160_0 .net "mem_addr", 31 0, v0x5d9381b5b270_0;  1 drivers
v0x5d9381b6a2b0_0 .net "mem_data", 31 0, L_0x5d9381b819d0;  1 drivers
v0x5d9381b6a370_0 .net "mem_read", 0 0, L_0x5d9381b82250;  1 drivers
v0x5d9381b6a410_0 .net "mem_write", 0 0, L_0x5d9381b81cb0;  1 drivers
v0x5d9381b6a4b0_0 .net "opcode", 5 0, L_0x5d9381b827b0;  alias, 1 drivers
v0x5d9381b6a550_0 .net "opcode_temp", 5 0, L_0x5d9381b7fce0;  1 drivers
v0x5d9381b6a610_0 .net "reg_dst", 0 0, L_0x5d9381b801f0;  1 drivers
v0x5d9381b6a6b0_0 .net "reg_write", 0 0, L_0x5d9381b823a0;  1 drivers
v0x5d9381b6a750_0 .net "rst", 0 0, v0x5d9381b6dec0_0;  1 drivers
v0x5d9381b6a7f0_0 .net "s0", 31 0, v0x5d9381b54860_0;  1 drivers
v0x5d9381b6a8e0_0 .net "s1", 0 0, v0x5d9381b57bf0_0;  1 drivers
v0x5d9381b6a980_0 .net "s10", 4 0, L_0x5d9381b7fee0;  1 drivers
v0x5d9381b6aa20_0 .net "s11", 4 0, L_0x5d9381b7ffc0;  1 drivers
v0x5d9381b6ab10_0 .net "s12", 15 0, L_0x5d9381b80060;  1 drivers
v0x5d9381b6abb0_0 .net "s13", 31 0, L_0x5d9381b80b10;  1 drivers
v0x5d9381b6ac50_0 .net "s14", 4 0, L_0x5d9381b7f8d0;  1 drivers
v0x5d9381b6ad10_0 .net "s15", 4 0, L_0x5d9381b7fa20;  1 drivers
v0x5d9381b6add0_0 .net "s16", 4 0, v0x5d9381b54ff0_0;  1 drivers
v0x5d9381b6ae90_0 .net "s17", 5 0, L_0x5d9381b80150;  1 drivers
v0x5d9381b6af50_0 .net "s18", 3 0, v0x5d9381b55540_0;  1 drivers
v0x5d9381b6b040_0 .net "s19", 31 0, v0x5d9381b621d0_0;  1 drivers
v0x5d9381b6b100_0 .net "s2", 0 0, v0x5d9381b579b0_0;  1 drivers
v0x5d9381b6b1a0_0 .net "s20", 31 0, L_0x5d9381b7f570;  1 drivers
v0x5d9381b6b240_0 .net "s21", 31 0, v0x5d9381b539a0_0;  1 drivers
v0x5d9381b6b350_0 .net "s22", 0 0, v0x5d9381b567e0_0;  1 drivers
v0x5d9381b6b3f0_0 .net "s23", 31 0, v0x5d9381b56660_0;  1 drivers
v0x5d9381b6b4b0_0 .net "s24", 31 0, L_0x5d9381b7f6c0;  1 drivers
v0x5d9381b6b570_0 .net "s25", 0 0, L_0x5d9381b82590;  1 drivers
v0x5d9381b6b610_0 .net "s26", 31 0, L_0x5d9381b81f70;  1 drivers
v0x5d9381b6b6b0_0 .net "s27", 31 0, L_0x5d9381b81e50;  1 drivers
v0x5d9381b6b770_0 .net "s28", 31 0, L_0x5d9381b7f440;  1 drivers
v0x5d9381b6b830_0 .net "s29", 31 0, L_0x5d9381b7fc40;  1 drivers
v0x5d9381b6b920_0 .net "s3", 0 0, v0x5d9381b57720_0;  1 drivers
v0x5d9381b6b9f0_0 .net "s30", 31 0, v0x5d9381b55da0_0;  1 drivers
v0x5d9381b6ba90_0 .net "s31", 0 0, v0x5d9381b5c980_0;  1 drivers
v0x5d9381b6bb80_0 .net "s32", 7 0, L_0x5d9381b821b0;  1 drivers
v0x5d9381b6bc20_0 .net "s33", 7 0, L_0x5d9381b7e9b0;  1 drivers
v0x5d9381b6bcf0_0 .net "s34", 31 0, L_0x5d9381b7f0e0;  1 drivers
v0x5d9381b6bd90_0 .net "s35", 31 0, L_0x5d9381b7f1e0;  1 drivers
v0x5d9381b6bee0_0 .net "s36", 1 0, L_0x5d9381b80c40;  1 drivers
v0x5d9381b6c3b0_0 .net "s37", 2 0, L_0x5d9381b80f70;  1 drivers
v0x5d9381b6c4c0_0 .net "s38", 3 0, L_0x5d9381b81410;  1 drivers
v0x5d9381b6c5d0_0 .net "s39", 1 0, L_0x5d9381b7f2c0;  1 drivers
v0x5d9381b6c720_0 .net "s4", 0 0, v0x5d9381b578a0_0;  1 drivers
v0x5d9381b6c7c0_0 .net "s40", 2 0, L_0x5d9381b7f330;  1 drivers
v0x5d9381b6c8f0_0 .net "s41", 3 0, v0x5d9381b5fde0_0;  1 drivers
v0x5d9381b6c9b0_0 .net "s42", 1 0, L_0x5d9381b816b0;  1 drivers
v0x5d9381b6cb00_0 .net "s43", 2 0, v0x5d9381b5a2c0_0;  1 drivers
v0x5d9381b6cbc0_0 .net "s44", 4 0, L_0x5d9381b81af0;  1 drivers
v0x5d9381b6cd10_0 .net "s45", 1 0, v0x5d9381b668a0_0;  1 drivers
v0x5d9381b6cdd0_0 .net "s5", 0 0, v0x5d9381b57a70_0;  1 drivers
v0x5d9381b6ce70_0 .net "s6", 0 0, v0x5d9381b57b30_0;  1 drivers
v0x5d9381b6cf10_0 .net "s7", 1 0, v0x5d9381b57560_0;  1 drivers
v0x5d9381b6cfb0_0 .net "s8", 0 0, v0x5d9381b57660_0;  1 drivers
v0x5d9381b6d050_0 .net "s9", 4 0, L_0x5d9381b7fe40;  1 drivers
v0x5d9381b6d0f0_0 .net "src1_addr", 4 0, L_0x5d9381b804f0;  alias, 1 drivers
v0x5d9381b6d190_0 .net "src1_out", 31 0, L_0x5d9381b82840;  alias, 1 drivers
v0x5d9381b6d250_0 .net "src1_out_temp", 31 0, L_0x5d9381b6e500;  1 drivers
v0x5d9381b6d310_0 .net "src2_addr", 4 0, L_0x5d9381b805e0;  alias, 1 drivers
v0x5d9381b6d3f0_0 .net "src2_out", 31 0, L_0x5d9381b82940;  alias, 1 drivers
v0x5d9381b6d4d0_0 .net "src2_out_temp", 31 0, L_0x5d9381b6e870;  1 drivers
L_0x5d9381b7e9b0 .part v0x5d9381b5e0f0_0, 2, 8;
L_0x5d9381b7fb70 .part v0x5d9381b621d0_0, 2, 30;
L_0x5d9381b7fc40 .concat8 [ 2 30 0 0], L_0x75c51831b1c8, L_0x5d9381b7fb70;
L_0x5d9381b7fce0 .part v0x5d9381b65800_0, 26, 6;
L_0x5d9381b7fe40 .part v0x5d9381b65800_0, 21, 5;
L_0x5d9381b7fee0 .part v0x5d9381b65800_0, 16, 5;
L_0x5d9381b7ffc0 .part v0x5d9381b65800_0, 11, 5;
L_0x5d9381b80060 .part v0x5d9381b65800_0, 0, 16;
L_0x5d9381b80150 .part v0x5d9381b621d0_0, 0, 6;
L_0x5d9381b801f0 .part v0x5d9381b5fde0_0, 0, 1;
L_0x5d9381b80340 .part v0x5d9381b5fde0_0, 1, 2;
L_0x5d9381b803e0 .part v0x5d9381b5fde0_0, 3, 1;
L_0x5d9381b804f0 .part v0x5d9381b65800_0, 21, 5;
L_0x5d9381b805e0 .part v0x5d9381b65800_0, 16, 5;
L_0x5d9381b80c40 .concat8 [ 1 1 0 0], L_0x5d9381b80480, L_0x5d9381b80ce0;
L_0x5d9381b80f70 .concat8 [ 1 1 1 0], L_0x5d9381b80df0, L_0x5d9381b80eb0, L_0x5d9381b81140;
L_0x5d9381b81410 .concat8 [ 1 2 1 0], L_0x5d9381b81250, L_0x5d9381b81350, L_0x5d9381b81550;
L_0x5d9381b81b80 .part v0x5d9381b5a2c0_0, 0, 1;
L_0x5d9381b821b0 .part v0x5d9381b5b270_0, 0, 8;
L_0x5d9381b82250 .part v0x5d9381b5a2c0_0, 1, 1;
L_0x5d9381b81cb0 .part v0x5d9381b5a2c0_0, 2, 1;
L_0x5d9381b823a0 .part v0x5d9381b668a0_0, 0, 1;
L_0x5d9381b82590 .part v0x5d9381b668a0_0, 1, 1;
S_0x5d9381b3ed70 .scope module, "DIG_BitExtender_i8" "DIG_BitExtender" 3 911, 3 493 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x5d9381b1cd00 .param/l "inputBits" 0 3 494, +C4<00000000000000000000000000010000>;
P_0x5d9381b1cd40 .param/l "outputBits" 0 3 495, +C4<00000000000000000000000000100000>;
v0x5d9381b386a0_0 .net *"_ivl_1", 0 0, L_0x5d9381b80750;  1 drivers
v0x5d9381b37bf0_0 .net *"_ivl_2", 15 0, L_0x5d9381b807f0;  1 drivers
v0x5d9381b33b00_0 .net "in", 15 0, L_0x5d9381b80060;  alias, 1 drivers
v0x5d9381b32940_0 .net "out", 31 0, L_0x5d9381b80b10;  alias, 1 drivers
L_0x5d9381b80750 .part L_0x5d9381b80060, 15, 1;
LS_0x5d9381b807f0_0_0 .concat [ 1 1 1 1], L_0x5d9381b80750, L_0x5d9381b80750, L_0x5d9381b80750, L_0x5d9381b80750;
LS_0x5d9381b807f0_0_4 .concat [ 1 1 1 1], L_0x5d9381b80750, L_0x5d9381b80750, L_0x5d9381b80750, L_0x5d9381b80750;
LS_0x5d9381b807f0_0_8 .concat [ 1 1 1 1], L_0x5d9381b80750, L_0x5d9381b80750, L_0x5d9381b80750, L_0x5d9381b80750;
LS_0x5d9381b807f0_0_12 .concat [ 1 1 1 1], L_0x5d9381b80750, L_0x5d9381b80750, L_0x5d9381b80750, L_0x5d9381b80750;
L_0x5d9381b807f0 .concat [ 4 4 4 4], LS_0x5d9381b807f0_0_0, LS_0x5d9381b807f0_0_4, LS_0x5d9381b807f0_0_8, LS_0x5d9381b807f0_0_12;
L_0x5d9381b80b10 .concat [ 16 16 0 0], L_0x5d9381b80060, L_0x5d9381b807f0;
S_0x5d9381b3f0f0 .scope module, "DIG_RAMDualAccess_i4" "DIG_RAMDualAccess" 3 840, 3 210 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 8 "1A";
    .port_info 3 /INPUT 8 "2A";
    .port_info 4 /INPUT 32 "1Din";
    .port_info 5 /INPUT 1 "str";
    .port_info 6 /OUTPUT 32 "1D";
    .port_info 7 /OUTPUT 32 "2D";
P_0x5d9381acd9f0 .param/l "AddrBits" 0 3 213, +C4<00000000000000000000000000001000>;
P_0x5d9381acda30 .param/l "Bits" 0 3 212, +C4<00000000000000000000000000100000>;
L_0x5d9381b7f0e0 .functor BUFZ 32, L_0x5d9381b7eed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d9381b32da0_0 .net "1A", 7 0, L_0x5d9381b821b0;  alias, 1 drivers
v0x5d9381b18e50_0 .net "1D", 31 0, L_0x5d9381b7ed50;  alias, 1 drivers
v0x5d9381b1cc60_0 .net "1Din", 31 0, L_0x5d9381b819d0;  alias, 1 drivers
v0x5d9381b528a0_0 .net "2A", 7 0, L_0x5d9381b7e9b0;  alias, 1 drivers
v0x5d9381b52980_0 .net "2D", 31 0, L_0x5d9381b7f0e0;  alias, 1 drivers
v0x5d9381b52a60_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b52b20_0 .net *"_ivl_0", 31 0, L_0x5d9381b7eaa0;  1 drivers
v0x5d9381b52c00_0 .net *"_ivl_10", 31 0, L_0x5d9381b7eed0;  1 drivers
v0x5d9381b52ce0_0 .net *"_ivl_12", 9 0, L_0x5d9381b7efa0;  1 drivers
L_0x75c51831b180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d9381b52dc0_0 .net *"_ivl_15", 1 0, L_0x75c51831b180;  1 drivers
v0x5d9381b52ea0_0 .net *"_ivl_2", 9 0, L_0x5d9381b7eb70;  1 drivers
L_0x75c51831b138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d9381b52f80_0 .net *"_ivl_5", 1 0, L_0x75c51831b138;  1 drivers
o0x75c518364378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5d9381b53060_0 name=_ivl_6
v0x5d9381b53140_0 .net "ld", 0 0, L_0x5d9381b82250;  alias, 1 drivers
v0x5d9381b53200 .array "memory", 255 0, 31 0;
v0x5d9381b532c0_0 .net "str", 0 0, L_0x5d9381b81cb0;  alias, 1 drivers
E_0x5d9381ac3390 .event posedge, v0x5d9381b52a60_0;
L_0x5d9381b7eaa0 .array/port v0x5d9381b53200, L_0x5d9381b7eb70;
L_0x5d9381b7eb70 .concat [ 8 2 0 0], L_0x5d9381b821b0, L_0x75c51831b138;
L_0x5d9381b7ed50 .functor MUXZ 32, o0x75c518364378, L_0x5d9381b7eaa0, L_0x5d9381b82250, C4<>;
L_0x5d9381b7eed0 .array/port v0x5d9381b53200, L_0x5d9381b7efa0;
L_0x5d9381b7efa0 .concat [ 8 2 0 0], L_0x5d9381b7e9b0, L_0x75c51831b180;
S_0x5d9381b53480 .scope module, "Mux_2x1_NBits_i11" "Mux_2x1_NBits" 3 933, 3 191 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5d9381b53610 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5d9381b537c0_0 .net "in_0", 31 0, L_0x5d9381b7f6c0;  alias, 1 drivers
v0x5d9381b538c0_0 .net "in_1", 31 0, v0x5d9381b621d0_0;  alias, 1 drivers
v0x5d9381b539a0_0 .var "out", 31 0;
v0x5d9381b53a90_0 .net "sel", 0 0, L_0x5d9381b803e0;  alias, 1 drivers
E_0x5d9381ac3920 .event anyedge, v0x5d9381b53a90_0, v0x5d9381b537c0_0, v0x5d9381b538c0_0;
S_0x5d9381b53c20 .scope module, "Mux_2x1_NBits_i16" "Mux_2x1_NBits" 3 1003, 3 191 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5d9381b53e00 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5d9381b53f10_0 .net "in_0", 31 0, L_0x5d9381b81f70;  alias, 1 drivers
v0x5d9381b54010_0 .net "in_1", 31 0, L_0x5d9381b81e50;  alias, 1 drivers
v0x5d9381b540f0_0 .var "out", 31 0;
v0x5d9381b541e0_0 .net "sel", 0 0, L_0x5d9381b82590;  alias, 1 drivers
E_0x5d9381a7ea90 .event anyedge, v0x5d9381b541e0_0, v0x5d9381b53f10_0, v0x5d9381b54010_0;
S_0x5d9381b54370 .scope module, "Mux_2x1_NBits_i3" "Mux_2x1_NBits" 3 829, 3 191 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5d9381b545a0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5d9381b54680_0 .net "in_0", 31 0, v0x5d9381b56e70_0;  alias, 1 drivers
v0x5d9381b54780_0 .net "in_1", 31 0, L_0x5d9381b81790;  alias, 1 drivers
v0x5d9381b54860_0 .var "out", 31 0;
v0x5d9381b54950_0 .net "sel", 0 0, L_0x5d9381b81d50;  alias, 1 drivers
E_0x5d9381b43720 .event anyedge, v0x5d9381b54950_0, v0x5d9381b54680_0, v0x5d9381b54780_0;
S_0x5d9381b54ae0 .scope module, "Mux_2x1_NBits_i9" "Mux_2x1_NBits" 3 918, 3 191 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in_0";
    .port_info 2 /INPUT 5 "in_1";
    .port_info 3 /OUTPUT 5 "out";
P_0x5d9381b54cc0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000000101>;
v0x5d9381b54e10_0 .net "in_0", 4 0, L_0x5d9381b7f8d0;  alias, 1 drivers
v0x5d9381b54f10_0 .net "in_1", 4 0, L_0x5d9381b7fa20;  alias, 1 drivers
v0x5d9381b54ff0_0 .var "out", 4 0;
v0x5d9381b550e0_0 .net "sel", 0 0, L_0x5d9381b801f0;  alias, 1 drivers
E_0x5d9381b54d90 .event anyedge, v0x5d9381b550e0_0, v0x5d9381b54e10_0, v0x5d9381b54f10_0;
S_0x5d9381b55270 .scope module, "alu_control_i10" "alu_control" 3 925, 3 544 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x5d9381b55540_0 .var "alu_control", 3 0;
v0x5d9381b55640_0 .net "alu_op", 1 0, L_0x5d9381b80340;  alias, 1 drivers
v0x5d9381b55720_0 .net "funct", 5 0, L_0x5d9381b80150;  alias, 1 drivers
E_0x5d9381b554c0 .event anyedge, v0x5d9381b55640_0, v0x5d9381b55720_0;
S_0x5d9381b55860 .scope module, "alu_i12" "alu" 3 940, 3 155 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5d9381b55ad0_0 .net "A", 31 0, L_0x5d9381b7f440;  alias, 1 drivers
v0x5d9381b55bd0_0 .net "B", 31 0, L_0x5d9381b7fc40;  alias, 1 drivers
L_0x75c51831b210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5d9381b55cb0_0 .net "alu_control", 3 0, L_0x75c51831b210;  1 drivers
v0x5d9381b55da0_0 .var "result", 31 0;
v0x5d9381b55e80_0 .var "temp", 31 0;
v0x5d9381b55fb0_0 .var "zero", 0 0;
E_0x5d9381b55a70 .event anyedge, v0x5d9381b55bd0_0, v0x5d9381b55ad0_0, v0x5d9381b55cb0_0;
S_0x5d9381b56110 .scope module, "alu_i13" "alu" 3 947, 3 155 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5d9381b56370_0 .net "A", 31 0, L_0x5d9381b7f570;  alias, 1 drivers
v0x5d9381b56470_0 .net "B", 31 0, v0x5d9381b539a0_0;  alias, 1 drivers
v0x5d9381b56560_0 .net "alu_control", 3 0, v0x5d9381b55540_0;  alias, 1 drivers
v0x5d9381b56660_0 .var "result", 31 0;
v0x5d9381b56700_0 .var "temp", 31 0;
v0x5d9381b567e0_0 .var "zero", 0 0;
E_0x5d9381b562f0 .event anyedge, v0x5d9381b539a0_0, v0x5d9381b56370_0, v0x5d9381b55540_0;
S_0x5d9381b56940 .scope module, "alu_i2" "alu" 3 819, 3 155 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5d9381b56ba0_0 .net "A", 31 0, v0x5d9381b5e0f0_0;  alias, 1 drivers
L_0x75c51831b0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5d9381b56ca0_0 .net "B", 31 0, L_0x75c51831b0f0;  1 drivers
L_0x75c51831b0a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5d9381b56d80_0 .net "alu_control", 3 0, L_0x75c51831b0a8;  1 drivers
v0x5d9381b56e70_0 .var "result", 31 0;
v0x5d9381b56f60_0 .var "temp", 31 0;
v0x5d9381b57070_0 .var "zero", 0 0;
E_0x5d9381b56b20 .event anyedge, v0x5d9381b56ca0_0, v0x5d9381b56ba0_0, v0x5d9381b56d80_0;
S_0x5d9381b571d0 .scope module, "control_unit_i7" "control_unit" 3 896, 3 424 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x5d9381b57560_0 .var "alu_op", 1 0;
v0x5d9381b57660_0 .var "alu_src", 0 0;
v0x5d9381b57720_0 .var "branch", 0 0;
v0x5d9381b577c0_0 .net "instr_op", 5 0, L_0x5d9381b7fce0;  alias, 1 drivers
v0x5d9381b578a0_0 .var "mem_read", 0 0;
v0x5d9381b579b0_0 .var "mem_to_reg", 0 0;
v0x5d9381b57a70_0 .var "mem_write", 0 0;
v0x5d9381b57b30_0 .var "reg_dst", 0 0;
v0x5d9381b57bf0_0 .var "reg_write", 0 0;
E_0x5d9381b574e0 .event anyedge, v0x5d9381b577c0_0;
S_0x5d9381b57e60 .scope module, "cpu_registers_i1" "cpu_registers" 3 807, 3 81 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "src1_addr";
    .port_info 4 /INPUT 5 "src2_addr";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "src1_out";
    .port_info 8 /OUTPUT 32 "src2_out";
L_0x5d9381b6e500 .functor BUFZ 32, L_0x5d9381b6e2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5d9381b6e870 .functor BUFZ 32, L_0x5d9381b6e620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d9381b58120 .array "RFILE", 0 31, 31 0;
v0x5d9381b58200_0 .net *"_ivl_0", 31 0, L_0x5d9381b6e2c0;  1 drivers
v0x5d9381b582e0_0 .net *"_ivl_10", 6 0, L_0x5d9381b6e6c0;  1 drivers
L_0x75c51831b060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d9381b583a0_0 .net *"_ivl_13", 1 0, L_0x75c51831b060;  1 drivers
v0x5d9381b58480_0 .net *"_ivl_2", 6 0, L_0x5d9381b6e3c0;  1 drivers
L_0x75c51831b018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5d9381b585b0_0 .net *"_ivl_5", 1 0, L_0x75c51831b018;  1 drivers
v0x5d9381b58690_0 .net *"_ivl_8", 31 0, L_0x5d9381b6e620;  1 drivers
v0x5d9381b58770_0 .net "clk", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b58810_0 .net "data_in", 31 0, v0x5d9381b540f0_0;  alias, 1 drivers
v0x5d9381b58970_0 .net "dst_addr", 4 0, v0x5d9381b68030_0;  alias, 1 drivers
v0x5d9381b58a30_0 .var/i "i", 31 0;
v0x5d9381b58b10_0 .net "rst", 0 0, v0x5d9381b6dec0_0;  alias, 1 drivers
v0x5d9381b58bd0_0 .net "src1_addr", 4 0, L_0x5d9381b7fe40;  alias, 1 drivers
v0x5d9381b58cb0_0 .net "src1_out", 31 0, L_0x5d9381b6e500;  alias, 1 drivers
v0x5d9381b58d90_0 .net "src2_addr", 4 0, L_0x5d9381b7fee0;  alias, 1 drivers
v0x5d9381b58e70_0 .net "src2_out", 31 0, L_0x5d9381b6e870;  alias, 1 drivers
v0x5d9381b58f50_0 .net "write_en", 0 0, L_0x5d9381b823a0;  alias, 1 drivers
L_0x5d9381b6e2c0 .array/port v0x5d9381b58120, L_0x5d9381b6e3c0;
L_0x5d9381b6e3c0 .concat [ 5 2 0 0], L_0x5d9381b7fe40, L_0x75c51831b018;
L_0x5d9381b6e620 .array/port v0x5d9381b58120, L_0x5d9381b6e6c0;
L_0x5d9381b6e6c0 .concat [ 5 2 0 0], L_0x5d9381b7fee0, L_0x75c51831b060;
S_0x5d9381b59130 .scope module, "ex_mem_i14" "ex_mem" 3 963, 3 591 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 3 "M";
    .port_info 2 /INPUT 32 "ba_in";
    .port_info 3 /INPUT 32 "ar_in";
    .port_info 4 /INPUT 1 "z_in";
    .port_info 5 /INPUT 32 "rd2_in";
    .port_info 6 /INPUT 5 "dr_in";
    .port_info 7 /INPUT 1 "en";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 2 "WB_out";
    .port_info 10 /OUTPUT 3 "M_out";
    .port_info 11 /OUTPUT 32 "ba_out";
    .port_info 12 /OUTPUT 1 "z_out";
    .port_info 13 /OUTPUT 32 "ar_out";
    .port_info 14 /OUTPUT 32 "rd2_out";
    .port_info 15 /OUTPUT 5 "dr_out";
v0x5d9381b5cad0_0 .net "M", 2 0, L_0x5d9381b7f330;  alias, 1 drivers
v0x5d9381b5cbb0_0 .net "M_out", 2 0, v0x5d9381b5a2c0_0;  alias, 1 drivers
v0x5d9381b5cc80_0 .net "WB", 1 0, L_0x5d9381b7f2c0;  alias, 1 drivers
v0x5d9381b5cd80_0 .net "WB_out", 1 0, L_0x5d9381b816b0;  alias, 1 drivers
v0x5d9381b5ce50_0 .net "ar_in", 31 0, v0x5d9381b56660_0;  alias, 1 drivers
v0x5d9381b5cf90_0 .net "ar_out", 31 0, v0x5d9381b5b270_0;  alias, 1 drivers
v0x5d9381b5d030_0 .net "ba_in", 31 0, v0x5d9381b55da0_0;  alias, 1 drivers
v0x5d9381b5d120_0 .net "ba_out", 31 0, L_0x5d9381b81790;  alias, 1 drivers
v0x5d9381b5d230_0 .net "clk", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5d4e0_0 .net "dr_in", 4 0, v0x5d9381b54ff0_0;  alias, 1 drivers
v0x5d9381b5d5a0_0 .net "dr_out", 4 0, L_0x5d9381b81af0;  alias, 1 drivers
v0x5d9381b5d660_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5d700_0 .net "rd2_in", 31 0, L_0x5d9381b7f6c0;  alias, 1 drivers
v0x5d9381b5d7f0_0 .net "rd2_out", 31 0, L_0x5d9381b819d0;  alias, 1 drivers
v0x5d9381b5d900_0 .net "z_in", 0 0, v0x5d9381b567e0_0;  alias, 1 drivers
v0x5d9381b5d9f0_0 .net "z_out", 0 0, v0x5d9381b5c980_0;  alias, 1 drivers
S_0x5d9381b59450 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 612, 3 240 0, S_0x5d9381b59130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5d9381b59650 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x5d9381b816b0 .functor BUFZ 2, v0x5d9381b59b30_0, C4<00>, C4<00>, C4<00>;
v0x5d9381b597e0_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b598f0_0 .net "D", 1 0, L_0x5d9381b7f2c0;  alias, 1 drivers
v0x5d9381b599d0_0 .net "Q", 1 0, L_0x5d9381b816b0;  alias, 1 drivers
v0x5d9381b59a90_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b59b30_0 .var "state", 1 0;
S_0x5d9381b59ce0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 621, 3 240 0, S_0x5d9381b59130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x5d9381b59ee0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
v0x5d9381b59fb0_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5a050_0 .net "D", 2 0, L_0x5d9381b7f330;  alias, 1 drivers
v0x5d9381b5a130_0 .net "Q", 2 0, v0x5d9381b5a2c0_0;  alias, 1 drivers
v0x5d9381b5a220_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5a2c0_0 .var "state", 2 0;
S_0x5d9381b5a420 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 630, 3 240 0, S_0x5d9381b59130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5d9381b5a600 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5d9381b81790 .functor BUFZ 32, v0x5d9381b5aac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d9381b5a790_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5a830_0 .net "D", 31 0, v0x5d9381b55da0_0;  alias, 1 drivers
v0x5d9381b5a920_0 .net "Q", 31 0, L_0x5d9381b81790;  alias, 1 drivers
v0x5d9381b5aa20_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5aac0_0 .var "state", 31 0;
S_0x5d9381b5ac30 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 645, 3 240 0, S_0x5d9381b59130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5d9381b5ae10 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5d9381b5af50_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5b010_0 .net "D", 31 0, v0x5d9381b56660_0;  alias, 1 drivers
v0x5d9381b5b100_0 .net "Q", 31 0, v0x5d9381b5b270_0;  alias, 1 drivers
v0x5d9381b5b1d0_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5b270_0 .var "state", 31 0;
S_0x5d9381b5b420 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 654, 3 240 0, S_0x5d9381b59130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5d9381b5b650 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5d9381b819d0 .functor BUFZ 32, v0x5d9381b5bab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d9381b5b760_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5b820_0 .net "D", 31 0, L_0x5d9381b7f6c0;  alias, 1 drivers
v0x5d9381b5b910_0 .net "Q", 31 0, L_0x5d9381b819d0;  alias, 1 drivers
v0x5d9381b5ba10_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5bab0_0 .var "state", 31 0;
S_0x5d9381b5bc20 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 663, 3 240 0, S_0x5d9381b59130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5d9381b5be00 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5d9381b81af0 .functor BUFZ 5, v0x5d9381b5c260_0, C4<00000>, C4<00000>, C4<00000>;
v0x5d9381b5bf40_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5c000_0 .net "D", 4 0, v0x5d9381b54ff0_0;  alias, 1 drivers
v0x5d9381b5c0f0_0 .net "Q", 4 0, L_0x5d9381b81af0;  alias, 1 drivers
v0x5d9381b5c1c0_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5c260_0 .var "state", 4 0;
S_0x5d9381b5c410 .scope module, "DIG_Register_i3" "DIG_Register" 3 636, 3 573 0, S_0x5d9381b59130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5d9381b5c660_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5c720_0 .net "D", 0 0, v0x5d9381b567e0_0;  alias, 1 drivers
v0x5d9381b5c810_0 .net "Q", 0 0, v0x5d9381b5c980_0;  alias, 1 drivers
v0x5d9381b5c8e0_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5c980_0 .var "state", 0 0;
S_0x5d9381b5dc70 .scope module, "gen_register_i0" "gen_register" 3 799, 3 29 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x5d9381b5de50 .param/l "WORD_SIZE" 0 3 31, +C4<00000000000000000000000000100000>;
v0x5d9381b5df70_0 .net "clk", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5e030_0 .net "data_in", 31 0, v0x5d9381b54860_0;  alias, 1 drivers
v0x5d9381b5e0f0_0 .var "data_out", 31 0;
v0x5d9381b5e190_0 .net "rst", 0 0, v0x5d9381b6dec0_0;  alias, 1 drivers
v0x5d9381b5e260_0 .net "write_en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
E_0x5d9381b5def0 .event posedge, v0x5d9381b52a60_0, v0x5d9381b58b10_0;
S_0x5d9381b5e390 .scope module, "id_ex_i6" "id_ex" 3 860, 3 290 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "WB";
    .port_info 3 /INPUT 3 "M";
    .port_info 4 /INPUT 4 "EX";
    .port_info 5 /INPUT 32 "ip_in";
    .port_info 6 /INPUT 32 "rd1_in";
    .port_info 7 /INPUT 32 "rd2_in";
    .port_info 8 /INPUT 32 "iv_in";
    .port_info 9 /INPUT 5 "dr1_in";
    .port_info 10 /INPUT 5 "dr2_in";
    .port_info 11 /OUTPUT 2 "WB_out";
    .port_info 12 /OUTPUT 3 "M_out";
    .port_info 13 /OUTPUT 4 "EX_out";
    .port_info 14 /OUTPUT 32 "ip_out";
    .port_info 15 /OUTPUT 32 "rd1_out";
    .port_info 16 /OUTPUT 32 "rd2_out";
    .port_info 17 /OUTPUT 32 "iv_out";
    .port_info 18 /OUTPUT 5 "dr1_out";
    .port_info 19 /OUTPUT 5 "dr2_out";
v0x5d9381b63350_0 .net "EX", 3 0, L_0x5d9381b81410;  alias, 1 drivers
v0x5d9381b63430_0 .net "EX_out", 3 0, v0x5d9381b5fde0_0;  alias, 1 drivers
v0x5d9381b63500_0 .net "M", 2 0, L_0x5d9381b80f70;  alias, 1 drivers
v0x5d9381b63600_0 .net "M_out", 2 0, L_0x5d9381b7f330;  alias, 1 drivers
v0x5d9381b636a0_0 .net "WB", 1 0, L_0x5d9381b80c40;  alias, 1 drivers
v0x5d9381b63790_0 .net "WB_out", 1 0, L_0x5d9381b7f2c0;  alias, 1 drivers
v0x5d9381b63830_0 .net "clk", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b638d0_0 .net "dr1_in", 4 0, L_0x5d9381b7fee0;  alias, 1 drivers
v0x5d9381b639e0_0 .net "dr1_out", 4 0, L_0x5d9381b7f8d0;  alias, 1 drivers
v0x5d9381b63aa0_0 .net "dr2_in", 4 0, L_0x5d9381b7ffc0;  alias, 1 drivers
v0x5d9381b63b60_0 .net "dr2_out", 4 0, L_0x5d9381b7fa20;  alias, 1 drivers
v0x5d9381b63c50_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b63cf0_0 .net "ip_in", 31 0, L_0x5d9381b7f1e0;  alias, 1 drivers
v0x5d9381b63db0_0 .net "ip_out", 31 0, L_0x5d9381b7f440;  alias, 1 drivers
v0x5d9381b63ea0_0 .net "iv_in", 31 0, L_0x5d9381b80b10;  alias, 1 drivers
v0x5d9381b63fb0_0 .net "iv_out", 31 0, v0x5d9381b621d0_0;  alias, 1 drivers
v0x5d9381b640c0_0 .net "rd1_in", 31 0, L_0x5d9381b6e500;  alias, 1 drivers
v0x5d9381b641d0_0 .net "rd1_out", 31 0, L_0x5d9381b7f570;  alias, 1 drivers
v0x5d9381b642e0_0 .net "rd2_in", 31 0, L_0x5d9381b6e870;  alias, 1 drivers
v0x5d9381b643f0_0 .net "rd2_out", 31 0, L_0x5d9381b7f6c0;  alias, 1 drivers
S_0x5d9381b5e760 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 315, 3 240 0, S_0x5d9381b5e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5d9381b5e960 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x5d9381b7f2c0 .functor BUFZ 2, v0x5d9381b5ee00_0, C4<00>, C4<00>, C4<00>;
v0x5d9381b5eaa0_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5eb60_0 .net "D", 1 0, L_0x5d9381b80c40;  alias, 1 drivers
v0x5d9381b5ec40_0 .net "Q", 1 0, L_0x5d9381b7f2c0;  alias, 1 drivers
v0x5d9381b5ed60_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5ee00_0 .var "state", 1 0;
S_0x5d9381b5efb0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 324, 3 240 0, S_0x5d9381b5e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x5d9381b5f1b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
L_0x5d9381b7f330 .functor BUFZ 3, v0x5d9381b5f600_0, C4<000>, C4<000>, C4<000>;
v0x5d9381b5f2c0_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5f360_0 .net "D", 2 0, L_0x5d9381b80f70;  alias, 1 drivers
v0x5d9381b5f440_0 .net "Q", 2 0, L_0x5d9381b7f330;  alias, 1 drivers
v0x5d9381b5f560_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5f600_0 .var "state", 2 0;
S_0x5d9381b5f7b0 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 333, 3 240 0, S_0x5d9381b5e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 4 "D";
    .port_info 3 /OUTPUT 4 "Q";
P_0x5d9381b5f990 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000100>;
v0x5d9381b5fad0_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5fb70_0 .net "D", 3 0, L_0x5d9381b81410;  alias, 1 drivers
v0x5d9381b5fc50_0 .net "Q", 3 0, v0x5d9381b5fde0_0;  alias, 1 drivers
v0x5d9381b5fd40_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b5fde0_0 .var "state", 3 0;
S_0x5d9381b5ff90 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 342, 3 240 0, S_0x5d9381b5e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5d9381b60170 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5d9381b7f440 .functor BUFZ 32, v0x5d9381b605f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d9381b602b0_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b60370_0 .net "D", 31 0, L_0x5d9381b7f1e0;  alias, 1 drivers
v0x5d9381b60450_0 .net "Q", 31 0, L_0x5d9381b7f440;  alias, 1 drivers
v0x5d9381b60550_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b605f0_0 .var "state", 31 0;
S_0x5d9381b60780 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 351, 3 240 0, S_0x5d9381b5e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5d9381b609b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5d9381b7f570 .functor BUFZ 32, v0x5d9381b60e10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d9381b60ac0_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b60b80_0 .net "D", 31 0, L_0x5d9381b6e500;  alias, 1 drivers
v0x5d9381b60c70_0 .net "Q", 31 0, L_0x5d9381b7f570;  alias, 1 drivers
v0x5d9381b60d70_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b60e10_0 .var "state", 31 0;
S_0x5d9381b60f80 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 360, 3 240 0, S_0x5d9381b5e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5d9381b61160 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5d9381b7f6c0 .functor BUFZ 32, v0x5d9381b615c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d9381b612a0_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b61360_0 .net "D", 31 0, L_0x5d9381b6e870;  alias, 1 drivers
v0x5d9381b61450_0 .net "Q", 31 0, L_0x5d9381b7f6c0;  alias, 1 drivers
v0x5d9381b61520_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b615c0_0 .var "state", 31 0;
S_0x5d9381b61750 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 369, 3 240 0, S_0x5d9381b5e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5d9381b61930 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5d9381b61a70_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b61f40_0 .net "D", 31 0, L_0x5d9381b80b10;  alias, 1 drivers
v0x5d9381b62030_0 .net "Q", 31 0, v0x5d9381b621d0_0;  alias, 1 drivers
v0x5d9381b62130_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b621d0_0 .var "state", 31 0;
S_0x5d9381b62340 .scope module, "DIG_Register_BUS_i7" "DIG_Register_BUS" 3 378, 3 240 0, S_0x5d9381b5e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5d9381b62520 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5d9381b7f8d0 .functor BUFZ 5, v0x5d9381b629b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x5d9381b62660_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b62720_0 .net "D", 4 0, L_0x5d9381b7fee0;  alias, 1 drivers
v0x5d9381b62810_0 .net "Q", 4 0, L_0x5d9381b7f8d0;  alias, 1 drivers
v0x5d9381b62910_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b629b0_0 .var "state", 4 0;
S_0x5d9381b62b20 .scope module, "DIG_Register_BUS_i8" "DIG_Register_BUS" 3 387, 3 240 0, S_0x5d9381b5e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5d9381b60960 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5d9381b7fa20 .functor BUFZ 5, v0x5d9381b631c0_0, C4<00000>, C4<00000>, C4<00000>;
v0x5d9381b62e80_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b62f40_0 .net "D", 4 0, L_0x5d9381b7ffc0;  alias, 1 drivers
v0x5d9381b63020_0 .net "Q", 4 0, L_0x5d9381b7fa20;  alias, 1 drivers
v0x5d9381b63120_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b631c0_0 .var "state", 4 0;
S_0x5d9381b64730 .scope module, "if_id_i5" "if_id" 3 851, 3 260 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "ip_in";
    .port_info 3 /INPUT 32 "in_in";
    .port_info 4 /OUTPUT 32 "ip_out";
    .port_info 5 /OUTPUT 32 "in_out";
v0x5d9381b659b0_0 .net "clk", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b65a70_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b65b30_0 .net "in_in", 31 0, L_0x5d9381b7f0e0;  alias, 1 drivers
v0x5d9381b65c20_0 .net "in_out", 31 0, v0x5d9381b65800_0;  alias, 1 drivers
v0x5d9381b65cc0_0 .net "ip_in", 31 0, v0x5d9381b56e70_0;  alias, 1 drivers
v0x5d9381b65db0_0 .net "ip_out", 31 0, L_0x5d9381b7f1e0;  alias, 1 drivers
S_0x5d9381b649a0 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 272, 3 240 0, S_0x5d9381b64730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5d9381b64ba0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5d9381b7f1e0 .functor BUFZ 32, v0x5d9381b650a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d9381b64d40_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b64e00_0 .net "D", 31 0, v0x5d9381b56e70_0;  alias, 1 drivers
v0x5d9381b64f10_0 .net "Q", 31 0, L_0x5d9381b7f1e0;  alias, 1 drivers
v0x5d9381b65000_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b650a0_0 .var "state", 31 0;
S_0x5d9381b65250 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 282, 3 240 0, S_0x5d9381b64730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5d9381b65450 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5d9381b65560_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b65600_0 .net "D", 31 0, L_0x5d9381b7f0e0;  alias, 1 drivers
v0x5d9381b656c0_0 .net "Q", 31 0, v0x5d9381b65800_0;  alias, 1 drivers
v0x5d9381b65760_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b65800_0 .var "state", 31 0;
S_0x5d9381b65f70 .scope module, "mem_wb_i15" "mem_wb" 3 983, 3 671 0, S_0x5d9381b3f7f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 32 "rd_in";
    .port_info 2 /INPUT 32 "ar_in";
    .port_info 3 /INPUT 5 "dr_in";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "en";
    .port_info 6 /OUTPUT 2 "WB_out";
    .port_info 7 /OUTPUT 32 "rd_out";
    .port_info 8 /OUTPUT 32 "ar_out";
    .port_info 9 /OUTPUT 5 "dr_out";
v0x5d9381b681c0_0 .net "WB", 1 0, L_0x5d9381b816b0;  alias, 1 drivers
v0x5d9381b682a0_0 .net "WB_out", 1 0, v0x5d9381b668a0_0;  alias, 1 drivers
v0x5d9381b68360_0 .net "ar_in", 31 0, v0x5d9381b5b270_0;  alias, 1 drivers
v0x5d9381b68430_0 .net "ar_out", 31 0, L_0x5d9381b81f70;  alias, 1 drivers
v0x5d9381b68520_0 .net "clk", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b68610_0 .net "dr_in", 4 0, L_0x5d9381b81af0;  alias, 1 drivers
v0x5d9381b686d0_0 .net "dr_out", 4 0, v0x5d9381b68030_0;  alias, 1 drivers
v0x5d9381b687e0_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b68880_0 .net "rd_in", 31 0, L_0x5d9381b7ed50;  alias, 1 drivers
v0x5d9381b68940_0 .net "rd_out", 31 0, L_0x5d9381b81e50;  alias, 1 drivers
S_0x5d9381b66260 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 686, 3 240 0, S_0x5d9381b65f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5d9381b66460 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
v0x5d9381b66570_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b66630_0 .net "D", 1 0, L_0x5d9381b816b0;  alias, 1 drivers
v0x5d9381b66740_0 .net "Q", 1 0, v0x5d9381b668a0_0;  alias, 1 drivers
v0x5d9381b66800_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b668a0_0 .var "state", 1 0;
S_0x5d9381b66a50 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 695, 3 240 0, S_0x5d9381b65f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5d9381b66c50 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5d9381b81e50 .functor BUFZ 32, v0x5d9381b67060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d9381b66d60_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b66e00_0 .net "D", 31 0, L_0x5d9381b7ed50;  alias, 1 drivers
v0x5d9381b66ec0_0 .net "Q", 31 0, L_0x5d9381b81e50;  alias, 1 drivers
v0x5d9381b66fc0_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b67060_0 .var "state", 31 0;
S_0x5d9381b671d0 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 704, 3 240 0, S_0x5d9381b65f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5d9381b673b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5d9381b81f70 .functor BUFZ 32, v0x5d9381b67840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d9381b67520_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b675c0_0 .net "D", 31 0, v0x5d9381b5b270_0;  alias, 1 drivers
v0x5d9381b676d0_0 .net "Q", 31 0, L_0x5d9381b81f70;  alias, 1 drivers
v0x5d9381b677a0_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b67840_0 .var "state", 31 0;
S_0x5d9381b679d0 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 713, 3 240 0, S_0x5d9381b65f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5d9381b67bb0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
v0x5d9381b67cf0_0 .net "C", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b67db0_0 .net "D", 4 0, L_0x5d9381b81af0;  alias, 1 drivers
v0x5d9381b67ec0_0 .net "Q", 4 0, v0x5d9381b68030_0;  alias, 1 drivers
v0x5d9381b67f90_0 .net "en", 0 0, v0x5d9381b6d6d0_0;  alias, 1 drivers
v0x5d9381b68030_0 .var "state", 4 0;
    .scope S_0x5d9381b5dc70;
T_0 ;
    %wait E_0x5d9381b5def0;
    %load/vec4 v0x5d9381b5e190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d9381b5e0f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5d9381b5df70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5d9381b5e260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5d9381b5e030_0;
    %assign/vec4 v0x5d9381b5e0f0_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d9381b57e60;
T_1 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b58b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b58a30_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5d9381b58a30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5d9381b58a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d9381b58120, 0, 4;
    %load/vec4 v0x5d9381b58a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d9381b58a30_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5d9381b58f50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x5d9381b58970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5d9381b58810_0;
    %load/vec4 v0x5d9381b58970_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d9381b58120, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d9381b56940;
T_2 ;
    %wait E_0x5d9381b56b20;
    %load/vec4 v0x5d9381b56d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b56f60_0, 0, 32;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x5d9381b56ba0_0;
    %load/vec4 v0x5d9381b56ca0_0;
    %and;
    %store/vec4 v0x5d9381b56e70_0, 0, 32;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x5d9381b56ba0_0;
    %load/vec4 v0x5d9381b56ca0_0;
    %or;
    %store/vec4 v0x5d9381b56e70_0, 0, 32;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x5d9381b56ba0_0;
    %load/vec4 v0x5d9381b56ca0_0;
    %add;
    %store/vec4 v0x5d9381b56e70_0, 0, 32;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x5d9381b56ba0_0;
    %load/vec4 v0x5d9381b56ca0_0;
    %sub;
    %store/vec4 v0x5d9381b56e70_0, 0, 32;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x5d9381b56ba0_0;
    %load/vec4 v0x5d9381b56ca0_0;
    %or;
    %inv;
    %store/vec4 v0x5d9381b56e70_0, 0, 32;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x5d9381b56ba0_0;
    %load/vec4 v0x5d9381b56ca0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v0x5d9381b56e70_0, 0, 32;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5d9381b56e70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %pad/s 1;
    %store/vec4 v0x5d9381b57070_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5d9381b54370;
T_3 ;
    %wait E_0x5d9381b43720;
    %load/vec4 v0x5d9381b54950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b54860_0, 0, 32;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x5d9381b54680_0;
    %store/vec4 v0x5d9381b54860_0, 0, 32;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x5d9381b54780_0;
    %store/vec4 v0x5d9381b54860_0, 0, 32;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5d9381b3f0f0;
T_4 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b532c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5d9381b1cc60_0;
    %load/vec4 v0x5d9381b32da0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5d9381b53200, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5d9381b649a0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b650a0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x5d9381b649a0;
T_6 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b65000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5d9381b64e00_0;
    %assign/vec4 v0x5d9381b650a0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5d9381b65250;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b65800_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x5d9381b65250;
T_8 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b65760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5d9381b65600_0;
    %assign/vec4 v0x5d9381b65800_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5d9381b5e760;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d9381b5ee00_0, 0, 2;
    %end;
    .thread T_9;
    .scope S_0x5d9381b5e760;
T_10 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b5ed60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5d9381b5eb60_0;
    %assign/vec4 v0x5d9381b5ee00_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5d9381b5efb0;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d9381b5f600_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x5d9381b5efb0;
T_12 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b5f560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5d9381b5f360_0;
    %assign/vec4 v0x5d9381b5f600_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5d9381b5f7b0;
T_13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d9381b5fde0_0, 0, 4;
    %end;
    .thread T_13;
    .scope S_0x5d9381b5f7b0;
T_14 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b5fd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5d9381b5fb70_0;
    %assign/vec4 v0x5d9381b5fde0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5d9381b5ff90;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b605f0_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x5d9381b5ff90;
T_16 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b60550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5d9381b60370_0;
    %assign/vec4 v0x5d9381b605f0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5d9381b60780;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b60e10_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x5d9381b60780;
T_18 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b60d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5d9381b60b80_0;
    %assign/vec4 v0x5d9381b60e10_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5d9381b60f80;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b615c0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x5d9381b60f80;
T_20 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b61520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5d9381b61360_0;
    %assign/vec4 v0x5d9381b615c0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5d9381b61750;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b621d0_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x5d9381b61750;
T_22 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b62130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5d9381b61f40_0;
    %assign/vec4 v0x5d9381b621d0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5d9381b62340;
T_23 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d9381b629b0_0, 0, 5;
    %end;
    .thread T_23;
    .scope S_0x5d9381b62340;
T_24 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b62910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x5d9381b62720_0;
    %assign/vec4 v0x5d9381b629b0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5d9381b62b20;
T_25 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d9381b631c0_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x5d9381b62b20;
T_26 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b63120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x5d9381b62f40_0;
    %assign/vec4 v0x5d9381b631c0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5d9381b571d0;
T_27 ;
    %wait E_0x5d9381b574e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d9381b57b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d9381b57720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d9381b578a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d9381b579b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d9381b57560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d9381b57a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d9381b57660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d9381b57bf0_0, 0, 1;
    %load/vec4 v0x5d9381b577c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d9381b57720_0, 0, 1;
    %jmp T_27.6;
T_27.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b57b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b57bf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5d9381b57560_0, 0, 2;
    %jmp T_27.6;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b57660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b57bf0_0, 0, 1;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b57660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b579b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b57bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b578a0_0, 0, 1;
    %jmp T_27.6;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b57660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b57a70_0, 0, 1;
    %jmp T_27.6;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b57b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b57720_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5d9381b57560_0, 0, 2;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5d9381b54ae0;
T_28 ;
    %wait E_0x5d9381b54d90;
    %load/vec4 v0x5d9381b550e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d9381b54ff0_0, 0, 5;
    %jmp T_28.3;
T_28.0 ;
    %load/vec4 v0x5d9381b54e10_0;
    %store/vec4 v0x5d9381b54ff0_0, 0, 5;
    %jmp T_28.3;
T_28.1 ;
    %load/vec4 v0x5d9381b54f10_0;
    %store/vec4 v0x5d9381b54ff0_0, 0, 5;
    %jmp T_28.3;
T_28.3 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5d9381b55270;
T_29 ;
    %wait E_0x5d9381b554c0;
    %load/vec4 v0x5d9381b55640_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5d9381b55540_0, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5d9381b55640_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5d9381b55540_0, 0, 4;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x5d9381b55720_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5d9381b55540_0, 0, 4;
    %jmp T_29.11;
T_29.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d9381b55540_0, 0, 4;
    %jmp T_29.11;
T_29.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5d9381b55540_0, 0, 4;
    %jmp T_29.11;
T_29.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5d9381b55540_0, 0, 4;
    %jmp T_29.11;
T_29.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5d9381b55540_0, 0, 4;
    %jmp T_29.11;
T_29.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5d9381b55540_0, 0, 4;
    %jmp T_29.11;
T_29.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5d9381b55540_0, 0, 4;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5d9381b53480;
T_30 ;
    %wait E_0x5d9381ac3920;
    %load/vec4 v0x5d9381b53a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b539a0_0, 0, 32;
    %jmp T_30.3;
T_30.0 ;
    %load/vec4 v0x5d9381b537c0_0;
    %store/vec4 v0x5d9381b539a0_0, 0, 32;
    %jmp T_30.3;
T_30.1 ;
    %load/vec4 v0x5d9381b538c0_0;
    %store/vec4 v0x5d9381b539a0_0, 0, 32;
    %jmp T_30.3;
T_30.3 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5d9381b55860;
T_31 ;
    %wait E_0x5d9381b55a70;
    %load/vec4 v0x5d9381b55cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b55e80_0, 0, 32;
    %jmp T_31.7;
T_31.0 ;
    %load/vec4 v0x5d9381b55ad0_0;
    %load/vec4 v0x5d9381b55bd0_0;
    %and;
    %store/vec4 v0x5d9381b55da0_0, 0, 32;
    %jmp T_31.7;
T_31.1 ;
    %load/vec4 v0x5d9381b55ad0_0;
    %load/vec4 v0x5d9381b55bd0_0;
    %or;
    %store/vec4 v0x5d9381b55da0_0, 0, 32;
    %jmp T_31.7;
T_31.2 ;
    %load/vec4 v0x5d9381b55ad0_0;
    %load/vec4 v0x5d9381b55bd0_0;
    %add;
    %store/vec4 v0x5d9381b55da0_0, 0, 32;
    %jmp T_31.7;
T_31.3 ;
    %load/vec4 v0x5d9381b55ad0_0;
    %load/vec4 v0x5d9381b55bd0_0;
    %sub;
    %store/vec4 v0x5d9381b55da0_0, 0, 32;
    %jmp T_31.7;
T_31.4 ;
    %load/vec4 v0x5d9381b55ad0_0;
    %load/vec4 v0x5d9381b55bd0_0;
    %or;
    %inv;
    %store/vec4 v0x5d9381b55da0_0, 0, 32;
    %jmp T_31.7;
T_31.5 ;
    %load/vec4 v0x5d9381b55ad0_0;
    %load/vec4 v0x5d9381b55bd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_31.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_31.9, 8;
T_31.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_31.9, 8;
 ; End of false expr.
    %blend;
T_31.9;
    %store/vec4 v0x5d9381b55da0_0, 0, 32;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5d9381b55da0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %pad/s 1;
    %store/vec4 v0x5d9381b55fb0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5d9381b56110;
T_32 ;
    %wait E_0x5d9381b562f0;
    %load/vec4 v0x5d9381b56560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b56700_0, 0, 32;
    %jmp T_32.7;
T_32.0 ;
    %load/vec4 v0x5d9381b56370_0;
    %load/vec4 v0x5d9381b56470_0;
    %and;
    %store/vec4 v0x5d9381b56660_0, 0, 32;
    %jmp T_32.7;
T_32.1 ;
    %load/vec4 v0x5d9381b56370_0;
    %load/vec4 v0x5d9381b56470_0;
    %or;
    %store/vec4 v0x5d9381b56660_0, 0, 32;
    %jmp T_32.7;
T_32.2 ;
    %load/vec4 v0x5d9381b56370_0;
    %load/vec4 v0x5d9381b56470_0;
    %add;
    %store/vec4 v0x5d9381b56660_0, 0, 32;
    %jmp T_32.7;
T_32.3 ;
    %load/vec4 v0x5d9381b56370_0;
    %load/vec4 v0x5d9381b56470_0;
    %sub;
    %store/vec4 v0x5d9381b56660_0, 0, 32;
    %jmp T_32.7;
T_32.4 ;
    %load/vec4 v0x5d9381b56370_0;
    %load/vec4 v0x5d9381b56470_0;
    %or;
    %inv;
    %store/vec4 v0x5d9381b56660_0, 0, 32;
    %jmp T_32.7;
T_32.5 ;
    %load/vec4 v0x5d9381b56370_0;
    %load/vec4 v0x5d9381b56470_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v0x5d9381b56660_0, 0, 32;
    %jmp T_32.7;
T_32.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5d9381b56660_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_32.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_32.11, 8;
T_32.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_32.11, 8;
 ; End of false expr.
    %blend;
T_32.11;
    %pad/s 1;
    %store/vec4 v0x5d9381b567e0_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5d9381b59450;
T_33 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d9381b59b30_0, 0, 2;
    %end;
    .thread T_33;
    .scope S_0x5d9381b59450;
T_34 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b59a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5d9381b598f0_0;
    %assign/vec4 v0x5d9381b59b30_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5d9381b59ce0;
T_35 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5d9381b5a2c0_0, 0, 3;
    %end;
    .thread T_35;
    .scope S_0x5d9381b59ce0;
T_36 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b5a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x5d9381b5a050_0;
    %assign/vec4 v0x5d9381b5a2c0_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5d9381b5a420;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b5aac0_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x5d9381b5a420;
T_38 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b5aa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x5d9381b5a830_0;
    %assign/vec4 v0x5d9381b5aac0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5d9381b5c410;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d9381b5c980_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x5d9381b5c410;
T_40 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b5c8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x5d9381b5c720_0;
    %assign/vec4 v0x5d9381b5c980_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5d9381b5ac30;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b5b270_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_0x5d9381b5ac30;
T_42 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b5b1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x5d9381b5b010_0;
    %assign/vec4 v0x5d9381b5b270_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5d9381b5b420;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b5bab0_0, 0, 32;
    %end;
    .thread T_43;
    .scope S_0x5d9381b5b420;
T_44 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b5ba10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x5d9381b5b820_0;
    %assign/vec4 v0x5d9381b5bab0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5d9381b5bc20;
T_45 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d9381b5c260_0, 0, 5;
    %end;
    .thread T_45;
    .scope S_0x5d9381b5bc20;
T_46 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b5c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x5d9381b5c000_0;
    %assign/vec4 v0x5d9381b5c260_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5d9381b66260;
T_47 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5d9381b668a0_0, 0, 2;
    %end;
    .thread T_47;
    .scope S_0x5d9381b66260;
T_48 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b66800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x5d9381b66630_0;
    %assign/vec4 v0x5d9381b668a0_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5d9381b66a50;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b67060_0, 0, 32;
    %end;
    .thread T_49;
    .scope S_0x5d9381b66a50;
T_50 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b66fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x5d9381b66e00_0;
    %assign/vec4 v0x5d9381b67060_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5d9381b671d0;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b67840_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0x5d9381b671d0;
T_52 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b677a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x5d9381b675c0_0;
    %assign/vec4 v0x5d9381b67840_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5d9381b679d0;
T_53 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5d9381b68030_0, 0, 5;
    %end;
    .thread T_53;
    .scope S_0x5d9381b679d0;
T_54 ;
    %wait E_0x5d9381ac3390;
    %load/vec4 v0x5d9381b67f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x5d9381b67db0_0;
    %assign/vec4 v0x5d9381b68030_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5d9381b53c20;
T_55 ;
    %wait E_0x5d9381a7ea90;
    %load/vec4 v0x5d9381b541e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b540f0_0, 0, 32;
    %jmp T_55.3;
T_55.0 ;
    %load/vec4 v0x5d9381b53f10_0;
    %store/vec4 v0x5d9381b540f0_0, 0, 32;
    %jmp T_55.3;
T_55.1 ;
    %load/vec4 v0x5d9381b54010_0;
    %store/vec4 v0x5d9381b540f0_0, 0, 32;
    %jmp T_55.3;
T_55.3 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x5d9381b3f470;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b6d970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b6e020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b6df60_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x5d9381b3f470;
T_57 ;
    %vpi_call 2 21 "$dumpfile", "lab05.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b6d790_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x5d9381b6d790_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_57.1, 5;
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5d9381b58120, v0x5d9381b6d790_0 > {0 0 0};
    %load/vec4 v0x5d9381b6d790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d9381b6d790_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d9381b3f470 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x5d9381b3f470;
T_58 ;
    %vpi_call 2 29 "$readmemb", "init.coe", v0x5d9381b53200, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_58;
    .scope S_0x5d9381b3f470;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d9381b6d6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b6dec0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b6d6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d9381b6dec0_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d9381b6dec0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d9381b6d6d0_0, 0, 1;
T_59.0 ;
    %delay 50000, 0;
    %load/vec4 v0x5d9381b6d6d0_0;
    %inv;
    %store/vec4 v0x5d9381b6d6d0_0, 0, 1;
    %jmp T_59.0;
    %end;
    .thread T_59;
    .scope S_0x5d9381b3f470;
T_60 ;
    %wait E_0x5d9381ac2d30;
    %wait E_0x5d9381ac3390;
    %delay 100000, 0;
    %vpi_call 2 68 "$display", "------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d9381b6df60_0, 0, 32;
T_60.0 ;
    %load/vec4 v0x5d9381b6df60_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_60.1, 5;
    %wait E_0x5d9381ac3390;
    %vpi_call 2 71 "$display", "PC: %2d opcode: %06b write reg addr: %2d write reg data: %4h", v0x5d9381b6da30_0, v0x5d9381b6d870_0, v0x5d9381b6e100_0, v0x5d9381b6e1f0_0 {0 0 0};
    %load/vec4 v0x5d9381b6df60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d9381b6df60_0, 0, 32;
    %jmp T_60.0;
T_60.1 ;
    %vpi_call 2 73 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab05_tb.v";
    "lab05_pipelined.v";
