{"files":[{"patch":"@@ -1693,1 +1693,1 @@\n-void C2_MacroAssembler::reduce_operation(Register dst, VectorRegister temp,\n+void C2_MacroAssembler::reduce_operation(Register dst, VectorRegister tmp,\n@@ -1699,1 +1699,1 @@\n-  vmv_s_x(temp, src1);\n+  vmv_s_x(tmp, src1);\n@@ -1703,1 +1703,1 @@\n-      vredsum_vs(temp, src2, temp);\n+      vredsum_vs(tmp, src2, tmp);\n@@ -1706,1 +1706,1 @@\n-      vredand_vs(temp, src2, temp);\n+      vredand_vs(tmp, src2, tmp);\n@@ -1709,1 +1709,1 @@\n-      vredor_vs(temp, src2, temp);\n+      vredor_vs(tmp, src2, tmp);\n@@ -1712,1 +1712,1 @@\n-      vredxor_vs(temp, src2, temp);\n+      vredxor_vs(tmp, src2, tmp);\n@@ -1717,1 +1717,2 @@\n-  vmv_x_s(dst, temp);\n+\n+  vmv_x_s(dst, tmp);\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":8,"deletions":7,"binary":false,"changes":15,"status":"modified"},{"patch":"@@ -198,1 +198,1 @@\n- void reduce_operation(Register dst, VectorRegister temp,\n+ void reduce_operation(Register dst, VectorRegister tmp,\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.hpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -818,1 +818,1 @@\n-            \"vmv.x.s  $dst, $tmp\" %}\n+            \"vmv.x.s $dst, $tmp\" %}\n@@ -834,1 +834,1 @@\n-            \"vmv.x.s  $dst, $tmp\" %}\n+            \"vmv.x.s $dst, $tmp\" %}\n@@ -852,1 +852,1 @@\n-            \"vmv.x.s  $dst, $tmp\" %}\n+            \"vmv.x.s $dst, $tmp\" %}\n@@ -868,1 +868,1 @@\n-            \"vmv.x.s  $dst, $tmp\" %}\n+            \"vmv.x.s $dst, $tmp\" %}\n@@ -886,1 +886,1 @@\n-            \"vmv.x.s  $dst, $tmp\" %}\n+            \"vmv.x.s $dst, $tmp\" %}\n@@ -902,1 +902,1 @@\n-            \"vmv.x.s  $dst, $tmp\" %}\n+            \"vmv.x.s $dst, $tmp\" %}\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":6,"deletions":6,"binary":false,"changes":12,"status":"modified"}]}