<profile>

<section name = "Vitis HLS Report for 'matrix_mul_Pipeline_initC_initC_inner'" level="0">
<item name = "Date">Wed Nov 13 09:50:26 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">matrix_mul_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.305 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- initC_initC_inner">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 253, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 131, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln53_1_fu_117_p2">+, 0, 0, 70, 63, 1</column>
<column name="add_ln53_fu_126_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln54_fu_170_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_ln56_fu_164_p2">+, 0, 0, 23, 16, 16</column>
<column name="icmp_ln53_fu_112_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="icmp_ln54_fu_107_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="select_ln53_1_fu_140_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln53_fu_132_p3">select, 0, 0, 17, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_fu_48">9, 2, 31, 62</column>
<column name="indvar_flatten_fu_52">9, 2, 63, 126</column>
<column name="j_2_fu_44">9, 2, 17, 34</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln56_reg_229">16, 0, 16, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_fu_48">31, 0, 31, 0</column>
<column name="indvar_flatten_fu_52">63, 0, 63, 0</column>
<column name="j_2_fu_44">17, 0, 17, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_mul_Pipeline_initC_initC_inner, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_mul_Pipeline_initC_initC_inner, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_mul_Pipeline_initC_initC_inner, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_mul_Pipeline_initC_initC_inner, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_mul_Pipeline_initC_initC_inner, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_mul_Pipeline_initC_initC_inner, return value</column>
<column name="N">in, 32, ap_none, N, scalar</column>
<column name="mul_ln53">in, 63, ap_none, mul_ln53, scalar</column>
<column name="local_C_address0">out, 16, ap_memory, local_C, array</column>
<column name="local_C_ce0">out, 1, ap_memory, local_C, array</column>
<column name="local_C_we0">out, 1, ap_memory, local_C, array</column>
<column name="local_C_d0">out, 32, ap_memory, local_C, array</column>
</table>
</item>
</section>
</profile>
