Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/rcetin/workspace/ISE_workspace/cska32/cska32_tb_isim_beh.exe -prj /home/rcetin/workspace/ISE_workspace/cska32/cska32_tb_beh.prj work.cska32_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/rcetin/workspace/ISE_workspace/cska32/cska32.v" into library work
Analyzing Verilog file "/home/rcetin/workspace/ISE_workspace/cska32/cska32_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94724 KB
Fuse CPU Usage: 1110 ms
Compiling module half_adder
Compiling module full_adder
Compiling module ripple_carry_4_bit
Compiling module generate_p
Compiling module mux2X1
Compiling module carry_skip_4bit
Compiling module carry_skip_32bit
Compiling module cska32_tb
Compiling module glbl
Time Resolution for simulation is 1fs.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable /home/rcetin/workspace/ISE_workspace/cska32/cska32_tb_isim_beh.exe
Fuse Memory Usage: 1179200 KB
Fuse CPU Usage: 1140 ms
GCC CPU Usage: 450 ms
