/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_timebase_wdt_v3_0_9
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_timebase_wdt_v3_0_9 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_timebase_wdt_v3_0_9
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work axi_timebase_wdt_v3_0_9 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_timebase_wdt_v3_0_9/.cxl.vhdl.axi_timebase_wdt_v3_0_9.axi_timebase_wdt_v3_0_9.lin64.cmf
