{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704207774126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704207774126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  2 18:32:54 2024 " "Processing started: Tue Jan  2 18:32:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704207774126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704207774126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off part_b -c part_b " "Command: quartus_eda --read_settings_files=off --write_settings_files=off part_b -c part_b" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704207774127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1704207774264 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1704207774309 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part_b_7_1200mv_125c_slow.svo /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/ simulation " "Generated file part_b_7_1200mv_125c_slow.svo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704207774310 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1704207774317 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part_b_7_1200mv_-40c_slow.svo /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/ simulation " "Generated file part_b_7_1200mv_-40c_slow.svo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704207774318 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1704207774327 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part_b_min_1200mv_-40c_fast.svo /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/ simulation " "Generated file part_b_min_1200mv_-40c_fast.svo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704207774328 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1704207774337 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part_b.svo /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/ simulation " "Generated file part_b.svo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704207774339 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part_b_7_1200mv_125c_v_slow.sdo /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/ simulation " "Generated file part_b_7_1200mv_125c_v_slow.sdo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704207774350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part_b_7_1200mv_-40c_v_slow.sdo /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/ simulation " "Generated file part_b_7_1200mv_-40c_v_slow.sdo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704207774358 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part_b_min_1200mv_-40c_v_fast.sdo /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/ simulation " "Generated file part_b_min_1200mv_-40c_v_fast.sdo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704207774365 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part_b_v.sdo /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/ simulation " "Generated file part_b_v.sdo in folder \"/home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files_counter/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704207774373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704207774382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  2 18:32:54 2024 " "Processing ended: Tue Jan  2 18:32:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704207774382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704207774382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704207774382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704207774382 ""}
