#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Aug  2 14:23:16 2023
# Process ID: 9013
# Current directory: /home/student/mslupski/Projekt/projekt_main/fpga
# Command line: vivado -mode tcl -source scripts/generate_bitstream.tcl
# Log file: /home/student/mslupski/Projekt/projekt_main/fpga/vivado.log
# Journal file: /home/student/mslupski/Projekt/projekt_main/fpga/vivado.jou
# Running On: cadence28, OS: Linux, CPU Frequency: 3661.523 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source scripts/generate_bitstream.tcl
# source scripts/project_details.tcl
## set project_name vga_project
## set top_module top_vga_basys3
## set target xc7a35tcpg236-1
## set xdc_files {
##     constraints/top_vga_basys3.xdc
##     constraints/clk_wiz_0.xdc
##     constraints/clk_wiz_0_late.xdc
##     constraints/clk_Projekt_65MHz.xdc
##     constraints/clk_Projekt_65MHz_late.xdc
##     
## }
## set sv_files {
##     ../rtl/vga_pkg.sv
##     ../rtl/vga_timing.sv
##     ../rtl/draw_bg.sv
##     ../rtl/vga_if.sv
##     ../rtl/draw_rect.sv
##     ../rtl/draw_rect_ctl.sv
##     ../rtl/top_vga.sv
##     ../rtl/image_rom.sv
##     ../rtl/draw_mouse.sv
##     ../rtl/draw_rect_char.sv
##     ../rtl/char_rom_16x16.sv
##     rtl/top_vga_basys3.sv
## }
## set verilog_files {
##     ../fpga/rtl/clk_wiz_0_clk_wiz.v
##     ../fpga/rtl/clk_wiz_0.v
##     ../fpga/rtl/clk_Projekt_65MHz.v
##     ../fpga/rtl/clk_Projekt_65MHz_clk_wiz.v 
##     ../fpga/rtl/clk_108MHz.v
##     ../fpga/rtl/clk_108MHz_clk_wiz.v
##     ../fpga/rtl/clk_130MHz.v
##     ../fpga/rtl/clk_130MHz_clk_wiz.v
##     ../rtl/font_rom.v 
##      
##  }
## set vhdl_files {
##     ../rtl/MouseCtl.vhd
##     ../rtl/Ps2Interface.vhd
##     ../rtl/MouseDisplay.vhd
##     rtl/top_vga_basys3.sv
##     
##  }
## set mem_files {
##     ../rtl/picture/image_rom.data
## }
# proc create_new_project {project_name target top_module} {
#     file mkdir build
#     create_project ${project_name} build -part ${target} -force
# 
#     # read files from the variables provided by the project_details.tcl
#     if {[info exists ::xdc_files]}     {read_xdc ${::xdc_files}}
#     if {[info exists ::sv_files]}      {read_verilog -sv ${::sv_files}}
#     if {[info exists ::verilog_files]} {read_verilog ${::verilog_files}}
#     if {[info exists ::vhdl_files]}    {read_vhdl ${::vhdl_files}}
#     if {[info exists ::mem_files]}     {read_mem ${::mem_files}}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
# }
# proc generate_bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # Run implemenatation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# create_new_project $project_name $target $top_module
WARNING: [filemgmt 56-12] File '/home/student/mslupski/Projekt/projekt_main/fpga/rtl/top_vga_basys3.sv' cannot be added to the project because it already exists in the project, skipping this file
# generate_bitstream
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Aug  2 14:23:31 2023] Launched synth_1...
Run output will be captured here: /home/student/mslupski/Projekt/projekt_main/fpga/build/vga_project.runs/synth_1/runme.log
[Wed Aug  2 14:23:31 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vga_basys3.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: synth_design -top top_vga_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9379
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.809 ; gain = 0.000 ; free physical = 5071 ; free virtual = 16044
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_vga_basys3' [/home/student/mslupski/Projekt/projekt_main/fpga/rtl/top_vga_basys3.sv:17]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/student/mslupski/Projekt/projekt_main/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (4#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (5#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [/home/student/mslupski/Projekt/projekt_main/fpga/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'clk_Projekt_65MHz_clk_wiz' [/home/student/mslupski/Projekt/projekt_main/fpga/rtl/clk_Projekt_65MHz_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (6#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6155] done synthesizing module 'clk_Projekt_65MHz_clk_wiz' (7#1) [/home/student/mslupski/Projekt/projekt_main/fpga/rtl/clk_Projekt_65MHz_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (8#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6157] synthesizing module 'top_vga' [/home/student/mslupski/Projekt/projekt_main/rtl/top_vga.sv:17]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/mslupski/Projekt/projekt_main/rtl/vga_if.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/mslupski/Projekt/projekt_main/rtl/vga_if.sv:2]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/mslupski/Projekt/projekt_main/rtl/vga_if.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/mslupski/Projekt/projekt_main/rtl/vga_if.sv:2]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/mslupski/Projekt/projekt_main/rtl/vga_if.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/mslupski/Projekt/projekt_main/rtl/vga_if.sv:2]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/mslupski/Projekt/projekt_main/rtl/vga_if.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/mslupski/Projekt/projekt_main/rtl/vga_if.sv:2]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/mslupski/Projekt/projekt_main/rtl/vga_if.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/mslupski/Projekt/projekt_main/rtl/vga_if.sv:2]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [/home/student/mslupski/Projekt/projekt_main/rtl/vga_timing.sv:12]
WARNING: [Synth 8-3848] Net tim_if_out\.rgb in module/entity vga_timing does not have driver. [/home/student/mslupski/Projekt/projekt_main/rtl/vga_timing.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (9#1) [/home/student/mslupski/Projekt/projekt_main/rtl/vga_timing.sv:12]
INFO: [Synth 8-6157] synthesizing module 'draw_bg' [/home/student/mslupski/Projekt/projekt_main/rtl/draw_bg.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'draw_bg' (10#1) [/home/student/mslupski/Projekt/projekt_main/rtl/draw_bg.sv:13]
INFO: [Synth 8-6157] synthesizing module 'draw_rect' [/home/student/mslupski/Projekt/projekt_main/rtl/draw_rect.sv:3]
WARNING: [Synth 8-6014] Unused sequential element xpos_nxt_reg was removed.  [/home/student/mslupski/Projekt/projekt_main/rtl/draw_rect.sv:71]
WARNING: [Synth 8-6014] Unused sequential element ypos_nxt_reg was removed.  [/home/student/mslupski/Projekt/projekt_main/rtl/draw_rect.sv:72]
WARNING: [Synth 8-6014] Unused sequential element xpos_nxt2_reg was removed.  [/home/student/mslupski/Projekt/projekt_main/rtl/draw_rect.sv:97]
WARNING: [Synth 8-6014] Unused sequential element ypos_nxt2_reg was removed.  [/home/student/mslupski/Projekt/projekt_main/rtl/draw_rect.sv:98]
INFO: [Synth 8-6155] done synthesizing module 'draw_rect' (11#1) [/home/student/mslupski/Projekt/projekt_main/rtl/draw_rect.sv:3]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [/home/student/mslupski/Projekt/projekt_main/rtl/MouseCtl.vhd:207]
INFO: [Synth 8-3491] module 'Ps2Interface' declared at '/home/student/mslupski/Projekt/projekt_main/rtl/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [/home/student/mslupski/Projekt/projekt_main/rtl/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [/home/student/mslupski/Projekt/projekt_main/rtl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (12#1) [/home/student/mslupski/Projekt/projekt_main/rtl/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element set_x.inc_reg was removed.  [/home/student/mslupski/Projekt/projekt_main/rtl/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element set_x.x_inter_reg was removed.  [/home/student/mslupski/Projekt/projekt_main/rtl/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element set_y.inc_reg was removed.  [/home/student/mslupski/Projekt/projekt_main/rtl/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element set_y.y_inter_reg was removed.  [/home/student/mslupski/Projekt/projekt_main/rtl/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (13#1) [/home/student/mslupski/Projekt/projekt_main/rtl/MouseCtl.vhd:207]
WARNING: [Synth 8-7071] port 'zpos' of module 'MouseCtl' is unconnected for instance 'u_MouseCtl' [/home/student/mslupski/Projekt/projekt_main/rtl/top_vga.sv:125]
WARNING: [Synth 8-7071] port 'middle' of module 'MouseCtl' is unconnected for instance 'u_MouseCtl' [/home/student/mslupski/Projekt/projekt_main/rtl/top_vga.sv:125]
WARNING: [Synth 8-7071] port 'right' of module 'MouseCtl' is unconnected for instance 'u_MouseCtl' [/home/student/mslupski/Projekt/projekt_main/rtl/top_vga.sv:125]
WARNING: [Synth 8-7071] port 'new_event' of module 'MouseCtl' is unconnected for instance 'u_MouseCtl' [/home/student/mslupski/Projekt/projekt_main/rtl/top_vga.sv:125]
WARNING: [Synth 8-7071] port 'value' of module 'MouseCtl' is unconnected for instance 'u_MouseCtl' [/home/student/mslupski/Projekt/projekt_main/rtl/top_vga.sv:125]
WARNING: [Synth 8-7071] port 'setx' of module 'MouseCtl' is unconnected for instance 'u_MouseCtl' [/home/student/mslupski/Projekt/projekt_main/rtl/top_vga.sv:125]
WARNING: [Synth 8-7071] port 'sety' of module 'MouseCtl' is unconnected for instance 'u_MouseCtl' [/home/student/mslupski/Projekt/projekt_main/rtl/top_vga.sv:125]
WARNING: [Synth 8-7071] port 'setmax_x' of module 'MouseCtl' is unconnected for instance 'u_MouseCtl' [/home/student/mslupski/Projekt/projekt_main/rtl/top_vga.sv:125]
WARNING: [Synth 8-7071] port 'setmax_y' of module 'MouseCtl' is unconnected for instance 'u_MouseCtl' [/home/student/mslupski/Projekt/projekt_main/rtl/top_vga.sv:125]
WARNING: [Synth 8-7023] instance 'u_MouseCtl' of module 'MouseCtl' has 16 connections declared, but only 7 given [/home/student/mslupski/Projekt/projekt_main/rtl/top_vga.sv:125]
INFO: [Synth 8-6157] synthesizing module 'draw_mouse' [/home/student/mslupski/Projekt/projekt_main/rtl/draw_mouse.sv:3]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [/home/student/mslupski/Projekt/projekt_main/rtl/MouseDisplay.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (14#1) [/home/student/mslupski/Projekt/projekt_main/rtl/MouseDisplay.vhd:119]
WARNING: [Synth 8-7071] port 'enable_mouse_display_out' of module 'MouseDisplay' is unconnected for instance 'u_MouseDispaly' [/home/student/mslupski/Projekt/projekt_main/rtl/draw_mouse.sv:46]
WARNING: [Synth 8-7023] instance 'u_MouseDispaly' of module 'MouseDisplay' has 9 connections declared, but only 8 given [/home/student/mslupski/Projekt/projekt_main/rtl/draw_mouse.sv:46]
WARNING: [Synth 8-3848] Net dmouse_if_out\.vcount in module/entity draw_mouse does not have driver. [/home/student/mslupski/Projekt/projekt_main/rtl/draw_mouse.sv:13]
WARNING: [Synth 8-3848] Net dmouse_if_out\.hcount in module/entity draw_mouse does not have driver. [/home/student/mslupski/Projekt/projekt_main/rtl/draw_mouse.sv:13]
WARNING: [Synth 8-3848] Net dmouse_if_out\.hblnk in module/entity draw_mouse does not have driver. [/home/student/mslupski/Projekt/projekt_main/rtl/draw_mouse.sv:13]
WARNING: [Synth 8-3848] Net dmouse_if_out\.vblnk in module/entity draw_mouse does not have driver. [/home/student/mslupski/Projekt/projekt_main/rtl/draw_mouse.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'draw_mouse' (15#1) [/home/student/mslupski/Projekt/projekt_main/rtl/draw_mouse.sv:3]
INFO: [Synth 8-6157] synthesizing module 'image_rom' [/home/student/mslupski/Projekt/projekt_main/rtl/image_rom.sv:16]
INFO: [Synth 8-3876] $readmem data file '../../rtl/picture/image_rom.data' is read successfully [/home/student/mslupski/Projekt/projekt_main/rtl/image_rom.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'image_rom' (16#1) [/home/student/mslupski/Projekt/projekt_main/rtl/image_rom.sv:16]
INFO: [Synth 8-6157] synthesizing module 'draw_rect_ctl' [/home/student/mslupski/Projekt/projekt_main/rtl/draw_rect_ctl.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/mslupski/Projekt/projekt_main/rtl/draw_rect_ctl.sv:36]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/mslupski/Projekt/projekt_main/rtl/draw_rect_ctl.sv:84]
INFO: [Synth 8-6155] done synthesizing module 'draw_rect_ctl' (17#1) [/home/student/mslupski/Projekt/projekt_main/rtl/draw_rect_ctl.sv:3]
INFO: [Synth 8-6157] synthesizing module 'draw_rect_char' [/home/student/mslupski/Projekt/projekt_main/rtl/draw_rect_char.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'draw_rect_char' (18#1) [/home/student/mslupski/Projekt/projekt_main/rtl/draw_rect_char.sv:4]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [/home/student/mslupski/Projekt/projekt_main/rtl/font_rom.v:9]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (19#1) [/home/student/mslupski/Projekt/projekt_main/rtl/font_rom.v:9]
INFO: [Synth 8-6157] synthesizing module 'char_rom_16x16' [/home/student/mslupski/Projekt/projekt_main/rtl/char_rom_16x16.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'char_rom_16x16' (20#1) [/home/student/mslupski/Projekt/projekt_main/rtl/char_rom_16x16.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'top_vga' (21#1) [/home/student/mslupski/Projekt/projekt_main/rtl/top_vga.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'top_vga_basys3' (22#1) [/home/student/mslupski/Projekt/projekt_main/fpga/rtl/top_vga_basys3.sv:17]
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[10] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[9] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[8] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[7] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[6] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[5] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[4] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[3] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[2] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[1] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[0] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[10] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[9] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[8] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[7] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[6] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[5] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[4] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[3] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[2] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[1] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[0] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hblnk in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vblnk in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[11] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[10] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[9] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[8] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[7] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[6] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[5] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[4] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[3] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[2] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[1] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[0] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[11] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[10] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[9] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[8] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[7] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[6] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[5] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[4] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[3] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[2] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[1] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[0] in module vga_timing is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.809 ; gain = 0.000 ; free physical = 5833 ; free virtual = 16807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.809 ; gain = 0.000 ; free physical = 5828 ; free virtual = 16802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.809 ; gain = 0.000 ; free physical = 5827 ; free virtual = 16801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2717.809 ; gain = 0.000 ; free physical = 5825 ; free virtual = 16799
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk_65MHz/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk_wiz_0_clk_wiz/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk_wiz_0_clk_wiz/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/top_vga_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/top_vga_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_wiz_0.xdc]
Finished Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_wiz_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_wiz_0_late.xdc]
Finished Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_wiz_0_late.xdc]
Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_in100MHz'. [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz.xdc:56]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_in100MHz]'. [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz.xdc:56]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz_late.xdc]
Finished Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz_late.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 5658 ; free virtual = 16633
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  BUFGCE => BUFGCTRL: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 5658 ; free virtual = 16633
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5814 ; free virtual = 16788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5814 ; free virtual = 16788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5814 ; free virtual = 16788
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'draw_rect_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               FOLLOWING |                              001 |                              000
                 FALLING |                              010 |                              001
                  BOTTOM |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'draw_rect_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5801 ; free virtual = 16777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 21    
	               11 Bit    Registers := 20    
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 71    
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	  37 Input   37 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 69    
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   3 Input   20 Bit        Muxes := 1     
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 18    
	   2 Input   12 Bit        Muxes := 18    
	  14 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 2     
	  37 Input    8 Bit        Muxes := 3     
	   8 Input    7 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  37 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	 256 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
	  17 Input    1 Bit        Muxes := 4     
	  37 Input    1 Bit        Muxes := 20    
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[10] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[9] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[8] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[7] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[6] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[5] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[4] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[3] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[2] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[1] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vcount[0] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[10] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[9] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[8] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[7] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[6] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[5] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[4] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[3] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[2] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[1] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hcount[0] in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.hblnk in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmouse_if_out\.vblnk in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[11] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[10] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[9] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[8] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[7] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[6] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[5] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[4] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[3] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[2] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[1] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port bg_if_in\.rgb[0] in module draw_bg is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[11] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[10] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[9] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[8] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[7] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[6] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[5] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[4] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[3] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[2] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[1] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port tim_if_out\.rgb[0] in module vga_timing is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5778 ; free virtual = 16759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+---------------------------------+---------------+----------------+
|Module Name  | RTL Object                      | Depth x Width | Implemented As | 
+-------------+---------------------------------+---------------+----------------+
|MouseDisplay | mouserom[0]                     | 256x2         | LUT            | 
|draw_mouse   | u_MouseDispaly/mouserom[0]      | 256x2         | LUT            | 
|top_vga      | u_image_rom/rgb_reg             | 4096x12       | Block RAM      | 
|top_vga      | u_font_rom/char_line_pixels_reg | 2048x8        | Block RAM      | 
+-------------+---------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5645 ; free virtual = 16626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5641 ; free virtual = 16623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_top_vga/u_image_rom/rgb_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_vga/u_image_rom/rgb_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_top_vga/u_font_rom/char_line_pixels_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5641 ; free virtual = 16622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5643 ; free virtual = 16624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5643 ; free virtual = 16624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5643 ; free virtual = 16625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5643 ; free virtual = 16625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5643 ; free virtual = 16625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5643 ; free virtual = 16625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_vga_basys3 | u_top_vga/u_draw_rect_char/out\.hsync_reg | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_draw_rect_char/out\.vsync_reg | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_draw_rect_char/out\.hblnk_reg | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_vga_basys3 | u_top_vga/u_draw_rect_char/out\.vblnk_reg | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+-------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |BUFGCE     |     3|
|3     |BUFH       |     3|
|4     |CARRY4     |    80|
|5     |LUT1       |    26|
|6     |LUT2       |   214|
|7     |LUT3       |   103|
|8     |LUT4       |   156|
|9     |LUT5       |    78|
|10    |LUT6       |   190|
|11    |MMCME2_ADV |     2|
|12    |ODDR       |     1|
|13    |RAMB18E1   |     2|
|15    |RAMB36E1   |     1|
|16    |SRL16E     |     4|
|17    |FDCE       |    76|
|18    |FDPE       |     4|
|19    |FDRE       |   586|
|20    |FDSE       |    19|
|21    |IBUF       |     3|
|22    |IOBUF      |     2|
|23    |OBUF       |    15|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5643 ; free virtual = 16625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 5686 ; free virtual = 16667
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2781.727 ; gain = 63.918 ; free physical = 5685 ; free virtual = 16667
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 5783 ; free virtual = 16764
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk_65MHz/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk_wiz_0_clk_wiz/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk_wiz_0_clk_wiz/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance u_clk_wiz_0_clk_wiz/clkin1_ibufg. Found overlapping instances within the shape: u_clk_65MHz/clkin1_ibufg and u_clk_wiz_0_clk_wiz/clkin1_ibufg.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 5725 ; free virtual = 16706
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFGCE => BUFGCTRL: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete, checksum: 6d4d03af
INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 129 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2781.727 ; gain = 64.031 ; free physical = 5932 ; free virtual = 16914
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/student/mslupski/Projekt/projekt_main/fpga/build/vga_project.runs/synth_1/top_vga_basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_synth.rpt -pb top_vga_basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  2 14:24:16 2023...
[Wed Aug  2 14:24:26 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 2723.809 ; gain = 0.000 ; free physical = 6764 ; free virtual = 17737
[Wed Aug  2 14:24:26 2023] Launched impl_1...
Run output will be captured here: /home/student/mslupski/Projekt/projekt_main/fpga/build/vga_project.runs/impl_1/runme.log
[Wed Aug  2 14:24:26 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_vga_basys3.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: link_design -top top_vga_basys3 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.805 ; gain = 0.000 ; free physical = 6201 ; free virtual = 17175
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/top_vga_basys3.xdc]
Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_wiz_0.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2843.688 ; gain = 69.969 ; free physical = 5639 ; free virtual = 16613
Finished Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_wiz_0.xdc]
Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_wiz_0_late.xdc]
Finished Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_wiz_0_late.xdc]
Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_in100MHz'. [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz.xdc:56]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_in100MHz]'. [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz.xdc:56]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'clk_in100MHz'. [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz.xdc:57]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports clk_in100MHz]'. [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz.xdc:57]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz.xdc:57]
CRITICAL WARNING: [Vivado 12-4739] set_input_jitter:No valid object(s) found for '-clock [get_clocks -of_objects [get_ports clk_in100MHz]]'. [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz.xdc:57]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz.xdc]
Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz_late.xdc]
Finished Parsing XDC File [/home/student/mslupski/Projekt/projekt_main/fpga/constraints/clk_Projekt_65MHz_late.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2843.691 ; gain = 0.000 ; free physical = 5717 ; free virtual = 16691
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

10 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2843.691 ; gain = 125.996 ; free physical = 5717 ; free virtual = 16691
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2907.719 ; gain = 64.027 ; free physical = 5708 ; free virtual = 16682

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c43419ff

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2907.719 ; gain = 0.000 ; free physical = 5703 ; free virtual = 16677

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_1 into driver instance u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_inv_i_1 into driver instance u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_inv_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c0b1557a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3117.656 ; gain = 0.004 ; free physical = 5473 ; free virtual = 16447
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1da64fc5c

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3117.656 ; gain = 0.004 ; free physical = 5473 ; free virtual = 16447
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ddb15736

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3117.656 ; gain = 0.004 ; free physical = 5473 ; free virtual = 16447
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 163f76069

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3117.656 ; gain = 0.004 ; free physical = 5473 ; free virtual = 16447
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 163f76069

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3117.656 ; gain = 0.004 ; free physical = 5473 ; free virtual = 16447
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ddb15736

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3117.656 ; gain = 0.004 ; free physical = 5473 ; free virtual = 16447
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3117.656 ; gain = 0.000 ; free physical = 5473 ; free virtual = 16447
Ending Logic Optimization Task | Checksum: fd816fe1

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3117.656 ; gain = 0.004 ; free physical = 5473 ; free virtual = 16447

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: fd816fe1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5462 ; free virtual = 16436
Ending Power Optimization Task | Checksum: fd816fe1

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3406.855 ; gain = 289.199 ; free physical = 5466 ; free virtual = 16439

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fd816fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5465 ; free virtual = 16439

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5464 ; free virtual = 16438
Ending Netlist Obfuscation Task | Checksum: fd816fe1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5464 ; free virtual = 16438
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5450 ; free virtual = 16424
INFO: [Common 17-1381] The checkpoint '/home/student/mslupski/Projekt/projekt_main/fpga/build/vga_project.runs/impl_1/top_vga_basys3_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
Command: report_drc -file top_vga_basys3_drc_opted.rpt -pb top_vga_basys3_drc_opted.pb -rpx top_vga_basys3_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home_local/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/mslupski/Projekt/projekt_main/fpga/build/vga_project.runs/impl_1/top_vga_basys3_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5400 ; free virtual = 16375
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d12eeaf3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5400 ; free virtual = 16375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5400 ; free virtual = 16374

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d254faef

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5438 ; free virtual = 16412

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b5d1bed3

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5453 ; free virtual = 16427

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b5d1bed3

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5453 ; free virtual = 16427
Phase 1 Placer Initialization | Checksum: 1b5d1bed3

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5453 ; free virtual = 16427

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1011346e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5448 ; free virtual = 16422

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13f612c54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5450 ; free virtual = 16424

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13f612c54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5450 ; free virtual = 16425

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 17 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5431 ; free virtual = 16406

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: e267c3c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5432 ; free virtual = 16406
Phase 2.4 Global Placement Core | Checksum: 1660358aa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5432 ; free virtual = 16406
Phase 2 Global Placement | Checksum: 1660358aa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5432 ; free virtual = 16406

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e736c2c7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5432 ; free virtual = 16407

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1406a147b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5431 ; free virtual = 16405

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1170dbafd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5426 ; free virtual = 16401

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b895ab93

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5425 ; free virtual = 16399

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12299490e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16405

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 179f42493

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16404

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 13cfbd0f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16404

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 203e0793d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16404

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 12621a603

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5431 ; free virtual = 16405
Phase 3 Detail Placement | Checksum: 12621a603

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5431 ; free virtual = 16405

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 161e5e0da

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.826 | TNS=-112.163 |
Phase 1 Physical Synthesis Initialization | Checksum: 107b1e48f

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5431 ; free virtual = 16405
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 189bc893c

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5431 ; free virtual = 16405
Phase 4.1.1.1 BUFG Insertion | Checksum: 161e5e0da

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5431 ; free virtual = 16405

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.383. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c67c02c2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16404

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16404
Phase 4.1 Post Commit Optimization | Checksum: 1c67c02c2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16404

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c67c02c2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16404

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c67c02c2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16404
Phase 4.3 Placer Reporting | Checksum: 1c67c02c2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16404

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16404

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16404
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a85fd494

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16404
Ending Placer Task | Checksum: f25f7878

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5430 ; free virtual = 16404
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5444 ; free virtual = 16418
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5418 ; free virtual = 16395
INFO: [Common 17-1381] The checkpoint '/home/student/mslupski/Projekt/projekt_main/fpga/build/vga_project.runs/impl_1/top_vga_basys3_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_vga_basys3_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5425 ; free virtual = 16400
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_placed.rpt -pb top_vga_basys3_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_vga_basys3_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5433 ; free virtual = 16407
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.55s |  WALL: 0.18s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5403 ; free virtual = 16379

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.477 | TNS=-105.220 |
Phase 1 Physical Synthesis Initialization | Checksum: 71fd6ed0

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5402 ; free virtual = 16377
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.477 | TNS=-105.220 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 71fd6ed0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5402 ; free virtual = 16377

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.477 | TNS=-105.220 |
INFO: [Physopt 32-663] Processed net u_top_vga/u_draw_mouse/rgb_nxt[10].  Re-placed instance u_top_vga/u_draw_mouse/rgb_nxt_reg[10]
INFO: [Physopt 32-735] Processed net u_top_vga/u_draw_mouse/rgb_nxt[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.465 | TNS=-105.019 |
INFO: [Physopt 32-663] Processed net u_top_vga/u_draw_mouse/rgb_nxt[9].  Re-placed instance u_top_vga/u_draw_mouse/rgb_nxt_reg[9]
INFO: [Physopt 32-735] Processed net u_top_vga/u_draw_mouse/rgb_nxt[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.424 | TNS=-104.934 |
INFO: [Physopt 32-663] Processed net u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_0[8].  Re-placed instance u_top_vga/u_draw_mouse/vcount_nxt_reg[8]
INFO: [Physopt 32-735] Processed net u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.383 | TNS=-104.763 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_mouse/blnk_nxt. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_top_vga/u_draw_rect_char/top_drect_char_in\\.vblnk.  Re-placed instance u_top_vga/u_draw_rect_char/out\\.vblnk_reg
INFO: [Physopt 32-735] Processed net u_top_vga/u_draw_rect_char/top_drect_char_in\\.vblnk. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.380 | TNS=-104.739 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_mouse/rgb_nxt[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_0[9].  Re-placed instance u_top_vga/u_draw_rect_char/out\\.rgb_reg[9]
INFO: [Physopt 32-735] Processed net u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-104.599 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_ctl/ypos[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_MouseCtl/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_ctl/ypos[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_top_vga/u_draw_rect_char/top_drect_char_in\\.hblnk.  Re-placed instance u_top_vga/u_draw_rect_char/out\\.hblnk_reg
INFO: [Physopt 32-735] Processed net u_top_vga/u_draw_rect_char/top_drect_char_in\\.hblnk. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-104.537 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_mouse/rgb_nxt[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_0[7].  Re-placed instance u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]
INFO: [Physopt 32-735] Processed net u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-104.419 |
INFO: [Physopt 32-663] Processed net u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_0[2].  Re-placed instance u_top_vga/u_draw_mouse/vcount_nxt_reg[2]
INFO: [Physopt 32-735] Processed net u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-104.347 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_top_vga/u_draw_rect_char/out\\.vcount_reg[10]_0[9].  Re-placed instance u_top_vga/u_draw_rect_char/out\\.vcount_reg[9]
INFO: [Physopt 32-735] Processed net u_top_vga/u_draw_rect_char/out\\.vcount_reg[10]_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-104.212 |
INFO: [Physopt 32-663] Processed net u_top_vga/u_draw_mouse/Q[4].  Re-placed instance u_top_vga/u_draw_mouse/hcount_nxt_reg[4]
INFO: [Physopt 32-735] Processed net u_top_vga/u_draw_mouse/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-104.126 |
INFO: [Physopt 32-663] Processed net u_top_vga/u_draw_mouse/rgb_nxt[3].  Re-placed instance u_top_vga/u_draw_mouse/rgb_nxt_reg[3]
INFO: [Physopt 32-735] Processed net u_top_vga/u_draw_mouse/rgb_nxt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-104.051 |
INFO: [Physopt 32-663] Processed net u_top_vga/u_draw_mouse/Q[6].  Re-placed instance u_top_vga/u_draw_mouse/hcount_nxt_reg[6]
INFO: [Physopt 32-735] Processed net u_top_vga/u_draw_mouse/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-103.976 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_mouse/vs. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_top_vga/u_draw_rect_char/top_drect_char_in\\.vsync.  Re-placed instance u_top_vga/u_draw_rect_char/out\\.vsync_reg
INFO: [Physopt 32-735] Processed net u_top_vga/u_draw_rect_char/top_drect_char_in\\.vsync. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-103.837 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_char/top_drect_char_in\\.hblnk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_char/out\\.hblnk_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_ctl/ypos[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_MouseCtl/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_ctl/ypos[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_mouse/blnk_nxt. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_char/top_drect_char_in\\.hblnk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_char/out\\.hblnk_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-103.837 |
Phase 3 Critical Path Optimization | Checksum: 71fd6ed0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5401 ; free virtual = 16376

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-103.837 |
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_ctl/ypos[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_MouseCtl/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_ctl/ypos[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_mouse/blnk_nxt. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_char/top_drect_char_in\\.hblnk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_char/out\\.hblnk_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_ctl/ypos[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_MouseCtl/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_ctl/ypos[10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_mouse/blnk_nxt. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_char/top_drect_char_in\\.hblnk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_top_vga/u_draw_rect_char/out\\.hblnk_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-103.837 |
Phase 4 Critical Path Optimization | Checksum: 71fd6ed0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5400 ; free virtual = 16375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5400 ; free virtual = 16375
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.359 | TNS=-103.837 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.118  |          1.383  |            0  |              0  |                    13  |           0  |           2  |  00:00:02  |
|  Total          |          0.118  |          1.383  |            0  |              0  |                    13  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5400 ; free virtual = 16375
Ending Physical Synthesis Task | Checksum: 11e9a7262

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5399 ; free virtual = 16375
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5398 ; free virtual = 16376
INFO: [Common 17-1381] The checkpoint '/home/student/mslupski/Projekt/projekt_main/fpga/build/vga_project.runs/impl_1/top_vga_basys3_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d545857f ConstDB: 0 ShapeSum: 1d0267f5 RouteDB: 0
Post Restoration Checksum: NetGraph: 7046216f NumContArr: f3e5041f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1642b258e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5306 ; free virtual = 16281

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1642b258e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5306 ; free virtual = 16282

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1642b258e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5273 ; free virtual = 16249

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1642b258e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5273 ; free virtual = 16249
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 23e4bd508

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5252 ; free virtual = 16228
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.342 | TNS=-103.259| WHS=-0.167 | THS=-13.070|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1216
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1216
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19fd78233

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5263 ; free virtual = 16239

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19fd78233

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5263 ; free virtual = 16239
Phase 3 Initial Routing | Checksum: 13f1a1757

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5263 ; free virtual = 16239
INFO: [Route 35-580] Design has 17 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=====================+=============================+===============================================+
| Launch Clock        | Capture Clock               | Pin                                           |
+=====================+=============================+===============================================+
| clk100MHz_clk_wiz_0 | clk_65MHz_clk_Projekt_65MHz | u_top_vga/u_draw_rect_ctl/ypos_reg[5]/D       |
| clk100MHz_clk_wiz_0 | clk_65MHz_clk_Projekt_65MHz | u_top_vga/u_draw_rect_ctl/ypos_reg[7]/D       |
| clk100MHz_clk_wiz_0 | clk_65MHz_clk_Projekt_65MHz | u_top_vga/u_draw_rect_ctl/xpos_reg[8]/D       |
| clk100MHz_clk_wiz_0 | clk_65MHz_clk_Projekt_65MHz | u_top_vga/u_draw_rect_ctl/ypos_reg[0]/D       |
| clk100MHz_clk_wiz_0 | clk_65MHz_clk_Projekt_65MHz | u_top_vga/u_draw_rect_ctl/fallingCtr_reg[5]/D |
+---------------------+-----------------------------+-----------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.489 | TNS=-100.160| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: af66cf48

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5263 ; free virtual = 16239

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.489 | TNS=-100.174| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f6845740

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5263 ; free virtual = 16239
Phase 4 Rip-up And Reroute | Checksum: 1f6845740

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5263 ; free virtual = 16239

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22b0007b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5262 ; free virtual = 16238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.489 | TNS=-100.174| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 10e967dd9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5262 ; free virtual = 16238

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10e967dd9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5262 ; free virtual = 16238
Phase 5 Delay and Skew Optimization | Checksum: 10e967dd9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5262 ; free virtual = 16238

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f70cb4d7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3406.855 ; gain = 0.000 ; free physical = 5262 ; free virtual = 16238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.489 | TNS=-100.122| WHS=-0.764 | THS=-45.406|

Phase 6.1 Hold Fix Iter | Checksum: 1f5ce1238

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3491.852 ; gain = 84.996 ; free physical = 5176 ; free virtual = 16151
WARNING: [Route 35-468] The router encountered 85 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	u_top_vga/u_draw_rect_ctl/fallingCtr[3]_i_1/I1
	u_top_vga/u_draw_rect_ctl/ypos[3]_i_1/I4
	u_top_vga/u_draw_rect_ctl/fallingCtr[0]_i_1/I1
	u_top_vga/u_draw_rect_ctl/ypos[0]_i_1/I4
	u_top_vga/u_draw_rect_ctl/mouse_state_reg/D
	u_top_vga/u_draw_mouse/rgb_nxt_reg[3]/D
	u_top_vga/u_draw_mouse/vcount_nxt_reg[1]/D
	u_top_vga/u_draw_mouse/vcount_nxt_reg[2]/D
	u_top_vga/u_draw_mouse/rgb_nxt_reg[0]/D
	u_top_vga/u_draw_mouse/rgb_nxt_reg[10]/D
	.. and 75 more pins.

Phase 6 Post Hold Fix | Checksum: 18ea67020

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3491.852 ; gain = 84.996 ; free physical = 5180 ; free virtual = 16156

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.311329 %
  Global Horizontal Routing Utilization  = 0.3614 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 214b3b286

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3491.852 ; gain = 84.996 ; free physical = 5193 ; free virtual = 16169

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 214b3b286

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3491.852 ; gain = 84.996 ; free physical = 5192 ; free virtual = 16168

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b7a10b6c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3539.871 ; gain = 133.016 ; free physical = 5193 ; free virtual = 16169

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 10026de46

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 3539.871 ; gain = 133.016 ; free physical = 5197 ; free virtual = 16173
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.598 | TNS=-197.233| WHS=0.096  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 10026de46

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 3539.871 ; gain = 133.016 ; free physical = 5198 ; free virtual = 16174
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 3539.871 ; gain = 133.016 ; free physical = 5277 ; free virtual = 16253

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
178 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 3539.871 ; gain = 133.016 ; free physical = 5277 ; free virtual = 16253
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3539.871 ; gain = 0.000 ; free physical = 5279 ; free virtual = 16257
INFO: [Common 17-1381] The checkpoint '/home/student/mslupski/Projekt/projekt_main/fpga/build/vga_project.runs/impl_1/top_vga_basys3_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
Command: report_drc -file top_vga_basys3_drc_routed.rpt -pb top_vga_basys3_drc_routed.pb -rpx top_vga_basys3_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/student/mslupski/Projekt/projekt_main/fpga/build/vga_project.runs/impl_1/top_vga_basys3_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
Command: report_methodology -file top_vga_basys3_methodology_drc_routed.rpt -pb top_vga_basys3_methodology_drc_routed.pb -rpx top_vga_basys3_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/student/mslupski/Projekt/projekt_main/fpga/build/vga_project.runs/impl_1/top_vga_basys3_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
Command: report_power -file top_vga_basys3_power_routed.rpt -pb top_vga_basys3_power_summary_routed.pb -rpx top_vga_basys3_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
190 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_vga_basys3_route_status.rpt -pb top_vga_basys3_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_vga_basys3_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_vga_basys3_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_vga_basys3_bus_skew_routed.rpt -pb top_vga_basys3_bus_skew_routed.pb -rpx top_vga_basys3_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force top_vga_basys3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_vga_basys3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 3657.711 ; gain = 117.840 ; free physical = 5248 ; free virtual = 16229
INFO: [Common 17-206] Exiting Vivado at Wed Aug  2 14:25:51 2023...
[Wed Aug  2 14:25:56 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 2723.809 ; gain = 0.000 ; free physical = 6761 ; free virtual = 17742
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug  2 14:25:56 2023...
