$date
	Tue Feb 16 14:02:02 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module t $end
$var wire 1 ! SRclock $end
$var wire 8 " dataBus [7:0] $end
$var wire 1 # dataIn $end
$var reg 8 $ temp [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
b0 "
0!
$end
#20
b1 "
b1 $
1#
1!
#40
0!
#60
b10 "
b10 $
0#
1!
#80
0!
#100
b100 "
b100 $
1!
#120
1#
0!
#140
b1001 "
b1001 $
1!
#160
0#
0!
#180
b10010 "
b10010 $
1!
#200
1#
0!
#220
b100101 "
b100101 $
1!
#240
0#
0!
#260
b1001010 "
b1001010 $
1!
#280
1#
0!
#300
b10010101 "
b10010101 $
1!
#320
0#
0!
#340
b101010 "
b101010 $
1!
#360
1#
0!
#380
b1010101 "
b1010101 $
1!
#400
0#
0!
#420
b10101010 "
b10101010 $
1!
#440
1#
0!
#460
b1010101 "
b1010101 $
1!
#480
0#
0!
#500
b10101010 "
b10101010 $
1!
#520
1#
0!
#540
b1010101 "
b1010101 $
1!
#560
0#
0!
#580
b10101010 "
b10101010 $
1!
#600
1#
0!
#620
b1010101 "
b1010101 $
1!
#640
0#
0!
#660
b10101010 "
b10101010 $
1!
#680
1#
0!
#700
b1010101 "
b1010101 $
1!
#720
0#
0!
#740
b10101010 "
b10101010 $
1!
#760
1#
0!
#780
b1010101 "
b1010101 $
1!
#800
0#
0!
#820
b10101010 "
b10101010 $
1!
#840
1#
0!
#860
b1010101 "
b1010101 $
1!
#880
0#
0!
#900
b10101010 "
b10101010 $
1!
#920
1#
0!
#940
b1010101 "
b1010101 $
1!
#960
0#
0!
#980
b10101010 "
b10101010 $
1!
#1000
1#
0!
#1020
b1010101 "
b1010101 $
1!
#1040
0#
0!
#1060
b10101010 "
b10101010 $
1!
#1080
1#
0!
#1100
b1010101 "
b1010101 $
1!
#1120
0#
0!
#1140
b10101010 "
b10101010 $
1!
#1160
1#
0!
#1180
b1010101 "
b1010101 $
1!
#1200
0#
0!
#1220
b10101010 "
b10101010 $
1!
#1240
1#
0!
#1260
b1010101 "
b1010101 $
1!
#1280
0#
0!
#1300
b10101010 "
b10101010 $
1!
#1320
1#
0!
#1340
b1010101 "
b1010101 $
1!
#1380
