// Seed: 3703719987
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    output wand id_3
);
  module_2 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_2,
      id_3,
      id_1,
      id_2
  );
  assign modCall_1.type_10 = 0;
  assign id_3 = id_0;
  assign id_3 = id_1;
  uwire id_5 = id_0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    output supply0 id_2,
    output supply1 id_3,
    input uwire id_4,
    output wand id_5,
    output tri0 id_6,
    output tri1 id_7
);
  assign id_6 = 1 ~^ id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_1
  );
endmodule
module module_2 (
    output tri id_0,
    output wor id_1,
    input tri1 id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input supply0 id_6
);
endmodule
