// LFSC3GA15E LFSCM3GA15EP1
chip CHIP0 {
	kind scm;
	columns {
		null, // X0
		io_n[9, serdes], // X1
		io_s[5, dozen], // X2
		null, // X3
		null, // X4
		null, // X5
		io_s[5, dozen], // X6
		null, // X7
		io_n[1, dozen], // X8
		null, // X9
		io_s[5, dozen], // X10
		null, // X11
		io_n[1, quad], // X12
		null, // X13
		io_s[5, dozen] + io_n[1, dozen] + pclk_drive, // X14
		null, // X15
		null, // X16
		null, // X17
		io_s[5, dozen] + io_n[1, dozen], // X18
		null, // X19
		null, // X20
		null, // X21
		io_s[5, dozen] + io_n[1, dozen], // X22
		null, // X23
		null, // X24
		null, // X25
		// clock
		io_s[4, dozen] + io_n[1, dozen] + pclk_break, // X26
		null, // X27
		null, // X28
		null, // X29
		io_s[4, dozen] + io_n[1, dozen], // X30
		null, // X31
		null, // X32
		null, // X33
		io_s[4, dozen] + io_n[1, dozen], // X34
		null, // X35
		null, // X36
		null, // X37
		io_s[4, dozen] + io_n[1, dozen] + pclk_drive, // X38
		null, // X39
		null, // X40
		null, // X41
		io_s[4, dozen] + io_n[1, quad], // X42
		null, // X43
		io_n[10, serdes], // X44
		null, // X45
		io_s[4, dozen], // X46
		null, // X47
		null, // X48
		null, // X49
		null, // X50
		null, // X51
	}
	col_clk X26;
	rows {
		io, // Y0
		plc + io_w[6, dozen] + io_e[3, dozen], // Y1
		plc, // Y2
		plc, // Y3
		plc, // Y4
		plc + io_w[6, dozen] + io_e[3, dozen], // Y5
		plc, // Y6
		plc, // Y7
		plc, // Y8
		plc + io_w[6, dozen] + io_e[3, dozen], // Y9
		plc, // Y10
		plc, // Y11
		plc, // Y12
		plc + io_w[6, dozen] + io_e[3, dozen], // Y13
		plc, // Y14
		plc, // Y15
		plc, // Y16
		ebr, // Y17
		plc + io_w[6, dozen] + io_e[3, dozen], // Y18
		plc, // Y19
		plc, // Y20
		plc, // Y21
		// clock
		plc + io_w[7, dozen] + io_e[2, dozen], // Y22
		plc, // Y23
		plc, // Y24
		plc, // Y25
		ebr, // Y26
		plc + io_w[7, dozen] + io_e[2, dozen], // Y27
		plc, // Y28
		plc, // Y29
		plc, // Y30
		plc + io_w[7, quad] + io_e[2, quad], // Y31
		plc, // Y32
		ebr, // Y33
		plc, // Y34
		plc, // Y35
		plc, // Y36
		plc, // Y37
		plc, // Y38
		plc, // Y39
		plc, // Y40
		plc, // Y41
		plc, // Y42
		plc, // Y43
		plc, // Y44
		io, // Y45
	}
	row_clk Y22;
	special_loc PLL_SW0 = D0X0Y0;
	special_loc PLL_NW0 = D0X0Y33;
	special_loc PLL_SE0 = D0X51Y0;
	special_loc PLL_NE0 = D0X51Y33;
	special_loc CONFIG = D0X14Y33;
	special_loc BC1 = D0X26Y45;
	special_loc BC2 = D0X51Y22;
	special_loc BC4 = D0X38Y0;
	special_loc BC5 = D0X14Y0;
	special_loc BC7 = D0X0Y22;
	special_io CLOCK_W0 = IOB_W22_8;
	special_io CLOCK_W1 = IOB_W22_4;
	special_io CLOCK_W2 = IOB_W22_10;
	special_io CLOCK_W3 = IOB_W22_6;
	special_io CLOCK_W4 = IOB_W18_0;
	special_io CLOCK_W5 = IOB_W18_2;
	special_io CLOCK_W6 = IOB_W18_10;
	special_io CLOCK_W7 = IOB_W18_6;
	special_io CLOCK_E0 = IOB_E22_8;
	special_io CLOCK_E1 = IOB_E22_4;
	special_io CLOCK_E2 = IOB_E22_10;
	special_io CLOCK_E3 = IOB_E22_6;
	special_io CLOCK_E4 = IOB_E18_0;
	special_io CLOCK_E5 = IOB_E18_2;
	special_io CLOCK_E6 = IOB_E18_10;
	special_io CLOCK_E7 = IOB_E18_6;
	special_io CLOCK_S0 = IOB_S14_0;
	special_io CLOCK_S1 = IOB_S14_4;
	special_io CLOCK_S2 = IOB_S14_8;
	special_io CLOCK_S3 = IOB_S10_4;
	special_io CLOCK_S4 = IOB_S10_6;
	special_io CLOCK_S5 = IOB_S10_8;
	special_io CLOCK_S6 = IOB_S14_6;
	special_io CLOCK_S7 = IOB_S14_10;
	special_io CLOCK_S8 = IOB_S34_8;
	special_io CLOCK_S9 = IOB_S34_4;
	special_io CLOCK_S10 = IOB_S34_0;
	special_io CLOCK_S11 = IOB_S38_4;
	special_io CLOCK_S12 = IOB_S38_6;
	special_io CLOCK_S13 = IOB_S38_0;
	special_io CLOCK_S14 = IOB_S34_6;
	special_io CLOCK_S15 = IOB_S34_2;
	special_io CLOCK_N0 = IOB_N26_0;
	special_io CLOCK_N1 = IOB_N26_10;
	special_io CLOCK_N2 = IOB_N30_2;
	special_io CLOCK_N3 = IOB_N30_10;
	special_io CLOCK_N4 = IOB_N22_10;
	special_io CLOCK_N5 = IOB_N22_2;
	special_io CLOCK_N6 = IOB_N18_6;
	special_io CLOCK_N7 = IOB_N18_2;
	special_io PLL_IN0_SW0 = IOB_S2_0;
	special_io PLL_IN0_NW0 = IOB_W31_0;
	special_io PLL_IN0_SE0 = IOB_S46_8;
	special_io PLL_IN0_NE0 = IOB_E31_0;
	special_io PLL_IN1_SW0 = IOB_W1_10;
	special_io PLL_IN1_NW0 = IOB_W27_2;
	special_io PLL_IN1_SE0 = IOB_E1_10;
	special_io PLL_IN1_NE0 = IOB_E27_2;
	special_io DLL_IN0_SW0 = IOB_S2_2;
	special_io DLL_IN0_NW0 = IOB_W27_0;
	special_io DLL_IN0_SE0 = IOB_S46_4;
	special_io DLL_IN0_NE0 = IOB_E27_0;
	special_io DLL_IN1_SW0 = IOB_S2_4;
	special_io DLL_IN1_NW0 = IOB_W27_4;
	special_io DLL_IN1_SE0 = IOB_S46_10;
	special_io DLL_IN1_NE0 = IOB_E27_4;
	special_io DLL_IN2_SW0 = IOB_W1_6;
	special_io DLL_IN2_SE0 = IOB_E1_6;
	special_io DLL_IN3_SW0 = IOB_W1_8;
	special_io DLL_IN3_SE0 = IOB_E1_8;
	special_io VREF1_1 = IOB_N18_10;
	special_io VREF1_2 = IOB_E22_2;
	special_io VREF1_3 = IOB_E13_2;
	special_io VREF1_4 = IOB_S46_2;
	special_io VREF1_5 = IOB_S2_11;
	special_io VREF1_6 = IOB_W13_2;
	special_io VREF1_7 = IOB_W22_2;
	special_io VREF2_1 = IOB_N30_7;
	special_io VREF2_2 = IOB_E27_7;
	special_io VREF2_3 = IOB_E5_11;
	special_io VREF2_4 = IOB_S34_10;
	special_io VREF2_5 = IOB_S14_3;
	special_io VREF2_6 = IOB_W5_11;
	special_io VREF2_7 = IOB_W27_7;
	special_io DIFFR_2 = IOB_E22_3;
	special_io DIFFR_3 = IOB_E9_3;
	special_io DIFFR_6 = IOB_W9_3;
	special_io DIFFR_7 = IOB_W22_3;
	special_io WRITE_N = IOB_N34_11;
	special_io READ_N = IOB_N38_0;
	special_io CS_N = IOB_N38_1;
	special_io CS1 = IOB_N38_8;
	special_io D0 = IOB_N30_9;
	special_io D1 = IOB_N34_0;
	special_io D2 = IOB_N34_1;
	special_io D3 = IOB_N34_6;
	special_io D4 = IOB_N34_7;
	special_io D5 = IOB_N34_8;
	special_io D6 = IOB_N34_9;
	special_io D7 = IOB_N34_10;
	special_io D8 = IOB_N38_9;
	special_io D9 = IOB_N38_7;
	special_io D10 = IOB_N38_6;
	special_io D11 = IOB_N14_11;
	special_io D12 = IOB_N14_10;
	special_io D13 = IOB_N14_2;
	special_io D14 = IOB_N8_7;
	special_io D15 = IOB_N8_0;
	special_io D16 = IOB_N30_11;
	special_io D17 = IOB_N30_10;
	special_io D18 = IOB_N30_6;
	special_io D19 = IOB_N30_3;
	special_io D20 = IOB_N30_2;
	special_io D21 = IOB_N26_11;
	special_io D22 = IOB_N26_10;
	special_io D23 = IOB_N26_3;
	special_io D24 = IOB_N22_10;
	special_io D25 = IOB_N22_3;
	special_io D26 = IOB_N22_2;
	special_io D27 = IOB_N18_11;
	special_io D28 = IOB_N18_7;
	special_io D29 = IOB_N18_6;
	special_io D30 = IOB_N18_3;
	special_io D31 = IOB_N18_2;
	special_io DP0 = IOB_N26_5;
	special_io DP1 = IOB_N8_6;
	special_io DP2 = IOB_N26_2;
	special_io DP3 = IOB_N22_11;
	special_io A0 = IOB_N22_8;
	special_io A1 = IOB_N22_7;
	special_io A2 = IOB_N22_6;
	special_io A3 = IOB_N22_5;
	special_io A4 = IOB_N22_4;
	special_io A5 = IOB_N22_1;
	special_io A6 = IOB_N22_0;
	special_io A7 = IOB_N18_9;
	special_io A8 = IOB_N18_8;
	special_io A9 = IOB_N18_5;
	special_io A10 = IOB_N18_4;
	special_io A11 = IOB_N18_1;
	special_io A12 = IOB_N18_0;
	special_io A13 = IOB_N14_9;
	special_io A14 = IOB_N14_8;
	special_io A15 = IOB_N14_1;
	special_io A16 = IOB_N14_3;
	special_io A17 = IOB_N14_0;
	special_io A18 = IOB_N8_9;
	special_io A19 = IOB_N12_3;
	special_io A20 = IOB_N12_2;
	special_io A21 = IOB_N8_1;
	special_io DOUT = IOB_N30_5;
	special_io QOUT = IOB_N30_8;
	special_io BUSY = IOB_N26_6;
	special_io MPI_CLK = IOB_N26_0;
	special_io MPI_ACK_N = IOB_N26_4;
	special_io MPI_RETRY_N = IOB_N22_9;
	special_io MPI_TEA_N = IOB_N8_8;
	special_io HDC = IOB_N42_3;
	special_io LDC = IOB_N42_2;
	special_io EXT_DONE_I = IOB_N30_4;
	special_io EXT_DONE_O = IOB_N26_7;
	special_io EXT_CLK_I1 = IOB_N30_0;
	special_io EXT_CLK_I2 = IOB_N26_8;
	special_io EXT_CLK_O1 = IOB_N30_1;
	special_io EXT_CLK_O2 = IOB_N26_9;
}

// LFSC3GA25E LFSCM3GA25EP1
chip CHIP1 {
	kind scm;
	columns {
		null, // X0
		io_n[9, serdes], // X1
		io_s[5, dozen], // X2
		null, // X3
		null, // X4
		null, // X5
		io_s[5, dozen], // X6
		null, // X7
		null, // X8
		null, // X9
		io_s[5, dozen], // X10
		null, // X11
		null, // X12
		null, // X13
		io_s[5, dozen], // X14
		io_n[11, serdes], // X15
		null, // X16
		null, // X17
		io_s[5, dozen], // X18
		null, // X19
		null, // X20
		null, // X21
		io_s[5, dozen] + io_n[1, dozen] + pclk_drive, // X22
		null, // X23
		null, // X24
		null, // X25
		io_s[5, dozen] + io_n[1, dozen], // X26
		null, // X27
		null, // X28
		null, // X29
		io_s[5, dozen] + io_n[1, dozen], // X30
		null, // X31
		null, // X32
		null, // X33
		io_s[5, quad] + io_n[1, quad], // X34
		null, // X35
		// clock
		io_s[4, dozen] + io_n[1, dozen] + pclk_break, // X36
		null, // X37
		null, // X38
		null, // X39
		io_s[4, dozen] + io_n[1, dozen], // X40
		null, // X41
		null, // X42
		null, // X43
		io_s[4, dozen] + io_n[1, dozen], // X44
		null, // X45
		null, // X46
		null, // X47
		io_s[4, quad] + io_n[1, quad], // X48
		null, // X49
		io_s[4, dozen] + io_n[12, serdes] + pclk_drive, // X50
		null, // X51
		null, // X52
		null, // X53
		io_s[4, dozen], // X54
		null, // X55
		null, // X56
		null, // X57
		io_s[4, dozen], // X58
		null, // X59
		null, // X60
		null, // X61
		io_s[4, dozen], // X62
		null, // X63
		io_n[10, serdes], // X64
		null, // X65
		io_s[4, dozen], // X66
		null, // X67
		null, // X68
		null, // X69
		null, // X70
		null, // X71
	}
	col_clk X36;
	rows {
		io, // Y0
		plc + io_w[6, dozen] + io_e[3, dozen], // Y1
		plc, // Y2
		plc, // Y3
		plc, // Y4
		plc + io_w[6, dozen] + io_e[3, dozen], // Y5
		plc, // Y6
		plc, // Y7
		plc, // Y8
		plc + io_w[6, dozen] + io_e[3, dozen], // Y9
		plc, // Y10
		plc, // Y11
		plc, // Y12
		ebr, // Y13
		plc + io_w[6, dozen] + io_e[3, dozen], // Y14
		plc, // Y15
		plc, // Y16
		plc, // Y17
		plc + io_w[6, dozen] + io_e[3, dozen], // Y18
		plc, // Y19
		plc, // Y20
		plc, // Y21
		plc + io_w[6, dozen] + io_e[3, dozen], // Y22
		plc, // Y23
		plc, // Y24
		plc, // Y25
		ebr, // Y26
		plc + io_w[6, dozen] + io_e[3, dozen], // Y27
		plc, // Y28
		plc, // Y29
		plc, // Y30
		// clock
		plc + io_w[7, dozen] + io_e[2, dozen], // Y31
		plc, // Y32
		plc, // Y33
		plc, // Y34
		ebr, // Y35
		plc + io_w[7, dozen] + io_e[2, dozen], // Y36
		plc, // Y37
		plc, // Y38
		plc, // Y39
		plc + io_w[7, dozen] + io_e[2, dozen], // Y40
		plc, // Y41
		plc, // Y42
		plc, // Y43
		plc, // Y44
		ebr, // Y45
		plc, // Y46
		plc, // Y47
		plc, // Y48
		plc, // Y49
		plc, // Y50
		plc, // Y51
		plc, // Y52
		plc, // Y53
		plc, // Y54
		plc, // Y55
		plc, // Y56
		io, // Y57
	}
	row_clk Y31;
	special_loc PLL_SW0 = D0X0Y0;
	special_loc PLL_NW0 = D0X0Y45;
	special_loc PLL_SE0 = D0X71Y0;
	special_loc PLL_NE0 = D0X71Y45;
	special_loc CONFIG = D0X24Y45;
	special_loc BC1 = D0X36Y57;
	special_loc BC2 = D0X71Y31;
	special_loc BC4 = D0X50Y0;
	special_loc BC5 = D0X22Y0;
	special_loc BC7 = D0X0Y31;
	special_io CLOCK_W0 = IOB_W31_8;
	special_io CLOCK_W1 = IOB_W31_4;
	special_io CLOCK_W2 = IOB_W31_10;
	special_io CLOCK_W3 = IOB_W31_6;
	special_io CLOCK_W4 = IOB_W27_0;
	special_io CLOCK_W5 = IOB_W27_2;
	special_io CLOCK_W6 = IOB_W27_10;
	special_io CLOCK_W7 = IOB_W27_6;
	special_io CLOCK_E0 = IOB_E31_8;
	special_io CLOCK_E1 = IOB_E31_4;
	special_io CLOCK_E2 = IOB_E31_10;
	special_io CLOCK_E3 = IOB_E31_6;
	special_io CLOCK_E4 = IOB_E27_0;
	special_io CLOCK_E5 = IOB_E27_2;
	special_io CLOCK_E6 = IOB_E27_10;
	special_io CLOCK_E7 = IOB_E27_6;
	special_io CLOCK_S0 = IOB_S22_0;
	special_io CLOCK_S1 = IOB_S22_4;
	special_io CLOCK_S2 = IOB_S22_8;
	special_io CLOCK_S3 = IOB_S18_4;
	special_io CLOCK_S4 = IOB_S18_6;
	special_io CLOCK_S5 = IOB_S18_8;
	special_io CLOCK_S6 = IOB_S22_6;
	special_io CLOCK_S7 = IOB_S22_10;
	special_io CLOCK_S8 = IOB_S48_0;
	special_io CLOCK_S9 = IOB_S44_8;
	special_io CLOCK_S10 = IOB_S44_4;
	special_io CLOCK_S11 = IOB_S50_4;
	special_io CLOCK_S12 = IOB_S50_6;
	special_io CLOCK_S13 = IOB_S50_0;
	special_io CLOCK_S14 = IOB_S44_10;
	special_io CLOCK_S15 = IOB_S44_6;
	special_io CLOCK_N0 = IOB_N36_0;
	special_io CLOCK_N1 = IOB_N36_10;
	special_io CLOCK_N2 = IOB_N40_2;
	special_io CLOCK_N3 = IOB_N40_10;
	special_io CLOCK_N4 = IOB_N34_2;
	special_io CLOCK_N5 = IOB_N30_6;
	special_io CLOCK_N6 = IOB_N26_10;
	special_io CLOCK_N7 = IOB_N26_6;
	special_io PLL_IN0_SW0 = IOB_S2_0;
	special_io PLL_IN0_NW0 = IOB_W40_0;
	special_io PLL_IN0_SE0 = IOB_S66_8;
	special_io PLL_IN0_NE0 = IOB_E40_0;
	special_io PLL_IN1_SW0 = IOB_W1_10;
	special_io PLL_IN1_NW0 = IOB_W40_6;
	special_io PLL_IN1_SE0 = IOB_E1_10;
	special_io PLL_IN1_NE0 = IOB_E40_6;
	special_io DLL_IN0_SW0 = IOB_S2_2;
	special_io DLL_IN0_NW0 = IOB_W40_4;
	special_io DLL_IN0_SE0 = IOB_S66_4;
	special_io DLL_IN0_NE0 = IOB_E40_4;
	special_io DLL_IN1_SW0 = IOB_S2_4;
	special_io DLL_IN1_NW0 = IOB_W40_8;
	special_io DLL_IN1_SE0 = IOB_S66_10;
	special_io DLL_IN1_NE0 = IOB_E40_8;
	special_io DLL_IN2_SW0 = IOB_W1_2;
	special_io DLL_IN2_SE0 = IOB_E1_2;
	special_io DLL_IN3_SW0 = IOB_W1_8;
	special_io DLL_IN3_SE0 = IOB_E1_8;
	special_io VREF1_1 = IOB_N30_2;
	special_io VREF1_2 = IOB_E31_2;
	special_io VREF1_3 = IOB_E22_2;
	special_io VREF1_4 = IOB_S66_2;
	special_io VREF1_5 = IOB_S2_11;
	special_io VREF1_6 = IOB_W22_2;
	special_io VREF1_7 = IOB_W31_2;
	special_io VREF2_1 = IOB_N40_7;
	special_io VREF2_2 = IOB_E40_11;
	special_io VREF2_3 = IOB_E5_3;
	special_io VREF2_4 = IOB_S48_2;
	special_io VREF2_5 = IOB_S22_3;
	special_io VREF2_6 = IOB_W5_3;
	special_io VREF2_7 = IOB_W40_11;
	special_io DIFFR_2 = IOB_E31_3;
	special_io DIFFR_3 = IOB_E14_3;
	special_io DIFFR_6 = IOB_W14_3;
	special_io DIFFR_7 = IOB_W31_3;
	special_io WRITE_N = IOB_N44_7;
	special_io READ_N = IOB_N44_8;
	special_io CS_N = IOB_N44_9;
	special_io CS1 = IOB_N48_0;
	special_io D0 = IOB_N40_9;
	special_io D1 = IOB_N44_0;
	special_io D2 = IOB_N44_1;
	special_io D3 = IOB_N44_2;
	special_io D4 = IOB_N44_3;
	special_io D5 = IOB_N44_4;
	special_io D6 = IOB_N44_5;
	special_io D7 = IOB_N44_6;
	special_io D8 = IOB_N48_1;
	special_io D9 = IOB_N44_11;
	special_io D10 = IOB_N44_10;
	special_io D11 = IOB_N26_3;
	special_io D12 = IOB_N26_2;
	special_io D13 = IOB_N22_10;
	special_io D14 = IOB_N22_3;
	special_io D15 = IOB_N22_0;
	special_io D16 = IOB_N40_11;
	special_io D17 = IOB_N40_10;
	special_io D18 = IOB_N40_6;
	special_io D19 = IOB_N40_3;
	special_io D20 = IOB_N40_2;
	special_io D21 = IOB_N36_11;
	special_io D22 = IOB_N36_10;
	special_io D23 = IOB_N36_3;
	special_io D24 = IOB_N34_2;
	special_io D25 = IOB_N30_7;
	special_io D26 = IOB_N30_6;
	special_io D27 = IOB_N30_3;
	special_io D28 = IOB_N26_11;
	special_io D29 = IOB_N26_10;
	special_io D30 = IOB_N26_7;
	special_io D31 = IOB_N26_6;
	special_io DP0 = IOB_N36_5;
	special_io DP1 = IOB_N22_2;
	special_io DP2 = IOB_N36_2;
	special_io DP3 = IOB_N34_3;
	special_io A0 = IOB_N34_0;
	special_io A1 = IOB_N30_11;
	special_io A2 = IOB_N30_10;
	special_io A3 = IOB_N30_9;
	special_io A4 = IOB_N30_8;
	special_io A5 = IOB_N30_5;
	special_io A6 = IOB_N30_4;
	special_io A7 = IOB_N30_1;
	special_io A8 = IOB_N30_0;
	special_io A9 = IOB_N26_9;
	special_io A10 = IOB_N26_8;
	special_io A11 = IOB_N26_5;
	special_io A12 = IOB_N26_4;
	special_io A13 = IOB_N26_1;
	special_io A14 = IOB_N26_0;
	special_io A15 = IOB_N22_9;
	special_io A16 = IOB_N22_11;
	special_io A17 = IOB_N22_8;
	special_io A18 = IOB_N22_5;
	special_io A19 = IOB_N22_7;
	special_io A20 = IOB_N22_6;
	special_io A21 = IOB_N22_1;
	special_io DOUT = IOB_N40_5;
	special_io QOUT = IOB_N40_8;
	special_io BUSY = IOB_N36_6;
	special_io MPI_CLK = IOB_N36_0;
	special_io MPI_ACK_N = IOB_N36_4;
	special_io MPI_RETRY_N = IOB_N34_1;
	special_io MPI_TEA_N = IOB_N22_4;
	special_io HDC = IOB_N48_3;
	special_io LDC = IOB_N48_2;
	special_io EXT_DONE_I = IOB_N40_4;
	special_io EXT_DONE_O = IOB_N36_7;
	special_io EXT_CLK_I1 = IOB_N40_0;
	special_io EXT_CLK_I2 = IOB_N36_8;
	special_io EXT_CLK_O1 = IOB_N40_1;
	special_io EXT_CLK_O2 = IOB_N36_9;
}

// LFSC3GA40E LFSCM3GA40EP1
chip CHIP2 {
	kind scm;
	columns {
		null, // X0
		io_n[9, serdes], // X1
		io_s[5, dozen], // X2
		null, // X3
		null, // X4
		null, // X5
		io_s[5, dozen], // X6
		null, // X7
		null, // X8
		null, // X9
		io_s[5, quad], // X10
		null, // X11
		io_s[5, dozen] + pclk_drive, // X12
		null, // X13
		io_n[11, serdes], // X14
		null, // X15
		io_s[5, dozen], // X16
		null, // X17
		null, // X18
		null, // X19
		io_s[5, dozen] + pclk_break, // X20
		io_n[1, dozen], // X21
		null, // X22
		null, // X23
		io_s[5, dozen], // X24
		io_n[1, dozen], // X25
		null, // X26
		null, // X27
		io_s[5, dozen], // X28
		io_n[1, octal], // X29
		null, // X30
		null, // X31
		io_s[5, dozen] + io_n[1, dozen] + pclk_drive, // X32
		null, // X33
		null, // X34
		null, // X35
		io_s[5, dozen] + io_n[1, dozen], // X36
		null, // X37
		null, // X38
		null, // X39
		io_s[5, dozen] + io_n[1, dozen], // X40
		null, // X41
		null, // X42
		null, // X43
		// clock
		io_s[4, dozen] + io_n[1, dozen] + pclk_break, // X44
		null, // X45
		null, // X46
		null, // X47
		io_s[4, dozen] + io_n[1, dozen], // X48
		null, // X49
		null, // X50
		null, // X51
		io_s[4, dozen] + io_n[1, dozen], // X52
		null, // X53
		null, // X54
		null, // X55
		io_s[4, dozen] + io_n[1, dozen] + pclk_drive, // X56
		null, // X57
		null, // X58
		null, // X59
		io_s[4, dozen] + io_n[1, dozen], // X60
		null, // X61
		null, // X62
		null, // X63
		io_s[4, dozen] + io_n[1, octal], // X64
		null, // X65
		null, // X66
		io_n[12, serdes], // X67
		io_s[4, dozen] + pclk_break, // X68
		null, // X69
		null, // X70
		null, // X71
		io_s[4, dozen], // X72
		null, // X73
		null, // X74
		null, // X75
		io_s[4, dozen] + pclk_drive, // X76
		null, // X77
		null, // X78
		null, // X79
		io_s[4, dozen] + io_n[10, serdes], // X80
		null, // X81
		null, // X82
		null, // X83
		io_s[4, quad], // X84
		null, // X85
		null, // X86
		null, // X87
	}
	col_clk X44;
	rows {
		io, // Y0
		plc + io_w[6, dozen] + io_e[3, dozen], // Y1
		plc, // Y2
		plc, // Y3
		plc, // Y4
		plc + io_w[6, dozen] + io_e[3, dozen], // Y5
		plc, // Y6
		plc, // Y7
		plc, // Y8
		ebr, // Y9
		plc + io_w[6, dozen] + io_e[3, dozen], // Y10
		plc, // Y11
		plc, // Y12
		plc, // Y13
		plc + io_w[6, dozen] + io_e[3, dozen], // Y14
		plc, // Y15
		plc, // Y16
		plc, // Y17
		ebr, // Y18
		plc + io_w[6, dozen] + io_e[3, dozen], // Y19
		plc, // Y20
		plc, // Y21
		plc, // Y22
		plc + io_w[6, dozen] + io_e[3, dozen], // Y23
		plc, // Y24
		plc, // Y25
		plc, // Y26
		plc + io_w[6, dozen] + io_e[3, dozen], // Y27
		plc, // Y28
		plc, // Y29
		plc, // Y30
		ebr, // Y31
		plc + io_w[6, dozen] + io_e[3, dozen], // Y32
		plc, // Y33
		plc, // Y34
		plc, // Y35
		// clock
		plc + io_w[7, dozen] + io_e[2, dozen], // Y36
		plc, // Y37
		plc, // Y38
		plc, // Y39
		ebr, // Y40
		plc + io_w[7, dozen] + io_e[2, dozen], // Y41
		plc, // Y42
		plc, // Y43
		plc, // Y44
		plc + io_w[7, dozen] + io_e[2, dozen], // Y45
		plc, // Y46
		plc, // Y47
		plc, // Y48
		plc + io_w[7, dozen] + io_e[2, dozen], // Y49
		plc, // Y50
		plc, // Y51
		plc, // Y52
		ebr, // Y53
		plc + io_w[7, dozen] + io_e[2, dozen], // Y54
		plc, // Y55
		plc, // Y56
		plc, // Y57
		plc, // Y58
		ebr, // Y59
		plc, // Y60
		plc, // Y61
		plc, // Y62
		plc, // Y63
		plc, // Y64
		plc, // Y65
		plc, // Y66
		plc, // Y67
		plc, // Y68
		plc, // Y69
		plc, // Y70
		io, // Y71
	}
	row_clk Y36;
	special_loc PLL_SW0 = D0X0Y0;
	special_loc PLL_NW0 = D0X0Y59;
	special_loc PLL_SE0 = D0X87Y0;
	special_loc PLL_NE0 = D0X87Y59;
	special_loc CONFIG = D0X32Y59;
	special_loc BC1 = D0X44Y71;
	special_loc BC2 = D0X87Y36;
	special_loc BC4 = D0X56Y0;
	special_loc BC5 = D0X32Y0;
	special_loc BC7 = D0X0Y36;
	special_io CLOCK_W0 = IOB_W36_8;
	special_io CLOCK_W1 = IOB_W36_4;
	special_io CLOCK_W2 = IOB_W36_10;
	special_io CLOCK_W3 = IOB_W36_6;
	special_io CLOCK_W4 = IOB_W32_0;
	special_io CLOCK_W5 = IOB_W32_2;
	special_io CLOCK_W6 = IOB_W32_10;
	special_io CLOCK_W7 = IOB_W32_6;
	special_io CLOCK_E0 = IOB_E36_8;
	special_io CLOCK_E1 = IOB_E36_4;
	special_io CLOCK_E2 = IOB_E36_10;
	special_io CLOCK_E3 = IOB_E36_6;
	special_io CLOCK_E4 = IOB_E32_0;
	special_io CLOCK_E5 = IOB_E32_2;
	special_io CLOCK_E6 = IOB_E32_10;
	special_io CLOCK_E7 = IOB_E32_6;
	special_io CLOCK_S0 = IOB_S32_0;
	special_io CLOCK_S1 = IOB_S32_4;
	special_io CLOCK_S2 = IOB_S32_8;
	special_io CLOCK_S3 = IOB_S28_4;
	special_io CLOCK_S4 = IOB_S28_6;
	special_io CLOCK_S5 = IOB_S28_8;
	special_io CLOCK_S6 = IOB_S32_6;
	special_io CLOCK_S7 = IOB_S32_10;
	special_io CLOCK_S8 = IOB_S52_8;
	special_io CLOCK_S9 = IOB_S52_4;
	special_io CLOCK_S10 = IOB_S52_0;
	special_io CLOCK_S11 = IOB_S56_4;
	special_io CLOCK_S12 = IOB_S56_6;
	special_io CLOCK_S13 = IOB_S56_0;
	special_io CLOCK_S14 = IOB_S52_6;
	special_io CLOCK_S15 = IOB_S52_2;
	special_io CLOCK_N0 = IOB_N44_0;
	special_io CLOCK_N1 = IOB_N44_10;
	special_io CLOCK_N2 = IOB_N48_2;
	special_io CLOCK_N3 = IOB_N48_10;
	special_io CLOCK_N4 = IOB_N40_10;
	special_io CLOCK_N5 = IOB_N40_2;
	special_io CLOCK_N6 = IOB_N36_6;
	special_io CLOCK_N7 = IOB_N36_2;
	special_io PLL_IN0_SW0 = IOB_S2_0;
	special_io PLL_IN0_NW0 = IOB_W54_0;
	special_io PLL_IN0_SE0 = IOB_S84_0;
	special_io PLL_IN0_NE0 = IOB_E54_0;
	special_io PLL_IN1_SW0 = IOB_W1_10;
	special_io PLL_IN1_NW0 = IOB_W54_6;
	special_io PLL_IN1_SE0 = IOB_E1_10;
	special_io PLL_IN1_NE0 = IOB_E54_6;
	special_io DLL_IN0_SW0 = IOB_S2_2;
	special_io DLL_IN0_NW0 = IOB_W54_4;
	special_io DLL_IN0_SE0 = IOB_S80_8;
	special_io DLL_IN0_NE0 = IOB_E54_4;
	special_io DLL_IN1_SW0 = IOB_S2_4;
	special_io DLL_IN1_NW0 = IOB_W54_8;
	special_io DLL_IN1_SE0 = IOB_S84_2;
	special_io DLL_IN1_NE0 = IOB_E54_8;
	special_io DLL_IN2_SW0 = IOB_W1_2;
	special_io DLL_IN2_SE0 = IOB_E1_2;
	special_io DLL_IN3_SW0 = IOB_W1_8;
	special_io DLL_IN3_SE0 = IOB_E1_8;
	special_io VREF1_1 = IOB_N36_10;
	special_io VREF1_2 = IOB_E49_10;
	special_io VREF1_3 = IOB_E27_2;
	special_io VREF1_4 = IOB_S80_6;
	special_io VREF1_5 = IOB_S2_11;
	special_io VREF1_6 = IOB_W27_2;
	special_io VREF1_7 = IOB_W49_10;
	special_io VREF2_1 = IOB_N48_7;
	special_io VREF2_2 = IOB_E54_11;
	special_io VREF2_3 = IOB_E5_3;
	special_io VREF2_4 = IOB_S52_10;
	special_io VREF2_5 = IOB_S32_3;
	special_io VREF2_6 = IOB_W5_3;
	special_io VREF2_7 = IOB_W54_11;
	special_io DIFFR_2 = IOB_E49_11;
	special_io DIFFR_3 = IOB_E19_3;
	special_io DIFFR_6 = IOB_W19_3;
	special_io DIFFR_7 = IOB_W49_11;
	special_io WRITE_N = IOB_N52_11;
	special_io READ_N = IOB_N56_0;
	special_io CS_N = IOB_N56_1;
	special_io CS1 = IOB_N56_8;
	special_io D0 = IOB_N48_9;
	special_io D1 = IOB_N52_0;
	special_io D2 = IOB_N52_1;
	special_io D3 = IOB_N52_6;
	special_io D4 = IOB_N52_7;
	special_io D5 = IOB_N52_8;
	special_io D6 = IOB_N52_9;
	special_io D7 = IOB_N52_10;
	special_io D8 = IOB_N56_9;
	special_io D9 = IOB_N56_7;
	special_io D10 = IOB_N56_6;
	special_io D11 = IOB_N32_11;
	special_io D12 = IOB_N32_10;
	special_io D13 = IOB_N32_2;
	special_io D14 = IOB_N25_11;
	special_io D15 = IOB_N25_4;
	special_io D16 = IOB_N48_11;
	special_io D17 = IOB_N48_10;
	special_io D18 = IOB_N48_6;
	special_io D19 = IOB_N48_3;
	special_io D20 = IOB_N48_2;
	special_io D21 = IOB_N44_11;
	special_io D22 = IOB_N44_10;
	special_io D23 = IOB_N44_3;
	special_io D24 = IOB_N40_10;
	special_io D25 = IOB_N40_3;
	special_io D26 = IOB_N40_2;
	special_io D27 = IOB_N36_11;
	special_io D28 = IOB_N36_7;
	special_io D29 = IOB_N36_6;
	special_io D30 = IOB_N36_3;
	special_io D31 = IOB_N36_2;
	special_io DP0 = IOB_N44_5;
	special_io DP1 = IOB_N25_10;
	special_io DP2 = IOB_N44_2;
	special_io DP3 = IOB_N40_11;
	special_io A0 = IOB_N40_8;
	special_io A1 = IOB_N40_7;
	special_io A2 = IOB_N40_6;
	special_io A3 = IOB_N40_5;
	special_io A4 = IOB_N40_4;
	special_io A5 = IOB_N40_1;
	special_io A6 = IOB_N40_0;
	special_io A7 = IOB_N36_9;
	special_io A8 = IOB_N36_8;
	special_io A9 = IOB_N36_5;
	special_io A10 = IOB_N36_4;
	special_io A11 = IOB_N36_1;
	special_io A12 = IOB_N36_0;
	special_io A13 = IOB_N32_9;
	special_io A14 = IOB_N32_8;
	special_io A15 = IOB_N32_1;
	special_io A16 = IOB_N32_3;
	special_io A17 = IOB_N32_0;
	special_io A18 = IOB_N29_1;
	special_io A19 = IOB_N29_3;
	special_io A20 = IOB_N29_2;
	special_io A21 = IOB_N25_5;
	special_io DOUT = IOB_N48_5;
	special_io QOUT = IOB_N48_8;
	special_io BUSY = IOB_N44_6;
	special_io MPI_CLK = IOB_N44_0;
	special_io MPI_ACK_N = IOB_N44_4;
	special_io MPI_RETRY_N = IOB_N40_9;
	special_io MPI_TEA_N = IOB_N29_0;
	special_io HDC = IOB_N60_3;
	special_io LDC = IOB_N60_2;
	special_io EXT_DONE_I = IOB_N48_4;
	special_io EXT_DONE_O = IOB_N44_7;
	special_io EXT_CLK_I1 = IOB_N48_0;
	special_io EXT_CLK_I2 = IOB_N44_8;
	special_io EXT_CLK_O1 = IOB_N48_1;
	special_io EXT_CLK_O2 = IOB_N44_9;
}

// LFSC3GA80E LFSCM3GA80EP1
chip CHIP3 {
	kind scm;
	columns {
		null, // X0
		io_n[9, serdes], // X1
		io_s[5, dozen], // X2
		null, // X3
		null, // X4
		null, // X5
		io_s[5, dozen], // X6
		null, // X7
		null, // X8
		null, // X9
		io_s[5, dozen], // X10
		null, // X11
		null, // X12
		null, // X13
		io_s[5, dozen] + io_n[11, serdes] + pclk_drive, // X14
		null, // X15
		null, // X16
		null, // X17
		io_s[5, dozen], // X18
		null, // X19
		null, // X20
		null, // X21
		io_s[5, dozen], // X22
		null, // X23
		null, // X24
		null, // X25
		io_s[5, dozen], // X26
		null, // X27
		io_n[13, serdes], // X28
		null, // X29
		io_s[5, dozen], // X30
		null, // X31
		pclk_break, // X32
		null, // X33
		io_s[5, dozen], // X34
		null, // X35
		null, // X36
		null, // X37
		io_s[5, dozen], // X38
		null, // X39
		null, // X40
		null, // X41
		io_s[5, dozen] + io_n[15, serdes], // X42
		null, // X43
		null, // X44
		null, // X45
		io_s[5, dozen], // X46
		null, // X47
		null, // X48
		null, // X49
		io_s[5, dozen] + io_n[1, dozen] + pclk_drive, // X50
		null, // X51
		null, // X52
		null, // X53
		io_s[5, dozen] + io_n[1, dozen], // X54
		null, // X55
		null, // X56
		null, // X57
		io_s[5, dozen] + io_n[1, dozen], // X58
		null, // X59
		null, // X60
		null, // X61
		io_s[5, quad] + io_n[1, quad], // X62
		null, // X63
		// clock
		io_s[4, dozen] + io_n[1, dozen] + pclk_break, // X64
		null, // X65
		null, // X66
		null, // X67
		io_s[4, dozen] + io_n[1, dozen], // X68
		null, // X69
		null, // X70
		null, // X71
		io_s[4, dozen] + io_n[1, dozen], // X72
		null, // X73
		null, // X74
		null, // X75
		io_s[4, quad] + io_n[1, quad], // X76
		null, // X77
		io_s[4, dozen] + pclk_drive, // X78
		io_n[16, serdes], // X79
		null, // X80
		null, // X81
		io_s[4, dozen], // X82
		null, // X83
		null, // X84
		null, // X85
		io_s[4, dozen], // X86
		null, // X87
		null, // X88
		null, // X89
		io_s[4, dozen], // X90
		null, // X91
		null, // X92
		io_n[14, serdes], // X93
		io_s[4, dozen], // X94
		null, // X95
		pclk_break, // X96
		null, // X97
		io_s[4, dozen], // X98
		null, // X99
		null, // X100
		null, // X101
		io_s[4, dozen], // X102
		null, // X103
		null, // X104
		null, // X105
		io_s[4, dozen], // X106
		io_n[12, serdes], // X107
		null, // X108
		null, // X109
		io_s[4, dozen], // X110
		null, // X111
		null, // X112
		null, // X113
		io_s[4, dozen] + pclk_drive, // X114
		null, // X115
		null, // X116
		null, // X117
		io_s[4, dozen], // X118
		null, // X119
		io_n[10, serdes], // X120
		null, // X121
		io_s[4, dozen], // X122
		null, // X123
		null, // X124
		null, // X125
		null, // X126
		null, // X127
	}
	col_clk X64;
	rows {
		io, // Y0
		plc + io_w[6, dozen] + io_e[3, dozen], // Y1
		plc, // Y2
		plc, // Y3
		plc, // Y4
		plc + io_w[6, dozen] + io_e[3, dozen], // Y5
		plc, // Y6
		plc, // Y7
		plc, // Y8
		ebr, // Y9
		plc + io_w[6, dozen] + io_e[3, dozen], // Y10
		plc, // Y11
		plc, // Y12
		plc, // Y13
		plc + io_w[6, dozen] + io_e[3, dozen], // Y14
		plc, // Y15
		plc, // Y16
		plc, // Y17
		plc + io_w[6, dozen] + io_e[3, dozen], // Y18
		plc, // Y19
		plc, // Y20
		plc, // Y21
		plc + io_w[6, dozen] + io_e[3, dozen], // Y22
		plc, // Y23
		plc, // Y24
		plc, // Y25
		ebr, // Y26
		plc + io_w[6, dozen] + io_e[3, dozen], // Y27
		plc, // Y28
		plc, // Y29
		plc, // Y30
		plc + io_w[6, dozen] + io_e[3, dozen], // Y31
		plc, // Y32
		plc, // Y33
		plc, // Y34
		plc + io_w[6, dozen] + io_e[3, dozen], // Y35
		plc, // Y36
		plc, // Y37
		plc, // Y38
		plc + io_w[6, dozen] + io_e[3, dozen], // Y39
		plc, // Y40
		plc, // Y41
		plc, // Y42
		ebr, // Y43
		plc + io_w[6, dozen] + io_e[3, dozen], // Y44
		plc, // Y45
		plc, // Y46
		plc, // Y47
		// clock
		plc + io_w[7, dozen] + io_e[2, dozen], // Y48
		plc, // Y49
		plc, // Y50
		plc, // Y51
		ebr, // Y52
		plc + io_w[7, dozen] + io_e[2, dozen], // Y53
		plc, // Y54
		plc, // Y55
		plc, // Y56
		plc + io_w[7, dozen] + io_e[2, dozen], // Y57
		plc, // Y58
		plc, // Y59
		plc, // Y60
		plc + io_w[7, dozen] + io_e[2, dozen], // Y61
		plc, // Y62
		plc, // Y63
		plc, // Y64
		plc + io_w[7, dozen] + io_e[2, dozen], // Y65
		plc, // Y66
		plc, // Y67
		plc, // Y68
		ebr, // Y69
		plc + io_w[7, dozen] + io_e[2, dozen], // Y70
		plc, // Y71
		plc, // Y72
		plc, // Y73
		plc + io_w[7, dozen] + io_e[2, dozen], // Y74
		plc, // Y75
		plc, // Y76
		plc, // Y77
		plc + io_w[7, dozen] + io_e[2, dozen], // Y78
		plc, // Y79
		plc, // Y80
		plc, // Y81
		plc, // Y82
		ebr, // Y83
		plc, // Y84
		plc, // Y85
		plc, // Y86
		plc, // Y87
		plc, // Y88
		plc, // Y89
		plc, // Y90
		plc, // Y91
		plc, // Y92
		plc, // Y93
		plc, // Y94
		io, // Y95
	}
	row_clk Y48;
	special_loc PLL_SW0 = D0X0Y0;
	special_loc PLL_NW0 = D0X0Y83;
	special_loc PLL_SE0 = D0X127Y0;
	special_loc PLL_NE0 = D0X127Y83;
	special_loc CONFIG = D0X52Y83;
	special_loc BC1 = D0X64Y95;
	special_loc BC2 = D0X127Y48;
	special_loc BC4 = D0X78Y0;
	special_loc BC5 = D0X50Y0;
	special_loc BC7 = D0X0Y48;
	special_io CLOCK_W0 = IOB_W48_8;
	special_io CLOCK_W1 = IOB_W48_4;
	special_io CLOCK_W2 = IOB_W48_10;
	special_io CLOCK_W3 = IOB_W48_6;
	special_io CLOCK_W4 = IOB_W44_0;
	special_io CLOCK_W5 = IOB_W44_2;
	special_io CLOCK_W6 = IOB_W44_10;
	special_io CLOCK_W7 = IOB_W44_6;
	special_io CLOCK_E0 = IOB_E48_8;
	special_io CLOCK_E1 = IOB_E48_4;
	special_io CLOCK_E2 = IOB_E48_10;
	special_io CLOCK_E3 = IOB_E48_6;
	special_io CLOCK_E4 = IOB_E44_0;
	special_io CLOCK_E5 = IOB_E44_2;
	special_io CLOCK_E6 = IOB_E44_10;
	special_io CLOCK_E7 = IOB_E44_6;
	special_io CLOCK_S0 = IOB_S50_0;
	special_io CLOCK_S1 = IOB_S50_4;
	special_io CLOCK_S2 = IOB_S50_8;
	special_io CLOCK_S3 = IOB_S46_4;
	special_io CLOCK_S4 = IOB_S46_6;
	special_io CLOCK_S5 = IOB_S46_8;
	special_io CLOCK_S6 = IOB_S50_6;
	special_io CLOCK_S7 = IOB_S50_10;
	special_io CLOCK_S8 = IOB_S76_0;
	special_io CLOCK_S9 = IOB_S72_8;
	special_io CLOCK_S10 = IOB_S72_4;
	special_io CLOCK_S11 = IOB_S78_4;
	special_io CLOCK_S12 = IOB_S78_6;
	special_io CLOCK_S13 = IOB_S78_0;
	special_io CLOCK_S14 = IOB_S72_10;
	special_io CLOCK_S15 = IOB_S72_6;
	special_io CLOCK_N0 = IOB_N64_0;
	special_io CLOCK_N1 = IOB_N64_10;
	special_io CLOCK_N2 = IOB_N68_2;
	special_io CLOCK_N3 = IOB_N68_10;
	special_io CLOCK_N4 = IOB_N62_2;
	special_io CLOCK_N5 = IOB_N58_6;
	special_io CLOCK_N6 = IOB_N54_10;
	special_io CLOCK_N7 = IOB_N54_6;
	special_io PLL_IN0_SW0 = IOB_S2_0;
	special_io PLL_IN0_NW0 = IOB_W78_0;
	special_io PLL_IN0_SE0 = IOB_S122_8;
	special_io PLL_IN0_NE0 = IOB_E78_0;
	special_io PLL_IN1_SW0 = IOB_W1_10;
	special_io PLL_IN1_NW0 = IOB_W78_6;
	special_io PLL_IN1_SE0 = IOB_E1_10;
	special_io PLL_IN1_NE0 = IOB_E78_6;
	special_io DLL_IN0_SW0 = IOB_S2_2;
	special_io DLL_IN0_NW0 = IOB_W78_4;
	special_io DLL_IN0_SE0 = IOB_S122_4;
	special_io DLL_IN0_NE0 = IOB_E78_4;
	special_io DLL_IN1_SW0 = IOB_S2_4;
	special_io DLL_IN1_NW0 = IOB_W78_8;
	special_io DLL_IN1_SE0 = IOB_S122_10;
	special_io DLL_IN1_NE0 = IOB_E78_8;
	special_io DLL_IN2_SW0 = IOB_W1_2;
	special_io DLL_IN2_SE0 = IOB_E1_2;
	special_io DLL_IN3_SW0 = IOB_W1_8;
	special_io DLL_IN3_SE0 = IOB_E1_8;
	special_io VREF1_1 = IOB_N58_2;
	special_io VREF1_2 = IOB_E65_2;
	special_io VREF1_3 = IOB_E39_2;
	special_io VREF1_4 = IOB_S122_2;
	special_io VREF1_5 = IOB_S2_11;
	special_io VREF1_6 = IOB_W39_2;
	special_io VREF1_7 = IOB_W65_2;
	special_io VREF2_1 = IOB_N68_7;
	special_io VREF2_2 = IOB_E78_11;
	special_io VREF2_3 = IOB_E5_3;
	special_io VREF2_4 = IOB_S76_2;
	special_io VREF2_5 = IOB_S50_3;
	special_io VREF2_6 = IOB_W5_3;
	special_io VREF2_7 = IOB_W78_11;
	special_io DIFFR_2 = IOB_E65_3;
	special_io DIFFR_3 = IOB_E18_3;
	special_io DIFFR_6 = IOB_W18_3;
	special_io DIFFR_7 = IOB_W65_3;
	special_io WRITE_N = IOB_N72_7;
	special_io READ_N = IOB_N72_8;
	special_io CS_N = IOB_N72_9;
	special_io CS1 = IOB_N76_0;
	special_io D0 = IOB_N68_9;
	special_io D1 = IOB_N72_0;
	special_io D2 = IOB_N72_1;
	special_io D3 = IOB_N72_2;
	special_io D4 = IOB_N72_3;
	special_io D5 = IOB_N72_4;
	special_io D6 = IOB_N72_5;
	special_io D7 = IOB_N72_6;
	special_io D8 = IOB_N76_1;
	special_io D9 = IOB_N72_11;
	special_io D10 = IOB_N72_10;
	special_io D11 = IOB_N54_3;
	special_io D12 = IOB_N54_2;
	special_io D13 = IOB_N50_10;
	special_io D14 = IOB_N50_3;
	special_io D15 = IOB_N50_0;
	special_io D16 = IOB_N68_11;
	special_io D17 = IOB_N68_10;
	special_io D18 = IOB_N68_6;
	special_io D19 = IOB_N68_3;
	special_io D20 = IOB_N68_2;
	special_io D21 = IOB_N64_11;
	special_io D22 = IOB_N64_10;
	special_io D23 = IOB_N64_3;
	special_io D24 = IOB_N62_2;
	special_io D25 = IOB_N58_7;
	special_io D26 = IOB_N58_6;
	special_io D27 = IOB_N58_3;
	special_io D28 = IOB_N54_11;
	special_io D29 = IOB_N54_10;
	special_io D30 = IOB_N54_7;
	special_io D31 = IOB_N54_6;
	special_io DP0 = IOB_N64_5;
	special_io DP1 = IOB_N50_2;
	special_io DP2 = IOB_N64_2;
	special_io DP3 = IOB_N62_3;
	special_io A0 = IOB_N62_0;
	special_io A1 = IOB_N58_11;
	special_io A2 = IOB_N58_10;
	special_io A3 = IOB_N58_9;
	special_io A4 = IOB_N58_8;
	special_io A5 = IOB_N58_5;
	special_io A6 = IOB_N58_4;
	special_io A7 = IOB_N58_1;
	special_io A8 = IOB_N58_0;
	special_io A9 = IOB_N54_9;
	special_io A10 = IOB_N54_8;
	special_io A11 = IOB_N54_5;
	special_io A12 = IOB_N54_4;
	special_io A13 = IOB_N54_1;
	special_io A14 = IOB_N54_0;
	special_io A15 = IOB_N50_9;
	special_io A16 = IOB_N50_11;
	special_io A17 = IOB_N50_8;
	special_io A18 = IOB_N50_5;
	special_io A19 = IOB_N50_7;
	special_io A20 = IOB_N50_6;
	special_io A21 = IOB_N50_1;
	special_io DOUT = IOB_N68_5;
	special_io QOUT = IOB_N68_8;
	special_io BUSY = IOB_N64_6;
	special_io MPI_CLK = IOB_N64_0;
	special_io MPI_ACK_N = IOB_N64_4;
	special_io MPI_RETRY_N = IOB_N62_1;
	special_io MPI_TEA_N = IOB_N50_4;
	special_io HDC = IOB_N76_3;
	special_io LDC = IOB_N76_2;
	special_io EXT_DONE_I = IOB_N68_4;
	special_io EXT_DONE_O = IOB_N64_7;
	special_io EXT_CLK_I1 = IOB_N68_0;
	special_io EXT_CLK_I2 = IOB_N64_8;
	special_io EXT_CLK_O1 = IOB_N68_1;
	special_io EXT_CLK_O2 = IOB_N64_9;
}

// LFSC3GA115E LFSCM3GA115EP1
chip CHIP4 {
	kind scm;
	columns {
		null, // X0
		io_n[9, serdes], // X1
		io_s[5, dozen], // X2
		null, // X3
		null, // X4
		null, // X5
		io_s[5, dozen], // X6
		null, // X7
		null, // X8
		null, // X9
		io_s[5, dozen], // X10
		null, // X11
		null, // X12
		null, // X13
		io_s[5, dozen], // X14
		io_n[11, serdes], // X15
		null, // X16
		null, // X17
		io_s[5, dozen], // X18
		null, // X19
		null, // X20
		null, // X21
		io_s[5, quad], // X22
		null, // X23
		io_s[5, dozen] + pclk_drive, // X24
		null, // X25
		null, // X26
		null, // X27
		io_s[5, dozen] + io_n[13, serdes], // X28
		null, // X29
		null, // X30
		null, // X31
		io_s[5, dozen], // X32
		null, // X33
		null, // X34
		null, // X35
		io_s[5, dozen], // X36
		null, // X37
		pclk_break, // X38
		null, // X39
		io_s[5, dozen], // X40
		null, // X41
		io_n[15, serdes], // X42
		null, // X43
		io_s[5, dozen], // X44
		null, // X45
		null, // X46
		null, // X47
		io_s[5, dozen], // X48
		io_n[1, octal], // X49
		null, // X50
		null, // X51
		io_s[5, dozen] + io_n[1, dozen] + pclk_drive, // X52
		null, // X53
		null, // X54
		null, // X55
		io_s[5, dozen] + io_n[1, dozen], // X56
		null, // X57
		null, // X58
		null, // X59
		io_s[5, dozen] + io_n[1, dozen], // X60
		null, // X61
		null, // X62
		null, // X63
		io_s[5, dozen] + io_n[1, dozen], // X64
		null, // X65
		null, // X66
		null, // X67
		io_s[5, dozen] + io_n[1, dozen], // X68
		null, // X69
		null, // X70
		null, // X71
		// clock
		io_s[4, dozen] + io_n[1, dozen] + pclk_break, // X72
		null, // X73
		null, // X74
		null, // X75
		io_s[4, dozen] + io_n[1, dozen], // X76
		null, // X77
		null, // X78
		null, // X79
		io_s[4, dozen] + io_n[1, dozen], // X80
		null, // X81
		null, // X82
		null, // X83
		io_s[4, dozen] + io_n[1, dozen], // X84
		null, // X85
		null, // X86
		null, // X87
		io_s[4, dozen] + io_n[1, dozen], // X88
		null, // X89
		null, // X90
		null, // X91
		io_s[4, dozen] + io_n[1, octal] + pclk_drive, // X92
		null, // X93
		null, // X94
		io_n[16, serdes], // X95
		io_s[4, dozen], // X96
		null, // X97
		null, // X98
		null, // X99
		io_s[4, dozen], // X100
		null, // X101
		null, // X102
		null, // X103
		io_s[4, dozen], // X104
		null, // X105
		pclk_break, // X106
		null, // X107
		io_s[4, dozen], // X108
		io_n[14, serdes], // X109
		null, // X110
		null, // X111
		io_s[4, dozen], // X112
		null, // X113
		null, // X114
		null, // X115
		io_s[4, dozen], // X116
		null, // X117
		null, // X118
		null, // X119
		io_s[4, dozen] + pclk_drive, // X120
		null, // X121
		io_n[12, serdes], // X122
		null, // X123
		io_s[4, dozen], // X124
		null, // X125
		null, // X126
		null, // X127
		io_s[4, dozen], // X128
		null, // X129
		null, // X130
		null, // X131
		io_s[4, dozen], // X132
		null, // X133
		null, // X134
		null, // X135
		io_s[4, dozen] + io_n[10, serdes], // X136
		null, // X137
		null, // X138
		null, // X139
		io_s[4, quad], // X140
		null, // X141
		null, // X142
		null, // X143
	}
	col_clk X72;
	rows {
		io, // Y0
		plc + io_w[6, dozen] + io_e[3, dozen], // Y1
		plc, // Y2
		plc, // Y3
		plc, // Y4
		plc + io_w[6, dozen] + io_e[3, dozen], // Y5
		plc, // Y6
		plc, // Y7
		plc, // Y8
		plc + io_w[6, dozen] + io_e[3, dozen], // Y9
		plc, // Y10
		plc, // Y11
		plc, // Y12
		plc + io_w[6, dozen] + io_e[3, dozen], // Y13
		plc, // Y14
		plc, // Y15
		plc, // Y16
		ebr, // Y17
		plc + io_w[6, dozen] + io_e[3, dozen], // Y18
		plc, // Y19
		plc, // Y20
		plc, // Y21
		plc + io_w[6, dozen] + io_e[3, dozen], // Y22
		plc, // Y23
		plc, // Y24
		plc, // Y25
		plc + io_w[6, dozen] + io_e[3, dozen], // Y26
		plc, // Y27
		plc, // Y28
		plc, // Y29
		plc + io_w[6, dozen] + io_e[3, dozen], // Y30
		plc, // Y31
		plc, // Y32
		plc, // Y33
		ebr, // Y34
		plc + io_w[6, dozen] + io_e[3, dozen], // Y35
		plc, // Y36
		plc, // Y37
		plc, // Y38
		plc + io_w[6, dozen] + io_e[3, dozen], // Y39
		plc, // Y40
		plc, // Y41
		plc, // Y42
		plc + io_w[6, dozen] + io_e[3, dozen], // Y43
		plc, // Y44
		plc, // Y45
		plc, // Y46
		plc + io_w[6, dozen] + io_e[3, dozen], // Y47
		plc, // Y48
		plc, // Y49
		plc, // Y50
		ebr, // Y51
		plc + io_w[6, dozen] + io_e[3, dozen], // Y52
		plc, // Y53
		plc, // Y54
		plc, // Y55
		// clock
		plc + io_w[7, dozen] + io_e[2, dozen], // Y56
		plc, // Y57
		plc, // Y58
		plc, // Y59
		ebr, // Y60
		plc + io_w[7, dozen] + io_e[2, dozen], // Y61
		plc, // Y62
		plc, // Y63
		plc, // Y64
		plc + io_w[7, dozen] + io_e[2, dozen], // Y65
		plc, // Y66
		plc, // Y67
		plc, // Y68
		plc + io_w[7, dozen] + io_e[2, dozen], // Y69
		plc, // Y70
		plc, // Y71
		plc, // Y72
		plc + io_w[7, dozen] + io_e[2, dozen], // Y73
		plc, // Y74
		plc, // Y75
		plc, // Y76
		ebr, // Y77
		plc + io_w[7, dozen] + io_e[2, dozen], // Y78
		plc, // Y79
		plc, // Y80
		plc, // Y81
		plc + io_w[7, dozen] + io_e[2, dozen], // Y82
		plc, // Y83
		plc, // Y84
		plc, // Y85
		plc + io_w[7, dozen] + io_e[2, dozen], // Y86
		plc, // Y87
		plc, // Y88
		plc, // Y89
		plc + io_w[7, dozen] + io_e[2, dozen], // Y90
		plc, // Y91
		plc, // Y92
		plc, // Y93
		ebr, // Y94
		plc + io_w[7, dozen] + io_e[2, dozen], // Y95
		plc, // Y96
		plc, // Y97
		plc, // Y98
		plc + io_w[7, dozen] + io_e[2, dozen], // Y99
		plc, // Y100
		plc, // Y101
		plc, // Y102
		plc + io_w[7, quad] + io_e[2, quad], // Y103
		plc, // Y104
		ebr, // Y105
		plc, // Y106
		plc, // Y107
		plc, // Y108
		plc, // Y109
		plc, // Y110
		plc, // Y111
		plc, // Y112
		plc, // Y113
		plc, // Y114
		plc, // Y115
		plc, // Y116
		io, // Y117
	}
	row_clk Y56;
	special_loc PLL_SW0 = D0X0Y0;
	special_loc PLL_NW0 = D0X0Y105;
	special_loc PLL_SE0 = D0X143Y0;
	special_loc PLL_NE0 = D0X143Y105;
	special_loc CONFIG = D0X60Y105;
	special_loc BC1 = D0X72Y117;
	special_loc BC2 = D0X143Y56;
	special_loc BC4 = D0X92Y0;
	special_loc BC5 = D0X52Y0;
	special_loc BC7 = D0X0Y56;
	special_io CLOCK_W0 = IOB_W56_8;
	special_io CLOCK_W1 = IOB_W56_4;
	special_io CLOCK_W2 = IOB_W56_10;
	special_io CLOCK_W3 = IOB_W56_6;
	special_io CLOCK_W4 = IOB_W52_0;
	special_io CLOCK_W5 = IOB_W52_2;
	special_io CLOCK_W6 = IOB_W52_10;
	special_io CLOCK_W7 = IOB_W52_6;
	special_io CLOCK_E0 = IOB_E56_8;
	special_io CLOCK_E1 = IOB_E56_4;
	special_io CLOCK_E2 = IOB_E56_10;
	special_io CLOCK_E3 = IOB_E56_6;
	special_io CLOCK_E4 = IOB_E52_0;
	special_io CLOCK_E5 = IOB_E52_2;
	special_io CLOCK_E6 = IOB_E52_10;
	special_io CLOCK_E7 = IOB_E52_6;
	special_io CLOCK_S0 = IOB_S52_0;
	special_io CLOCK_S1 = IOB_S52_4;
	special_io CLOCK_S2 = IOB_S52_8;
	special_io CLOCK_S3 = IOB_S48_4;
	special_io CLOCK_S4 = IOB_S48_6;
	special_io CLOCK_S5 = IOB_S48_8;
	special_io CLOCK_S6 = IOB_S52_6;
	special_io CLOCK_S7 = IOB_S52_10;
	special_io CLOCK_S8 = IOB_S88_8;
	special_io CLOCK_S9 = IOB_S88_4;
	special_io CLOCK_S10 = IOB_S88_0;
	special_io CLOCK_S11 = IOB_S92_4;
	special_io CLOCK_S12 = IOB_S92_6;
	special_io CLOCK_S13 = IOB_S92_0;
	special_io CLOCK_S14 = IOB_S88_6;
	special_io CLOCK_S15 = IOB_S88_2;
	special_io CLOCK_N0 = IOB_N72_0;
	special_io CLOCK_N1 = IOB_N76_6;
	special_io CLOCK_N2 = IOB_N80_2;
	special_io CLOCK_N3 = IOB_N84_6;
	special_io CLOCK_N4 = IOB_N68_10;
	special_io CLOCK_N5 = IOB_N64_6;
	special_io CLOCK_N6 = IOB_N60_2;
	special_io CLOCK_N7 = IOB_N56_6;
	special_io PLL_IN0_SW0 = IOB_S2_0;
	special_io PLL_IN0_NW0 = IOB_W103_0;
	special_io PLL_IN0_SE0 = IOB_S140_0;
	special_io PLL_IN0_NE0 = IOB_E103_0;
	special_io PLL_IN1_SW0 = IOB_W1_10;
	special_io PLL_IN1_NW0 = IOB_W99_2;
	special_io PLL_IN1_SE0 = IOB_E1_10;
	special_io PLL_IN1_NE0 = IOB_E99_2;
	special_io DLL_IN0_SW0 = IOB_S2_2;
	special_io DLL_IN0_NW0 = IOB_W99_0;
	special_io DLL_IN0_SE0 = IOB_S136_8;
	special_io DLL_IN0_NE0 = IOB_E99_0;
	special_io DLL_IN1_SW0 = IOB_S2_4;
	special_io DLL_IN1_NW0 = IOB_W99_4;
	special_io DLL_IN1_SE0 = IOB_S140_2;
	special_io DLL_IN1_NE0 = IOB_E99_4;
	special_io DLL_IN2_SW0 = IOB_W1_2;
	special_io DLL_IN2_SE0 = IOB_E1_2;
	special_io DLL_IN3_SW0 = IOB_W1_8;
	special_io DLL_IN3_SE0 = IOB_E1_8;
	special_io VREF1_1 = IOB_N60_10;
	special_io VREF1_2 = IOB_E73_2;
	special_io VREF1_3 = IOB_E47_2;
	special_io VREF1_4 = IOB_S136_6;
	special_io VREF1_5 = IOB_S2_11;
	special_io VREF1_6 = IOB_W47_2;
	special_io VREF1_7 = IOB_W73_2;
	special_io VREF2_1 = IOB_N80_11;
	special_io VREF2_2 = IOB_E99_7;
	special_io VREF2_3 = IOB_E9_3;
	special_io VREF2_4 = IOB_S88_10;
	special_io VREF2_5 = IOB_S52_3;
	special_io VREF2_6 = IOB_W9_3;
	special_io VREF2_7 = IOB_W99_7;
	special_io DIFFR_2 = IOB_E73_3;
	special_io DIFFR_3 = IOB_E26_3;
	special_io DIFFR_6 = IOB_W26_3;
	special_io DIFFR_7 = IOB_W73_3;
	special_io WRITE_N = IOB_N88_3;
	special_io READ_N = IOB_N88_4;
	special_io CS_N = IOB_N88_5;
	special_io CS1 = IOB_N92_0;
	special_io D0 = IOB_N84_5;
	special_io D1 = IOB_N84_8;
	special_io D2 = IOB_N84_9;
	special_io D3 = IOB_N84_10;
	special_io D4 = IOB_N84_11;
	special_io D5 = IOB_N88_0;
	special_io D6 = IOB_N88_1;
	special_io D7 = IOB_N88_2;
	special_io D8 = IOB_N92_1;
	special_io D9 = IOB_N88_7;
	special_io D10 = IOB_N88_6;
	special_io D11 = IOB_N56_3;
	special_io D12 = IOB_N56_2;
	special_io D13 = IOB_N52_10;
	special_io D14 = IOB_N49_7;
	special_io D15 = IOB_N49_4;
	special_io D16 = IOB_N84_7;
	special_io D17 = IOB_N84_6;
	special_io D18 = IOB_N80_10;
	special_io D19 = IOB_N80_3;
	special_io D20 = IOB_N80_2;
	special_io D21 = IOB_N76_7;
	special_io D22 = IOB_N76_6;
	special_io D23 = IOB_N72_3;
	special_io D24 = IOB_N68_10;
	special_io D25 = IOB_N64_7;
	special_io D26 = IOB_N64_6;
	special_io D27 = IOB_N60_11;
	special_io D28 = IOB_N60_3;
	special_io D29 = IOB_N60_2;
	special_io D30 = IOB_N56_7;
	special_io D31 = IOB_N56_6;
	special_io DP0 = IOB_N72_9;
	special_io DP1 = IOB_N49_6;
	special_io DP2 = IOB_N72_2;
	special_io DP3 = IOB_N68_11;
	special_io A0 = IOB_N68_8;
	special_io A1 = IOB_N68_3;
	special_io A2 = IOB_N68_2;
	special_io A3 = IOB_N68_1;
	special_io A4 = IOB_N68_0;
	special_io A5 = IOB_N64_5;
	special_io A6 = IOB_N64_4;
	special_io A7 = IOB_N60_9;
	special_io A8 = IOB_N60_8;
	special_io A9 = IOB_N60_1;
	special_io A10 = IOB_N60_0;
	special_io A11 = IOB_N56_5;
	special_io A12 = IOB_N56_4;
	special_io A13 = IOB_N56_1;
	special_io A14 = IOB_N56_0;
	special_io A15 = IOB_N52_9;
	special_io A16 = IOB_N52_11;
	special_io A17 = IOB_N52_8;
	special_io A18 = IOB_N52_5;
	special_io A19 = IOB_N52_7;
	special_io A20 = IOB_N52_6;
	special_io A21 = IOB_N49_5;
	special_io DOUT = IOB_N80_9;
	special_io QOUT = IOB_N84_4;
	special_io BUSY = IOB_N72_10;
	special_io MPI_CLK = IOB_N72_0;
	special_io MPI_ACK_N = IOB_N72_8;
	special_io MPI_RETRY_N = IOB_N68_9;
	special_io MPI_TEA_N = IOB_N52_4;
	special_io HDC = IOB_N92_3;
	special_io LDC = IOB_N92_2;
	special_io EXT_DONE_I = IOB_N80_8;
	special_io EXT_DONE_O = IOB_N72_11;
	special_io EXT_CLK_I1 = IOB_N80_0;
	special_io EXT_CLK_I2 = IOB_N76_4;
	special_io EXT_CLK_O1 = IOB_N80_1;
	special_io EXT_CLK_O2 = IOB_N76_5;
}

// LFSC3GA15E-FPBGA256 LFSCM3GA15EP1-FPBGA256
bond BOND0 {
	kind single;
	pin A1 = GND;
	pin A2 = SERDES_N1_CH0_IN_P;
	pin A3 = SERDES_N1_CH0_OUT_P;
	pin A4 = SERDES_N1_CH1_OUT_P;
	pin A5 = SERDES_N1_CH1_IN_P;
	pin A6 = SERDES_N1_CH2_IN_P;
	pin A7 = SERDES_N1_CH2_OUT_P;
	pin A8 = SERDES_N1_CH3_OUT_P;
	pin A9 = SERDES_N1_CH3_IN_P;
	pin A10 = IOB_N26_1;
	pin A11 = IOB_N30_9;
	pin A12 = IOB_N34_1;
	pin A13 = IOB_N34_7;
	pin A14 = IOB_N42_2;
	pin A15 = IOB_N42_3;
	pin A16 = GND;
	pin B1 = SERDES_N1_CLK_P;
	pin B2 = SERDES_N1_CH0_IN_N;
	pin B3 = SERDES_N1_CH0_OUT_N;
	pin B4 = SERDES_N1_CH1_OUT_N;
	pin B5 = SERDES_N1_CH1_IN_N;
	pin B6 = SERDES_N1_CH2_IN_N;
	pin B7 = SERDES_N1_CH2_OUT_N;
	pin B8 = SERDES_N1_CH3_OUT_N;
	pin B9 = SERDES_N1_CH3_IN_N;
	pin B10 = GND;
	pin B11 = IOB_N30_8;
	pin B12 = IOB_N34_6;
	pin B13 = VCCIO1;
	pin B14 = IOB_N38_8;
	pin B15 = TMS;
	pin B16 = TCK;
	pin C1 = SERDES_N1_CLK_N;
	pin C2 = SERDES_N1_CH0_VCCIB;
	pin C3 = SERDES_N1_CH0_VCCOB;
	pin C4 = SERDES_N1_CH1_VCCOB;
	pin C5 = SERDES_N1_CH1_VCCIB;
	pin C6 = SERDES_N1_CH2_VCCIB;
	pin C7 = SERDES_N1_CH2_VCCOB;
	pin C8 = SERDES_N1_CH3_VCCOB;
	pin C9 = SERDES_N1_CH3_VCCIB;
	pin C10 = IOB_N26_0;
	pin C11 = IOB_N34_9;
	pin C12 = IOB_N34_0;
	pin C13 = GND;
	pin C14 = PROG_B;
	pin C15 = CCLK;
	pin C16 = TDO;
	pin D1 = DONE;
	pin D2 = SERDES_N1_RESP;
	pin D3 = GND;
	pin D4 = VCC12;
	pin D5 = VCC12;
	pin D6 = VCC12;
	pin D7 = VCC12;
	pin D8 = IOB_N26_6;
	pin D9 = VCC_JTAG;
	pin D10 = IOB_N34_8;
	pin D11 = VCCIO1;
	pin D12 = IOB_N34_11;
	pin D13 = IOB_N38_0;
	pin D14 = VCCIO1;
	pin D15 = GND;
	pin D16 = IOB_E22_10;
	pin E1 = INIT_B;
	pin E2 = M0;
	pin E3 = M1;
	pin E4 = SERDES_N1_VCCAUX25;
	pin E5 = M2;
	pin E6 = M3;
	pin E7 = IOB_N18_10;
	pin E8 = IOB_N30_5;
	pin E9 = IOB_N30_7;
	pin E10 = IOB_N34_10;
	pin E11 = GND;
	pin E12 = IOB_N38_1;
	pin E13 = TDI;
	pin E14 = IOB_E31_0;
	pin E15 = IOB_E31_1;
	pin E16 = IOB_E22_11;
	pin F1 = IOB_W31_1;
	pin F2 = IOB_W31_0;
	pin F3 = IOB_W27_0;
	pin F4 = VCCIO7;
	pin F5 = RESET_B;
	pin F6 = VCC12;
	pin F7 = VCCAUX;
	pin F8 = IOB_E22_1;
	pin F9 = IOB_E22_0;
	pin F10 = VCCAUX;
	pin F11 = VCC12;
	pin F12 = VCCIO2;
	pin F13 = GND;
	pin F14 = IOB_E27_0;
	pin F15 = IOB_E27_1;
	pin F16 = IOB_E18_8;
	pin G1 = IOB_W27_1;
	pin G2 = GND;
	pin G3 = VCCIO7;
	pin G4 = IOB_W27_7;
	pin G5 = IOB_W22_3;
	pin G6 = VCCAUX;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = VCCINT;
	pin G10 = VCCINT;
	pin G11 = VCCAUX;
	pin G12 = IOB_E22_3;
	pin G13 = IOB_E22_2;
	pin G14 = GND;
	pin G15 = VCCIO2;
	pin G16 = IOB_E27_7;
	pin H1 = IOB_W22_4;
	pin H2 = IOB_W22_1;
	pin H3 = IOB_W22_0;
	pin H4 = IOB_W22_10;
	pin H5 = IOB_W22_2;
	pin H6 = IOB_W22_11;
	pin H7 = VCCINT;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = IOB_E22_9;
	pin H12 = IOB_E22_8;
	pin H13 = IOB_E22_5;
	pin H14 = IOB_E22_4;
	pin H15 = IOB_E18_9;
	pin H16 = IOB_E9_8;
	pin J1 = IOB_W22_5;
	pin J2 = IOB_W22_8;
	pin J3 = IOB_W22_9;
	pin J4 = IOB_W18_0;
	pin J5 = IOB_W18_2;
	pin J6 = IOB_W18_3;
	pin J7 = GND;
	pin J8 = VCCINT;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = IOB_E18_3;
	pin J12 = IOB_E18_2;
	pin J13 = IOB_E18_11;
	pin J14 = IOB_E18_0;
	pin J15 = IOB_E18_1;
	pin J16 = IOB_E9_9;
	pin K1 = IOB_W18_8;
	pin K2 = VCCIO6;
	pin K3 = GND;
	pin K4 = IOB_W18_11;
	pin K5 = IOB_W18_1;
	pin K6 = VCCAUX;
	pin K7 = VCC12;
	pin K8 = VCCINT;
	pin K9 = GND;
	pin K10 = VCC12;
	pin K11 = VCCAUX;
	pin K12 = IOB_E13_2;
	pin K13 = IOB_E18_10;
	pin K14 = VCCIO3;
	pin K15 = GND;
	pin K16 = IOB_E5_11;
	pin L1 = IOB_W18_9;
	pin L2 = IOB_W13_2;
	pin L3 = IOB_W9_0;
	pin L4 = IOB_W18_10;
	pin L5 = IOB_S10_10;
	pin L6 = VCC12;
	pin L7 = VCCAUX;
	pin L8 = VCCAUX;
	pin L9 = VCCAUX;
	pin L10 = VCCAUX;
	pin L11 = VCC12;
	pin L12 = IOB_S42_0;
	pin L13 = IOB_E9_3;
	pin L14 = IOB_E9_1;
	pin L15 = IOB_E9_0;
	pin L16 = IOB_E1_8;
	pin M1 = IOB_W9_8;
	pin M2 = IOB_W9_3;
	pin M3 = IOB_W9_1;
	pin M4 = IOB_W1_1;
	pin M5 = IOB_W1_0;
	pin M6 = GND;
	pin M7 = IOB_S14_3;
	pin M8 = IOB_S18_8;
	pin M9 = IOB_S18_9;
	pin M10 = IOB_S34_1;
	pin M11 = VCCIO4;
	pin M12 = IOB_S42_1;
	pin M13 = IOB_S46_5;
	pin M14 = IOB_E1_1;
	pin M15 = IOB_E1_0;
	pin M16 = IOB_E1_9;
	pin N1 = IOB_W9_9;
	pin N2 = GND;
	pin N3 = VCCIO6;
	pin N4 = IOB_S2_1;
	pin N5 = IOB_S2_11;
	pin N6 = VCCIO5;
	pin N7 = IOB_S14_8;
	pin N8 = IOB_S14_9;
	pin N9 = IOB_S30_0;
	pin N10 = IOB_S30_1;
	pin N11 = GND;
	pin N12 = IOB_S38_2;
	pin N13 = IOB_S46_8;
	pin N14 = GND;
	pin N15 = VCCIO3;
	pin N16 = IOB_S42_5;
	pin P1 = IOB_W1_8;
	pin P2 = IOB_W5_11;
	pin P3 = TEMP_SENSE;
	pin P4 = GND;
	pin P5 = IOB_S6_4;
	pin P6 = IOB_S14_0;
	pin P7 = VCCIO5;
	pin P8 = IOB_S22_4;
	pin P9 = IOB_S22_5;
	pin P10 = GND;
	pin P11 = IOB_S34_0;
	pin P12 = IOB_S34_5;
	pin P13 = VCCIO4;
	pin P14 = IOB_S46_9;
	pin P15 = IOB_S46_4;
	pin P16 = IOB_S42_4;
	pin R1 = IOB_W1_9;
	pin R2 = XRES;
	pin R3 = IOB_S2_0;
	pin R4 = VCCIO5;
	pin R5 = IOB_S6_5;
	pin R6 = IOB_S10_4;
	pin R7 = GND;
	pin R8 = IOB_S14_4;
	pin R9 = IOB_S18_4;
	pin R10 = VCCIO4;
	pin R11 = IOB_S26_5;
	pin R12 = IOB_S30_5;
	pin R13 = GND;
	pin R14 = IOB_S46_2;
	pin R15 = IOB_S34_10;
	pin R16 = IOB_S38_5;
	pin T1 = GND;
	pin T2 = IOB_S2_3;
	pin T3 = IOB_S2_2;
	pin T4 = IOB_S6_8;
	pin T5 = IOB_S6_9;
	pin T6 = IOB_S10_5;
	pin T7 = IOB_S14_1;
	pin T8 = IOB_S14_5;
	pin T9 = IOB_S18_5;
	pin T10 = IOB_S26_4;
	pin T11 = IOB_S30_4;
	pin T12 = IOB_S34_4;
	pin T13 = IOB_S34_8;
	pin T14 = IOB_S34_9;
	pin T15 = IOB_S38_4;
	pin T16 = GND;
}

// LFSC3GA15E-FPBGA900 LFSCM3GA15EP1-FPBGA900
bond BOND1 {
	kind single;
	pin A1 = GND;
	pin A2 = SERDES_N1_RESP;
	pin A3 = SERDES_N1_CH0_OUT_P;
	pin A4 = SERDES_N1_CH0_OUT_N;
	pin A5 = SERDES_N1_CH1_OUT_N;
	pin A6 = SERDES_N1_CH1_OUT_P;
	pin A7 = SERDES_N1_CH2_OUT_P;
	pin A8 = SERDES_N1_CH2_OUT_N;
	pin A9 = SERDES_N1_CH3_OUT_N;
	pin A10 = SERDES_N1_CH3_OUT_P;
	pin A11 = NC;
	pin A12 = GND;
	pin A13 = IOB_N18_0;
	pin A14 = IOB_N18_1;
	pin A15 = IOB_N22_8;
	pin A16 = IOB_N22_9;
	pin A17 = IOB_N30_4;
	pin A18 = IOB_N30_5;
	pin A19 = IOB_N38_6;
	pin A20 = IOB_N38_7;
	pin A21 = SERDES_N44_CH3_OUT_P;
	pin A22 = SERDES_N44_CH3_OUT_N;
	pin A23 = SERDES_N44_CH2_OUT_N;
	pin A24 = SERDES_N44_CH2_OUT_P;
	pin A25 = SERDES_N44_CH1_OUT_P;
	pin A26 = SERDES_N44_CH1_OUT_N;
	pin A27 = SERDES_N44_CH0_OUT_N;
	pin A28 = SERDES_N44_CH0_OUT_P;
	pin A29 = SERDES_N44_RESP;
	pin A30 = GND;
	pin B1 = SERDES_N1_CLK_P;
	pin B2 = SERDES_N1_RXCLK_P;
	pin B3 = SERDES_N1_CH0_IN_P;
	pin B4 = SERDES_N1_CH0_IN_N;
	pin B5 = SERDES_N1_CH1_IN_N;
	pin B6 = SERDES_N1_CH1_IN_P;
	pin B7 = SERDES_N1_CH2_IN_P;
	pin B8 = SERDES_N1_CH2_IN_N;
	pin B9 = SERDES_N1_CH3_IN_N;
	pin B10 = SERDES_N1_CH3_IN_P;
	pin B11 = IOB_N8_8;
	pin B12 = IOB_N8_9;
	pin B13 = IOB_N18_8;
	pin B14 = IOB_N18_9;
	pin B15 = IOB_N26_0;
	pin B16 = IOB_N26_1;
	pin B17 = IOB_N30_8;
	pin B18 = IOB_N30_9;
	pin B19 = IOB_N38_8;
	pin B20 = IOB_N38_9;
	pin B21 = SERDES_N44_CH3_IN_P;
	pin B22 = SERDES_N44_CH3_IN_N;
	pin B23 = SERDES_N44_CH2_IN_N;
	pin B24 = SERDES_N44_CH2_IN_P;
	pin B25 = SERDES_N44_CH1_IN_P;
	pin B26 = SERDES_N44_CH1_IN_N;
	pin B27 = SERDES_N44_CH0_IN_N;
	pin B28 = SERDES_N44_CH0_IN_P;
	pin B29 = SERDES_N44_RXCLK_P;
	pin B30 = SERDES_N44_CLK_P;
	pin C1 = SERDES_N1_CLK_N;
	pin C2 = SERDES_N1_RESPN;
	pin C3 = SERDES_N1_CH0_VCCIB;
	pin C4 = SERDES_N1_CH0_VCCOB;
	pin C5 = SERDES_N1_CH1_VCCOB;
	pin C6 = SERDES_N1_CH1_VCCIB;
	pin C7 = SERDES_N1_CH2_VCCIB;
	pin C8 = SERDES_N1_CH2_VCCOB;
	pin C9 = SERDES_N1_CH3_VCCOB;
	pin C10 = SERDES_N1_CH3_VCCIB;
	pin C11 = GND;
	pin C12 = VCCIO1;
	pin C13 = IOB_N22_0;
	pin C14 = IOB_N22_1;
	pin C15 = IOB_N26_4;
	pin C16 = IOB_N26_5;
	pin C17 = IOB_N34_8;
	pin C18 = IOB_N34_9;
	pin C19 = VCCIO1;
	pin C20 = GND;
	pin C21 = SERDES_N44_CH3_VCCIB;
	pin C22 = SERDES_N44_CH3_VCCOB;
	pin C23 = SERDES_N44_CH2_VCCOB;
	pin C24 = SERDES_N44_CH2_VCCIB;
	pin C25 = SERDES_N44_CH1_VCCIB;
	pin C26 = SERDES_N44_CH1_VCCOB;
	pin C27 = SERDES_N44_CH0_VCCOB;
	pin C28 = SERDES_N44_CH0_VCCIB;
	pin C29 = SERDES_N44_RESPN;
	pin C30 = SERDES_N44_CLK_N;
	pin D1 = IOB_W27_11;
	pin D2 = IOB_W31_1;
	pin D3 = IOB_W31_0;
	pin D4 = VCC12;
	pin D5 = VCC12;
	pin D6 = SERDES_N1_CH0_VCCRX;
	pin D7 = VCC12;
	pin D8 = SERDES_N1_CH2_VCCRX;
	pin D9 = VCC12;
	pin D10 = GND;
	pin D11 = GND;
	pin D12 = IOB_N8_6;
	pin D13 = IOB_N14_0;
	pin D14 = IOB_N14_1;
	pin D15 = IOB_N22_4;
	pin D16 = IOB_N26_8;
	pin D17 = IOB_N26_9;
	pin D18 = IOB_N38_0;
	pin D19 = IOB_N38_1;
	pin D20 = GND;
	pin D21 = GND;
	pin D22 = VCC12;
	pin D23 = SERDES_N44_CH2_VCCRX;
	pin D24 = VCC12;
	pin D25 = SERDES_N44_CH0_VCCRX;
	pin D26 = VCC12;
	pin D27 = VCC12;
	pin D28 = IOB_E31_0;
	pin D29 = IOB_E27_0;
	pin D30 = IOB_E27_1;
	pin E1 = IOB_W27_10;
	pin E2 = IOB_W27_1;
	pin E3 = IOB_W27_0;
	pin E4 = M3;
	pin E5 = VCC12;
	pin E6 = VCC12;
	pin E7 = SERDES_N1_CH1_VCCRX;
	pin E8 = VCC12;
	pin E9 = SERDES_N1_CH3_VCCRX;
	pin E10 = GND;
	pin E11 = GND;
	pin E12 = IOB_N8_7;
	pin E13 = IOB_N14_8;
	pin E14 = IOB_N14_9;
	pin E15 = IOB_N22_5;
	pin E16 = IOB_N34_6;
	pin E17 = IOB_N34_7;
	pin E18 = GND;
	pin E19 = NC;
	pin E20 = GND;
	pin E21 = GND;
	pin E22 = SERDES_N44_CH3_VCCRX;
	pin E23 = VCC12;
	pin E24 = SERDES_N44_CH1_VCCRX;
	pin E25 = VCC12;
	pin E26 = VCC12;
	pin E27 = GND;
	pin E28 = IOB_E31_1;
	pin E29 = IOB_E27_8;
	pin E30 = IOB_E27_9;
	pin F1 = IOB_W27_9;
	pin F2 = IOB_W27_8;
	pin F3 = IOB_W27_4;
	pin F4 = M2;
	pin F5 = M0;
	pin F6 = M1;
	pin F7 = SERDES_N1_VCCAUX25;
	pin F8 = GND;
	pin F9 = NC;
	pin F10 = GND;
	pin F11 = VCCIO1;
	pin F12 = IOB_N12_3;
	pin F13 = IOB_N12_2;
	pin F14 = IOB_N18_4;
	pin F15 = IOB_N22_6;
	pin F16 = IOB_N26_6;
	pin F17 = IOB_N26_7;
	pin F18 = IOB_N34_10;
	pin F19 = IOB_N34_11;
	pin F20 = VCCIO1;
	pin F21 = GND;
	pin F22 = IOB_N42_2;
	pin F23 = GND;
	pin F24 = SERDES_N44_VCCAUX25;
	pin F25 = CCLK;
	pin F26 = PROG_B;
	pin F27 = GND;
	pin F28 = IOB_E27_5;
	pin F29 = IOB_E22_0;
	pin F30 = GND;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = IOB_W27_5;
	pin G4 = GND;
	pin G5 = INIT_B;
	pin G6 = DONE;
	pin G7 = NC;
	pin G8 = GND;
	pin G9 = IOB_N8_0;
	pin G10 = IOB_N8_1;
	pin G11 = IOB_N14_2;
	pin G12 = IOB_N14_3;
	pin G13 = IOB_N14_11;
	pin G14 = IOB_N18_5;
	pin G15 = IOB_N22_7;
	pin G16 = IOB_N30_7;
	pin G17 = IOB_N34_0;
	pin G18 = IOB_N34_1;
	pin G19 = NC;
	pin G20 = NC;
	pin G21 = NC;
	pin G22 = IOB_N42_3;
	pin G23 = GND;
	pin G24 = TDI;
	pin G25 = TCK;
	pin G26 = IOB_E31_3;
	pin G27 = NC;
	pin G28 = IOB_E27_4;
	pin G29 = IOB_E22_1;
	pin G30 = VCCIO2;
	pin H1 = GND;
	pin H2 = VCCIO7;
	pin H3 = GND;
	pin H4 = VCCIO7;
	pin H5 = RESET_B;
	pin H6 = RDCFG_B;
	pin H7 = GND;
	pin H8 = VCC12;
	pin H9 = VCCIO1;
	pin H10 = VCCIO1;
	pin H11 = VCCAUX;
	pin H12 = VCCAUX;
	pin H13 = IOB_N14_10;
	pin H14 = IOB_N18_10;
	pin H15 = VCC12;
	pin H16 = IOB_N22_11;
	pin H17 = IOB_N30_0;
	pin H18 = IOB_N30_1;
	pin H19 = VCCAUX;
	pin H20 = VCCAUX;
	pin H21 = VCCIO1;
	pin H22 = VCCIO1;
	pin H23 = VCC12;
	pin H24 = MPIIRQ_B;
	pin H25 = TDO;
	pin H26 = IOB_E31_2;
	pin H27 = NC;
	pin H28 = IOB_E27_11;
	pin H29 = GND;
	pin H30 = IOB_E22_4;
	pin J1 = IOB_W22_4;
	pin J2 = VCCIO7;
	pin J3 = NC;
	pin J4 = IOB_W27_3;
	pin J5 = IOB_W31_3;
	pin J6 = IOB_W31_2;
	pin J7 = VCCIO7;
	pin J8 = VCCIO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCIO1;
	pin J12 = VCCIO1;
	pin J13 = VCCIO1;
	pin J14 = VCCIO1;
	pin J15 = VCCIO1;
	pin J16 = VCCIO1;
	pin J17 = VCCIO1;
	pin J18 = VCCIO1;
	pin J19 = VCCIO1;
	pin J20 = VCCIO1;
	pin J21 = VCCINT;
	pin J22 = VCCINT;
	pin J23 = VCCIO2;
	pin J24 = VCCIO2;
	pin J25 = VCC_JTAG;
	pin J26 = TMS;
	pin J27 = GND;
	pin J28 = IOB_E27_10;
	pin J29 = VCCIO2;
	pin J30 = IOB_E22_5;
	pin K1 = IOB_W22_5;
	pin K2 = GND;
	pin K3 = IOB_W22_0;
	pin K4 = IOB_W27_2;
	pin K5 = IOB_W27_6;
	pin K6 = IOB_W27_7;
	pin K7 = VCCIO7;
	pin K8 = VCCIO7;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = VCCINT;
	pin K20 = VCCINT;
	pin K21 = VCCINT;
	pin K22 = VCCINT;
	pin K23 = VCCIO2;
	pin K24 = VCCIO2;
	pin K25 = IOB_E27_2;
	pin K26 = IOB_E27_3;
	pin K27 = VCCIO2;
	pin K28 = NC;
	pin K29 = GND;
	pin K30 = IOB_E22_8;
	pin L1 = IOB_W22_8;
	pin L2 = VCCIO7;
	pin L3 = IOB_W22_1;
	pin L4 = GND;
	pin L5 = NC;
	pin L6 = IOB_W22_2;
	pin L7 = VTT7;
	pin L8 = VCCIO7;
	pin L9 = VCCIO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = GND;
	pin L19 = GND;
	pin L20 = GND;
	pin L21 = VCCINT;
	pin L22 = VCCIO2;
	pin L23 = VCCIO2;
	pin L24 = VTT2;
	pin L25 = IOB_E27_6;
	pin L26 = IOB_E27_7;
	pin L27 = NC;
	pin L28 = NC;
	pin L29 = IOB_E18_10;
	pin L30 = IOB_E22_9;
	pin M1 = IOB_W22_9;
	pin M2 = GND;
	pin M3 = GND;
	pin M4 = NC;
	pin M5 = NC;
	pin M6 = IOB_W22_3;
	pin M7 = VCCAUX;
	pin M8 = VCCAUX;
	pin M9 = VCCIO7;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = GND;
	pin M21 = VCCINT;
	pin M22 = VCCIO2;
	pin M23 = VCCAUX;
	pin M24 = VCCAUX;
	pin M25 = IOB_E22_2;
	pin M26 = IOB_E22_3;
	pin M27 = NC;
	pin M28 = GND;
	pin M29 = IOB_E13_4;
	pin M30 = IOB_E18_11;
	pin N1 = IOB_W18_1;
	pin N2 = IOB_W18_0;
	pin N3 = IOB_W18_4;
	pin N4 = VCCIO7;
	pin N5 = GND;
	pin N6 = VCCIO7;
	pin N7 = VCCAUX;
	pin N8 = VCCAUX;
	pin N9 = VCCIO7;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = GND;
	pin N21 = VCCINT;
	pin N22 = VCCIO2;
	pin N23 = VCCAUX;
	pin N24 = VCCAUX;
	pin N25 = VCCIO2;
	pin N26 = GND;
	pin N27 = IOB_E22_11;
	pin N28 = IOB_E18_4;
	pin N29 = IOB_E18_5;
	pin N30 = IOB_E13_5;
	pin P1 = IOB_W13_0;
	pin P2 = IOB_W18_8;
	pin P3 = IOB_W18_5;
	pin P4 = IOB_W18_6;
	pin P5 = NC;
	pin P6 = GND;
	pin P7 = VTT7;
	pin P8 = IOB_W22_10;
	pin P9 = VCCIO7;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = VCCINT;
	pin P22 = VCCIO2;
	pin P23 = NC;
	pin P24 = NC;
	pin P25 = GND;
	pin P26 = IOB_E22_10;
	pin P27 = IOB_E18_6;
	pin P28 = IOB_E18_0;
	pin P29 = IOB_E18_8;
	pin P30 = IOB_E13_8;
	pin R1 = IOB_W13_1;
	pin R2 = IOB_W18_9;
	pin R3 = IOB_W18_11;
	pin R4 = IOB_W13_3;
	pin R5 = IOB_W13_2;
	pin R6 = IOB_W18_3;
	pin R7 = IOB_W18_2;
	pin R8 = IOB_W22_11;
	pin R9 = VCCIO7;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCIO2;
	pin R23 = VCC12;
	pin R24 = GND;
	pin R25 = IOB_E18_3;
	pin R26 = IOB_E18_2;
	pin R27 = NC;
	pin R28 = IOB_E18_1;
	pin R29 = IOB_E18_9;
	pin R30 = IOB_E13_9;
	pin T1 = IOB_W13_8;
	pin T2 = IOB_W13_4;
	pin T3 = IOB_W18_10;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = NC;
	pin T7 = VTT6;
	pin T8 = VCC12;
	pin T9 = VCCIO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCIO3;
	pin T23 = VTT2;
	pin T24 = NC;
	pin T25 = VTT3;
	pin T26 = IOB_E13_2;
	pin T27 = NC;
	pin T28 = IOB_E13_0;
	pin T29 = NC;
	pin T30 = IOB_E9_4;
	pin U1 = IOB_W13_9;
	pin U2 = IOB_W13_5;
	pin U3 = NC;
	pin U4 = NC;
	pin U5 = NC;
	pin U6 = NC;
	pin U7 = VCCAUX;
	pin U8 = VCCAUX;
	pin U9 = VCCIO6;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = VCCINT;
	pin U22 = VCCIO3;
	pin U23 = VCCAUX;
	pin U24 = VCCAUX;
	pin U25 = NC;
	pin U26 = IOB_E13_3;
	pin U27 = NC;
	pin U28 = IOB_E13_1;
	pin U29 = NC;
	pin U30 = IOB_E9_5;
	pin V1 = IOB_W9_0;
	pin V2 = IOB_W9_4;
	pin V3 = NC;
	pin V4 = NC;
	pin V5 = NC;
	pin V6 = IOB_W9_3;
	pin V7 = VCCAUX;
	pin V8 = VCCAUX;
	pin V9 = VCCIO6;
	pin V10 = VCCINT;
	pin V11 = GND;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = VCCINT;
	pin V22 = VCCIO3;
	pin V23 = VCCAUX;
	pin V24 = VCCAUX;
	pin V25 = IOB_E9_3;
	pin V26 = NC;
	pin V27 = NC;
	pin V28 = IOB_E9_0;
	pin V29 = IOB_E9_8;
	pin V30 = NC;
	pin W1 = IOB_W9_1;
	pin W2 = IOB_W9_5;
	pin W3 = NC;
	pin W4 = VCCIO6;
	pin W5 = NC;
	pin W6 = VTT6;
	pin W7 = VCCAUX;
	pin W8 = VCCAUX;
	pin W9 = VCCIO6;
	pin W10 = VCCINT;
	pin W11 = GND;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = VCCINT;
	pin W22 = VCCIO3;
	pin W23 = VCCAUX;
	pin W24 = VCCAUX;
	pin W25 = VTT3;
	pin W26 = NC;
	pin W27 = NC;
	pin W28 = IOB_E9_1;
	pin W29 = IOB_E9_9;
	pin W30 = NC;
	pin Y1 = IOB_W9_8;
	pin Y2 = NC;
	pin Y3 = NC;
	pin Y4 = GND;
	pin Y5 = IOB_W5_4;
	pin Y6 = IOB_W5_5;
	pin Y7 = VCCIO6;
	pin Y8 = VCCIO6;
	pin Y9 = VCCIO6;
	pin Y10 = VCCINT;
	pin Y11 = GND;
	pin Y12 = GND;
	pin Y13 = GND;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = VCCINT;
	pin Y22 = VCCIO3;
	pin Y23 = VCCIO3;
	pin Y24 = VCCIO3;
	pin Y25 = NC;
	pin Y26 = GND;
	pin Y27 = NC;
	pin Y28 = VCCIO3;
	pin Y29 = GND;
	pin Y30 = IOB_E5_0;
	pin AA1 = IOB_W9_9;
	pin AA2 = NC;
	pin AA3 = GND;
	pin AA4 = VCCIO6;
	pin AA5 = GND;
	pin AA6 = VTT6;
	pin AA7 = VCCIO6;
	pin AA8 = VCCIO6;
	pin AA9 = VCCINT;
	pin AA10 = VCCINT;
	pin AA11 = VCCINT;
	pin AA12 = VCCINT;
	pin AA13 = VCCINT;
	pin AA14 = VCCINT;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = VCCINT;
	pin AA18 = VCCINT;
	pin AA19 = VCCINT;
	pin AA20 = VCCINT;
	pin AA21 = VCCINT;
	pin AA22 = VCCINT;
	pin AA23 = VCCIO3;
	pin AA24 = VCCIO3;
	pin AA25 = IOB_E5_4;
	pin AA26 = VCCIO3;
	pin AA27 = GND;
	pin AA28 = NC;
	pin AA29 = VCCIO3;
	pin AA30 = IOB_E5_1;
	pin AB1 = IOB_W5_0;
	pin AB2 = VCCIO6;
	pin AB3 = NC;
	pin AB4 = GND;
	pin AB5 = IOB_W5_11;
	pin AB6 = IOB_W1_6;
	pin AB7 = VCCIO6;
	pin AB8 = VCCIO6;
	pin AB9 = VCC12;
	pin AB10 = VCCINT;
	pin AB11 = VCCIO5;
	pin AB12 = VCCIO5;
	pin AB13 = VCCIO5;
	pin AB14 = VCCIO5;
	pin AB15 = VCCIO5;
	pin AB16 = VCCIO4;
	pin AB17 = VCCIO4;
	pin AB18 = VCCIO4;
	pin AB19 = VCCIO4;
	pin AB20 = VCCIO4;
	pin AB21 = VCCINT;
	pin AB22 = VCC12;
	pin AB23 = VCCIO3;
	pin AB24 = VCCIO3;
	pin AB25 = IOB_E5_5;
	pin AB26 = IOB_E1_6;
	pin AB27 = IOB_E5_11;
	pin AB28 = IOB_E1_0;
	pin AB29 = GND;
	pin AB30 = NC;
	pin AC1 = IOB_W5_1;
	pin AC2 = GND;
	pin AC3 = IOB_W1_0;
	pin AC4 = NC;
	pin AC5 = IOB_W1_7;
	pin AC6 = IOB_W1_10;
	pin AC7 = IOB_W1_11;
	pin AC8 = VCC12;
	pin AC9 = VCCIO5;
	pin AC10 = VCCIO5;
	pin AC11 = VCCIO5;
	pin AC12 = VCCAUX;
	pin AC13 = VCCAUX;
	pin AC14 = VCCAUX;
	pin AC15 = VTT5;
	pin AC16 = NC;
	pin AC17 = VCCAUX;
	pin AC18 = VCCAUX;
	pin AC19 = VCCAUX;
	pin AC20 = VCCIO4;
	pin AC21 = VCCIO4;
	pin AC22 = VCCIO4;
	pin AC23 = VCC12;
	pin AC24 = VTT3;
	pin AC25 = IOB_E1_11;
	pin AC26 = IOB_E1_7;
	pin AC27 = NC;
	pin AC28 = IOB_E1_1;
	pin AC29 = VCCIO3;
	pin AC30 = GND;
	pin AD1 = VCCIO6;
	pin AD2 = IOB_W5_8;
	pin AD3 = IOB_W1_1;
	pin AD4 = NC;
	pin AD5 = TEMP_SENSE;
	pin AD6 = IOB_S2_6;
	pin AD7 = IOB_S2_10;
	pin AD8 = IOB_S2_11;
	pin AD9 = VCCIO5;
	pin AD10 = VCCIO5;
	pin AD11 = VCCIO5;
	pin AD12 = VCCAUX;
	pin AD13 = VCCAUX;
	pin AD14 = VCCAUX;
	pin AD15 = IOB_S18_10;
	pin AD16 = VTT5;
	pin AD17 = VCCAUX;
	pin AD18 = VCCAUX;
	pin AD19 = VCCAUX;
	pin AD20 = VCCIO4;
	pin AD21 = VCCIO4;
	pin AD22 = VCCIO4;
	pin AD23 = NC;
	pin AD24 = VTT4;
	pin AD25 = IOB_S46_7;
	pin AD26 = IOB_E1_10;
	pin AD27 = PROBE_VCC;
	pin AD28 = NC;
	pin AD29 = NC;
	pin AD30 = IOB_E5_8;
	pin AE1 = GND;
	pin AE2 = IOB_W5_9;
	pin AE3 = NC;
	pin AE4 = XRES;
	pin AE5 = IOB_S2_3;
	pin AE6 = GND;
	pin AE7 = VCCIO5;
	pin AE8 = GND;
	pin AE9 = VTT5;
	pin AE10 = IOB_S6_3;
	pin AE11 = IOB_S6_8;
	pin AE12 = NC;
	pin AE13 = NC;
	pin AE14 = IOB_S10_7;
	pin AE15 = IOB_S18_11;
	pin AE16 = IOB_S26_6;
	pin AE17 = VTT4;
	pin AE18 = VTT4;
	pin AE19 = IOB_S38_6;
	pin AE20 = IOB_S38_7;
	pin AE21 = IOB_S38_8;
	pin AE22 = IOB_S42_10;
	pin AE23 = NC;
	pin AE24 = IOB_S46_2;
	pin AE25 = IOB_S46_3;
	pin AE26 = IOB_S46_6;
	pin AE27 = GND;
	pin AE28 = PROBE_GND;
	pin AE29 = NC;
	pin AE30 = IOB_E5_9;
	pin AF1 = IOB_W1_4;
	pin AF2 = IOB_W1_8;
	pin AF3 = NC;
	pin AF4 = IOB_S2_2;
	pin AF5 = VCC12;
	pin AF6 = NC;
	pin AF7 = NC;
	pin AF8 = NC;
	pin AF9 = IOB_S6_2;
	pin AF10 = IOB_S6_9;
	pin AF11 = GND;
	pin AF12 = NC;
	pin AF13 = IOB_S10_6;
	pin AF14 = IOB_S10_10;
	pin AF15 = NC;
	pin AF16 = NC;
	pin AF17 = NC;
	pin AF18 = IOB_S34_4;
	pin AF19 = NC;
	pin AF20 = GND;
	pin AF21 = IOB_S38_9;
	pin AF22 = GND;
	pin AF23 = GND;
	pin AF24 = NC;
	pin AF25 = NC;
	pin AF26 = VCC12;
	pin AF27 = NC;
	pin AF28 = IOB_E1_9;
	pin AF29 = IOB_E1_8;
	pin AF30 = IOB_E1_4;
	pin AG1 = IOB_W1_5;
	pin AG2 = IOB_W1_9;
	pin AG3 = IOB_S2_4;
	pin AG4 = VCC12;
	pin AG5 = NC;
	pin AG6 = GND;
	pin AG7 = NC;
	pin AG8 = NC;
	pin AG9 = GND;
	pin AG10 = NC;
	pin AG11 = VCCIO5;
	pin AG12 = GND;
	pin AG13 = NC;
	pin AG14 = IOB_S14_9;
	pin AG15 = IOB_S18_5;
	pin AG16 = IOB_S26_9;
	pin AG17 = IOB_S30_7;
	pin AG18 = IOB_S34_5;
	pin AG19 = IOB_S34_10;
	pin AG20 = VCCIO4;
	pin AG21 = IOB_S42_0;
	pin AG22 = IOB_S42_1;
	pin AG23 = VCCIO4;
	pin AG24 = NC;
	pin AG25 = NC;
	pin AG26 = NC;
	pin AG27 = VCC12;
	pin AG28 = IOB_S46_10;
	pin AG29 = IOB_S46_11;
	pin AG30 = IOB_E1_5;
	pin AH1 = IOB_S2_0;
	pin AH2 = IOB_S2_5;
	pin AH3 = IOB_S6_0;
	pin AH4 = NC;
	pin AH5 = GND;
	pin AH6 = VCCIO5;
	pin AH7 = NC;
	pin AH8 = NC;
	pin AH9 = NC;
	pin AH10 = IOB_S10_4;
	pin AH11 = IOB_S10_5;
	pin AH12 = IOB_S18_8;
	pin AH13 = IOB_S14_3;
	pin AH14 = IOB_S14_8;
	pin AH15 = IOB_S18_4;
	pin AH16 = IOB_S26_8;
	pin AH17 = IOB_S30_4;
	pin AH18 = IOB_S30_5;
	pin AH19 = IOB_S38_2;
	pin AH20 = NC;
	pin AH21 = IOB_S42_6;
	pin AH22 = IOB_S42_4;
	pin AH23 = IOB_S42_5;
	pin AH24 = NC;
	pin AH25 = NC;
	pin AH26 = NC;
	pin AH27 = NC;
	pin AH28 = IOB_S46_1;
	pin AH29 = IOB_S46_5;
	pin AH30 = IOB_S46_9;
	pin AJ1 = IOB_S2_1;
	pin AJ2 = IOB_S2_8;
	pin AJ3 = IOB_S6_1;
	pin AJ4 = IOB_S6_5;
	pin AJ5 = NC;
	pin AJ6 = NC;
	pin AJ7 = NC;
	pin AJ8 = NC;
	pin AJ9 = VCCIO5;
	pin AJ10 = GND;
	pin AJ11 = IOB_S14_0;
	pin AJ12 = IOB_S14_1;
	pin AJ13 = IOB_S18_9;
	pin AJ14 = IOB_S22_4;
	pin AJ15 = IOB_S22_5;
	pin AJ16 = IOB_S26_4;
	pin AJ17 = IOB_S26_5;
	pin AJ18 = IOB_S30_8;
	pin AJ19 = IOB_S30_9;
	pin AJ20 = IOB_S34_8;
	pin AJ21 = IOB_S34_9;
	pin AJ22 = GND;
	pin AJ23 = VCCIO4;
	pin AJ24 = NC;
	pin AJ25 = GND;
	pin AJ26 = VCCIO4;
	pin AJ27 = GND;
	pin AJ28 = IOB_S46_0;
	pin AJ29 = IOB_S46_4;
	pin AJ30 = IOB_S46_8;
	pin AK1 = GND;
	pin AK2 = IOB_S2_9;
	pin AK3 = IOB_S6_4;
	pin AK4 = IOB_S10_0;
	pin AK5 = IOB_S10_1;
	pin AK6 = IOB_S10_8;
	pin AK7 = IOB_S10_9;
	pin AK8 = IOB_S14_4;
	pin AK9 = IOB_S14_5;
	pin AK10 = IOB_S18_0;
	pin AK11 = IOB_S18_1;
	pin AK12 = IOB_S22_0;
	pin AK13 = IOB_S22_1;
	pin AK14 = IOB_S22_8;
	pin AK15 = IOB_S22_9;
	pin AK16 = IOB_S26_0;
	pin AK17 = IOB_S26_1;
	pin AK18 = IOB_S30_0;
	pin AK19 = IOB_S30_1;
	pin AK20 = IOB_S34_0;
	pin AK21 = IOB_S34_1;
	pin AK22 = IOB_S38_0;
	pin AK23 = IOB_S38_1;
	pin AK24 = IOB_S38_4;
	pin AK25 = IOB_S38_5;
	pin AK26 = GND;
	pin AK27 = NC;
	pin AK28 = IOB_S42_8;
	pin AK29 = IOB_S42_9;
	pin AK30 = GND;
}

// LFSC3GA25E-FPBGA900 LFSCM3GA25EP1-FPBGA900
bond BOND2 {
	kind single;
	pin A1 = GND;
	pin A2 = SERDES_N1_RESP;
	pin A3 = SERDES_N1_CH0_OUT_P;
	pin A4 = SERDES_N1_CH0_OUT_N;
	pin A5 = SERDES_N1_CH1_OUT_N;
	pin A6 = SERDES_N1_CH1_OUT_P;
	pin A7 = SERDES_N1_CH2_OUT_P;
	pin A8 = SERDES_N1_CH2_OUT_N;
	pin A9 = SERDES_N1_CH3_OUT_N;
	pin A10 = SERDES_N1_CH3_OUT_P;
	pin A11 = NC;
	pin A12 = GND;
	pin A13 = IOB_N26_4;
	pin A14 = IOB_N26_5;
	pin A15 = IOB_N34_0;
	pin A16 = IOB_N34_1;
	pin A17 = IOB_N40_4;
	pin A18 = IOB_N40_5;
	pin A19 = IOB_N44_10;
	pin A20 = IOB_N44_11;
	pin A21 = SERDES_N64_CH3_OUT_P;
	pin A22 = SERDES_N64_CH3_OUT_N;
	pin A23 = SERDES_N64_CH2_OUT_N;
	pin A24 = SERDES_N64_CH2_OUT_P;
	pin A25 = SERDES_N64_CH1_OUT_P;
	pin A26 = SERDES_N64_CH1_OUT_N;
	pin A27 = SERDES_N64_CH0_OUT_N;
	pin A28 = SERDES_N64_CH0_OUT_P;
	pin A29 = SERDES_N64_RESP;
	pin A30 = GND;
	pin B1 = SERDES_N1_CLK_P;
	pin B2 = SERDES_N1_RXCLK_P;
	pin B3 = SERDES_N1_CH0_IN_P;
	pin B4 = SERDES_N1_CH0_IN_N;
	pin B5 = SERDES_N1_CH1_IN_N;
	pin B6 = SERDES_N1_CH1_IN_P;
	pin B7 = SERDES_N1_CH2_IN_P;
	pin B8 = SERDES_N1_CH2_IN_N;
	pin B9 = SERDES_N1_CH3_IN_N;
	pin B10 = SERDES_N1_CH3_IN_P;
	pin B11 = IOB_N22_4;
	pin B12 = IOB_N22_5;
	pin B13 = IOB_N30_0;
	pin B14 = IOB_N30_1;
	pin B15 = IOB_N36_0;
	pin B16 = IOB_N36_1;
	pin B17 = IOB_N40_8;
	pin B18 = IOB_N40_9;
	pin B19 = IOB_N48_0;
	pin B20 = IOB_N48_1;
	pin B21 = SERDES_N64_CH3_IN_P;
	pin B22 = SERDES_N64_CH3_IN_N;
	pin B23 = SERDES_N64_CH2_IN_N;
	pin B24 = SERDES_N64_CH2_IN_P;
	pin B25 = SERDES_N64_CH1_IN_P;
	pin B26 = SERDES_N64_CH1_IN_N;
	pin B27 = SERDES_N64_CH0_IN_N;
	pin B28 = SERDES_N64_CH0_IN_P;
	pin B29 = SERDES_N64_RXCLK_P;
	pin B30 = SERDES_N64_CLK_P;
	pin C1 = SERDES_N1_CLK_N;
	pin C2 = SERDES_N1_RESPN;
	pin C3 = SERDES_N1_CH0_VCCIB;
	pin C4 = SERDES_N1_CH0_VCCOB;
	pin C5 = SERDES_N1_CH1_VCCOB;
	pin C6 = SERDES_N1_CH1_VCCIB;
	pin C7 = SERDES_N1_CH2_VCCIB;
	pin C8 = SERDES_N1_CH2_VCCOB;
	pin C9 = SERDES_N1_CH3_VCCOB;
	pin C10 = SERDES_N1_CH3_VCCIB;
	pin C11 = GND;
	pin C12 = VCCIO1;
	pin C13 = IOB_N30_4;
	pin C14 = IOB_N30_5;
	pin C15 = IOB_N36_4;
	pin C16 = IOB_N36_5;
	pin C17 = IOB_N44_4;
	pin C18 = IOB_N44_5;
	pin C19 = VCCIO1;
	pin C20 = GND;
	pin C21 = SERDES_N64_CH3_VCCIB;
	pin C22 = SERDES_N64_CH3_VCCOB;
	pin C23 = SERDES_N64_CH2_VCCOB;
	pin C24 = SERDES_N64_CH2_VCCIB;
	pin C25 = SERDES_N64_CH1_VCCIB;
	pin C26 = SERDES_N64_CH1_VCCOB;
	pin C27 = SERDES_N64_CH0_VCCOB;
	pin C28 = SERDES_N64_CH0_VCCIB;
	pin C29 = SERDES_N64_RESPN;
	pin C30 = SERDES_N64_CLK_N;
	pin D1 = IOB_W36_11;
	pin D2 = IOB_W40_1;
	pin D3 = IOB_W40_0;
	pin D4 = VCC12;
	pin D5 = VCC12;
	pin D6 = SERDES_N1_CH0_VCCRX;
	pin D7 = VCC12;
	pin D8 = SERDES_N1_CH2_VCCRX;
	pin D9 = VCC12;
	pin D10 = GND;
	pin D11 = GND;
	pin D12 = IOB_N22_2;
	pin D13 = IOB_N22_8;
	pin D14 = IOB_N22_9;
	pin D15 = IOB_N30_8;
	pin D16 = IOB_N36_8;
	pin D17 = IOB_N36_9;
	pin D18 = IOB_N44_8;
	pin D19 = IOB_N44_9;
	pin D20 = GND;
	pin D21 = GND;
	pin D22 = VCC12;
	pin D23 = SERDES_N64_CH2_VCCRX;
	pin D24 = VCC12;
	pin D25 = SERDES_N64_CH0_VCCRX;
	pin D26 = VCC12;
	pin D27 = VCC12;
	pin D28 = IOB_E40_0;
	pin D29 = IOB_E40_4;
	pin D30 = IOB_E40_5;
	pin E1 = IOB_W36_10;
	pin E2 = IOB_W40_5;
	pin E3 = IOB_W40_4;
	pin E4 = M3;
	pin E5 = VCC12;
	pin E6 = VCC12;
	pin E7 = SERDES_N1_CH1_VCCRX;
	pin E8 = VCC12;
	pin E9 = SERDES_N1_CH3_VCCRX;
	pin E10 = GND;
	pin E11 = GND;
	pin E12 = IOB_N22_3;
	pin E13 = IOB_N26_0;
	pin E14 = IOB_N26_1;
	pin E15 = IOB_N30_9;
	pin E16 = IOB_N44_2;
	pin E17 = IOB_N44_3;
	pin E18 = GND;
	pin E19 = NC;
	pin E20 = GND;
	pin E21 = GND;
	pin E22 = SERDES_N64_CH3_VCCRX;
	pin E23 = VCC12;
	pin E24 = SERDES_N64_CH1_VCCRX;
	pin E25 = VCC12;
	pin E26 = VCC12;
	pin E27 = GND;
	pin E28 = IOB_E40_1;
	pin E29 = IOB_E36_8;
	pin E30 = IOB_E36_9;
	pin F1 = IOB_W36_9;
	pin F2 = IOB_W36_8;
	pin F3 = IOB_W40_8;
	pin F4 = M2;
	pin F5 = M0;
	pin F6 = M1;
	pin F7 = SERDES_N1_VCCAUX25;
	pin F8 = GND;
	pin F9 = NC;
	pin F10 = GND;
	pin F11 = VCCIO1;
	pin F12 = IOB_N22_7;
	pin F13 = IOB_N22_6;
	pin F14 = IOB_N26_8;
	pin F15 = IOB_N30_10;
	pin F16 = IOB_N36_6;
	pin F17 = IOB_N36_7;
	pin F18 = IOB_N44_6;
	pin F19 = IOB_N44_7;
	pin F20 = VCCIO1;
	pin F21 = GND;
	pin F22 = IOB_N48_2;
	pin F23 = GND;
	pin F24 = SERDES_N64_VCCAUX25;
	pin F25 = CCLK;
	pin F26 = PROG_B;
	pin F27 = GND;
	pin F28 = IOB_E40_9;
	pin F29 = IOB_E31_0;
	pin F30 = GND;
	pin G1 = IOB_W36_1;
	pin G2 = IOB_W36_0;
	pin G3 = IOB_W40_9;
	pin G4 = GND;
	pin G5 = INIT_B;
	pin G6 = DONE;
	pin G7 = NC;
	pin G8 = GND;
	pin G9 = IOB_N22_0;
	pin G10 = IOB_N22_1;
	pin G11 = IOB_N22_10;
	pin G12 = IOB_N22_11;
	pin G13 = IOB_N26_3;
	pin G14 = IOB_N26_9;
	pin G15 = IOB_N30_11;
	pin G16 = IOB_N40_7;
	pin G17 = IOB_N44_0;
	pin G18 = IOB_N44_1;
	pin G19 = NC;
	pin G20 = NC;
	pin G21 = NC;
	pin G22 = IOB_N48_3;
	pin G23 = GND;
	pin G24 = TDI;
	pin G25 = TCK;
	pin G26 = IOB_E40_3;
	pin G27 = IOB_E36_0;
	pin G28 = IOB_E40_8;
	pin G29 = IOB_E31_1;
	pin G30 = VCCIO2;
	pin H1 = GND;
	pin H2 = VCCIO7;
	pin H3 = GND;
	pin H4 = VCCIO7;
	pin H5 = RESET_B;
	pin H6 = RDCFG_B;
	pin H7 = GND;
	pin H8 = VCC12;
	pin H9 = VCCIO1;
	pin H10 = VCCIO1;
	pin H11 = VCCAUX;
	pin H12 = VCCAUX;
	pin H13 = IOB_N26_2;
	pin H14 = IOB_N30_2;
	pin H15 = VCC12;
	pin H16 = IOB_N34_3;
	pin H17 = IOB_N40_0;
	pin H18 = IOB_N40_1;
	pin H19 = VCCAUX;
	pin H20 = VCCAUX;
	pin H21 = VCCIO1;
	pin H22 = VCCIO1;
	pin H23 = VCC12;
	pin H24 = MPIIRQ_B;
	pin H25 = TDO;
	pin H26 = IOB_E40_2;
	pin H27 = IOB_E36_1;
	pin H28 = IOB_E36_11;
	pin H29 = GND;
	pin H30 = IOB_E31_4;
	pin J1 = IOB_W31_4;
	pin J2 = VCCIO7;
	pin J3 = NC;
	pin J4 = IOB_W40_7;
	pin J5 = IOB_W40_3;
	pin J6 = IOB_W40_2;
	pin J7 = VCCIO7;
	pin J8 = VCCIO7;
	pin J9 = VCCINT;
	pin J10 = VCCINT;
	pin J11 = VCCIO1;
	pin J12 = VCCIO1;
	pin J13 = VCCIO1;
	pin J14 = VCCIO1;
	pin J15 = VCCIO1;
	pin J16 = VCCIO1;
	pin J17 = VCCIO1;
	pin J18 = VCCIO1;
	pin J19 = VCCIO1;
	pin J20 = VCCIO1;
	pin J21 = VCCINT;
	pin J22 = VCCINT;
	pin J23 = VCCIO2;
	pin J24 = VCCIO2;
	pin J25 = VCC_JTAG;
	pin J26 = TMS;
	pin J27 = GND;
	pin J28 = IOB_E36_10;
	pin J29 = VCCIO2;
	pin J30 = IOB_E31_5;
	pin K1 = IOB_W31_5;
	pin K2 = GND;
	pin K3 = IOB_W31_0;
	pin K4 = IOB_W40_6;
	pin K5 = IOB_W40_10;
	pin K6 = IOB_W40_11;
	pin K7 = VCCIO7;
	pin K8 = VCCIO7;
	pin K9 = VCCINT;
	pin K10 = VCCINT;
	pin K11 = VCCINT;
	pin K12 = VCCINT;
	pin K13 = VCCINT;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = VCCINT;
	pin K18 = VCCINT;
	pin K19 = VCCINT;
	pin K20 = VCCINT;
	pin K21 = VCCINT;
	pin K22 = VCCINT;
	pin K23 = VCCIO2;
	pin K24 = VCCIO2;
	pin K25 = IOB_E40_6;
	pin K26 = IOB_E40_7;
	pin K27 = VCCIO2;
	pin K28 = NC;
	pin K29 = GND;
	pin K30 = IOB_E31_8;
	pin L1 = IOB_W31_8;
	pin L2 = VCCIO7;
	pin L3 = IOB_W31_1;
	pin L4 = GND;
	pin L5 = IOB_W36_4;
	pin L6 = IOB_W31_2;
	pin L7 = VTT7;
	pin L8 = VCCIO7;
	pin L9 = VCCIO7;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = GND;
	pin L19 = GND;
	pin L20 = GND;
	pin L21 = VCCINT;
	pin L22 = VCCIO2;
	pin L23 = VCCIO2;
	pin L24 = VTT2;
	pin L25 = IOB_E40_10;
	pin L26 = IOB_E40_11;
	pin L27 = IOB_E36_4;
	pin L28 = NC;
	pin L29 = IOB_E27_10;
	pin L30 = IOB_E31_9;
	pin M1 = IOB_W31_9;
	pin M2 = GND;
	pin M3 = GND;
	pin M4 = NC;
	pin M5 = IOB_W36_5;
	pin M6 = IOB_W31_3;
	pin M7 = VCCAUX;
	pin M8 = VCCAUX;
	pin M9 = VCCIO7;
	pin M10 = VCCINT;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = GND;
	pin M21 = VCCINT;
	pin M22 = VCCIO2;
	pin M23 = VCCAUX;
	pin M24 = VCCAUX;
	pin M25 = IOB_E31_2;
	pin M26 = IOB_E31_3;
	pin M27 = IOB_E36_5;
	pin M28 = GND;
	pin M29 = IOB_E22_4;
	pin M30 = IOB_E27_11;
	pin N1 = IOB_W27_1;
	pin N2 = IOB_W27_0;
	pin N3 = IOB_W27_4;
	pin N4 = VCCIO7;
	pin N5 = GND;
	pin N6 = VCCIO7;
	pin N7 = VCCAUX;
	pin N8 = VCCAUX;
	pin N9 = VCCIO7;
	pin N10 = VCCINT;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = GND;
	pin N19 = GND;
	pin N20 = GND;
	pin N21 = VCCINT;
	pin N22 = VCCIO2;
	pin N23 = VCCAUX;
	pin N24 = VCCAUX;
	pin N25 = VCCIO2;
	pin N26 = GND;
	pin N27 = IOB_E31_11;
	pin N28 = IOB_E27_4;
	pin N29 = IOB_E27_5;
	pin N30 = IOB_E22_5;
	pin P1 = IOB_W22_0;
	pin P2 = IOB_W27_8;
	pin P3 = IOB_W27_5;
	pin P4 = IOB_W27_6;
	pin P5 = NC;
	pin P6 = GND;
	pin P7 = VTT7;
	pin P8 = IOB_W31_10;
	pin P9 = VCCIO7;
	pin P10 = VCCINT;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = VCCINT;
	pin P22 = VCCIO2;
	pin P23 = NC;
	pin P24 = NC;
	pin P25 = GND;
	pin P26 = IOB_E31_10;
	pin P27 = IOB_E27_6;
	pin P28 = IOB_E27_0;
	pin P29 = IOB_E27_8;
	pin P30 = IOB_E18_0;
	pin R1 = IOB_W22_1;
	pin R2 = IOB_W27_9;
	pin R3 = IOB_W27_11;
	pin R4 = IOB_W22_3;
	pin R5 = IOB_W22_2;
	pin R6 = IOB_W27_3;
	pin R7 = IOB_W27_2;
	pin R8 = IOB_W31_11;
	pin R9 = VCCIO7;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = GND;
	pin R19 = GND;
	pin R20 = GND;
	pin R21 = GND;
	pin R22 = VCCIO2;
	pin R23 = VCC12;
	pin R24 = GND;
	pin R25 = IOB_E27_3;
	pin R26 = IOB_E27_2;
	pin R27 = IOB_E18_8;
	pin R28 = IOB_E27_1;
	pin R29 = IOB_E27_9;
	pin R30 = IOB_E18_1;
	pin T1 = IOB_W18_0;
	pin T2 = IOB_W22_4;
	pin T3 = IOB_W27_10;
	pin T4 = IOB_W18_5;
	pin T5 = IOB_W18_4;
	pin T6 = IOB_W22_6;
	pin T7 = VTT6;
	pin T8 = VCC12;
	pin T9 = VCCIO6;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = VCCIO3;
	pin T23 = VTT2;
	pin T24 = IOB_E22_6;
	pin T25 = VTT3;
	pin T26 = IOB_E22_2;
	pin T27 = IOB_E18_9;
	pin T28 = IOB_E22_0;
	pin T29 = IOB_E22_8;
	pin T30 = IOB_E14_4;
	pin U1 = IOB_W18_1;
	pin U2 = IOB_W22_5;
	pin U3 = IOB_W22_8;
	pin U4 = IOB_W18_8;
	pin U5 = IOB_W18_9;
	pin U6 = IOB_W14_2;
	pin U7 = VCCAUX;
	pin U8 = VCCAUX;
	pin U9 = VCCIO6;
	pin U10 = VCCINT;
	pin U11 = GND;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = GND;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = GND;
	pin U19 = GND;
	pin U20 = GND;
	pin U21 = VCCINT;
	pin U22 = VCCIO3;
	pin U23 = VCCAUX;
	pin U24 = VCCAUX;
	pin U25 = IOB_E14_2;
	pin U26 = IOB_E22_3;
	pin U27 = IOB_E18_4;
	pin U28 = IOB_E22_1;
	pin U29 = IOB_E22_9;
	pin U30 = IOB_E14_5;
	pin V1 = IOB_W14_0;
	pin V2 = IOB_W14_4;
	pin V3 = IOB_W22_9;
	pin V4 = IOB_W14_7;
	pin V5 = IOB_W14_6;
	pin V6 = IOB_W14_3;
	pin V7 = VCCAUX;
	pin V8 = VCCAUX;
	pin V9 = VCCIO6;
	pin V10 = VCCINT;
	pin V11 = GND;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = VCCINT;
	pin V22 = VCCIO3;
	pin V23 = VCCAUX;
	pin V24 = VCCAUX;
	pin V25 = IOB_E14_3;
	pin V26 = IOB_E14_6;
	pin V27 = IOB_E18_5;
	pin V28 = IOB_E14_0;
	pin V29 = IOB_E14_8;
	pin V30 = IOB_E9_0;
	pin W1 = IOB_W14_1;
	pin W2 = IOB_W14_5;
	pin W3 = IOB_W9_3;
	pin W4 = VCCIO6;
	pin W5 = IOB_W9_6;
	pin W6 = VTT6;
	pin W7 = VCCAUX;
	pin W8 = VCCAUX;
	pin W9 = VCCIO6;
	pin W10 = VCCINT;
	pin W11 = GND;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = GND;
	pin W20 = GND;
	pin W21 = VCCINT;
	pin W22 = VCCIO3;
	pin W23 = VCCAUX;
	pin W24 = VCCAUX;
	pin W25 = VTT3;
	pin W26 = IOB_E14_7;
	pin W27 = IOB_E9_3;
	pin W28 = IOB_E14_1;
	pin W29 = IOB_E14_9;
	pin W30 = IOB_E9_1;
	pin Y1 = IOB_W14_8;
	pin Y2 = IOB_W9_0;
	pin Y3 = IOB_W9_2;
	pin Y4 = GND;
	pin Y5 = IOB_W9_8;
	pin Y6 = IOB_W9_9;
	pin Y7 = VCCIO6;
	pin Y8 = VCCIO6;
	pin Y9 = VCCIO6;
	pin Y10 = VCCINT;
	pin Y11 = GND;
	pin Y12 = GND;
	pin Y13 = GND;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = VCCINT;
	pin Y22 = VCCIO3;
	pin Y23 = VCCIO3;
	pin Y24 = VCCIO3;
	pin Y25 = IOB_E9_6;
	pin Y26 = GND;
	pin Y27 = IOB_E9_2;
	pin Y28 = VCCIO3;
	pin Y29 = GND;
	pin Y30 = IOB_E9_4;
	pin AA1 = IOB_W14_9;
	pin AA2 = IOB_W9_1;
	pin AA3 = GND;
	pin AA4 = VCCIO6;
	pin AA5 = GND;
	pin AA6 = VTT6;
	pin AA7 = VCCIO6;
	pin AA8 = VCCIO6;
	pin AA9 = VCCINT;
	pin AA10 = VCCINT;
	pin AA11 = VCCINT;
	pin AA12 = VCCINT;
	pin AA13 = VCCINT;
	pin AA14 = VCCINT;
	pin AA15 = GND;
	pin AA16 = GND;
	pin AA17 = VCCINT;
	pin AA18 = VCCINT;
	pin AA19 = VCCINT;
	pin AA20 = VCCINT;
	pin AA21 = VCCINT;
	pin AA22 = VCCINT;
	pin AA23 = VCCIO3;
	pin AA24 = VCCIO3;
	pin AA25 = IOB_E9_8;
	pin AA26 = VCCIO3;
	pin AA27 = GND;
	pin AA28 = NC;
	pin AA29 = VCCIO3;
	pin AA30 = IOB_E9_5;
	pin AB1 = IOB_W9_4;
	pin AB2 = VCCIO6;
	pin AB3 = NC;
	pin AB4 = GND;
	pin AB5 = IOB_W5_3;
	pin AB6 = IOB_W1_2;
	pin AB7 = VCCIO6;
	pin AB8 = VCCIO6;
	pin AB9 = VCC12;
	pin AB10 = VCCINT;
	pin AB11 = VCCIO5;
	pin AB12 = VCCIO5;
	pin AB13 = VCCIO5;
	pin AB14 = VCCIO5;
	pin AB15 = VCCIO5;
	pin AB16 = VCCIO4;
	pin AB17 = VCCIO4;
	pin AB18 = VCCIO4;
	pin AB19 = VCCIO4;
	pin AB20 = VCCIO4;
	pin AB21 = VCCINT;
	pin AB22 = VCC12;
	pin AB23 = VCCIO3;
	pin AB24 = VCCIO3;
	pin AB25 = IOB_E9_9;
	pin AB26 = IOB_E1_2;
	pin AB27 = IOB_E5_3;
	pin AB28 = IOB_E5_4;
	pin AB29 = GND;
	pin AB30 = NC;
	pin AC1 = IOB_W9_5;
	pin AC2 = GND;
	pin AC3 = IOB_W5_4;
	pin AC4 = IOB_W5_8;
	pin AC5 = IOB_W1_3;
	pin AC6 = IOB_W1_10;
	pin AC7 = IOB_W1_11;
	pin AC8 = VCC12;
	pin AC9 = VCCIO5;
	pin AC10 = VCCIO5;
	pin AC11 = VCCIO5;
	pin AC12 = VCCAUX;
	pin AC13 = VCCAUX;
	pin AC14 = VCCAUX;
	pin AC15 = VTT5;
	pin AC16 = NC;
	pin AC17 = VCCAUX;
	pin AC18 = VCCAUX;
	pin AC19 = VCCAUX;
	pin AC20 = VCCIO4;
	pin AC21 = VCCIO4;
	pin AC22 = VCCIO4;
	pin AC23 = VCC12;
	pin AC24 = VTT3;
	pin AC25 = IOB_E1_11;
	pin AC26 = IOB_E1_3;
	pin AC27 = IOB_E1_4;
	pin AC28 = IOB_E5_5;
	pin AC29 = VCCIO3;
	pin AC30 = GND;
	pin AD1 = VCCIO6;
	pin AD2 = IOB_W5_0;
	pin AD3 = IOB_W5_5;
	pin AD4 = IOB_W5_9;
	pin AD5 = TEMP_SENSE;
	pin AD6 = IOB_S2_6;
	pin AD7 = IOB_S2_10;
	pin AD8 = IOB_S2_11;
	pin AD9 = VCCIO5;
	pin AD10 = VCCIO5;
	pin AD11 = VCCIO5;
	pin AD12 = VCCAUX;
	pin AD13 = VCCAUX;
	pin AD14 = VCCAUX;
	pin AD15 = IOB_S30_2;
	pin AD16 = VTT5;
	pin AD17 = VCCAUX;
	pin AD18 = VCCAUX;
	pin AD19 = VCCAUX;
	pin AD20 = VCCIO4;
	pin AD21 = VCCIO4;
	pin AD22 = VCCIO4;
	pin AD23 = IOB_S54_8;
	pin AD24 = VTT4;
	pin AD25 = IOB_S66_7;
	pin AD26 = IOB_E1_10;
	pin AD27 = PROBE_VCC;
	pin AD28 = IOB_E1_5;
	pin AD29 = IOB_E5_8;
	pin AD30 = IOB_E5_0;
	pin AE1 = GND;
	pin AE2 = IOB_W5_1;
	pin AE3 = IOB_W1_4;
	pin AE4 = XRES;
	pin AE5 = IOB_S2_3;
	pin AE6 = GND;
	pin AE7 = VCCIO5;
	pin AE8 = GND;
	pin AE9 = VTT5;
	pin AE10 = IOB_S10_3;
	pin AE11 = IOB_S10_8;
	pin AE12 = IOB_S14_2;
	pin AE13 = IOB_S14_3;
	pin AE14 = IOB_S18_7;
	pin AE15 = IOB_S30_3;
	pin AE16 = IOB_S36_6;
	pin AE17 = VTT4;
	pin AE18 = VTT4;
	pin AE19 = IOB_S50_6;
	pin AE20 = IOB_S50_7;
	pin AE21 = IOB_S50_8;
	pin AE22 = IOB_S58_6;
	pin AE23 = IOB_S54_9;
	pin AE24 = IOB_S66_2;
	pin AE25 = IOB_S66_3;
	pin AE26 = IOB_S66_6;
	pin AE27 = GND;
	pin AE28 = PROBE_GND;
	pin AE29 = IOB_E5_9;
	pin AE30 = IOB_E5_1;
	pin AF1 = IOB_W1_0;
	pin AF2 = IOB_W1_8;
	pin AF3 = IOB_W1_5;
	pin AF4 = IOB_S2_2;
	pin AF5 = VCC12;
	pin AF6 = IOB_S6_1;
	pin AF7 = IOB_S6_0;
	pin AF8 = IOB_S6_8;
	pin AF9 = IOB_S10_2;
	pin AF10 = IOB_S10_9;
	pin AF11 = GND;
	pin AF12 = NC;
	pin AF13 = IOB_S18_6;
	pin AF14 = IOB_S18_10;
	pin AF15 = IOB_S18_11;
	pin AF16 = IOB_S36_7;
	pin AF17 = IOB_S40_6;
	pin AF18 = IOB_S44_8;
	pin AF19 = IOB_S48_3;
	pin AF20 = GND;
	pin AF21 = IOB_S50_9;
	pin AF22 = GND;
	pin AF23 = GND;
	pin AF24 = IOB_S62_0;
	pin AF25 = IOB_S62_5;
	pin AF26 = VCC12;
	pin AF27 = IOB_S62_9;
	pin AF28 = IOB_E1_9;
	pin AF29 = IOB_E1_8;
	pin AF30 = IOB_E1_0;
	pin AG1 = IOB_W1_1;
	pin AG2 = IOB_W1_9;
	pin AG3 = IOB_S2_4;
	pin AG4 = VCC12;
	pin AG5 = IOB_S6_5;
	pin AG6 = GND;
	pin AG7 = NC;
	pin AG8 = IOB_S6_9;
	pin AG9 = GND;
	pin AG10 = NC;
	pin AG11 = VCCIO5;
	pin AG12 = GND;
	pin AG13 = IOB_S22_2;
	pin AG14 = IOB_S22_9;
	pin AG15 = IOB_S26_9;
	pin AG16 = IOB_S36_9;
	pin AG17 = IOB_S40_7;
	pin AG18 = IOB_S44_9;
	pin AG19 = IOB_S48_2;
	pin AG20 = VCCIO4;
	pin AG21 = IOB_S54_0;
	pin AG22 = IOB_S54_1;
	pin AG23 = VCCIO4;
	pin AG24 = IOB_S62_1;
	pin AG25 = IOB_S62_4;
	pin AG26 = IOB_S62_8;
	pin AG27 = VCC12;
	pin AG28 = IOB_S66_10;
	pin AG29 = IOB_S66_11;
	pin AG30 = IOB_E1_1;
	pin AH1 = IOB_S2_0;
	pin AH2 = IOB_S2_5;
	pin AH3 = IOB_S10_0;
	pin AH4 = IOB_S6_4;
	pin AH5 = GND;
	pin AH6 = VCCIO5;
	pin AH7 = IOB_S14_0;
	pin AH8 = IOB_S14_1;
	pin AH9 = NC;
	pin AH10 = IOB_S18_4;
	pin AH11 = IOB_S18_5;
	pin AH12 = IOB_S30_0;
	pin AH13 = IOB_S22_3;
	pin AH14 = IOB_S22_8;
	pin AH15 = IOB_S26_8;
	pin AH16 = IOB_S36_8;
	pin AH17 = IOB_S40_4;
	pin AH18 = IOB_S40_5;
	pin AH19 = IOB_S50_2;
	pin AH20 = IOB_S50_3;
	pin AH21 = IOB_S54_6;
	pin AH22 = IOB_S54_4;
	pin AH23 = IOB_S54_5;
	pin AH24 = IOB_S58_0;
	pin AH25 = IOB_S58_1;
	pin AH26 = IOB_S58_8;
	pin AH27 = IOB_S58_9;
	pin AH28 = IOB_S66_1;
	pin AH29 = IOB_S66_5;
	pin AH30 = IOB_S66_9;
	pin AJ1 = IOB_S2_1;
	pin AJ2 = IOB_S2_8;
	pin AJ3 = IOB_S10_1;
	pin AJ4 = IOB_S10_5;
	pin AJ5 = IOB_S14_8;
	pin AJ6 = IOB_S14_9;
	pin AJ7 = IOB_S18_0;
	pin AJ8 = IOB_S18_1;
	pin AJ9 = VCCIO5;
	pin AJ10 = GND;
	pin AJ11 = IOB_S22_0;
	pin AJ12 = IOB_S22_1;
	pin AJ13 = IOB_S30_1;
	pin AJ14 = IOB_S30_8;
	pin AJ15 = IOB_S30_9;
	pin AJ16 = IOB_S36_4;
	pin AJ17 = IOB_S36_5;
	pin AJ18 = IOB_S40_8;
	pin AJ19 = IOB_S40_9;
	pin AJ20 = IOB_S48_0;
	pin AJ21 = IOB_S48_1;
	pin AJ22 = GND;
	pin AJ23 = VCCIO4;
	pin AJ24 = NC;
	pin AJ25 = GND;
	pin AJ26 = VCCIO4;
	pin AJ27 = GND;
	pin AJ28 = IOB_S66_0;
	pin AJ29 = IOB_S66_4;
	pin AJ30 = IOB_S66_8;
	pin AK1 = GND;
	pin AK2 = IOB_S2_9;
	pin AK3 = IOB_S10_4;
	pin AK4 = IOB_S14_4;
	pin AK5 = IOB_S14_5;
	pin AK6 = IOB_S18_8;
	pin AK7 = IOB_S18_9;
	pin AK8 = IOB_S22_4;
	pin AK9 = IOB_S22_5;
	pin AK10 = IOB_S26_4;
	pin AK11 = IOB_S26_5;
	pin AK12 = IOB_S30_4;
	pin AK13 = IOB_S30_5;
	pin AK14 = IOB_S34_0;
	pin AK15 = IOB_S34_1;
	pin AK16 = IOB_S36_0;
	pin AK17 = IOB_S36_1;
	pin AK18 = IOB_S40_0;
	pin AK19 = IOB_S40_1;
	pin AK20 = IOB_S44_4;
	pin AK21 = IOB_S44_5;
	pin AK22 = IOB_S50_0;
	pin AK23 = IOB_S50_1;
	pin AK24 = IOB_S50_4;
	pin AK25 = IOB_S50_5;
	pin AK26 = GND;
	pin AK27 = NC;
	pin AK28 = IOB_S58_4;
	pin AK29 = IOB_S58_5;
	pin AK30 = GND;
}

// LFSC3GA25E-FFBGA1020 LFSC3GA25E-FFABGA1020 LFSCM3GA25EP1-FFBGA1020 LFSCM3GA25EP1-FFABGA1020
bond BOND3 {
	kind single;
	pin A2 = GND;
	pin A3 = SERDES_N64_CH0_OUT_P;
	pin A4 = SERDES_N64_CH1_OUT_P;
	pin A5 = SERDES_N64_VCCAUX25;
	pin A6 = SERDES_N64_CH2_OUT_P;
	pin A7 = SERDES_N64_CH3_OUT_P;
	pin A8 = SERDES_N50_CH0_OUT_P;
	pin A9 = SERDES_N50_CH1_OUT_P;
	pin A10 = GND;
	pin A11 = SERDES_N50_CH2_OUT_P;
	pin A12 = SERDES_N50_CH3_OUT_P;
	pin A13 = IOB_N36_8;
	pin A14 = IOB_N36_9;
	pin A15 = IOB_N36_0;
	pin A16 = IOB_N36_1;
	pin A17 = IOB_N34_1;
	pin A18 = IOB_N34_0;
	pin A19 = IOB_N30_5;
	pin A20 = IOB_N30_4;
	pin A21 = SERDES_N15_CH3_OUT_P;
	pin A22 = SERDES_N15_CH2_OUT_P;
	pin A23 = GND;
	pin A24 = SERDES_N15_CH1_OUT_P;
	pin A25 = SERDES_N15_CH0_OUT_P;
	pin A26 = SERDES_N1_CH3_OUT_P;
	pin A27 = SERDES_N1_CH2_OUT_P;
	pin A28 = SERDES_N1_VCCAUX25;
	pin A29 = SERDES_N1_CH1_OUT_P;
	pin A30 = SERDES_N1_CH0_OUT_P;
	pin A31 = GND;
	pin B1 = GND;
	pin B2 = SERDES_N64_CH0_VCCIB;
	pin B3 = SERDES_N64_CH0_OUT_N;
	pin B4 = SERDES_N64_CH1_OUT_N;
	pin B5 = VCC12;
	pin B6 = SERDES_N64_CH2_OUT_N;
	pin B7 = SERDES_N64_CH3_OUT_N;
	pin B8 = SERDES_N50_CH0_OUT_N;
	pin B9 = SERDES_N50_CH1_OUT_N;
	pin B10 = VCC12;
	pin B11 = SERDES_N50_CH2_OUT_N;
	pin B12 = SERDES_N50_CH3_OUT_N;
	pin B13 = IOB_N40_8;
	pin B14 = IOB_N40_9;
	pin B15 = IOB_N36_4;
	pin B16 = IOB_N36_5;
	pin B17 = IOB_N30_9;
	pin B18 = IOB_N30_8;
	pin B19 = IOB_N26_5;
	pin B20 = IOB_N26_4;
	pin B21 = SERDES_N15_CH3_OUT_N;
	pin B22 = SERDES_N15_CH2_OUT_N;
	pin B23 = VCC12;
	pin B24 = SERDES_N15_CH1_OUT_N;
	pin B25 = SERDES_N15_CH0_OUT_N;
	pin B26 = SERDES_N1_CH3_OUT_N;
	pin B27 = SERDES_N1_CH2_OUT_N;
	pin B28 = VCC12;
	pin B29 = SERDES_N1_CH1_OUT_N;
	pin B30 = SERDES_N1_CH0_OUT_N;
	pin B31 = SERDES_N1_CH0_VCCIB;
	pin B32 = GND;
	pin C1 = SERDES_N64_CH0_IN_P;
	pin C2 = SERDES_N64_CH0_IN_N;
	pin C3 = GND;
	pin C4 = GND;
	pin C5 = SERDES_N64_CLK_P;
	pin C6 = GND;
	pin C7 = GND;
	pin C8 = GND;
	pin C9 = GND;
	pin C10 = SERDES_N50_CLK_P;
	pin C11 = GND;
	pin C12 = GND;
	pin C13 = IOB_N44_1;
	pin C14 = IOB_N44_0;
	pin C15 = IOB_N40_5;
	pin C16 = GND;
	pin C17 = VCCIO1;
	pin C18 = IOB_N26_9;
	pin C19 = IOB_N26_0;
	pin C20 = IOB_N26_1;
	pin C21 = GND;
	pin C22 = GND;
	pin C23 = SERDES_N15_CLK_P;
	pin C24 = GND;
	pin C25 = GND;
	pin C26 = GND;
	pin C27 = GND;
	pin C28 = SERDES_N1_CLK_P;
	pin C29 = GND;
	pin C30 = GND;
	pin C31 = SERDES_N1_CH0_IN_N;
	pin C32 = SERDES_N1_CH0_IN_P;
	pin D1 = IOB_E40_4;
	pin D2 = IOB_E40_5;
	pin D3 = SERDES_N64_CH0_VCCOB;
	pin D4 = SERDES_N64_CH1_VCCOB;
	pin D5 = SERDES_N64_CLK_N;
	pin D6 = SERDES_N64_CH2_VCCOB;
	pin D7 = SERDES_N64_CH3_VCCOB;
	pin D8 = SERDES_N50_CH0_VCCOB;
	pin D9 = SERDES_N50_CH1_VCCOB;
	pin D10 = SERDES_N50_CLK_N;
	pin D11 = SERDES_N50_CH2_VCCOB;
	pin D12 = SERDES_N50_CH3_VCCOB;
	pin D13 = IOB_N44_5;
	pin D14 = IOB_N44_4;
	pin D15 = IOB_N40_4;
	pin D16 = VCCIO1;
	pin D17 = GND;
	pin D18 = IOB_N26_8;
	pin D19 = IOB_N22_8;
	pin D20 = IOB_N22_9;
	pin D21 = SERDES_N15_CH3_VCCOB;
	pin D22 = SERDES_N15_CH2_VCCOB;
	pin D23 = SERDES_N15_CLK_N;
	pin D24 = SERDES_N15_CH1_VCCOB;
	pin D25 = SERDES_N15_CH0_VCCOB;
	pin D26 = SERDES_N1_CH3_VCCOB;
	pin D27 = SERDES_N1_CH2_VCCOB;
	pin D28 = SERDES_N1_CLK_N;
	pin D29 = SERDES_N1_CH1_VCCOB;
	pin D30 = SERDES_N1_CH0_VCCOB;
	pin D31 = IOB_W40_5;
	pin D32 = IOB_W40_4;
	pin E1 = IOB_E40_8;
	pin E2 = IOB_E40_9;
	pin E3 = SERDES_N64_CH0_CH1_VCCRX;
	pin E4 = VCC12;
	pin E5 = SERDES_N64_RXCLK_P;
	pin E6 = SERDES_N64_CH2_CH3_VCCRX;
	pin E7 = VCC12;
	pin E8 = SERDES_N50_CH0_CH1_VCCRX;
	pin E9 = VCC12;
	pin E10 = SERDES_N50_RXCLK_P;
	pin E11 = SERDES_N50_CH2_CH3_VCCRX;
	pin E12 = VCC12;
	pin E13 = IOB_N48_1;
	pin E14 = IOB_N44_9;
	pin E15 = IOB_N44_3;
	pin E16 = IOB_N44_2;
	pin E17 = IOB_N26_3;
	pin E18 = IOB_N26_2;
	pin E19 = IOB_N22_5;
	pin E20 = IOB_N22_1;
	pin E21 = VCC12;
	pin E22 = SERDES_N15_CH2_CH3_VCCRX;
	pin E23 = SERDES_N15_RXCLK_P;
	pin E24 = VCC12;
	pin E25 = SERDES_N15_CH0_CH1_VCCRX;
	pin E26 = VCC12;
	pin E27 = SERDES_N1_CH2_CH3_VCCRX;
	pin E28 = SERDES_N1_RXCLK_P;
	pin E29 = VCC12;
	pin E30 = SERDES_N1_CH0_CH1_VCCRX;
	pin E31 = IOB_W40_9;
	pin E32 = IOB_W40_8;
	pin F1 = IOB_E36_0;
	pin F2 = IOB_E36_1;
	pin F3 = GND;
	pin F4 = SERDES_N64_CH1_VCCIB;
	pin F5 = SERDES_N64_RESP;
	pin F6 = SERDES_N64_CH2_IN_P;
	pin F7 = SERDES_N64_CH3_IN_P;
	pin F8 = SERDES_N50_CH0_IN_P;
	pin F9 = GND;
	pin F10 = SERDES_N50_RXCLK_N;
	pin F11 = SERDES_N50_CH2_IN_P;
	pin F12 = SERDES_N50_CH3_IN_P;
	pin F13 = IOB_N48_0;
	pin F14 = IOB_N44_8;
	pin F15 = VCCIO1;
	pin F16 = IOB_N36_6;
	pin F17 = IOB_N30_11;
	pin F18 = GND;
	pin F19 = IOB_N22_4;
	pin F20 = IOB_N22_0;
	pin F21 = SERDES_N15_CH3_IN_P;
	pin F22 = SERDES_N15_CH2_IN_P;
	pin F23 = SERDES_N15_RXCLK_N;
	pin F24 = VCCIO1;
	pin F25 = SERDES_N15_CH0_IN_P;
	pin F26 = SERDES_N1_CH3_IN_P;
	pin F27 = SERDES_N1_CH2_IN_P;
	pin F28 = SERDES_N1_RESP;
	pin F29 = SERDES_N1_CH1_VCCIB;
	pin F30 = GND;
	pin F31 = IOB_W36_1;
	pin F32 = IOB_W36_0;
	pin G1 = IOB_E36_5;
	pin G2 = IOB_E36_4;
	pin G3 = GND;
	pin G4 = VCCIO2;
	pin G5 = SERDES_N64_CH1_IN_P;
	pin G6 = SERDES_N64_CH2_IN_N;
	pin G7 = SERDES_N64_CH3_IN_N;
	pin G8 = SERDES_N50_CH0_IN_N;
	pin G9 = VCCIO1;
	pin G10 = SERDES_N50_CH1_IN_P;
	pin G11 = SERDES_N50_CH2_IN_N;
	pin G12 = SERDES_N50_CH3_IN_N;
	pin G13 = IOB_N44_10;
	pin G14 = IOB_N44_6;
	pin G15 = GND;
	pin G16 = IOB_N36_7;
	pin G17 = IOB_N30_10;
	pin G18 = VCCIO1;
	pin G19 = IOB_N22_10;
	pin G20 = IOB_N22_6;
	pin G21 = SERDES_N15_CH3_IN_N;
	pin G22 = SERDES_N15_CH2_IN_N;
	pin G23 = SERDES_N15_CH1_IN_P;
	pin G24 = GND;
	pin G25 = SERDES_N15_CH0_IN_N;
	pin G26 = SERDES_N1_CH3_IN_N;
	pin G27 = SERDES_N1_CH2_IN_N;
	pin G28 = SERDES_N1_CH1_IN_P;
	pin G29 = GND;
	pin G30 = VCCIO7;
	pin G31 = IOB_W36_4;
	pin G32 = IOB_W36_5;
	pin H1 = IOB_E31_1;
	pin H2 = IOB_E31_0;
	pin H3 = NC;
	pin H4 = IOB_E36_9;
	pin H5 = SERDES_N64_CH1_IN_N;
	pin H6 = SERDES_N64_CH2_VCCIB;
	pin H7 = SERDES_N64_CH3_VCCIB;
	pin H8 = SERDES_N50_CH0_VCCIB;
	pin H9 = SERDES_N50_CH1_VCCIB;
	pin H10 = SERDES_N50_CH1_IN_N;
	pin H11 = SERDES_N50_CH2_VCCIB;
	pin H12 = SERDES_N50_CH3_VCCIB;
	pin H13 = IOB_N44_11;
	pin H14 = IOB_N44_7;
	pin H15 = IOB_N36_11;
	pin H16 = IOB_N36_10;
	pin H17 = IOB_N30_7;
	pin H18 = IOB_N30_6;
	pin H19 = IOB_N22_11;
	pin H20 = IOB_N22_7;
	pin H21 = SERDES_N15_CH3_VCCIB;
	pin H22 = SERDES_N15_CH2_VCCIB;
	pin H23 = SERDES_N15_CH1_IN_N;
	pin H24 = SERDES_N15_CH1_VCCIB;
	pin H25 = SERDES_N15_CH0_VCCIB;
	pin H26 = SERDES_N1_CH3_VCCIB;
	pin H27 = SERDES_N1_CH2_VCCIB;
	pin H28 = SERDES_N1_CH1_IN_N;
	pin H29 = IOB_W36_9;
	pin H30 = NC;
	pin H31 = IOB_W31_0;
	pin H32 = IOB_W31_1;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = IOB_E36_8;
	pin J5 = IOB_E40_10;
	pin J6 = GND;
	pin J7 = VCCIO2;
	pin J8 = IOB_E40_1;
	pin J9 = TDO;
	pin J10 = VCC_JTAG;
	pin J11 = VCCIO1;
	pin J12 = TCK;
	pin J13 = TDI;
	pin J14 = GND;
	pin J15 = IOB_N48_3;
	pin J16 = IOB_N40_1;
	pin J17 = IOB_N30_1;
	pin J18 = IOB_N22_3;
	pin J19 = VCCIO1;
	pin J20 = RDCFG_B;
	pin J21 = RESET_B;
	pin J22 = GND;
	pin J23 = M1;
	pin J24 = M2;
	pin J25 = IOB_W40_1;
	pin J26 = GND;
	pin J27 = VCCIO7;
	pin J28 = IOB_W40_10;
	pin J29 = IOB_W36_8;
	pin J30 = NC;
	pin J31 = NC;
	pin J32 = NC;
	pin K1 = NC;
	pin K2 = NC;
	pin K3 = VCCIO2;
	pin K4 = GND;
	pin K5 = IOB_E40_11;
	pin K6 = IOB_E40_3;
	pin K7 = IOB_E40_2;
	pin K8 = IOB_E40_0;
	pin K9 = TMS;
	pin K10 = CCLK;
	pin K11 = GND;
	pin K12 = PROG_B;
	pin K13 = MPIIRQ_B;
	pin K14 = VCCIO1;
	pin K15 = IOB_N48_2;
	pin K16 = IOB_N40_0;
	pin K17 = IOB_N30_0;
	pin K18 = IOB_N22_2;
	pin K19 = GND;
	pin K20 = DONE;
	pin K21 = INIT_B;
	pin K22 = VCCIO1;
	pin K23 = M0;
	pin K24 = M3;
	pin K25 = IOB_W40_0;
	pin K26 = IOB_W40_2;
	pin K27 = IOB_W40_3;
	pin K28 = IOB_W40_11;
	pin K29 = VCCIO7;
	pin K30 = GND;
	pin K31 = NC;
	pin K32 = NC;
	pin L1 = IOB_E31_4;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = NC;
	pin L7 = IOB_E36_3;
	pin L8 = IOB_E36_2;
	pin L9 = GND;
	pin L10 = VCCIO2;
	pin L11 = VCCAUX;
	pin L12 = VCCAUX;
	pin L13 = IOB_N40_7;
	pin L14 = VCCAUX;
	pin L15 = VCCAUX;
	pin L16 = IOB_N36_2;
	pin L17 = IOB_N34_2;
	pin L18 = VCCAUX;
	pin L19 = VCCAUX;
	pin L20 = IOB_N30_2;
	pin L21 = VCCAUX;
	pin L22 = VCCAUX;
	pin L23 = GND;
	pin L24 = VCCIO7;
	pin L25 = IOB_W36_2;
	pin L26 = IOB_W36_3;
	pin L27 = NC;
	pin L28 = NC;
	pin L29 = NC;
	pin L30 = NC;
	pin L31 = NC;
	pin L32 = IOB_W31_4;
	pin M1 = IOB_E31_5;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = NC;
	pin M5 = NC;
	pin M6 = VCCIO2;
	pin M7 = GND;
	pin M8 = IOB_E36_10;
	pin M9 = IOB_E31_2;
	pin M10 = IOB_E40_6;
	pin M11 = VCCAUX;
	pin M12 = VCCAUX;
	pin M13 = GND;
	pin M14 = VCC12;
	pin M15 = GND;
	pin M16 = VCC12;
	pin M17 = VCC12;
	pin M18 = GND;
	pin M19 = VCC12;
	pin M20 = GND;
	pin M21 = VCCAUX;
	pin M22 = VCCAUX;
	pin M23 = IOB_W40_6;
	pin M24 = IOB_W31_2;
	pin M25 = IOB_W36_10;
	pin M26 = VCCIO7;
	pin M27 = GND;
	pin M28 = NC;
	pin M29 = NC;
	pin M30 = NC;
	pin M31 = NC;
	pin M32 = IOB_W31_5;
	pin N1 = IOB_E31_9;
	pin N2 = IOB_E31_8;
	pin N3 = GND;
	pin N4 = VCCIO2;
	pin N5 = NC;
	pin N6 = NC;
	pin N7 = NC;
	pin N8 = IOB_E36_11;
	pin N9 = IOB_E31_3;
	pin N10 = IOB_E40_7;
	pin N11 = VTT2;
	pin N12 = GND;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = GND;
	pin N22 = VTT7;
	pin N23 = IOB_W40_7;
	pin N24 = IOB_W31_3;
	pin N25 = IOB_W36_11;
	pin N26 = NC;
	pin N27 = NC;
	pin N28 = NC;
	pin N29 = GND;
	pin N30 = VCCIO7;
	pin N31 = IOB_W31_8;
	pin N32 = IOB_W31_9;
	pin P1 = IOB_E27_4;
	pin P2 = IOB_E27_5;
	pin P3 = IOB_E27_0;
	pin P4 = IOB_E27_1;
	pin P5 = IOB_E31_11;
	pin P6 = IOB_E31_10;
	pin P7 = NC;
	pin P8 = NC;
	pin P9 = VCCIO2;
	pin P10 = GND;
	pin P11 = VCCAUX;
	pin P12 = VCC12;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = GND;
	pin P21 = VCC12;
	pin P22 = VCCAUX;
	pin P23 = VCCIO7;
	pin P24 = GND;
	pin P25 = NC;
	pin P26 = NC;
	pin P27 = IOB_W31_10;
	pin P28 = IOB_W31_11;
	pin P29 = IOB_W27_1;
	pin P30 = IOB_W27_0;
	pin P31 = IOB_W27_5;
	pin P32 = IOB_W27_4;
	pin R1 = IOB_E22_1;
	pin R2 = IOB_E22_0;
	pin R3 = IOB_E27_8;
	pin R4 = IOB_E27_9;
	pin R5 = IOB_E27_6;
	pin R6 = GND;
	pin R7 = VCCIO2;
	pin R8 = IOB_E31_6;
	pin R9 = IOB_E31_7;
	pin R10 = VTT2;
	pin R11 = VCCAUX;
	pin R12 = GND;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = GND;
	pin R22 = VCCAUX;
	pin R23 = VTT7;
	pin R24 = IOB_W31_7;
	pin R25 = IOB_W31_6;
	pin R26 = GND;
	pin R27 = VCCIO7;
	pin R28 = IOB_W27_6;
	pin R29 = IOB_W27_9;
	pin R30 = IOB_W27_8;
	pin R31 = IOB_W22_0;
	pin R32 = IOB_W22_1;
	pin T1 = IOB_E22_5;
	pin T2 = IOB_E22_4;
	pin T3 = VCCIO3;
	pin T4 = GND;
	pin T5 = IOB_E27_7;
	pin T6 = IOB_E22_6;
	pin T7 = IOB_E27_11;
	pin T8 = IOB_E27_10;
	pin T9 = IOB_E27_3;
	pin T10 = IOB_E27_2;
	pin T11 = VTT3;
	pin T12 = VCC12;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCC12;
	pin T22 = VTT6;
	pin T23 = IOB_W27_2;
	pin T24 = IOB_W27_3;
	pin T25 = IOB_W27_10;
	pin T26 = IOB_W27_11;
	pin T27 = IOB_W22_6;
	pin T28 = IOB_W27_7;
	pin T29 = VCCIO6;
	pin T30 = GND;
	pin T31 = IOB_W22_4;
	pin T32 = IOB_W22_5;
	pin U1 = IOB_E22_8;
	pin U2 = IOB_E22_9;
	pin U3 = GND;
	pin U4 = VCCIO3;
	pin U5 = IOB_E22_7;
	pin U6 = IOB_E18_6;
	pin U7 = IOB_E22_10;
	pin U8 = IOB_E22_11;
	pin U9 = IOB_E22_3;
	pin U10 = IOB_E22_2;
	pin U11 = VTT3;
	pin U12 = VCC12;
	pin U13 = VCCINT;
	pin U14 = VCCINT;
	pin U15 = GND;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCINT;
	pin U21 = VCC12;
	pin U22 = VTT6;
	pin U23 = IOB_W22_2;
	pin U24 = IOB_W22_3;
	pin U25 = IOB_W22_11;
	pin U26 = IOB_W22_10;
	pin U27 = IOB_W18_6;
	pin U28 = IOB_W22_7;
	pin U29 = GND;
	pin U30 = VCCIO6;
	pin U31 = IOB_W22_9;
	pin U32 = IOB_W22_8;
	pin V1 = IOB_E18_0;
	pin V2 = IOB_E18_1;
	pin V3 = IOB_E18_5;
	pin V4 = IOB_E18_4;
	pin V5 = IOB_E18_7;
	pin V6 = VCCIO3;
	pin V7 = GND;
	pin V8 = IOB_E18_10;
	pin V9 = IOB_E18_2;
	pin V10 = IOB_E18_3;
	pin V11 = VCCAUX;
	pin V12 = GND;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = GND;
	pin V22 = VCCAUX;
	pin V23 = IOB_W18_3;
	pin V24 = IOB_W18_2;
	pin V25 = IOB_W18_10;
	pin V26 = VCCIO6;
	pin V27 = GND;
	pin V28 = IOB_W18_7;
	pin V29 = IOB_W18_4;
	pin V30 = IOB_W18_5;
	pin V31 = IOB_W18_1;
	pin V32 = IOB_W18_0;
	pin W1 = IOB_E14_8;
	pin W2 = IOB_E14_0;
	pin W3 = IOB_E18_8;
	pin W4 = IOB_E18_9;
	pin W5 = IOB_E14_4;
	pin W6 = IOB_E14_2;
	pin W7 = IOB_E18_11;
	pin W8 = IOB_E14_7;
	pin W9 = GND;
	pin W10 = VCCIO3;
	pin W11 = VCCAUX;
	pin W12 = VCC12;
	pin W13 = GND;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = VCCINT;
	pin W17 = VCCINT;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = GND;
	pin W21 = VCC12;
	pin W22 = VCCAUX;
	pin W23 = GND;
	pin W24 = VCCIO6;
	pin W25 = IOB_W14_7;
	pin W26 = IOB_W18_11;
	pin W27 = IOB_W14_2;
	pin W28 = IOB_W14_4;
	pin W29 = IOB_W18_9;
	pin W30 = IOB_W18_8;
	pin W31 = IOB_W14_0;
	pin W32 = IOB_W14_8;
	pin Y1 = IOB_E14_9;
	pin Y2 = IOB_E14_1;
	pin Y3 = VCCIO3;
	pin Y4 = GND;
	pin Y5 = IOB_E14_5;
	pin Y6 = IOB_E14_3;
	pin Y7 = IOB_E14_6;
	pin Y8 = NC;
	pin Y9 = IOB_E9_6;
	pin Y10 = IOB_E9_7;
	pin Y11 = VTT3;
	pin Y12 = GND;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = GND;
	pin Y20 = VCCINT;
	pin Y21 = GND;
	pin Y22 = VTT6;
	pin Y23 = IOB_W9_7;
	pin Y24 = IOB_W9_6;
	pin Y25 = NC;
	pin Y26 = IOB_W14_6;
	pin Y27 = IOB_W14_3;
	pin Y28 = IOB_W14_5;
	pin Y29 = VCCIO6;
	pin Y30 = GND;
	pin Y31 = IOB_W14_1;
	pin Y32 = IOB_W14_9;
	pin AA1 = IOB_E9_1;
	pin AA2 = NC;
	pin AA3 = NC;
	pin AA4 = NC;
	pin AA5 = IOB_E14_11;
	pin AA6 = GND;
	pin AA7 = VCCIO3;
	pin AA8 = NC;
	pin AA9 = IOB_E5_6;
	pin AA10 = IOB_E5_7;
	pin AA11 = VCCAUX;
	pin AA12 = VCCAUX;
	pin AA13 = GND;
	pin AA14 = VCC12;
	pin AA15 = GND;
	pin AA16 = VCC12;
	pin AA17 = VCC12;
	pin AA18 = GND;
	pin AA19 = VCC12;
	pin AA20 = GND;
	pin AA21 = VCCAUX;
	pin AA22 = VCCAUX;
	pin AA23 = IOB_W5_7;
	pin AA24 = IOB_W5_6;
	pin AA25 = NC;
	pin AA26 = GND;
	pin AA27 = VCCIO6;
	pin AA28 = IOB_W14_11;
	pin AA29 = NC;
	pin AA30 = NC;
	pin AA31 = NC;
	pin AA32 = IOB_W9_1;
	pin AB1 = IOB_E9_0;
	pin AB2 = NC;
	pin AB3 = NC;
	pin AB4 = NC;
	pin AB5 = IOB_E14_10;
	pin AB6 = IOB_E9_2;
	pin AB7 = IOB_E5_2;
	pin AB8 = IOB_E5_11;
	pin AB9 = VCCIO3;
	pin AB10 = GND;
	pin AB11 = VCCAUX;
	pin AB12 = VCCAUX;
	pin AB13 = VTT4;
	pin AB14 = VTT4;
	pin AB15 = VCCAUX;
	pin AB16 = VCCAUX;
	pin AB17 = VCCAUX;
	pin AB18 = VCCAUX;
	pin AB19 = VTT5;
	pin AB20 = VTT5;
	pin AB21 = VCCAUX;
	pin AB22 = VCCAUX;
	pin AB23 = VCCIO6;
	pin AB24 = GND;
	pin AB25 = IOB_W5_11;
	pin AB26 = IOB_W5_2;
	pin AB27 = IOB_W9_2;
	pin AB28 = IOB_W14_10;
	pin AB29 = NC;
	pin AB30 = NC;
	pin AB31 = NC;
	pin AB32 = IOB_W9_0;
	pin AC1 = IOB_E5_4;
	pin AC2 = IOB_E9_5;
	pin AC3 = GND;
	pin AC4 = VCCIO3;
	pin AC5 = IOB_E5_0;
	pin AC6 = IOB_E9_3;
	pin AC7 = IOB_E5_3;
	pin AC8 = IOB_E5_10;
	pin AC9 = IOB_E1_6;
	pin AC10 = IOB_E1_10;
	pin AC11 = VCCIO4;
	pin AC12 = IOB_S54_6;
	pin AC13 = NC;
	pin AC14 = GND;
	pin AC15 = VTT4;
	pin AC16 = IOB_S36_7;
	pin AC17 = IOB_S30_10;
	pin AC18 = VTT5;
	pin AC19 = VCCIO5;
	pin AC20 = NC;
	pin AC21 = IOB_S10_10;
	pin AC22 = GND;
	pin AC23 = IOB_W1_10;
	pin AC24 = IOB_W1_6;
	pin AC25 = IOB_W5_10;
	pin AC26 = IOB_W5_3;
	pin AC27 = IOB_W9_3;
	pin AC28 = IOB_W5_0;
	pin AC29 = GND;
	pin AC30 = VCCIO6;
	pin AC31 = IOB_W9_5;
	pin AC32 = IOB_W5_4;
	pin AD1 = IOB_E5_5;
	pin AD2 = IOB_E9_4;
	pin AD3 = IOB_E9_9;
	pin AD4 = IOB_E9_8;
	pin AD5 = IOB_E5_1;
	pin AD6 = VCCIO3;
	pin AD7 = GND;
	pin AD8 = IOB_E1_7;
	pin AD9 = IOB_E1_11;
	pin AD10 = IOB_S66_3;
	pin AD11 = GND;
	pin AD12 = IOB_S54_0;
	pin AD13 = NC;
	pin AD14 = VCCIO4;
	pin AD15 = IOB_S40_11;
	pin AD16 = IOB_S36_6;
	pin AD17 = IOB_S30_11;
	pin AD18 = IOB_S26_6;
	pin AD19 = GND;
	pin AD20 = NC;
	pin AD21 = IOB_S10_11;
	pin AD22 = VCCIO5;
	pin AD23 = IOB_S2_10;
	pin AD24 = IOB_W1_11;
	pin AD25 = IOB_W1_7;
	pin AD26 = VCCIO6;
	pin AD27 = GND;
	pin AD28 = IOB_W5_1;
	pin AD29 = IOB_W9_8;
	pin AD30 = IOB_W9_9;
	pin AD31 = IOB_W9_4;
	pin AD32 = IOB_W5_5;
	pin AE1 = IOB_E1_1;
	pin AE2 = IOB_E1_0;
	pin AE3 = IOB_E5_8;
	pin AE4 = IOB_E5_9;
	pin AE5 = IOB_E9_11;
	pin AE6 = IOB_E1_3;
	pin AE7 = IOB_E1_2;
	pin AE8 = IOB_S66_7;
	pin AE9 = IOB_S66_6;
	pin AE10 = IOB_S66_2;
	pin AE11 = IOB_S58_7;
	pin AE12 = IOB_S54_1;
	pin AE13 = NC;
	pin AE14 = IOB_S48_3;
	pin AE15 = IOB_S40_10;
	pin AE16 = IOB_S36_3;
	pin AE17 = IOB_S34_2;
	pin AE18 = IOB_S26_7;
	pin AE19 = IOB_S22_2;
	pin AE20 = IOB_S18_3;
	pin AE21 = IOB_S18_2;
	pin AE22 = IOB_S10_6;
	pin AE23 = IOB_S2_11;
	pin AE24 = IOB_S2_7;
	pin AE25 = IOB_S2_6;
	pin AE26 = IOB_W1_2;
	pin AE27 = IOB_W1_3;
	pin AE28 = IOB_W9_11;
	pin AE29 = IOB_W5_9;
	pin AE30 = IOB_W5_8;
	pin AE31 = IOB_W1_0;
	pin AE32 = IOB_W1_1;
	pin AF1 = IOB_E1_4;
	pin AF2 = IOB_E1_5;
	pin AF3 = VCCIO3;
	pin AF4 = GND;
	pin AF5 = IOB_E9_10;
	pin AF6 = IOB_S62_11;
	pin AF7 = IOB_S62_7;
	pin AF8 = IOB_S62_6;
	pin AF9 = VCCIO4;
	pin AF10 = IOB_S58_6;
	pin AF11 = IOB_S50_10;
	pin AF12 = GND;
	pin AF13 = NC;
	pin AF14 = IOB_S48_2;
	pin AF15 = VCCIO4;
	pin AF16 = IOB_S36_2;
	pin AF17 = IOB_S34_3;
	pin AF18 = GND;
	pin AF19 = IOB_S22_3;
	pin AF20 = NC;
	pin AF21 = VCCIO5;
	pin AF22 = IOB_S14_3;
	pin AF23 = IOB_S10_7;
	pin AF24 = GND;
	pin AF25 = IOB_S6_3;
	pin AF26 = IOB_S6_2;
	pin AF27 = IOB_S2_2;
	pin AF28 = IOB_W9_10;
	pin AF29 = VCCIO6;
	pin AF30 = GND;
	pin AF31 = IOB_W1_5;
	pin AF32 = IOB_W1_4;
	pin AG1 = IOB_E1_8;
	pin AG2 = IOB_E1_9;
	pin AG3 = NC;
	pin AG4 = NC;
	pin AG5 = IOB_S62_10;
	pin AG6 = NC;
	pin AG7 = IOB_S58_0;
	pin AG8 = IOB_S58_1;
	pin AG9 = GND;
	pin AG10 = NC;
	pin AG11 = NC;
	pin AG12 = VCCIO4;
	pin AG13 = IOB_S44_7;
	pin AG14 = IOB_S44_6;
	pin AG15 = GND;
	pin AG16 = IOB_S36_10;
	pin AG17 = IOB_S30_7;
	pin AG18 = VCCIO5;
	pin AG19 = IOB_S22_11;
	pin AG20 = IOB_S22_10;
	pin AG21 = GND;
	pin AG22 = IOB_S18_6;
	pin AG23 = IOB_S14_2;
	pin AG24 = VCCIO5;
	pin AG25 = IOB_S14_5;
	pin AG26 = IOB_S14_4;
	pin AG27 = NC;
	pin AG28 = IOB_S2_3;
	pin AG29 = NC;
	pin AG30 = NC;
	pin AG31 = IOB_W1_9;
	pin AG32 = IOB_W1_8;
	pin AH1 = PROBE_VCC;
	pin AH2 = PROBE_GND;
	pin AH3 = IOB_S66_11;
	pin AH4 = IOB_S62_1;
	pin AH5 = IOB_S62_0;
	pin AH6 = IOB_S50_7;
	pin AH7 = IOB_S50_6;
	pin AH8 = IOB_S50_3;
	pin AH9 = IOB_S50_2;
	pin AH10 = IOB_S44_11;
	pin AH11 = IOB_S44_10;
	pin AH12 = IOB_S40_7;
	pin AH13 = IOB_S40_6;
	pin AH14 = IOB_S40_3;
	pin AH15 = IOB_S40_2;
	pin AH16 = IOB_S36_11;
	pin AH17 = IOB_S30_6;
	pin AH18 = IOB_S30_3;
	pin AH19 = IOB_S30_2;
	pin AH20 = IOB_S26_11;
	pin AH21 = IOB_S26_10;
	pin AH22 = IOB_S18_7;
	pin AH23 = IOB_S18_10;
	pin AH24 = IOB_S18_11;
	pin AH25 = IOB_S22_6;
	pin AH26 = IOB_S22_7;
	pin AH27 = NC;
	pin AH28 = IOB_S10_3;
	pin AH29 = IOB_S10_2;
	pin AH30 = IOB_S6_9;
	pin AH31 = TEMP_SENSE;
	pin AH32 = XRES;
	pin AJ1 = IOB_S66_8;
	pin AJ2 = IOB_S66_10;
	pin AJ3 = IOB_S66_1;
	pin AJ4 = GND;
	pin AJ5 = IOB_S62_5;
	pin AJ6 = IOB_S58_5;
	pin AJ7 = VCCIO4;
	pin AJ8 = IOB_S50_9;
	pin AJ9 = NC;
	pin AJ10 = GND;
	pin AJ11 = IOB_S50_5;
	pin AJ12 = IOB_S48_1;
	pin AJ13 = VCCIO4;
	pin AJ14 = IOB_S40_9;
	pin AJ15 = IOB_S40_1;
	pin AJ16 = GND;
	pin AJ17 = VCCIO5;
	pin AJ18 = IOB_S30_0;
	pin AJ19 = IOB_S26_4;
	pin AJ20 = GND;
	pin AJ21 = IOB_S22_0;
	pin AJ22 = IOB_S18_4;
	pin AJ23 = VCCIO5;
	pin AJ24 = IOB_S18_0;
	pin AJ25 = NC;
	pin AJ26 = GND;
	pin AJ27 = IOB_S10_4;
	pin AJ28 = IOB_S6_4;
	pin AJ29 = GND;
	pin AJ30 = VCCIO5;
	pin AJ31 = IOB_S6_8;
	pin AJ32 = IOB_S2_0;
	pin AK1 = IOB_S66_9;
	pin AK2 = IOB_S66_5;
	pin AK3 = IOB_S66_0;
	pin AK4 = VCCIO4;
	pin AK5 = IOB_S62_4;
	pin AK6 = IOB_S58_4;
	pin AK7 = GND;
	pin AK8 = IOB_S50_8;
	pin AK9 = NC;
	pin AK10 = VCCIO4;
	pin AK11 = IOB_S50_4;
	pin AK12 = IOB_S48_0;
	pin AK13 = GND;
	pin AK14 = IOB_S40_8;
	pin AK15 = IOB_S40_0;
	pin AK16 = VCCIO4;
	pin AK17 = GND;
	pin AK18 = IOB_S30_1;
	pin AK19 = IOB_S26_5;
	pin AK20 = VCCIO5;
	pin AK21 = IOB_S22_1;
	pin AK22 = IOB_S18_5;
	pin AK23 = GND;
	pin AK24 = IOB_S18_1;
	pin AK25 = NC;
	pin AK26 = VCCIO5;
	pin AK27 = IOB_S10_5;
	pin AK28 = IOB_S6_5;
	pin AK29 = IOB_S6_0;
	pin AK30 = IOB_S2_8;
	pin AK31 = IOB_S2_4;
	pin AK32 = IOB_S2_1;
	pin AL1 = GND;
	pin AL2 = IOB_S66_4;
	pin AL3 = IOB_S62_9;
	pin AL4 = IOB_S62_8;
	pin AL5 = IOB_S54_9;
	pin AL6 = IOB_S54_8;
	pin AL7 = NC;
	pin AL8 = NC;
	pin AL9 = NC;
	pin AL10 = IOB_S50_1;
	pin AL11 = IOB_S50_0;
	pin AL12 = IOB_S44_5;
	pin AL13 = IOB_S44_4;
	pin AL14 = IOB_S36_9;
	pin AL15 = IOB_S36_5;
	pin AL16 = IOB_S36_1;
	pin AL17 = IOB_S34_0;
	pin AL18 = IOB_S30_8;
	pin AL19 = IOB_S30_4;
	pin AL20 = IOB_S22_9;
	pin AL21 = IOB_S22_8;
	pin AL22 = IOB_S18_9;
	pin AL23 = IOB_S18_8;
	pin AL24 = NC;
	pin AL25 = NC;
	pin AL26 = IOB_S14_8;
	pin AL27 = IOB_S10_9;
	pin AL28 = IOB_S10_8;
	pin AL29 = IOB_S6_1;
	pin AL30 = IOB_S2_9;
	pin AL31 = IOB_S2_5;
	pin AL32 = GND;
	pin AM2 = GND;
	pin AM3 = IOB_S58_9;
	pin AM4 = IOB_S58_8;
	pin AM5 = IOB_S54_5;
	pin AM6 = IOB_S54_4;
	pin AM7 = NC;
	pin AM8 = NC;
	pin AM9 = NC;
	pin AM10 = IOB_S44_9;
	pin AM11 = IOB_S44_8;
	pin AM12 = IOB_S40_5;
	pin AM13 = IOB_S40_4;
	pin AM14 = IOB_S36_8;
	pin AM15 = IOB_S36_4;
	pin AM16 = IOB_S36_0;
	pin AM17 = IOB_S34_1;
	pin AM18 = IOB_S30_9;
	pin AM19 = IOB_S30_5;
	pin AM20 = IOB_S26_9;
	pin AM21 = IOB_S26_8;
	pin AM22 = IOB_S22_5;
	pin AM23 = IOB_S22_4;
	pin AM24 = NC;
	pin AM25 = NC;
	pin AM26 = IOB_S14_9;
	pin AM27 = IOB_S14_1;
	pin AM28 = IOB_S14_0;
	pin AM29 = IOB_S10_1;
	pin AM30 = IOB_S10_0;
	pin AM31 = GND;
	pin A_VDDRX01_L = SERDES_N1_CH0_VCCRX;
	pin A_VDDRX01_R = SERDES_N64_CH1_VCCRX;
	pin A_VDDRX23_L = SERDES_N1_CH2_VCCRX;
	pin A_VDDRX23_R = SERDES_N64_CH3_VCCRX;
	pin B_VDDRX01_L = SERDES_N15_CH0_VCCRX;
	pin B_VDDRX01_R = SERDES_N50_CH1_VCCRX;
	pin B_VDDRX23_L = SERDES_N15_CH2_VCCRX;
	pin B_VDDRX23_R = SERDES_N50_CH3_VCCRX;
}

// LFSC3GA25E-FCBGA1152 LFSCM3GA25EP1-FCBGA1152
bond BOND4 {
	kind single;
	pin A2 = GND;
	pin A3 = SERDES_N64_CH0_IN_P;
	pin A4 = SERDES_N64_CH0_OUT_P;
	pin A5 = SERDES_N64_CH1_OUT_P;
	pin A6 = SERDES_N64_CH1_IN_P;
	pin A7 = SERDES_N64_CH2_IN_P;
	pin A8 = SERDES_N64_CH2_OUT_P;
	pin A9 = SERDES_N64_CH3_OUT_P;
	pin A10 = SERDES_N64_CH3_IN_P;
	pin A11 = SERDES_N50_CH0_OUT_P;
	pin A12 = SERDES_N50_CH1_OUT_P;
	pin A13 = SERDES_N50_CH2_OUT_P;
	pin A14 = SERDES_N50_CH3_OUT_P;
	pin A15 = IOB_N44_0;
	pin A16 = IOB_N40_9;
	pin A17 = IOB_N36_1;
	pin A18 = IOB_N30_1;
	pin A19 = IOB_N26_9;
	pin A20 = IOB_N26_1;
	pin A21 = SERDES_N15_CH3_OUT_P;
	pin A22 = SERDES_N15_CH2_OUT_P;
	pin A23 = SERDES_N15_CH1_OUT_P;
	pin A24 = SERDES_N15_CH0_OUT_P;
	pin A25 = SERDES_N1_CH3_IN_P;
	pin A26 = SERDES_N1_CH3_OUT_P;
	pin A27 = SERDES_N1_CH2_OUT_P;
	pin A28 = SERDES_N1_CH2_IN_P;
	pin A29 = SERDES_N1_CH1_IN_P;
	pin A30 = SERDES_N1_CH1_OUT_P;
	pin A31 = SERDES_N1_CH0_OUT_P;
	pin A32 = SERDES_N1_CH0_IN_P;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = CCLK;
	pin B3 = SERDES_N64_CH0_IN_N;
	pin B4 = SERDES_N64_CH0_OUT_N;
	pin B5 = SERDES_N64_CH1_OUT_N;
	pin B6 = SERDES_N64_CH1_IN_N;
	pin B7 = SERDES_N64_CH2_IN_N;
	pin B8 = SERDES_N64_CH2_OUT_N;
	pin B9 = SERDES_N64_CH3_OUT_N;
	pin B10 = SERDES_N64_CH3_IN_N;
	pin B11 = SERDES_N50_CH0_OUT_N;
	pin B12 = SERDES_N50_CH1_OUT_N;
	pin B13 = SERDES_N50_CH2_OUT_N;
	pin B14 = SERDES_N50_CH3_OUT_N;
	pin B15 = IOB_N44_1;
	pin B16 = IOB_N40_8;
	pin B17 = IOB_N36_0;
	pin B18 = IOB_N30_0;
	pin B19 = IOB_N26_8;
	pin B20 = IOB_N26_0;
	pin B21 = SERDES_N15_CH3_OUT_N;
	pin B22 = SERDES_N15_CH2_OUT_N;
	pin B23 = SERDES_N15_CH1_OUT_N;
	pin B24 = SERDES_N15_CH0_OUT_N;
	pin B25 = SERDES_N1_CH3_IN_N;
	pin B26 = SERDES_N1_CH3_OUT_N;
	pin B27 = SERDES_N1_CH2_OUT_N;
	pin B28 = SERDES_N1_CH2_IN_N;
	pin B29 = SERDES_N1_CH1_IN_N;
	pin B30 = SERDES_N1_CH1_OUT_N;
	pin B31 = SERDES_N1_CH0_OUT_N;
	pin B32 = SERDES_N1_CH0_IN_N;
	pin B33 = RESET_B;
	pin B34 = GND;
	pin C1 = TDI;
	pin C2 = VCC_JTAG;
	pin C3 = SERDES_N64_CH0_VCCRX;
	pin C4 = GND;
	pin C5 = GND;
	pin C6 = SERDES_N64_CH1_VCCRX;
	pin C7 = SERDES_N64_CH2_VCCRX;
	pin C8 = GND;
	pin C9 = GND;
	pin C10 = SERDES_N64_CH3_VCCRX;
	pin C11 = GND;
	pin C12 = GND;
	pin C13 = GND;
	pin C14 = GND;
	pin C15 = IOB_N36_9;
	pin C16 = IOB_N36_8;
	pin C17 = GND;
	pin C18 = VCCIO1;
	pin C19 = IOB_N30_8;
	pin C20 = IOB_N30_9;
	pin C21 = GND;
	pin C22 = GND;
	pin C23 = GND;
	pin C24 = GND;
	pin C25 = SERDES_N1_CH3_VCCRX;
	pin C26 = GND;
	pin C27 = GND;
	pin C28 = SERDES_N1_CH2_VCCRX;
	pin C29 = SERDES_N1_CH1_VCCRX;
	pin C30 = GND;
	pin C31 = GND;
	pin C32 = SERDES_N1_CH0_VCCRX;
	pin C33 = INIT_B;
	pin C34 = RDCFG_B;
	pin D1 = TCK;
	pin D2 = IOB_E40_8;
	pin D3 = SERDES_N64_CH0_VCCIB;
	pin D4 = SERDES_N64_CH1_VCCIB;
	pin D5 = SERDES_N64_CH2_VCCIB;
	pin D6 = SERDES_N64_CH3_VCCIB;
	pin D7 = SERDES_N50_CH0_VCCIB;
	pin D8 = SERDES_N50_CH1_VCCIB;
	pin D9 = SERDES_N50_CH2_VCCIB;
	pin D10 = SERDES_N50_CH0_VCCOB;
	pin D11 = SERDES_N50_CH1_VCCOB;
	pin D12 = SERDES_N50_CH2_VCCOB;
	pin D13 = SERDES_N50_CH3_VCCOB;
	pin D14 = IOB_N44_9;
	pin D15 = IOB_N40_5;
	pin D16 = IOB_N40_1;
	pin D17 = VCCIO1;
	pin D18 = GND;
	pin D19 = IOB_N30_5;
	pin D20 = IOB_N22_9;
	pin D21 = IOB_N22_5;
	pin D22 = SERDES_N15_CH3_VCCOB;
	pin D23 = SERDES_N15_CH2_VCCOB;
	pin D24 = SERDES_N15_CH1_VCCOB;
	pin D25 = SERDES_N15_CH0_VCCOB;
	pin D26 = SERDES_N15_CH2_VCCIB;
	pin D27 = SERDES_N15_CH1_VCCIB;
	pin D28 = SERDES_N15_CH0_VCCIB;
	pin D29 = SERDES_N1_CH3_VCCIB;
	pin D30 = SERDES_N1_CH2_VCCIB;
	pin D31 = SERDES_N1_CH1_VCCIB;
	pin D32 = SERDES_N1_CH0_VCCIB;
	pin D33 = IOB_W40_8;
	pin D34 = DONE;
	pin E1 = NC;
	pin E2 = IOB_E40_9;
	pin E3 = VCCIO2;
	pin E4 = GND;
	pin E5 = VCC12;
	pin E6 = VCC12;
	pin E7 = VCC12;
	pin E8 = VCC12;
	pin E9 = SERDES_N50_CH3_VCCIB;
	pin E10 = SERDES_N50_CH0_IN_P;
	pin E11 = SERDES_N50_CH1_IN_P;
	pin E12 = SERDES_N50_CH2_IN_P;
	pin E13 = SERDES_N50_CH3_IN_P;
	pin E14 = IOB_N44_8;
	pin E15 = IOB_N40_4;
	pin E16 = IOB_N40_0;
	pin E17 = IOB_N36_5;
	pin E18 = IOB_N34_1;
	pin E19 = IOB_N30_4;
	pin E20 = IOB_N22_8;
	pin E21 = IOB_N22_4;
	pin E22 = SERDES_N15_CH3_IN_P;
	pin E23 = SERDES_N15_CH2_IN_P;
	pin E24 = SERDES_N15_CH1_IN_P;
	pin E25 = SERDES_N15_CH0_IN_P;
	pin E26 = SERDES_N15_CH3_VCCIB;
	pin E27 = VCC12;
	pin E28 = VCC12;
	pin E29 = VCC12;
	pin E30 = VCC12;
	pin E31 = VCCIO7;
	pin E32 = GND;
	pin E33 = IOB_W40_9;
	pin E34 = NC;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = IOB_E36_0;
	pin F4 = IOB_E40_4;
	pin F5 = IOB_E40_0;
	pin F6 = SERDES_N64_CH0_VCCOB;
	pin F7 = SERDES_N64_CH1_VCCOB;
	pin F8 = SERDES_N64_CH2_VCCOB;
	pin F9 = SERDES_N64_CH3_VCCOB;
	pin F10 = SERDES_N50_CH0_IN_N;
	pin F11 = SERDES_N50_CH1_IN_N;
	pin F12 = SERDES_N50_CH2_IN_N;
	pin F13 = SERDES_N50_CH3_IN_N;
	pin F14 = IOB_N48_1;
	pin F15 = IOB_N44_4;
	pin F16 = VCCIO1;
	pin F17 = IOB_N36_4;
	pin F18 = IOB_N34_0;
	pin F19 = GND;
	pin F20 = IOB_N26_5;
	pin F21 = IOB_N22_1;
	pin F22 = SERDES_N15_CH3_IN_N;
	pin F23 = SERDES_N15_CH2_IN_N;
	pin F24 = SERDES_N15_CH1_IN_N;
	pin F25 = SERDES_N15_CH0_IN_N;
	pin F26 = SERDES_N1_CH3_VCCOB;
	pin F27 = SERDES_N1_CH2_VCCOB;
	pin F28 = SERDES_N1_CH1_VCCOB;
	pin F29 = SERDES_N1_CH0_VCCOB;
	pin F30 = IOB_W40_0;
	pin F31 = IOB_W40_4;
	pin F32 = IOB_W36_0;
	pin F33 = NC;
	pin F34 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = IOB_E36_1;
	pin G4 = IOB_E40_5;
	pin G5 = IOB_E40_1;
	pin G6 = VCCIO2;
	pin G7 = GND;
	pin G8 = SERDES_N64_CLK_P;
	pin G9 = SERDES_N64_RXCLK_P;
	pin G10 = SERDES_N50_CH0_VCCRX;
	pin G11 = SERDES_N50_CH1_VCCRX;
	pin G12 = SERDES_N50_CH2_VCCRX;
	pin G13 = SERDES_N50_CH3_VCCRX;
	pin G14 = IOB_N48_0;
	pin G15 = IOB_N44_5;
	pin G16 = GND;
	pin G17 = IOB_N36_3;
	pin G18 = IOB_N34_3;
	pin G19 = VCCIO1;
	pin G20 = IOB_N26_4;
	pin G21 = IOB_N22_0;
	pin G22 = SERDES_N15_CH3_VCCRX;
	pin G23 = SERDES_N15_CH2_VCCRX;
	pin G24 = SERDES_N15_CH1_VCCRX;
	pin G25 = SERDES_N15_CH0_VCCRX;
	pin G26 = SERDES_N1_RXCLK_P;
	pin G27 = SERDES_N1_CLK_P;
	pin G28 = VCCIO7;
	pin G29 = GND;
	pin G30 = IOB_W40_1;
	pin G31 = IOB_W40_5;
	pin G32 = IOB_W36_1;
	pin G33 = NC;
	pin G34 = NC;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = GND;
	pin H4 = VCCIO2;
	pin H5 = IOB_E36_4;
	pin H6 = IOB_E40_10;
	pin H7 = IOB_E40_2;
	pin H8 = SERDES_N64_CLK_N;
	pin H9 = SERDES_N64_RESP;
	pin H10 = VCC12;
	pin H11 = SERDES_N50_CLK_P;
	pin H12 = SERDES_N50_RXCLK_P;
	pin H13 = IOB_N40_6;
	pin H14 = IOB_N40_10;
	pin H15 = IOB_N36_11;
	pin H16 = IOB_N36_10;
	pin H17 = IOB_N36_2;
	pin H18 = IOB_N34_2;
	pin H19 = IOB_N30_3;
	pin H20 = IOB_N30_2;
	pin H21 = IOB_N26_11;
	pin H22 = IOB_N26_7;
	pin H23 = SERDES_N15_RXCLK_P;
	pin H24 = SERDES_N15_CLK_P;
	pin H25 = VCC12;
	pin H26 = SERDES_N1_RESP;
	pin H27 = SERDES_N1_CLK_N;
	pin H28 = IOB_W40_2;
	pin H29 = IOB_W40_10;
	pin H30 = IOB_W36_4;
	pin H31 = GND;
	pin H32 = VCCIO7;
	pin H33 = NC;
	pin H34 = NC;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = IOB_E36_8;
	pin J4 = IOB_E31_0;
	pin J5 = IOB_E36_5;
	pin J6 = IOB_E40_11;
	pin J7 = IOB_E40_3;
	pin J8 = PROG_B;
	pin J9 = VCCIO1;
	pin J10 = GND;
	pin J11 = SERDES_N50_CLK_N;
	pin J12 = SERDES_N50_RXCLK_N;
	pin J13 = IOB_N40_7;
	pin J14 = IOB_N40_11;
	pin J15 = GND;
	pin J16 = IOB_N40_3;
	pin J17 = IOB_N40_2;
	pin J18 = IOB_N30_11;
	pin J19 = IOB_N30_10;
	pin J20 = VCCIO1;
	pin J21 = IOB_N26_10;
	pin J22 = IOB_N26_6;
	pin J23 = SERDES_N15_RXCLK_N;
	pin J24 = SERDES_N15_CLK_N;
	pin J25 = VCCIO1;
	pin J26 = GND;
	pin J27 = M0;
	pin J28 = IOB_W40_3;
	pin J29 = IOB_W40_11;
	pin J30 = IOB_W36_5;
	pin J31 = IOB_W31_0;
	pin J32 = IOB_W36_8;
	pin J33 = NC;
	pin J34 = NC;
	pin K1 = NC;
	pin K2 = NC;
	pin K3 = IOB_E36_9;
	pin K4 = IOB_E31_1;
	pin K5 = NC;
	pin K6 = GND;
	pin K7 = VCCIO2;
	pin K8 = MPIIRQ_B;
	pin K9 = GND;
	pin K10 = VCC12;
	pin K11 = VCC12;
	pin K12 = VCCIO1;
	pin K13 = IOB_N44_2;
	pin K14 = IOB_N44_3;
	pin K15 = VCCIO1;
	pin K16 = IOB_N44_6;
	pin K17 = IOB_N36_6;
	pin K18 = IOB_N30_7;
	pin K19 = IOB_N22_6;
	pin K20 = GND;
	pin K21 = IOB_N26_3;
	pin K22 = IOB_N26_2;
	pin K23 = GND;
	pin K24 = VCC12;
	pin K25 = VCC12;
	pin K26 = GND;
	pin K27 = M1;
	pin K28 = GND;
	pin K29 = VCCIO7;
	pin K30 = NC;
	pin K31 = IOB_W31_1;
	pin K32 = IOB_W36_9;
	pin K33 = NC;
	pin K34 = NC;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = VCCIO2;
	pin L4 = GND;
	pin L5 = NC;
	pin L6 = IOB_E36_10;
	pin L7 = IOB_E36_6;
	pin L8 = IOB_E31_2;
	pin L9 = TMS;
	pin L10 = VCC12;
	pin L11 = VCC12;
	pin L12 = GND;
	pin L13 = VCC12;
	pin L14 = IOB_N44_10;
	pin L15 = IOB_N44_11;
	pin L16 = IOB_N44_7;
	pin L17 = IOB_N36_7;
	pin L18 = IOB_N30_6;
	pin L19 = IOB_N22_7;
	pin L20 = IOB_N22_10;
	pin L21 = IOB_N22_11;
	pin L22 = VCC12;
	pin L23 = VCCIO1;
	pin L24 = VCC12;
	pin L25 = VCC12;
	pin L26 = M3;
	pin L27 = IOB_W31_2;
	pin L28 = IOB_W36_6;
	pin L29 = IOB_W36_10;
	pin L30 = NC;
	pin L31 = VCCIO7;
	pin L32 = GND;
	pin L33 = NC;
	pin L34 = NC;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = NC;
	pin M5 = NC;
	pin M6 = IOB_E36_11;
	pin M7 = IOB_E36_7;
	pin M8 = IOB_E31_3;
	pin M9 = TDO;
	pin M10 = GND;
	pin M11 = VCCIO2;
	pin M12 = SERDES_N64_VCCAUX25;
	pin M13 = VCCAUX;
	pin M14 = VCCAUX;
	pin M15 = IOB_N48_3;
	pin M16 = IOB_N48_2;
	pin M17 = GND;
	pin M18 = VCCAUX;
	pin M19 = IOB_N22_2;
	pin M20 = IOB_N22_3;
	pin M21 = VCCAUX;
	pin M22 = VCCAUX;
	pin M23 = SERDES_N1_VCCAUX25;
	pin M24 = GND;
	pin M25 = VCCIO7;
	pin M26 = M2;
	pin M27 = IOB_W31_3;
	pin M28 = IOB_W36_7;
	pin M29 = IOB_W36_11;
	pin M30 = NC;
	pin M31 = NC;
	pin M32 = NC;
	pin M33 = NC;
	pin M34 = NC;
	pin N1 = NC;
	pin N2 = NC;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = NC;
	pin N6 = VCCIO2;
	pin N7 = GND;
	pin N8 = NC;
	pin N9 = IOB_E36_3;
	pin N10 = IOB_E40_6;
	pin N11 = VTT2;
	pin N12 = VCCAUX;
	pin N13 = VCCINT;
	pin N14 = VCC12;
	pin N15 = VCC12;
	pin N16 = VCCAUX;
	pin N17 = VCCAUX;
	pin N18 = VCCAUX;
	pin N19 = VCCAUX;
	pin N20 = VCC12;
	pin N21 = VCC12;
	pin N22 = VCCINT;
	pin N23 = VCCAUX;
	pin N24 = VTT7;
	pin N25 = IOB_W40_6;
	pin N26 = IOB_W36_3;
	pin N27 = NC;
	pin N28 = VCCIO7;
	pin N29 = GND;
	pin N30 = NC;
	pin N31 = NC;
	pin N32 = NC;
	pin N33 = NC;
	pin N34 = NC;
	pin P1 = NC;
	pin P2 = IOB_E31_8;
	pin P3 = GND;
	pin P4 = VCCIO2;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = NC;
	pin P9 = IOB_E36_2;
	pin P10 = IOB_E40_7;
	pin P11 = NC;
	pin P12 = VCCAUX;
	pin P13 = VCC12;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = VCCINT;
	pin P18 = VCCINT;
	pin P19 = VCCINT;
	pin P20 = GND;
	pin P21 = VCCINT;
	pin P22 = VCC12;
	pin P23 = VCCAUX;
	pin P24 = NC;
	pin P25 = IOB_W40_7;
	pin P26 = IOB_W36_2;
	pin P27 = NC;
	pin P28 = NC;
	pin P29 = NC;
	pin P30 = NC;
	pin P31 = GND;
	pin P32 = VCCIO7;
	pin P33 = IOB_W31_8;
	pin P34 = NC;
	pin R1 = IOB_E27_8;
	pin R2 = IOB_E31_9;
	pin R3 = IOB_E31_4;
	pin R4 = IOB_E31_5;
	pin R5 = NC;
	pin R6 = NC;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = VCCIO2;
	pin R10 = GND;
	pin R11 = NC;
	pin R12 = VTT2;
	pin R13 = VCC12;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = GND;
	pin R22 = VCC12;
	pin R23 = VTT7;
	pin R24 = NC;
	pin R25 = VCCIO7;
	pin R26 = GND;
	pin R27 = NC;
	pin R28 = NC;
	pin R29 = NC;
	pin R30 = NC;
	pin R31 = IOB_W31_5;
	pin R32 = IOB_W31_4;
	pin R33 = IOB_W31_9;
	pin R34 = IOB_W27_8;
	pin T1 = IOB_E27_9;
	pin T2 = IOB_E22_4;
	pin T3 = IOB_E27_0;
	pin T4 = IOB_E27_1;
	pin T5 = IOB_E27_4;
	pin T6 = GND;
	pin T7 = VCCIO3;
	pin T8 = NC;
	pin T9 = IOB_E31_10;
	pin T10 = NC;
	pin T11 = IOB_E31_7;
	pin T12 = VTT2;
	pin T13 = VCCAUX;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = GND;
	pin T21 = VCCINT;
	pin T22 = VCCAUX;
	pin T23 = VTT7;
	pin T24 = IOB_W31_7;
	pin T25 = NC;
	pin T26 = IOB_W31_10;
	pin T27 = NC;
	pin T28 = GND;
	pin T29 = VCCIO6;
	pin T30 = IOB_W27_4;
	pin T31 = IOB_W27_1;
	pin T32 = IOB_W27_0;
	pin T33 = IOB_W22_4;
	pin T34 = IOB_W27_9;
	pin U1 = IOB_E22_8;
	pin U2 = IOB_E22_5;
	pin U3 = VCCIO3;
	pin U4 = GND;
	pin U5 = IOB_E27_5;
	pin U6 = IOB_E27_2;
	pin U7 = IOB_E27_10;
	pin U8 = IOB_E27_6;
	pin U9 = IOB_E31_11;
	pin U10 = NC;
	pin U11 = IOB_E31_6;
	pin U12 = VCCAUX;
	pin U13 = VCCAUX;
	pin U14 = VCCINT;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCINT;
	pin U22 = VCCAUX;
	pin U23 = GND;
	pin U24 = IOB_W31_6;
	pin U25 = NC;
	pin U26 = IOB_W31_11;
	pin U27 = IOB_W27_6;
	pin U28 = IOB_W27_10;
	pin U29 = IOB_W27_2;
	pin U30 = IOB_W27_5;
	pin U31 = VCCIO6;
	pin U32 = GND;
	pin U33 = IOB_W22_5;
	pin U34 = IOB_W22_8;
	pin V1 = IOB_E22_9;
	pin V2 = IOB_E18_0;
	pin V3 = GND;
	pin V4 = VCCIO3;
	pin V5 = IOB_E22_0;
	pin V6 = IOB_E27_3;
	pin V7 = IOB_E27_11;
	pin V8 = IOB_E27_7;
	pin V9 = IOB_E22_10;
	pin V10 = IOB_E22_6;
	pin V11 = IOB_E18_2;
	pin V12 = GND;
	pin V13 = VCCAUX;
	pin V14 = VCCINT;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCINT;
	pin V22 = VCCAUX;
	pin V23 = VCCAUX;
	pin V24 = IOB_W18_2;
	pin V25 = IOB_W22_6;
	pin V26 = IOB_W22_10;
	pin V27 = IOB_W27_7;
	pin V28 = IOB_W27_11;
	pin V29 = IOB_W27_3;
	pin V30 = IOB_W22_0;
	pin V31 = GND;
	pin V32 = VCCIO6;
	pin V33 = IOB_W18_0;
	pin V34 = IOB_W22_9;
	pin W1 = NC;
	pin W2 = IOB_E18_1;
	pin W3 = NC;
	pin W4 = IOB_E18_4;
	pin W5 = IOB_E22_1;
	pin W6 = VCCIO3;
	pin W7 = GND;
	pin W8 = IOB_E22_2;
	pin W9 = IOB_E22_11;
	pin W10 = IOB_E22_7;
	pin W11 = IOB_E18_3;
	pin W12 = VTT3;
	pin W13 = VCCAUX;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = VCCINT;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = GND;
	pin W21 = VCCINT;
	pin W22 = VCCAUX;
	pin W23 = VTT6;
	pin W24 = IOB_W18_3;
	pin W25 = IOB_W22_7;
	pin W26 = IOB_W22_11;
	pin W27 = IOB_W22_2;
	pin W28 = VCCIO6;
	pin W29 = GND;
	pin W30 = IOB_W22_1;
	pin W31 = IOB_W18_4;
	pin W32 = NC;
	pin W33 = IOB_W18_1;
	pin W34 = NC;
	pin Y1 = NC;
	pin Y2 = IOB_E18_8;
	pin Y3 = NC;
	pin Y4 = IOB_E18_5;
	pin Y5 = NC;
	pin Y6 = IOB_E18_6;
	pin Y7 = IOB_E18_10;
	pin Y8 = IOB_E22_3;
	pin Y9 = GND;
	pin Y10 = VCCIO3;
	pin Y11 = IOB_E14_6;
	pin Y12 = VTT3;
	pin Y13 = VCC12;
	pin Y14 = GND;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = GND;
	pin Y20 = VCCINT;
	pin Y21 = GND;
	pin Y22 = VCC12;
	pin Y23 = VTT6;
	pin Y24 = IOB_W14_6;
	pin Y25 = GND;
	pin Y26 = VCCIO6;
	pin Y27 = IOB_W22_3;
	pin Y28 = IOB_W18_10;
	pin Y29 = IOB_W18_6;
	pin Y30 = NC;
	pin Y31 = IOB_W18_5;
	pin Y32 = NC;
	pin Y33 = IOB_W18_8;
	pin Y34 = NC;
	pin AA1 = NC;
	pin AA2 = IOB_E18_9;
	pin AA3 = VCCIO3;
	pin AA4 = GND;
	pin AA5 = NC;
	pin AA6 = IOB_E18_7;
	pin AA7 = IOB_E18_11;
	pin AA8 = IOB_E14_3;
	pin AA9 = IOB_E14_2;
	pin AA10 = NC;
	pin AA11 = IOB_E14_7;
	pin AA12 = VCCAUX;
	pin AA13 = VCC12;
	pin AA14 = VCCINT;
	pin AA15 = GND;
	pin AA16 = VCCINT;
	pin AA17 = VCCINT;
	pin AA18 = VCCINT;
	pin AA19 = VCCINT;
	pin AA20 = GND;
	pin AA21 = VCCINT;
	pin AA22 = VCC12;
	pin AA23 = VCCAUX;
	pin AA24 = IOB_W14_7;
	pin AA25 = NC;
	pin AA26 = IOB_W14_2;
	pin AA27 = IOB_W14_3;
	pin AA28 = IOB_W18_11;
	pin AA29 = IOB_W18_7;
	pin AA30 = NC;
	pin AA31 = VCCIO6;
	pin AA32 = GND;
	pin AA33 = IOB_W18_9;
	pin AA34 = NC;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = IOB_E14_0;
	pin AB4 = IOB_E14_4;
	pin AB5 = IOB_E14_10;
	pin AB6 = GND;
	pin AB7 = VCCIO3;
	pin AB8 = NC;
	pin AB9 = IOB_E5_7;
	pin AB10 = NC;
	pin AB11 = VTT3;
	pin AB12 = VCCAUX;
	pin AB13 = VCCINT;
	pin AB14 = VCC12;
	pin AB15 = VCC12;
	pin AB16 = VCCAUX;
	pin AB17 = VCCAUX;
	pin AB18 = VCCAUX;
	pin AB19 = VCCAUX;
	pin AB20 = VCC12;
	pin AB21 = VCC12;
	pin AB22 = VCCINT;
	pin AB23 = VCCAUX;
	pin AB24 = VTT6;
	pin AB25 = NC;
	pin AB26 = IOB_W5_7;
	pin AB27 = NC;
	pin AB28 = GND;
	pin AB29 = VCCIO6;
	pin AB30 = IOB_W14_10;
	pin AB31 = IOB_W14_4;
	pin AB32 = IOB_W14_0;
	pin AB33 = NC;
	pin AB34 = NC;
	pin AC1 = NC;
	pin AC2 = NC;
	pin AC3 = IOB_E14_1;
	pin AC4 = IOB_E14_5;
	pin AC5 = IOB_E14_11;
	pin AC6 = IOB_E9_2;
	pin AC7 = IOB_E9_10;
	pin AC8 = NC;
	pin AC9 = IOB_E5_6;
	pin AC10 = VCCIO3;
	pin AC11 = GND;
	pin AC12 = VCCAUX;
	pin AC13 = VCCAUX;
	pin AC14 = VCCAUX;
	pin AC15 = VTT4;
	pin AC16 = VTT4;
	pin AC17 = VCCAUX;
	pin AC18 = GND;
	pin AC19 = VTT5;
	pin AC20 = VTT5;
	pin AC21 = VCCAUX;
	pin AC22 = VCCAUX;
	pin AC23 = VCCAUX;
	pin AC24 = VCCIO6;
	pin AC25 = GND;
	pin AC26 = IOB_W5_6;
	pin AC27 = NC;
	pin AC28 = IOB_W9_10;
	pin AC29 = IOB_W9_2;
	pin AC30 = IOB_W14_11;
	pin AC31 = IOB_W14_5;
	pin AC32 = IOB_W14_1;
	pin AC33 = NC;
	pin AC34 = NC;
	pin AD1 = NC;
	pin AD2 = NC;
	pin AD3 = GND;
	pin AD4 = VCCIO3;
	pin AD5 = NC;
	pin AD6 = IOB_E9_3;
	pin AD7 = IOB_E9_11;
	pin AD8 = IOB_E5_2;
	pin AD9 = IOB_E1_6;
	pin AD10 = IOB_E1_7;
	pin AD11 = IOB_S58_10;
	pin AD12 = VCCIO4;
	pin AD13 = VTT4;
	pin AD14 = IOB_S50_6;
	pin AD15 = IOB_S50_7;
	pin AD16 = IOB_S44_7;
	pin AD17 = IOB_S36_7;
	pin AD18 = IOB_S30_7;
	pin AD19 = IOB_S22_7;
	pin AD20 = IOB_S18_7;
	pin AD21 = IOB_S18_6;
	pin AD22 = VTT5;
	pin AD23 = GND;
	pin AD24 = IOB_S6_10;
	pin AD25 = IOB_W1_7;
	pin AD26 = IOB_W1_6;
	pin AD27 = IOB_W5_2;
	pin AD28 = IOB_W9_11;
	pin AD29 = IOB_W9_3;
	pin AD30 = NC;
	pin AD31 = GND;
	pin AD32 = VCCIO6;
	pin AD33 = NC;
	pin AD34 = NC;
	pin AE1 = IOB_E14_8;
	pin AE2 = NC;
	pin AE3 = NC;
	pin AE4 = IOB_E9_4;
	pin AE5 = NC;
	pin AE6 = VCCIO3;
	pin AE7 = GND;
	pin AE8 = IOB_E5_3;
	pin AE9 = GND;
	pin AE10 = IOB_S62_7;
	pin AE11 = IOB_S58_11;
	pin AE12 = GND;
	pin AE13 = IOB_S50_11;
	pin AE14 = IOB_S50_10;
	pin AE15 = GND;
	pin AE16 = IOB_S44_6;
	pin AE17 = IOB_S36_6;
	pin AE18 = IOB_S30_6;
	pin AE19 = IOB_S22_6;
	pin AE20 = VCCIO5;
	pin AE21 = IOB_S18_3;
	pin AE22 = IOB_S18_2;
	pin AE23 = VCCIO5;
	pin AE24 = IOB_S6_11;
	pin AE25 = IOB_S6_3;
	pin AE26 = VCCIO5;
	pin AE27 = IOB_W5_3;
	pin AE28 = VCCIO6;
	pin AE29 = GND;
	pin AE30 = NC;
	pin AE31 = IOB_W9_4;
	pin AE32 = NC;
	pin AE33 = NC;
	pin AE34 = IOB_W14_8;
	pin AF1 = IOB_E14_9;
	pin AF2 = IOB_E9_0;
	pin AF3 = NC;
	pin AF4 = IOB_E9_5;
	pin AF5 = IOB_E9_6;
	pin AF6 = IOB_E9_7;
	pin AF7 = PROBE_VCC;
	pin AF8 = PROBE_GND;
	pin AF9 = VCCIO4;
	pin AF10 = IOB_S62_6;
	pin AF11 = IOB_S54_7;
	pin AF12 = IOB_S54_6;
	pin AF13 = NC;
	pin AF14 = NC;
	pin AF15 = VCCIO4;
	pin AF16 = IOB_S40_7;
	pin AF17 = IOB_S36_11;
	pin AF18 = IOB_S30_11;
	pin AF19 = IOB_S26_7;
	pin AF20 = GND;
	pin AF21 = NC;
	pin AF22 = NC;
	pin AF23 = IOB_S14_7;
	pin AF24 = IOB_S14_6;
	pin AF25 = IOB_S6_2;
	pin AF26 = GND;
	pin AF27 = TEMP_SENSE;
	pin AF28 = XRES;
	pin AF29 = IOB_W9_7;
	pin AF30 = IOB_W9_6;
	pin AF31 = IOB_W9_5;
	pin AF32 = NC;
	pin AF33 = IOB_W9_0;
	pin AF34 = IOB_W14_9;
	pin AG1 = IOB_E5_4;
	pin AG2 = IOB_E9_1;
	pin AG3 = VCCIO3;
	pin AG4 = GND;
	pin AG5 = IOB_E5_10;
	pin AG6 = IOB_E1_10;
	pin AG7 = IOB_E1_11;
	pin AG8 = IOB_S66_7;
	pin AG9 = IOB_S66_6;
	pin AG10 = IOB_S54_11;
	pin AG11 = IOB_S54_10;
	pin AG12 = IOB_S58_3;
	pin AG13 = IOB_S58_2;
	pin AG14 = IOB_S44_11;
	pin AG15 = IOB_S44_10;
	pin AG16 = IOB_S40_6;
	pin AG17 = IOB_S36_10;
	pin AG18 = IOB_S30_10;
	pin AG19 = IOB_S26_6;
	pin AG20 = IOB_S26_3;
	pin AG21 = IOB_S26_2;
	pin AG22 = IOB_S14_3;
	pin AG23 = IOB_S14_2;
	pin AG24 = IOB_S10_11;
	pin AG25 = IOB_S10_10;
	pin AG26 = IOB_S2_7;
	pin AG27 = IOB_S2_6;
	pin AG28 = IOB_W1_11;
	pin AG29 = IOB_W1_10;
	pin AG30 = IOB_W5_10;
	pin AG31 = VCCIO6;
	pin AG32 = GND;
	pin AG33 = IOB_W9_1;
	pin AG34 = IOB_W5_4;
	pin AH1 = IOB_E5_5;
	pin AH2 = IOB_E9_8;
	pin AH3 = IOB_E5_0;
	pin AH4 = IOB_E1_5;
	pin AH5 = IOB_E5_11;
	pin AH6 = IOB_S66_11;
	pin AH7 = GND;
	pin AH8 = IOB_S66_3;
	pin AH9 = IOB_S66_2;
	pin AH10 = VCCIO4;
	pin AH11 = IOB_S50_3;
	pin AH12 = IOB_S50_2;
	pin AH13 = GND;
	pin AH14 = IOB_S40_11;
	pin AH15 = IOB_S40_10;
	pin AH16 = VCCIO4;
	pin AH17 = IOB_S36_3;
	pin AH18 = IOB_S34_3;
	pin AH19 = GND;
	pin AH20 = IOB_S26_11;
	pin AH21 = IOB_S26_10;
	pin AH22 = VCCIO5;
	pin AH23 = IOB_S18_11;
	pin AH24 = IOB_S18_10;
	pin AH25 = GND;
	pin AH26 = IOB_S2_11;
	pin AH27 = IOB_S2_10;
	pin AH28 = VCCIO5;
	pin AH29 = IOB_S2_2;
	pin AH30 = IOB_W5_11;
	pin AH31 = IOB_W1_5;
	pin AH32 = IOB_W5_0;
	pin AH33 = IOB_W9_8;
	pin AH34 = IOB_W5_5;
	pin AJ1 = NC;
	pin AJ2 = IOB_E9_9;
	pin AJ3 = IOB_E5_1;
	pin AJ4 = IOB_E1_4;
	pin AJ5 = IOB_E1_2;
	pin AJ6 = IOB_S66_10;
	pin AJ7 = VCCIO4;
	pin AJ8 = IOB_S62_3;
	pin AJ9 = IOB_S62_2;
	pin AJ10 = GND;
	pin AJ11 = IOB_S48_3;
	pin AJ12 = IOB_S48_2;
	pin AJ13 = VCCIO4;
	pin AJ14 = IOB_S40_3;
	pin AJ15 = IOB_S40_2;
	pin AJ16 = GND;
	pin AJ17 = IOB_S36_2;
	pin AJ18 = IOB_S34_2;
	pin AJ19 = VCCIO5;
	pin AJ20 = IOB_S30_3;
	pin AJ21 = IOB_S30_2;
	pin AJ22 = GND;
	pin AJ23 = IOB_S22_3;
	pin AJ24 = IOB_S22_2;
	pin AJ25 = VCCIO5;
	pin AJ26 = IOB_S10_3;
	pin AJ27 = IOB_S10_2;
	pin AJ28 = GND;
	pin AJ29 = IOB_S2_3;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W1_4;
	pin AJ32 = IOB_W5_1;
	pin AJ33 = IOB_W9_9;
	pin AJ34 = NC;
	pin AK1 = NC;
	pin AK2 = IOB_E5_8;
	pin AK3 = GND;
	pin AK4 = VCCIO3;
	pin AK5 = IOB_E1_3;
	pin AK6 = IOB_S62_11;
	pin AK7 = IOB_S62_10;
	pin AK8 = IOB_S58_7;
	pin AK9 = IOB_S58_6;
	pin AK10 = IOB_S54_3;
	pin AK11 = IOB_S54_2;
	pin AK12 = IOB_S44_3;
	pin AK13 = IOB_S44_2;
	pin AK14 = IOB_S44_9;
	pin AK15 = IOB_S44_8;
	pin AK16 = IOB_S36_9;
	pin AK17 = IOB_S36_8;
	pin AK18 = IOB_S30_5;
	pin AK19 = IOB_S30_4;
	pin AK20 = IOB_S22_9;
	pin AK21 = IOB_S22_8;
	pin AK22 = IOB_S22_11;
	pin AK23 = IOB_S22_10;
	pin AK24 = IOB_S14_11;
	pin AK25 = IOB_S14_10;
	pin AK26 = IOB_S10_7;
	pin AK27 = IOB_S10_6;
	pin AK28 = IOB_S6_7;
	pin AK29 = IOB_S6_6;
	pin AK30 = IOB_W1_3;
	pin AK31 = GND;
	pin AK32 = VCCIO6;
	pin AK33 = IOB_W5_8;
	pin AK34 = NC;
	pin AL1 = IOB_E1_0;
	pin AL2 = IOB_E5_9;
	pin AL3 = IOB_E1_8;
	pin AL4 = IOB_E1_9;
	pin AL5 = GND;
	pin AL6 = IOB_S62_9;
	pin AL7 = IOB_S62_8;
	pin AL8 = VCCIO4;
	pin AL9 = IOB_S54_5;
	pin AL10 = IOB_S54_4;
	pin AL11 = GND;
	pin AL12 = IOB_S50_1;
	pin AL13 = IOB_S50_0;
	pin AL14 = VCCIO4;
	pin AL15 = IOB_S40_5;
	pin AL16 = IOB_S40_4;
	pin AL17 = GND;
	pin AL18 = VCCIO5;
	pin AL19 = IOB_S26_5;
	pin AL20 = IOB_S26_4;
	pin AL21 = GND;
	pin AL22 = IOB_S18_9;
	pin AL23 = IOB_S18_8;
	pin AL24 = VCCIO5;
	pin AL25 = IOB_S14_1;
	pin AL26 = IOB_S14_0;
	pin AL27 = GND;
	pin AL28 = IOB_S2_9;
	pin AL29 = IOB_S2_8;
	pin AL30 = VCCIO5;
	pin AL31 = IOB_W1_9;
	pin AL32 = IOB_W1_8;
	pin AL33 = IOB_W5_9;
	pin AL34 = IOB_W1_0;
	pin AM1 = IOB_E1_1;
	pin AM2 = IOB_S66_9;
	pin AM3 = IOB_S66_4;
	pin AM4 = IOB_S66_5;
	pin AM5 = VCCIO4;
	pin AM6 = IOB_S62_1;
	pin AM7 = IOB_S62_0;
	pin AM8 = GND;
	pin AM9 = IOB_S50_9;
	pin AM10 = IOB_S50_8;
	pin AM11 = VCCIO4;
	pin AM12 = IOB_S48_1;
	pin AM13 = IOB_S48_0;
	pin AM14 = GND;
	pin AM15 = IOB_S40_1;
	pin AM16 = IOB_S40_0;
	pin AM17 = VCCIO4;
	pin AM18 = GND;
	pin AM19 = IOB_S30_1;
	pin AM20 = IOB_S30_0;
	pin AM21 = VCCIO5;
	pin AM22 = IOB_S22_1;
	pin AM23 = IOB_S22_0;
	pin AM24 = GND;
	pin AM25 = NC;
	pin AM26 = NC;
	pin AM27 = VCCIO5;
	pin AM28 = IOB_S10_1;
	pin AM29 = IOB_S10_0;
	pin AM30 = GND;
	pin AM31 = IOB_S2_5;
	pin AM32 = IOB_S2_4;
	pin AM33 = IOB_S2_0;
	pin AM34 = IOB_W1_1;
	pin AN1 = GND;
	pin AN2 = IOB_S66_8;
	pin AN3 = IOB_S62_5;
	pin AN4 = IOB_S66_1;
	pin AN5 = IOB_S66_0;
	pin AN6 = IOB_S58_5;
	pin AN7 = IOB_S58_4;
	pin AN8 = IOB_S54_9;
	pin AN9 = IOB_S54_8;
	pin AN10 = NC;
	pin AN11 = NC;
	pin AN12 = IOB_S50_5;
	pin AN13 = IOB_S50_4;
	pin AN14 = IOB_S44_5;
	pin AN15 = IOB_S44_4;
	pin AN16 = IOB_S36_5;
	pin AN17 = IOB_S36_4;
	pin AN18 = IOB_S30_9;
	pin AN19 = IOB_S30_8;
	pin AN20 = IOB_S22_5;
	pin AN21 = IOB_S22_4;
	pin AN22 = NC;
	pin AN23 = NC;
	pin AN24 = IOB_S18_1;
	pin AN25 = IOB_S18_0;
	pin AN26 = IOB_S14_5;
	pin AN27 = IOB_S14_4;
	pin AN28 = IOB_S10_9;
	pin AN29 = IOB_S10_8;
	pin AN30 = IOB_S6_5;
	pin AN31 = IOB_S6_4;
	pin AN32 = IOB_S6_0;
	pin AN33 = IOB_S2_1;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = IOB_S62_4;
	pin AP4 = IOB_S58_9;
	pin AP5 = IOB_S58_8;
	pin AP6 = IOB_S58_1;
	pin AP7 = IOB_S58_0;
	pin AP8 = IOB_S54_1;
	pin AP9 = IOB_S54_0;
	pin AP10 = NC;
	pin AP11 = NC;
	pin AP12 = IOB_S44_1;
	pin AP13 = IOB_S44_0;
	pin AP14 = IOB_S40_9;
	pin AP15 = IOB_S40_8;
	pin AP16 = IOB_S36_1;
	pin AP17 = IOB_S36_0;
	pin AP18 = IOB_S34_1;
	pin AP19 = IOB_S34_0;
	pin AP20 = IOB_S26_9;
	pin AP21 = IOB_S26_8;
	pin AP22 = IOB_S26_1;
	pin AP23 = IOB_S26_0;
	pin AP24 = IOB_S18_5;
	pin AP25 = IOB_S18_4;
	pin AP26 = IOB_S14_9;
	pin AP27 = IOB_S14_8;
	pin AP28 = IOB_S10_5;
	pin AP29 = IOB_S10_4;
	pin AP30 = IOB_S6_9;
	pin AP31 = IOB_S6_8;
	pin AP32 = IOB_S6_1;
	pin AP33 = GND;
}

// LFSC3GA40E-FFBGA1020 LFSC3GA40E-FFABGA1020 LFSCM3GA40EP1-FFBGA1020 LFSCM3GA40EP1-FFABGA1020
bond BOND5 {
	kind single;
	pin A2 = GND;
	pin A3 = SERDES_N80_CH0_OUT_P;
	pin A4 = SERDES_N80_CH1_OUT_P;
	pin A5 = SERDES_N80_VCCAUX25;
	pin A6 = SERDES_N80_CH2_OUT_P;
	pin A7 = SERDES_N80_CH3_OUT_P;
	pin A8 = SERDES_N67_CH0_OUT_P;
	pin A9 = SERDES_N67_CH1_OUT_P;
	pin A10 = GND;
	pin A11 = SERDES_N67_CH2_OUT_P;
	pin A12 = SERDES_N67_CH3_OUT_P;
	pin A13 = IOB_N44_8;
	pin A14 = IOB_N44_9;
	pin A15 = IOB_N44_0;
	pin A16 = IOB_N44_1;
	pin A17 = IOB_N40_9;
	pin A18 = IOB_N40_8;
	pin A19 = IOB_N40_1;
	pin A20 = IOB_N40_0;
	pin A21 = SERDES_N14_CH3_OUT_P;
	pin A22 = SERDES_N14_CH2_OUT_P;
	pin A23 = GND;
	pin A24 = SERDES_N14_CH1_OUT_P;
	pin A25 = SERDES_N14_CH0_OUT_P;
	pin A26 = SERDES_N1_CH3_OUT_P;
	pin A27 = SERDES_N1_CH2_OUT_P;
	pin A28 = SERDES_N1_VCCAUX25;
	pin A29 = SERDES_N1_CH1_OUT_P;
	pin A30 = SERDES_N1_CH0_OUT_P;
	pin A31 = GND;
	pin B1 = GND;
	pin B2 = SERDES_N80_CH0_VCCIB;
	pin B3 = SERDES_N80_CH0_OUT_N;
	pin B4 = SERDES_N80_CH1_OUT_N;
	pin B5 = VCC12;
	pin B6 = SERDES_N80_CH2_OUT_N;
	pin B7 = SERDES_N80_CH3_OUT_N;
	pin B8 = SERDES_N67_CH0_OUT_N;
	pin B9 = SERDES_N67_CH1_OUT_N;
	pin B10 = VCC12;
	pin B11 = SERDES_N67_CH2_OUT_N;
	pin B12 = SERDES_N67_CH3_OUT_N;
	pin B13 = IOB_N48_8;
	pin B14 = IOB_N48_9;
	pin B15 = IOB_N44_4;
	pin B16 = IOB_N44_5;
	pin B17 = IOB_N40_5;
	pin B18 = IOB_N40_4;
	pin B19 = IOB_N36_1;
	pin B20 = IOB_N36_0;
	pin B21 = SERDES_N14_CH3_OUT_N;
	pin B22 = SERDES_N14_CH2_OUT_N;
	pin B23 = VCC12;
	pin B24 = SERDES_N14_CH1_OUT_N;
	pin B25 = SERDES_N14_CH0_OUT_N;
	pin B26 = SERDES_N1_CH3_OUT_N;
	pin B27 = SERDES_N1_CH2_OUT_N;
	pin B28 = VCC12;
	pin B29 = SERDES_N1_CH1_OUT_N;
	pin B30 = SERDES_N1_CH0_OUT_N;
	pin B31 = SERDES_N1_CH0_VCCIB;
	pin B32 = GND;
	pin C1 = SERDES_N80_CH0_IN_P;
	pin C2 = SERDES_N80_CH0_IN_N;
	pin C3 = GND;
	pin C4 = GND;
	pin C5 = SERDES_N80_CLK_P;
	pin C6 = GND;
	pin C7 = GND;
	pin C8 = GND;
	pin C9 = GND;
	pin C10 = SERDES_N67_CLK_P;
	pin C11 = GND;
	pin C12 = GND;
	pin C13 = IOB_N52_1;
	pin C14 = IOB_N52_0;
	pin C15 = IOB_N48_5;
	pin C16 = GND;
	pin C17 = VCCIO1;
	pin C18 = IOB_N36_5;
	pin C19 = IOB_N32_8;
	pin C20 = IOB_N32_9;
	pin C21 = GND;
	pin C22 = GND;
	pin C23 = SERDES_N14_CLK_P;
	pin C24 = GND;
	pin C25 = GND;
	pin C26 = GND;
	pin C27 = GND;
	pin C28 = SERDES_N1_CLK_P;
	pin C29 = GND;
	pin C30 = GND;
	pin C31 = SERDES_N1_CH0_IN_N;
	pin C32 = SERDES_N1_CH0_IN_P;
	pin D1 = IOB_E54_4;
	pin D2 = IOB_E54_5;
	pin D3 = SERDES_N80_CH0_VCCOB;
	pin D4 = SERDES_N80_CH1_VCCOB;
	pin D5 = SERDES_N80_CLK_N;
	pin D6 = SERDES_N80_CH2_VCCOB;
	pin D7 = SERDES_N80_CH3_VCCOB;
	pin D8 = SERDES_N67_CH0_VCCOB;
	pin D9 = SERDES_N67_CH1_VCCOB;
	pin D10 = SERDES_N67_CLK_N;
	pin D11 = SERDES_N67_CH2_VCCOB;
	pin D12 = SERDES_N67_CH3_VCCOB;
	pin D13 = IOB_N52_9;
	pin D14 = IOB_N52_8;
	pin D15 = IOB_N48_4;
	pin D16 = VCCIO1;
	pin D17 = GND;
	pin D18 = IOB_N36_4;
	pin D19 = IOB_N32_0;
	pin D20 = IOB_N32_1;
	pin D21 = SERDES_N14_CH3_VCCOB;
	pin D22 = SERDES_N14_CH2_VCCOB;
	pin D23 = SERDES_N14_CLK_N;
	pin D24 = SERDES_N14_CH1_VCCOB;
	pin D25 = SERDES_N14_CH0_VCCOB;
	pin D26 = SERDES_N1_CH3_VCCOB;
	pin D27 = SERDES_N1_CH2_VCCOB;
	pin D28 = SERDES_N1_CLK_N;
	pin D29 = SERDES_N1_CH1_VCCOB;
	pin D30 = SERDES_N1_CH0_VCCOB;
	pin D31 = IOB_W54_5;
	pin D32 = IOB_W54_4;
	pin E1 = IOB_E54_8;
	pin E2 = IOB_E54_9;
	pin E3 = SERDES_N80_CH0_CH1_VCCRX;
	pin E4 = VCC12;
	pin E5 = SERDES_N80_RXCLK_P;
	pin E6 = SERDES_N80_CH2_CH3_VCCRX;
	pin E7 = VCC12;
	pin E8 = SERDES_N67_CH0_CH1_VCCRX;
	pin E9 = VCC12;
	pin E10 = SERDES_N67_RXCLK_P;
	pin E11 = SERDES_N67_CH2_CH3_VCCRX;
	pin E12 = VCC12;
	pin E13 = IOB_N56_9;
	pin E14 = IOB_N56_1;
	pin E15 = IOB_N52_7;
	pin E16 = IOB_N52_6;
	pin E17 = IOB_N32_11;
	pin E18 = IOB_N32_10;
	pin E19 = IOB_N29_1;
	pin E20 = IOB_N25_5;
	pin E21 = VCC12;
	pin E22 = SERDES_N14_CH2_CH3_VCCRX;
	pin E23 = SERDES_N14_RXCLK_P;
	pin E24 = VCC12;
	pin E25 = SERDES_N14_CH0_CH1_VCCRX;
	pin E26 = VCC12;
	pin E27 = SERDES_N1_CH2_CH3_VCCRX;
	pin E28 = SERDES_N1_RXCLK_P;
	pin E29 = VCC12;
	pin E30 = SERDES_N1_CH0_CH1_VCCRX;
	pin E31 = IOB_W54_9;
	pin E32 = IOB_W54_8;
	pin F1 = IOB_E49_0;
	pin F2 = IOB_E49_1;
	pin F3 = GND;
	pin F4 = SERDES_N80_CH1_VCCIB;
	pin F5 = SERDES_N80_RESP;
	pin F6 = SERDES_N80_CH2_IN_P;
	pin F7 = SERDES_N80_CH3_IN_P;
	pin F8 = SERDES_N67_CH0_IN_P;
	pin F9 = GND;
	pin F10 = SERDES_N67_RXCLK_N;
	pin F11 = SERDES_N67_CH2_IN_P;
	pin F12 = SERDES_N67_CH3_IN_P;
	pin F13 = IOB_N56_8;
	pin F14 = IOB_N56_0;
	pin F15 = VCCIO1;
	pin F16 = IOB_N44_6;
	pin F17 = IOB_N40_7;
	pin F18 = GND;
	pin F19 = IOB_N29_0;
	pin F20 = IOB_N25_4;
	pin F21 = SERDES_N14_CH3_IN_P;
	pin F22 = SERDES_N14_CH2_IN_P;
	pin F23 = SERDES_N14_RXCLK_N;
	pin F24 = VCCIO1;
	pin F25 = SERDES_N14_CH0_IN_P;
	pin F26 = SERDES_N1_CH3_IN_P;
	pin F27 = SERDES_N1_CH2_IN_P;
	pin F28 = SERDES_N1_RESP;
	pin F29 = SERDES_N1_CH1_VCCIB;
	pin F30 = GND;
	pin F31 = IOB_W49_1;
	pin F32 = IOB_W49_0;
	pin G1 = IOB_E49_5;
	pin G2 = IOB_E49_4;
	pin G3 = GND;
	pin G4 = VCCIO2;
	pin G5 = SERDES_N80_CH1_IN_P;
	pin G6 = SERDES_N80_CH2_IN_N;
	pin G7 = SERDES_N80_CH3_IN_N;
	pin G8 = SERDES_N67_CH0_IN_N;
	pin G9 = VCCIO1;
	pin G10 = SERDES_N67_CH1_IN_P;
	pin G11 = SERDES_N67_CH2_IN_N;
	pin G12 = SERDES_N67_CH3_IN_N;
	pin G13 = IOB_N56_6;
	pin G14 = IOB_N52_10;
	pin G15 = GND;
	pin G16 = IOB_N44_7;
	pin G17 = IOB_N40_6;
	pin G18 = VCCIO1;
	pin G19 = IOB_N32_2;
	pin G20 = IOB_N29_2;
	pin G21 = SERDES_N14_CH3_IN_N;
	pin G22 = SERDES_N14_CH2_IN_N;
	pin G23 = SERDES_N14_CH1_IN_P;
	pin G24 = GND;
	pin G25 = SERDES_N14_CH0_IN_N;
	pin G26 = SERDES_N1_CH3_IN_N;
	pin G27 = SERDES_N1_CH2_IN_N;
	pin G28 = SERDES_N1_CH1_IN_P;
	pin G29 = GND;
	pin G30 = VCCIO7;
	pin G31 = IOB_W49_4;
	pin G32 = IOB_W49_5;
	pin H1 = IOB_E49_9;
	pin H2 = IOB_E49_8;
	pin H3 = IOB_E45_5;
	pin H4 = IOB_E45_1;
	pin H5 = SERDES_N80_CH1_IN_N;
	pin H6 = SERDES_N80_CH2_VCCIB;
	pin H7 = SERDES_N80_CH3_VCCIB;
	pin H8 = SERDES_N67_CH0_VCCIB;
	pin H9 = SERDES_N67_CH1_VCCIB;
	pin H10 = SERDES_N67_CH1_IN_N;
	pin H11 = SERDES_N67_CH2_VCCIB;
	pin H12 = SERDES_N67_CH3_VCCIB;
	pin H13 = IOB_N56_7;
	pin H14 = IOB_N52_11;
	pin H15 = IOB_N44_11;
	pin H16 = IOB_N44_10;
	pin H17 = IOB_N40_3;
	pin H18 = IOB_N40_2;
	pin H19 = IOB_N32_3;
	pin H20 = IOB_N29_3;
	pin H21 = SERDES_N14_CH3_VCCIB;
	pin H22 = SERDES_N14_CH2_VCCIB;
	pin H23 = SERDES_N14_CH1_IN_N;
	pin H24 = SERDES_N14_CH1_VCCIB;
	pin H25 = SERDES_N14_CH0_VCCIB;
	pin H26 = SERDES_N1_CH3_VCCIB;
	pin H27 = SERDES_N1_CH2_VCCIB;
	pin H28 = SERDES_N1_CH1_IN_N;
	pin H29 = IOB_W45_1;
	pin H30 = IOB_W45_5;
	pin H31 = IOB_W49_8;
	pin H32 = IOB_W49_9;
	pin J1 = IOB_E45_8;
	pin J2 = IOB_E45_9;
	pin J3 = IOB_E45_4;
	pin J4 = IOB_E45_0;
	pin J5 = IOB_E54_10;
	pin J6 = GND;
	pin J7 = VCCIO2;
	pin J8 = IOB_E54_1;
	pin J9 = TDO;
	pin J10 = VCC_JTAG;
	pin J11 = VCCIO1;
	pin J12 = TCK;
	pin J13 = TDI;
	pin J14 = GND;
	pin J15 = IOB_N60_3;
	pin J16 = IOB_N48_1;
	pin J17 = IOB_N36_9;
	pin J18 = IOB_N25_11;
	pin J19 = VCCIO1;
	pin J20 = RDCFG_B;
	pin J21 = RESET_B;
	pin J22 = GND;
	pin J23 = M1;
	pin J24 = M2;
	pin J25 = IOB_W54_1;
	pin J26 = GND;
	pin J27 = VCCIO7;
	pin J28 = IOB_W54_10;
	pin J29 = IOB_W45_0;
	pin J30 = IOB_W45_4;
	pin J31 = IOB_W45_9;
	pin J32 = IOB_W45_8;
	pin K1 = IOB_E41_1;
	pin K2 = IOB_E41_0;
	pin K3 = VCCIO2;
	pin K4 = GND;
	pin K5 = IOB_E54_11;
	pin K6 = IOB_E54_3;
	pin K7 = IOB_E54_2;
	pin K8 = IOB_E54_0;
	pin K9 = TMS;
	pin K10 = CCLK;
	pin K11 = GND;
	pin K12 = PROG_B;
	pin K13 = MPIIRQ_B;
	pin K14 = VCCIO1;
	pin K15 = IOB_N60_2;
	pin K16 = IOB_N48_0;
	pin K17 = IOB_N36_8;
	pin K18 = IOB_N25_10;
	pin K19 = GND;
	pin K20 = DONE;
	pin K21 = INIT_B;
	pin K22 = VCCIO1;
	pin K23 = M0;
	pin K24 = M3;
	pin K25 = IOB_W54_0;
	pin K26 = IOB_W54_2;
	pin K27 = IOB_W54_3;
	pin K28 = IOB_W54_11;
	pin K29 = VCCIO7;
	pin K30 = GND;
	pin K31 = IOB_W41_0;
	pin K32 = IOB_W41_1;
	pin L1 = IOB_E36_4;
	pin L2 = IOB_E36_0;
	pin L3 = IOB_E41_9;
	pin L4 = IOB_E41_5;
	pin L5 = IOB_E49_7;
	pin L6 = IOB_E49_6;
	pin L7 = IOB_E49_3;
	pin L8 = IOB_E49_2;
	pin L9 = GND;
	pin L10 = VCCIO2;
	pin L11 = VCCAUX;
	pin L12 = VCCAUX;
	pin L13 = IOB_N48_7;
	pin L14 = VCCAUX;
	pin L15 = VCCAUX;
	pin L16 = IOB_N44_2;
	pin L17 = IOB_N40_10;
	pin L18 = VCCAUX;
	pin L19 = VCCAUX;
	pin L20 = IOB_N36_10;
	pin L21 = VCCAUX;
	pin L22 = VCCAUX;
	pin L23 = GND;
	pin L24 = VCCIO7;
	pin L25 = IOB_W49_2;
	pin L26 = IOB_W49_3;
	pin L27 = IOB_W49_6;
	pin L28 = IOB_W49_7;
	pin L29 = IOB_W41_5;
	pin L30 = IOB_W41_9;
	pin L31 = IOB_W36_0;
	pin L32 = IOB_W36_4;
	pin M1 = IOB_E36_5;
	pin M2 = IOB_E36_1;
	pin M3 = IOB_E41_8;
	pin M4 = IOB_E41_4;
	pin M5 = IOB_E45_6;
	pin M6 = VCCIO2;
	pin M7 = GND;
	pin M8 = IOB_E45_2;
	pin M9 = IOB_E49_10;
	pin M10 = IOB_E54_6;
	pin M11 = VCCAUX;
	pin M12 = VCCAUX;
	pin M13 = GND;
	pin M14 = VCC12;
	pin M15 = GND;
	pin M16 = VCC12;
	pin M17 = VCC12;
	pin M18 = GND;
	pin M19 = VCC12;
	pin M20 = GND;
	pin M21 = VCCAUX;
	pin M22 = VCCAUX;
	pin M23 = IOB_W54_6;
	pin M24 = IOB_W49_10;
	pin M25 = IOB_W45_2;
	pin M26 = VCCIO7;
	pin M27 = GND;
	pin M28 = IOB_W45_6;
	pin M29 = IOB_W41_4;
	pin M30 = IOB_W41_8;
	pin M31 = IOB_W36_1;
	pin M32 = IOB_W36_5;
	pin N1 = IOB_E36_9;
	pin N2 = IOB_E36_8;
	pin N3 = GND;
	pin N4 = VCCIO2;
	pin N5 = IOB_E45_7;
	pin N6 = IOB_E45_11;
	pin N7 = IOB_E45_10;
	pin N8 = IOB_E45_3;
	pin N9 = IOB_E49_11;
	pin N10 = IOB_E54_7;
	pin N11 = VTT2;
	pin N12 = GND;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = GND;
	pin N22 = VTT7;
	pin N23 = IOB_W54_7;
	pin N24 = IOB_W49_11;
	pin N25 = IOB_W45_3;
	pin N26 = IOB_W45_10;
	pin N27 = IOB_W45_11;
	pin N28 = IOB_W45_7;
	pin N29 = GND;
	pin N30 = VCCIO7;
	pin N31 = IOB_W36_8;
	pin N32 = IOB_W36_9;
	pin P1 = IOB_E32_4;
	pin P2 = IOB_E32_5;
	pin P3 = IOB_E32_0;
	pin P4 = IOB_E32_1;
	pin P5 = IOB_E36_11;
	pin P6 = IOB_E36_10;
	pin P7 = IOB_E41_3;
	pin P8 = IOB_E41_2;
	pin P9 = VCCIO2;
	pin P10 = GND;
	pin P11 = VCCAUX;
	pin P12 = VCC12;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = GND;
	pin P21 = VCC12;
	pin P22 = VCCAUX;
	pin P23 = VCCIO7;
	pin P24 = GND;
	pin P25 = IOB_W41_2;
	pin P26 = IOB_W41_3;
	pin P27 = IOB_W36_10;
	pin P28 = IOB_W36_11;
	pin P29 = IOB_W32_1;
	pin P30 = IOB_W32_0;
	pin P31 = IOB_W32_5;
	pin P32 = IOB_W32_4;
	pin R1 = IOB_E27_1;
	pin R2 = IOB_E27_0;
	pin R3 = IOB_E32_8;
	pin R4 = IOB_E32_9;
	pin R5 = IOB_E32_6;
	pin R6 = GND;
	pin R7 = VCCIO2;
	pin R8 = IOB_E36_6;
	pin R9 = IOB_E36_7;
	pin R10 = VTT2;
	pin R11 = VCCAUX;
	pin R12 = GND;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = GND;
	pin R22 = VCCAUX;
	pin R23 = VTT7;
	pin R24 = IOB_W36_7;
	pin R25 = IOB_W36_6;
	pin R26 = GND;
	pin R27 = VCCIO7;
	pin R28 = IOB_W32_6;
	pin R29 = IOB_W32_9;
	pin R30 = IOB_W32_8;
	pin R31 = IOB_W27_0;
	pin R32 = IOB_W27_1;
	pin T1 = IOB_E27_5;
	pin T2 = IOB_E27_4;
	pin T3 = VCCIO3;
	pin T4 = GND;
	pin T5 = IOB_E32_7;
	pin T6 = IOB_E27_6;
	pin T7 = IOB_E32_11;
	pin T8 = IOB_E32_10;
	pin T9 = IOB_E32_3;
	pin T10 = IOB_E32_2;
	pin T11 = VTT3;
	pin T12 = VCC12;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCC12;
	pin T22 = VTT6;
	pin T23 = IOB_W32_2;
	pin T24 = IOB_W32_3;
	pin T25 = IOB_W32_10;
	pin T26 = IOB_W32_11;
	pin T27 = IOB_W27_6;
	pin T28 = IOB_W32_7;
	pin T29 = VCCIO6;
	pin T30 = GND;
	pin T31 = IOB_W27_4;
	pin T32 = IOB_W27_5;
	pin U1 = IOB_E27_8;
	pin U2 = IOB_E27_9;
	pin U3 = GND;
	pin U4 = VCCIO3;
	pin U5 = IOB_E27_7;
	pin U6 = IOB_E23_6;
	pin U7 = IOB_E27_10;
	pin U8 = IOB_E27_11;
	pin U9 = IOB_E27_3;
	pin U10 = IOB_E27_2;
	pin U11 = VTT3;
	pin U12 = VCC12;
	pin U13 = VCCINT;
	pin U14 = VCCINT;
	pin U15 = GND;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCINT;
	pin U21 = VCC12;
	pin U22 = VTT6;
	pin U23 = IOB_W27_2;
	pin U24 = IOB_W27_3;
	pin U25 = IOB_W27_11;
	pin U26 = IOB_W27_10;
	pin U27 = IOB_W23_6;
	pin U28 = IOB_W27_7;
	pin U29 = GND;
	pin U30 = VCCIO6;
	pin U31 = IOB_W27_9;
	pin U32 = IOB_W27_8;
	pin V1 = IOB_E23_0;
	pin V2 = IOB_E23_1;
	pin V3 = IOB_E23_5;
	pin V4 = IOB_E23_4;
	pin V5 = IOB_E23_7;
	pin V6 = VCCIO3;
	pin V7 = GND;
	pin V8 = IOB_E23_10;
	pin V9 = IOB_E23_2;
	pin V10 = IOB_E23_3;
	pin V11 = VCCAUX;
	pin V12 = GND;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = GND;
	pin V22 = VCCAUX;
	pin V23 = IOB_W23_3;
	pin V24 = IOB_W23_2;
	pin V25 = IOB_W23_10;
	pin V26 = VCCIO6;
	pin V27 = GND;
	pin V28 = IOB_W23_7;
	pin V29 = IOB_W23_4;
	pin V30 = IOB_W23_5;
	pin V31 = IOB_W23_1;
	pin V32 = IOB_W23_0;
	pin W1 = IOB_E19_8;
	pin W2 = IOB_E19_0;
	pin W3 = IOB_E23_8;
	pin W4 = IOB_E23_9;
	pin W5 = IOB_E19_4;
	pin W6 = IOB_E19_2;
	pin W7 = IOB_E23_11;
	pin W8 = IOB_E19_7;
	pin W9 = GND;
	pin W10 = VCCIO3;
	pin W11 = VCCAUX;
	pin W12 = VCC12;
	pin W13 = GND;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = VCCINT;
	pin W17 = VCCINT;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = GND;
	pin W21 = VCC12;
	pin W22 = VCCAUX;
	pin W23 = GND;
	pin W24 = VCCIO6;
	pin W25 = IOB_W19_7;
	pin W26 = IOB_W23_11;
	pin W27 = IOB_W19_2;
	pin W28 = IOB_W19_4;
	pin W29 = IOB_W23_9;
	pin W30 = IOB_W23_8;
	pin W31 = IOB_W19_0;
	pin W32 = IOB_W19_8;
	pin Y1 = IOB_E19_9;
	pin Y2 = IOB_E19_1;
	pin Y3 = VCCIO3;
	pin Y4 = GND;
	pin Y5 = IOB_E19_5;
	pin Y6 = IOB_E19_3;
	pin Y7 = IOB_E19_6;
	pin Y8 = IOB_E14_10;
	pin Y9 = IOB_E10_6;
	pin Y10 = IOB_E10_7;
	pin Y11 = VTT3;
	pin Y12 = GND;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = GND;
	pin Y20 = VCCINT;
	pin Y21 = GND;
	pin Y22 = VTT6;
	pin Y23 = IOB_W10_7;
	pin Y24 = IOB_W10_6;
	pin Y25 = IOB_W14_10;
	pin Y26 = IOB_W19_6;
	pin Y27 = IOB_W19_3;
	pin Y28 = IOB_W19_5;
	pin Y29 = VCCIO6;
	pin Y30 = GND;
	pin Y31 = IOB_W19_1;
	pin Y32 = IOB_W19_9;
	pin AA1 = IOB_E10_1;
	pin AA2 = IOB_E14_5;
	pin AA3 = IOB_E14_1;
	pin AA4 = IOB_E14_0;
	pin AA5 = IOB_E19_11;
	pin AA6 = GND;
	pin AA7 = VCCIO3;
	pin AA8 = IOB_E14_11;
	pin AA9 = IOB_E5_6;
	pin AA10 = IOB_E5_7;
	pin AA11 = VCCAUX;
	pin AA12 = VCCAUX;
	pin AA13 = GND;
	pin AA14 = VCC12;
	pin AA15 = GND;
	pin AA16 = VCC12;
	pin AA17 = VCC12;
	pin AA18 = GND;
	pin AA19 = VCC12;
	pin AA20 = GND;
	pin AA21 = VCCAUX;
	pin AA22 = VCCAUX;
	pin AA23 = IOB_W5_7;
	pin AA24 = IOB_W5_6;
	pin AA25 = IOB_W14_11;
	pin AA26 = GND;
	pin AA27 = VCCIO6;
	pin AA28 = IOB_W19_11;
	pin AA29 = IOB_W14_0;
	pin AA30 = IOB_W14_1;
	pin AA31 = IOB_W14_5;
	pin AA32 = IOB_W10_1;
	pin AB1 = IOB_E10_0;
	pin AB2 = IOB_E14_4;
	pin AB3 = IOB_E14_9;
	pin AB4 = IOB_E14_8;
	pin AB5 = IOB_E19_10;
	pin AB6 = IOB_E10_2;
	pin AB7 = IOB_E5_2;
	pin AB8 = IOB_E5_11;
	pin AB9 = VCCIO3;
	pin AB10 = GND;
	pin AB11 = VCCAUX;
	pin AB12 = VCCAUX;
	pin AB13 = VTT4;
	pin AB14 = VTT4;
	pin AB15 = VCCAUX;
	pin AB16 = VCCAUX;
	pin AB17 = VCCAUX;
	pin AB18 = VCCAUX;
	pin AB19 = VTT5;
	pin AB20 = VTT5;
	pin AB21 = VCCAUX;
	pin AB22 = VCCAUX;
	pin AB23 = VCCIO6;
	pin AB24 = GND;
	pin AB25 = IOB_W5_11;
	pin AB26 = IOB_W5_2;
	pin AB27 = IOB_W10_2;
	pin AB28 = IOB_W19_10;
	pin AB29 = IOB_W14_8;
	pin AB30 = IOB_W14_9;
	pin AB31 = IOB_W14_4;
	pin AB32 = IOB_W10_0;
	pin AC1 = IOB_E5_4;
	pin AC2 = IOB_E10_5;
	pin AC3 = GND;
	pin AC4 = VCCIO3;
	pin AC5 = IOB_E5_0;
	pin AC6 = IOB_E10_3;
	pin AC7 = IOB_E5_3;
	pin AC8 = IOB_E5_10;
	pin AC9 = IOB_E1_6;
	pin AC10 = IOB_E1_10;
	pin AC11 = VCCIO4;
	pin AC12 = IOB_S68_6;
	pin AC13 = IOB_S64_7;
	pin AC14 = GND;
	pin AC15 = VTT4;
	pin AC16 = IOB_S44_7;
	pin AC17 = IOB_S40_6;
	pin AC18 = VTT5;
	pin AC19 = VCCIO5;
	pin AC20 = IOB_S20_6;
	pin AC21 = IOB_S12_10;
	pin AC22 = GND;
	pin AC23 = IOB_W1_10;
	pin AC24 = IOB_W1_6;
	pin AC25 = IOB_W5_10;
	pin AC26 = IOB_W5_3;
	pin AC27 = IOB_W10_3;
	pin AC28 = IOB_W5_0;
	pin AC29 = GND;
	pin AC30 = VCCIO6;
	pin AC31 = IOB_W10_5;
	pin AC32 = IOB_W5_4;
	pin AD1 = IOB_E5_5;
	pin AD2 = IOB_E10_4;
	pin AD3 = IOB_E10_9;
	pin AD4 = IOB_E10_8;
	pin AD5 = IOB_E5_1;
	pin AD6 = VCCIO3;
	pin AD7 = GND;
	pin AD8 = IOB_E1_7;
	pin AD9 = IOB_E1_11;
	pin AD10 = IOB_S80_7;
	pin AD11 = GND;
	pin AD12 = IOB_S68_0;
	pin AD13 = IOB_S64_6;
	pin AD14 = VCCIO4;
	pin AD15 = IOB_S48_11;
	pin AD16 = IOB_S44_6;
	pin AD17 = IOB_S40_7;
	pin AD18 = IOB_S36_2;
	pin AD19 = GND;
	pin AD20 = IOB_S20_7;
	pin AD21 = IOB_S12_11;
	pin AD22 = VCCIO5;
	pin AD23 = IOB_S2_10;
	pin AD24 = IOB_W1_11;
	pin AD25 = IOB_W1_7;
	pin AD26 = VCCIO6;
	pin AD27 = GND;
	pin AD28 = IOB_W5_1;
	pin AD29 = IOB_W10_8;
	pin AD30 = IOB_W10_9;
	pin AD31 = IOB_W10_4;
	pin AD32 = IOB_W5_5;
	pin AE1 = IOB_E1_1;
	pin AE2 = IOB_E1_0;
	pin AE3 = IOB_E5_8;
	pin AE4 = IOB_E5_9;
	pin AE5 = IOB_E10_11;
	pin AE6 = IOB_E1_3;
	pin AE7 = IOB_E1_2;
	pin AE8 = IOB_S80_11;
	pin AE9 = IOB_S80_10;
	pin AE10 = IOB_S80_6;
	pin AE11 = IOB_S72_11;
	pin AE12 = IOB_S68_1;
	pin AE13 = IOB_S60_3;
	pin AE14 = IOB_S52_11;
	pin AE15 = IOB_S48_10;
	pin AE16 = IOB_S44_3;
	pin AE17 = IOB_S40_10;
	pin AE18 = IOB_S36_3;
	pin AE19 = IOB_S32_2;
	pin AE20 = IOB_S24_3;
	pin AE21 = IOB_S24_2;
	pin AE22 = IOB_S12_2;
	pin AE23 = IOB_S2_11;
	pin AE24 = IOB_S2_7;
	pin AE25 = IOB_S2_6;
	pin AE26 = IOB_W1_2;
	pin AE27 = IOB_W1_3;
	pin AE28 = IOB_W10_11;
	pin AE29 = IOB_W5_9;
	pin AE30 = IOB_W5_8;
	pin AE31 = IOB_W1_0;
	pin AE32 = IOB_W1_1;
	pin AF1 = IOB_E1_4;
	pin AF2 = IOB_E1_5;
	pin AF3 = VCCIO3;
	pin AF4 = GND;
	pin AF5 = IOB_E10_10;
	pin AF6 = IOB_S80_3;
	pin AF7 = IOB_S76_11;
	pin AF8 = IOB_S76_10;
	pin AF9 = VCCIO4;
	pin AF10 = IOB_S72_10;
	pin AF11 = IOB_S64_10;
	pin AF12 = GND;
	pin AF13 = IOB_S60_2;
	pin AF14 = IOB_S52_10;
	pin AF15 = VCCIO4;
	pin AF16 = IOB_S44_2;
	pin AF17 = IOB_S40_11;
	pin AF18 = GND;
	pin AF19 = IOB_S32_3;
	pin AF20 = IOB_S24_10;
	pin AF21 = VCCIO5;
	pin AF22 = IOB_S16_3;
	pin AF23 = IOB_S12_3;
	pin AF24 = GND;
	pin AF25 = IOB_S6_3;
	pin AF26 = IOB_S6_2;
	pin AF27 = IOB_S2_2;
	pin AF28 = IOB_W10_10;
	pin AF29 = VCCIO6;
	pin AF30 = GND;
	pin AF31 = IOB_W1_5;
	pin AF32 = IOB_W1_4;
	pin AG1 = IOB_E1_8;
	pin AG2 = IOB_E1_9;
	pin AG3 = IOB_E14_6;
	pin AG4 = IOB_E14_7;
	pin AG5 = IOB_S80_2;
	pin AG6 = IOB_S60_6;
	pin AG7 = IOB_S72_4;
	pin AG8 = IOB_S72_5;
	pin AG9 = GND;
	pin AG10 = IOB_S60_10;
	pin AG11 = IOB_S60_11;
	pin AG12 = VCCIO4;
	pin AG13 = IOB_S52_3;
	pin AG14 = IOB_S52_2;
	pin AG15 = GND;
	pin AG16 = IOB_S44_10;
	pin AG17 = IOB_S40_3;
	pin AG18 = VCCIO5;
	pin AG19 = IOB_S32_11;
	pin AG20 = IOB_S32_10;
	pin AG21 = GND;
	pin AG22 = IOB_S28_6;
	pin AG23 = IOB_S16_2;
	pin AG24 = VCCIO5;
	pin AG25 = IOB_S16_9;
	pin AG26 = IOB_S16_8;
	pin AG27 = IOB_S24_6;
	pin AG28 = IOB_S2_3;
	pin AG29 = IOB_W14_7;
	pin AG30 = IOB_W14_6;
	pin AG31 = IOB_W1_9;
	pin AG32 = IOB_W1_8;
	pin AH1 = PROBE_VCC;
	pin AH2 = PROBE_GND;
	pin AH3 = IOB_S84_3;
	pin AH4 = IOB_S76_5;
	pin AH5 = IOB_S76_4;
	pin AH6 = IOB_S56_7;
	pin AH7 = IOB_S56_6;
	pin AH8 = IOB_S56_3;
	pin AH9 = IOB_S56_2;
	pin AH10 = IOB_S52_7;
	pin AH11 = IOB_S52_6;
	pin AH12 = IOB_S48_7;
	pin AH13 = IOB_S48_6;
	pin AH14 = IOB_S48_3;
	pin AH15 = IOB_S48_2;
	pin AH16 = IOB_S44_11;
	pin AH17 = IOB_S40_2;
	pin AH18 = IOB_S36_11;
	pin AH19 = IOB_S36_10;
	pin AH20 = IOB_S36_7;
	pin AH21 = IOB_S36_6;
	pin AH22 = IOB_S28_7;
	pin AH23 = IOB_S28_10;
	pin AH24 = IOB_S28_11;
	pin AH25 = IOB_S32_6;
	pin AH26 = IOB_S32_7;
	pin AH27 = IOB_S24_7;
	pin AH28 = IOB_S10_3;
	pin AH29 = IOB_S10_2;
	pin AH30 = IOB_S6_9;
	pin AH31 = TEMP_SENSE;
	pin AH32 = XRES;
	pin AJ1 = IOB_S84_0;
	pin AJ2 = IOB_S84_2;
	pin AJ3 = IOB_S80_5;
	pin AJ4 = GND;
	pin AJ5 = IOB_S76_9;
	pin AJ6 = IOB_S72_9;
	pin AJ7 = VCCIO4;
	pin AJ8 = IOB_S64_9;
	pin AJ9 = IOB_S60_9;
	pin AJ10 = GND;
	pin AJ11 = IOB_S56_5;
	pin AJ12 = IOB_S52_9;
	pin AJ13 = VCCIO4;
	pin AJ14 = IOB_S48_9;
	pin AJ15 = IOB_S48_1;
	pin AJ16 = GND;
	pin AJ17 = VCCIO5;
	pin AJ18 = IOB_S36_8;
	pin AJ19 = IOB_S36_0;
	pin AJ20 = GND;
	pin AJ21 = IOB_S32_0;
	pin AJ22 = IOB_S28_4;
	pin AJ23 = VCCIO5;
	pin AJ24 = IOB_S24_0;
	pin AJ25 = IOB_S20_0;
	pin AJ26 = GND;
	pin AJ27 = IOB_S12_0;
	pin AJ28 = IOB_S6_4;
	pin AJ29 = GND;
	pin AJ30 = VCCIO5;
	pin AJ31 = IOB_S6_8;
	pin AJ32 = IOB_S2_0;
	pin AK1 = IOB_S84_1;
	pin AK2 = IOB_S80_9;
	pin AK3 = IOB_S80_4;
	pin AK4 = VCCIO4;
	pin AK5 = IOB_S76_8;
	pin AK6 = IOB_S72_8;
	pin AK7 = GND;
	pin AK8 = IOB_S64_8;
	pin AK9 = IOB_S60_8;
	pin AK10 = VCCIO4;
	pin AK11 = IOB_S56_4;
	pin AK12 = IOB_S52_8;
	pin AK13 = GND;
	pin AK14 = IOB_S48_8;
	pin AK15 = IOB_S48_0;
	pin AK16 = VCCIO4;
	pin AK17 = GND;
	pin AK18 = IOB_S36_9;
	pin AK19 = IOB_S36_1;
	pin AK20 = VCCIO5;
	pin AK21 = IOB_S32_1;
	pin AK22 = IOB_S28_5;
	pin AK23 = GND;
	pin AK24 = IOB_S24_1;
	pin AK25 = IOB_S20_1;
	pin AK26 = VCCIO5;
	pin AK27 = IOB_S12_1;
	pin AK28 = IOB_S6_5;
	pin AK29 = IOB_S6_0;
	pin AK30 = IOB_S2_8;
	pin AK31 = IOB_S2_4;
	pin AK32 = IOB_S2_1;
	pin AL1 = GND;
	pin AL2 = IOB_S80_8;
	pin AL3 = IOB_S80_1;
	pin AL4 = IOB_S80_0;
	pin AL5 = IOB_S72_1;
	pin AL6 = IOB_S72_0;
	pin AL7 = IOB_S64_5;
	pin AL8 = IOB_S60_5;
	pin AL9 = IOB_S60_4;
	pin AL10 = IOB_S56_1;
	pin AL11 = IOB_S56_0;
	pin AL12 = IOB_S52_1;
	pin AL13 = IOB_S52_0;
	pin AL14 = IOB_S44_9;
	pin AL15 = IOB_S44_5;
	pin AL16 = IOB_S44_1;
	pin AL17 = IOB_S40_8;
	pin AL18 = IOB_S40_4;
	pin AL19 = IOB_S40_0;
	pin AL20 = IOB_S32_9;
	pin AL21 = IOB_S32_8;
	pin AL22 = IOB_S28_9;
	pin AL23 = IOB_S28_8;
	pin AL24 = IOB_S24_5;
	pin AL25 = IOB_S24_4;
	pin AL26 = IOB_S20_4;
	pin AL27 = IOB_S12_9;
	pin AL28 = IOB_S12_8;
	pin AL29 = IOB_S6_1;
	pin AL30 = IOB_S2_9;
	pin AL31 = IOB_S2_5;
	pin AL32 = GND;
	pin AM2 = GND;
	pin AM3 = IOB_S76_1;
	pin AM4 = IOB_S76_0;
	pin AM5 = IOB_S68_5;
	pin AM6 = IOB_S68_4;
	pin AM7 = IOB_S64_4;
	pin AM8 = IOB_S60_1;
	pin AM9 = IOB_S60_0;
	pin AM10 = IOB_S52_5;
	pin AM11 = IOB_S52_4;
	pin AM12 = IOB_S48_5;
	pin AM13 = IOB_S48_4;
	pin AM14 = IOB_S44_8;
	pin AM15 = IOB_S44_4;
	pin AM16 = IOB_S44_0;
	pin AM17 = IOB_S40_9;
	pin AM18 = IOB_S40_5;
	pin AM19 = IOB_S40_1;
	pin AM20 = IOB_S36_5;
	pin AM21 = IOB_S36_4;
	pin AM22 = IOB_S32_5;
	pin AM23 = IOB_S32_4;
	pin AM24 = IOB_S24_9;
	pin AM25 = IOB_S24_8;
	pin AM26 = IOB_S20_5;
	pin AM27 = IOB_S16_1;
	pin AM28 = IOB_S16_0;
	pin AM29 = IOB_S10_1;
	pin AM30 = IOB_S10_0;
	pin AM31 = GND;
	pin A_VDDRX01_L = SERDES_N1_CH0_VCCRX;
	pin A_VDDRX01_R = SERDES_N80_CH1_VCCRX;
	pin A_VDDRX23_L = SERDES_N1_CH2_VCCRX;
	pin A_VDDRX23_R = SERDES_N80_CH3_VCCRX;
	pin B_VDDRX01_L = SERDES_N14_CH0_VCCRX;
	pin B_VDDRX01_R = SERDES_N67_CH1_VCCRX;
	pin B_VDDRX23_L = SERDES_N14_CH2_VCCRX;
	pin B_VDDRX23_R = SERDES_N67_CH3_VCCRX;
}

// LFSC3GA40E-FCBGA1152 LFSC3GA40E-FFBGA1152 LFSCM3GA40EP1-FCBGA1152 LFSCM3GA40EP1-FFBGA1152
bond BOND6 {
	kind single;
	pin A2 = GND;
	pin A3 = SERDES_N80_CH0_IN_P;
	pin A4 = SERDES_N80_CH0_OUT_P;
	pin A5 = SERDES_N80_CH1_OUT_P;
	pin A6 = SERDES_N80_CH1_IN_P;
	pin A7 = SERDES_N80_CH2_IN_P;
	pin A8 = SERDES_N80_CH2_OUT_P;
	pin A9 = SERDES_N80_CH3_OUT_P;
	pin A10 = SERDES_N80_CH3_IN_P;
	pin A11 = SERDES_N67_CH0_OUT_P;
	pin A12 = SERDES_N67_CH1_OUT_P;
	pin A13 = SERDES_N67_CH2_OUT_P;
	pin A14 = SERDES_N67_CH3_OUT_P;
	pin A15 = IOB_N52_0;
	pin A16 = IOB_N48_9;
	pin A17 = IOB_N44_1;
	pin A18 = IOB_N36_9;
	pin A19 = IOB_N36_5;
	pin A20 = IOB_N32_9;
	pin A21 = SERDES_N14_CH3_OUT_P;
	pin A22 = SERDES_N14_CH2_OUT_P;
	pin A23 = SERDES_N14_CH1_OUT_P;
	pin A24 = SERDES_N14_CH0_OUT_P;
	pin A25 = SERDES_N1_CH3_IN_P;
	pin A26 = SERDES_N1_CH3_OUT_P;
	pin A27 = SERDES_N1_CH2_OUT_P;
	pin A28 = SERDES_N1_CH2_IN_P;
	pin A29 = SERDES_N1_CH1_IN_P;
	pin A30 = SERDES_N1_CH1_OUT_P;
	pin A31 = SERDES_N1_CH0_OUT_P;
	pin A32 = SERDES_N1_CH0_IN_P;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = CCLK;
	pin B3 = SERDES_N80_CH0_IN_N;
	pin B4 = SERDES_N80_CH0_OUT_N;
	pin B5 = SERDES_N80_CH1_OUT_N;
	pin B6 = SERDES_N80_CH1_IN_N;
	pin B7 = SERDES_N80_CH2_IN_N;
	pin B8 = SERDES_N80_CH2_OUT_N;
	pin B9 = SERDES_N80_CH3_OUT_N;
	pin B10 = SERDES_N80_CH3_IN_N;
	pin B11 = SERDES_N67_CH0_OUT_N;
	pin B12 = SERDES_N67_CH1_OUT_N;
	pin B13 = SERDES_N67_CH2_OUT_N;
	pin B14 = SERDES_N67_CH3_OUT_N;
	pin B15 = IOB_N52_1;
	pin B16 = IOB_N48_8;
	pin B17 = IOB_N44_0;
	pin B18 = IOB_N36_8;
	pin B19 = IOB_N36_4;
	pin B20 = IOB_N32_8;
	pin B21 = SERDES_N14_CH3_OUT_N;
	pin B22 = SERDES_N14_CH2_OUT_N;
	pin B23 = SERDES_N14_CH1_OUT_N;
	pin B24 = SERDES_N14_CH0_OUT_N;
	pin B25 = SERDES_N1_CH3_IN_N;
	pin B26 = SERDES_N1_CH3_OUT_N;
	pin B27 = SERDES_N1_CH2_OUT_N;
	pin B28 = SERDES_N1_CH2_IN_N;
	pin B29 = SERDES_N1_CH1_IN_N;
	pin B30 = SERDES_N1_CH1_OUT_N;
	pin B31 = SERDES_N1_CH0_OUT_N;
	pin B32 = SERDES_N1_CH0_IN_N;
	pin B33 = RESET_B;
	pin B34 = GND;
	pin C1 = TDI;
	pin C2 = VCC_JTAG;
	pin C3 = SERDES_N80_CH0_VCCRX;
	pin C4 = GND;
	pin C5 = GND;
	pin C6 = SERDES_N80_CH1_VCCRX;
	pin C7 = SERDES_N80_CH2_VCCRX;
	pin C8 = GND;
	pin C9 = GND;
	pin C10 = SERDES_N80_CH3_VCCRX;
	pin C11 = GND;
	pin C12 = GND;
	pin C13 = GND;
	pin C14 = GND;
	pin C15 = IOB_N44_9;
	pin C16 = IOB_N44_8;
	pin C17 = GND;
	pin C18 = VCCIO1;
	pin C19 = IOB_N40_4;
	pin C20 = IOB_N40_5;
	pin C21 = GND;
	pin C22 = GND;
	pin C23 = GND;
	pin C24 = GND;
	pin C25 = SERDES_N1_CH3_VCCRX;
	pin C26 = GND;
	pin C27 = GND;
	pin C28 = SERDES_N1_CH2_VCCRX;
	pin C29 = SERDES_N1_CH1_VCCRX;
	pin C30 = GND;
	pin C31 = GND;
	pin C32 = SERDES_N1_CH0_VCCRX;
	pin C33 = INIT_B;
	pin C34 = RDCFG_B;
	pin D1 = TCK;
	pin D2 = IOB_E54_8;
	pin D3 = SERDES_N80_CH0_VCCIB;
	pin D4 = SERDES_N80_CH1_VCCIB;
	pin D5 = SERDES_N80_CH2_VCCIB;
	pin D6 = SERDES_N80_CH3_VCCIB;
	pin D7 = SERDES_N67_CH0_VCCIB;
	pin D8 = SERDES_N67_CH1_VCCIB;
	pin D9 = SERDES_N67_CH2_VCCIB;
	pin D10 = SERDES_N67_CH0_VCCOB;
	pin D11 = SERDES_N67_CH1_VCCOB;
	pin D12 = SERDES_N67_CH2_VCCOB;
	pin D13 = SERDES_N67_CH3_VCCOB;
	pin D14 = IOB_N56_1;
	pin D15 = IOB_N48_5;
	pin D16 = IOB_N48_1;
	pin D17 = VCCIO1;
	pin D18 = GND;
	pin D19 = IOB_N40_1;
	pin D20 = IOB_N32_1;
	pin D21 = IOB_N29_1;
	pin D22 = SERDES_N14_CH3_VCCOB;
	pin D23 = SERDES_N14_CH2_VCCOB;
	pin D24 = SERDES_N14_CH1_VCCOB;
	pin D25 = SERDES_N14_CH0_VCCOB;
	pin D26 = SERDES_N14_CH2_VCCIB;
	pin D27 = SERDES_N14_CH1_VCCIB;
	pin D28 = SERDES_N14_CH0_VCCIB;
	pin D29 = SERDES_N1_CH3_VCCIB;
	pin D30 = SERDES_N1_CH2_VCCIB;
	pin D31 = SERDES_N1_CH1_VCCIB;
	pin D32 = SERDES_N1_CH0_VCCIB;
	pin D33 = IOB_W54_8;
	pin D34 = DONE;
	pin E1 = NC;
	pin E2 = IOB_E54_9;
	pin E3 = VCCIO2;
	pin E4 = GND;
	pin E5 = VCC12;
	pin E6 = VCC12;
	pin E7 = VCC12;
	pin E8 = VCC12;
	pin E9 = SERDES_N67_CH3_VCCIB;
	pin E10 = SERDES_N67_CH0_IN_P;
	pin E11 = SERDES_N67_CH1_IN_P;
	pin E12 = SERDES_N67_CH2_IN_P;
	pin E13 = SERDES_N67_CH3_IN_P;
	pin E14 = IOB_N56_0;
	pin E15 = IOB_N48_4;
	pin E16 = IOB_N48_0;
	pin E17 = IOB_N44_5;
	pin E18 = IOB_N40_9;
	pin E19 = IOB_N40_0;
	pin E20 = IOB_N32_0;
	pin E21 = IOB_N29_0;
	pin E22 = SERDES_N14_CH3_IN_P;
	pin E23 = SERDES_N14_CH2_IN_P;
	pin E24 = SERDES_N14_CH1_IN_P;
	pin E25 = SERDES_N14_CH0_IN_P;
	pin E26 = SERDES_N14_CH3_VCCIB;
	pin E27 = VCC12;
	pin E28 = VCC12;
	pin E29 = VCC12;
	pin E30 = VCC12;
	pin E31 = VCCIO7;
	pin E32 = GND;
	pin E33 = IOB_W54_9;
	pin E34 = NC;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = IOB_E49_0;
	pin F4 = IOB_E54_4;
	pin F5 = IOB_E54_0;
	pin F6 = SERDES_N80_CH0_VCCOB;
	pin F7 = SERDES_N80_CH1_VCCOB;
	pin F8 = SERDES_N80_CH2_VCCOB;
	pin F9 = SERDES_N80_CH3_VCCOB;
	pin F10 = SERDES_N67_CH0_IN_N;
	pin F11 = SERDES_N67_CH1_IN_N;
	pin F12 = SERDES_N67_CH2_IN_N;
	pin F13 = SERDES_N67_CH3_IN_N;
	pin F14 = IOB_N56_9;
	pin F15 = IOB_N52_8;
	pin F16 = VCCIO1;
	pin F17 = IOB_N44_4;
	pin F18 = IOB_N40_8;
	pin F19 = GND;
	pin F20 = IOB_N36_1;
	pin F21 = IOB_N25_5;
	pin F22 = SERDES_N14_CH3_IN_N;
	pin F23 = SERDES_N14_CH2_IN_N;
	pin F24 = SERDES_N14_CH1_IN_N;
	pin F25 = SERDES_N14_CH0_IN_N;
	pin F26 = SERDES_N1_CH3_VCCOB;
	pin F27 = SERDES_N1_CH2_VCCOB;
	pin F28 = SERDES_N1_CH1_VCCOB;
	pin F29 = SERDES_N1_CH0_VCCOB;
	pin F30 = IOB_W54_0;
	pin F31 = IOB_W54_4;
	pin F32 = IOB_W49_0;
	pin F33 = NC;
	pin F34 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = IOB_E49_1;
	pin G4 = IOB_E54_5;
	pin G5 = IOB_E54_1;
	pin G6 = VCCIO2;
	pin G7 = GND;
	pin G8 = SERDES_N80_CLK_P;
	pin G9 = SERDES_N80_RXCLK_P;
	pin G10 = SERDES_N67_CH0_VCCRX;
	pin G11 = SERDES_N67_CH1_VCCRX;
	pin G12 = SERDES_N67_CH2_VCCRX;
	pin G13 = SERDES_N67_CH3_VCCRX;
	pin G14 = IOB_N56_8;
	pin G15 = IOB_N52_9;
	pin G16 = GND;
	pin G17 = IOB_N44_3;
	pin G18 = IOB_N40_11;
	pin G19 = VCCIO1;
	pin G20 = IOB_N36_0;
	pin G21 = IOB_N25_4;
	pin G22 = SERDES_N14_CH3_VCCRX;
	pin G23 = SERDES_N14_CH2_VCCRX;
	pin G24 = SERDES_N14_CH1_VCCRX;
	pin G25 = SERDES_N14_CH0_VCCRX;
	pin G26 = SERDES_N1_RXCLK_P;
	pin G27 = SERDES_N1_CLK_P;
	pin G28 = VCCIO7;
	pin G29 = GND;
	pin G30 = IOB_W54_1;
	pin G31 = IOB_W54_5;
	pin G32 = IOB_W49_1;
	pin G33 = NC;
	pin G34 = NC;
	pin H1 = NC;
	pin H2 = IOB_E45_4;
	pin H3 = GND;
	pin H4 = VCCIO2;
	pin H5 = IOB_E49_4;
	pin H6 = IOB_E54_10;
	pin H7 = IOB_E54_2;
	pin H8 = SERDES_N80_CLK_N;
	pin H9 = SERDES_N80_RESP;
	pin H10 = VCC12;
	pin H11 = SERDES_N67_CLK_P;
	pin H12 = SERDES_N67_RXCLK_P;
	pin H13 = IOB_N48_6;
	pin H14 = IOB_N48_10;
	pin H15 = IOB_N44_11;
	pin H16 = IOB_N44_10;
	pin H17 = IOB_N44_2;
	pin H18 = IOB_N40_10;
	pin H19 = IOB_N36_11;
	pin H20 = IOB_N36_10;
	pin H21 = IOB_N36_7;
	pin H22 = IOB_N36_3;
	pin H23 = SERDES_N14_RXCLK_P;
	pin H24 = SERDES_N14_CLK_P;
	pin H25 = VCC12;
	pin H26 = SERDES_N1_RESP;
	pin H27 = SERDES_N1_CLK_N;
	pin H28 = IOB_W54_2;
	pin H29 = IOB_W54_10;
	pin H30 = IOB_W49_4;
	pin H31 = GND;
	pin H32 = VCCIO7;
	pin H33 = IOB_W45_4;
	pin H34 = NC;
	pin J1 = NC;
	pin J2 = IOB_E45_5;
	pin J3 = IOB_E45_0;
	pin J4 = IOB_E49_8;
	pin J5 = IOB_E49_5;
	pin J6 = IOB_E54_11;
	pin J7 = IOB_E54_3;
	pin J8 = PROG_B;
	pin J9 = VCCIO1;
	pin J10 = GND;
	pin J11 = SERDES_N67_CLK_N;
	pin J12 = SERDES_N67_RXCLK_N;
	pin J13 = IOB_N48_7;
	pin J14 = IOB_N48_11;
	pin J15 = GND;
	pin J16 = IOB_N48_3;
	pin J17 = IOB_N48_2;
	pin J18 = IOB_N40_7;
	pin J19 = IOB_N40_6;
	pin J20 = VCCIO1;
	pin J21 = IOB_N36_6;
	pin J22 = IOB_N36_2;
	pin J23 = SERDES_N14_RXCLK_N;
	pin J24 = SERDES_N14_CLK_N;
	pin J25 = VCCIO1;
	pin J26 = GND;
	pin J27 = M0;
	pin J28 = IOB_W54_3;
	pin J29 = IOB_W54_11;
	pin J30 = IOB_W49_5;
	pin J31 = IOB_W49_8;
	pin J32 = IOB_W45_0;
	pin J33 = IOB_W45_5;
	pin J34 = NC;
	pin K1 = NC;
	pin K2 = IOB_E45_8;
	pin K3 = IOB_E45_1;
	pin K4 = IOB_E49_9;
	pin K5 = NC;
	pin K6 = GND;
	pin K7 = VCCIO2;
	pin K8 = MPIIRQ_B;
	pin K9 = GND;
	pin K10 = VCC12;
	pin K11 = VCC12;
	pin K12 = VCCIO1;
	pin K13 = IOB_N52_6;
	pin K14 = IOB_N52_7;
	pin K15 = VCCIO1;
	pin K16 = IOB_N52_10;
	pin K17 = IOB_N44_6;
	pin K18 = IOB_N40_3;
	pin K19 = IOB_N29_2;
	pin K20 = GND;
	pin K21 = IOB_N32_11;
	pin K22 = IOB_N32_10;
	pin K23 = GND;
	pin K24 = VCC12;
	pin K25 = VCC12;
	pin K26 = GND;
	pin K27 = M1;
	pin K28 = GND;
	pin K29 = VCCIO7;
	pin K30 = NC;
	pin K31 = IOB_W49_9;
	pin K32 = IOB_W45_1;
	pin K33 = IOB_W45_8;
	pin K34 = NC;
	pin L1 = IOB_E41_8;
	pin L2 = IOB_E45_9;
	pin L3 = VCCIO2;
	pin L4 = GND;
	pin L5 = NC;
	pin L6 = IOB_E45_2;
	pin L7 = IOB_E49_6;
	pin L8 = IOB_E49_10;
	pin L9 = TMS;
	pin L10 = VCC12;
	pin L11 = VCC12;
	pin L12 = GND;
	pin L13 = VCC12;
	pin L14 = IOB_N56_6;
	pin L15 = IOB_N56_7;
	pin L16 = IOB_N52_11;
	pin L17 = IOB_N44_7;
	pin L18 = IOB_N40_2;
	pin L19 = IOB_N29_3;
	pin L20 = IOB_N32_2;
	pin L21 = IOB_N32_3;
	pin L22 = VCC12;
	pin L23 = VCCIO1;
	pin L24 = VCC12;
	pin L25 = VCC12;
	pin L26 = M3;
	pin L27 = IOB_W49_10;
	pin L28 = IOB_W49_6;
	pin L29 = IOB_W45_2;
	pin L30 = NC;
	pin L31 = VCCIO7;
	pin L32 = GND;
	pin L33 = IOB_W45_9;
	pin L34 = IOB_W41_8;
	pin M1 = IOB_E41_9;
	pin M2 = IOB_E41_4;
	pin M3 = NC;
	pin M4 = IOB_E41_0;
	pin M5 = IOB_E45_10;
	pin M6 = IOB_E45_3;
	pin M7 = IOB_E49_7;
	pin M8 = IOB_E49_11;
	pin M9 = TDO;
	pin M10 = GND;
	pin M11 = VCCIO2;
	pin M12 = SERDES_N80_VCCAUX25;
	pin M13 = VCCAUX;
	pin M14 = VCCAUX;
	pin M15 = IOB_N60_3;
	pin M16 = IOB_N60_2;
	pin M17 = GND;
	pin M18 = VCCAUX;
	pin M19 = IOB_N25_10;
	pin M20 = IOB_N25_11;
	pin M21 = VCCAUX;
	pin M22 = VCCAUX;
	pin M23 = SERDES_N1_VCCAUX25;
	pin M24 = GND;
	pin M25 = VCCIO7;
	pin M26 = M2;
	pin M27 = IOB_W49_11;
	pin M28 = IOB_W49_7;
	pin M29 = IOB_W45_3;
	pin M30 = IOB_W45_10;
	pin M31 = IOB_W41_0;
	pin M32 = NC;
	pin M33 = IOB_W41_4;
	pin M34 = IOB_W41_9;
	pin N1 = IOB_E36_0;
	pin N2 = IOB_E41_5;
	pin N3 = NC;
	pin N4 = IOB_E41_1;
	pin N5 = IOB_E45_11;
	pin N6 = VCCIO2;
	pin N7 = GND;
	pin N8 = IOB_E45_6;
	pin N9 = IOB_E49_3;
	pin N10 = IOB_E54_6;
	pin N11 = VTT2;
	pin N12 = VCCAUX;
	pin N13 = VCCINT;
	pin N14 = VCC12;
	pin N15 = VCC12;
	pin N16 = VCCAUX;
	pin N17 = VCCAUX;
	pin N18 = VCCAUX;
	pin N19 = VCCAUX;
	pin N20 = VCC12;
	pin N21 = VCC12;
	pin N22 = VCCINT;
	pin N23 = VCCAUX;
	pin N24 = VTT7;
	pin N25 = IOB_W54_6;
	pin N26 = IOB_W49_3;
	pin N27 = IOB_W45_6;
	pin N28 = VCCIO7;
	pin N29 = GND;
	pin N30 = IOB_W45_11;
	pin N31 = IOB_W41_1;
	pin N32 = NC;
	pin N33 = IOB_W41_5;
	pin N34 = IOB_W36_0;
	pin P1 = IOB_E36_1;
	pin P2 = IOB_E36_8;
	pin P3 = GND;
	pin P4 = VCCIO2;
	pin P5 = NC;
	pin P6 = IOB_E41_10;
	pin P7 = NC;
	pin P8 = IOB_E45_7;
	pin P9 = IOB_E49_2;
	pin P10 = IOB_E54_7;
	pin P11 = IOB_E41_2;
	pin P12 = VCCAUX;
	pin P13 = VCC12;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = VCCINT;
	pin P18 = VCCINT;
	pin P19 = VCCINT;
	pin P20 = GND;
	pin P21 = VCCINT;
	pin P22 = VCC12;
	pin P23 = VCCAUX;
	pin P24 = IOB_W41_2;
	pin P25 = IOB_W54_7;
	pin P26 = IOB_W49_2;
	pin P27 = IOB_W45_7;
	pin P28 = NC;
	pin P29 = IOB_W41_10;
	pin P30 = NC;
	pin P31 = GND;
	pin P32 = VCCIO7;
	pin P33 = IOB_W36_8;
	pin P34 = IOB_W36_1;
	pin R1 = IOB_E32_8;
	pin R2 = IOB_E36_9;
	pin R3 = IOB_E36_4;
	pin R4 = IOB_E36_5;
	pin R5 = NC;
	pin R6 = IOB_E41_11;
	pin R7 = NC;
	pin R8 = IOB_E36_2;
	pin R9 = VCCIO2;
	pin R10 = GND;
	pin R11 = IOB_E41_3;
	pin R12 = VTT2;
	pin R13 = VCC12;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = GND;
	pin R22 = VCC12;
	pin R23 = VTT7;
	pin R24 = IOB_W41_3;
	pin R25 = VCCIO7;
	pin R26 = GND;
	pin R27 = IOB_W36_2;
	pin R28 = NC;
	pin R29 = IOB_W41_11;
	pin R30 = NC;
	pin R31 = IOB_W36_5;
	pin R32 = IOB_W36_4;
	pin R33 = IOB_W36_9;
	pin R34 = IOB_W32_8;
	pin T1 = IOB_E32_9;
	pin T2 = IOB_E27_4;
	pin T3 = IOB_E32_0;
	pin T4 = IOB_E32_1;
	pin T5 = IOB_E32_4;
	pin T6 = GND;
	pin T7 = VCCIO3;
	pin T8 = IOB_E36_3;
	pin T9 = IOB_E36_10;
	pin T10 = IOB_E41_7;
	pin T11 = IOB_E36_7;
	pin T12 = VTT2;
	pin T13 = VCCAUX;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = GND;
	pin T21 = VCCINT;
	pin T22 = VCCAUX;
	pin T23 = VTT7;
	pin T24 = IOB_W36_7;
	pin T25 = IOB_W41_7;
	pin T26 = IOB_W36_10;
	pin T27 = IOB_W36_3;
	pin T28 = GND;
	pin T29 = VCCIO6;
	pin T30 = IOB_W32_4;
	pin T31 = IOB_W32_1;
	pin T32 = IOB_W32_0;
	pin T33 = IOB_W27_4;
	pin T34 = IOB_W32_9;
	pin U1 = IOB_E27_8;
	pin U2 = IOB_E27_5;
	pin U3 = VCCIO3;
	pin U4 = GND;
	pin U5 = IOB_E32_5;
	pin U6 = IOB_E32_2;
	pin U7 = IOB_E32_10;
	pin U8 = IOB_E32_6;
	pin U9 = IOB_E36_11;
	pin U10 = IOB_E41_6;
	pin U11 = IOB_E36_6;
	pin U12 = VCCAUX;
	pin U13 = VCCAUX;
	pin U14 = VCCINT;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCINT;
	pin U22 = VCCAUX;
	pin U23 = GND;
	pin U24 = IOB_W36_6;
	pin U25 = IOB_W41_6;
	pin U26 = IOB_W36_11;
	pin U27 = IOB_W32_6;
	pin U28 = IOB_W32_10;
	pin U29 = IOB_W32_2;
	pin U30 = IOB_W32_5;
	pin U31 = VCCIO6;
	pin U32 = GND;
	pin U33 = IOB_W27_5;
	pin U34 = IOB_W27_8;
	pin V1 = IOB_E27_9;
	pin V2 = IOB_E23_0;
	pin V3 = GND;
	pin V4 = VCCIO3;
	pin V5 = IOB_E27_0;
	pin V6 = IOB_E32_3;
	pin V7 = IOB_E32_11;
	pin V8 = IOB_E32_7;
	pin V9 = IOB_E27_10;
	pin V10 = IOB_E27_6;
	pin V11 = IOB_E23_2;
	pin V12 = GND;
	pin V13 = VCCAUX;
	pin V14 = VCCINT;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCINT;
	pin V22 = VCCAUX;
	pin V23 = VCCAUX;
	pin V24 = IOB_W23_2;
	pin V25 = IOB_W27_6;
	pin V26 = IOB_W27_10;
	pin V27 = IOB_W32_7;
	pin V28 = IOB_W32_11;
	pin V29 = IOB_W32_3;
	pin V30 = IOB_W27_0;
	pin V31 = GND;
	pin V32 = VCCIO6;
	pin V33 = IOB_W23_0;
	pin V34 = IOB_W27_9;
	pin W1 = NC;
	pin W2 = IOB_E23_1;
	pin W3 = NC;
	pin W4 = IOB_E23_4;
	pin W5 = IOB_E27_1;
	pin W6 = VCCIO3;
	pin W7 = GND;
	pin W8 = IOB_E27_2;
	pin W9 = IOB_E27_11;
	pin W10 = IOB_E27_7;
	pin W11 = IOB_E23_3;
	pin W12 = VTT3;
	pin W13 = VCCAUX;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = VCCINT;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = GND;
	pin W21 = VCCINT;
	pin W22 = VCCAUX;
	pin W23 = VTT6;
	pin W24 = IOB_W23_3;
	pin W25 = IOB_W27_7;
	pin W26 = IOB_W27_11;
	pin W27 = IOB_W27_2;
	pin W28 = VCCIO6;
	pin W29 = GND;
	pin W30 = IOB_W27_1;
	pin W31 = IOB_W23_4;
	pin W32 = NC;
	pin W33 = IOB_W23_1;
	pin W34 = NC;
	pin Y1 = NC;
	pin Y2 = IOB_E23_8;
	pin Y3 = NC;
	pin Y4 = IOB_E23_5;
	pin Y5 = NC;
	pin Y6 = IOB_E23_6;
	pin Y7 = IOB_E23_10;
	pin Y8 = IOB_E27_3;
	pin Y9 = GND;
	pin Y10 = VCCIO3;
	pin Y11 = IOB_E19_6;
	pin Y12 = VTT3;
	pin Y13 = VCC12;
	pin Y14 = GND;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = GND;
	pin Y20 = VCCINT;
	pin Y21 = GND;
	pin Y22 = VCC12;
	pin Y23 = VTT6;
	pin Y24 = IOB_W19_6;
	pin Y25 = GND;
	pin Y26 = VCCIO6;
	pin Y27 = IOB_W27_3;
	pin Y28 = IOB_W23_10;
	pin Y29 = IOB_W23_6;
	pin Y30 = NC;
	pin Y31 = IOB_W23_5;
	pin Y32 = NC;
	pin Y33 = IOB_W23_8;
	pin Y34 = NC;
	pin AA1 = NC;
	pin AA2 = IOB_E23_9;
	pin AA3 = VCCIO3;
	pin AA4 = GND;
	pin AA5 = NC;
	pin AA6 = IOB_E23_7;
	pin AA7 = IOB_E23_11;
	pin AA8 = IOB_E19_3;
	pin AA9 = IOB_E19_2;
	pin AA10 = IOB_E14_6;
	pin AA11 = IOB_E19_7;
	pin AA12 = VCCAUX;
	pin AA13 = VCC12;
	pin AA14 = VCCINT;
	pin AA15 = GND;
	pin AA16 = VCCINT;
	pin AA17 = VCCINT;
	pin AA18 = VCCINT;
	pin AA19 = VCCINT;
	pin AA20 = GND;
	pin AA21 = VCCINT;
	pin AA22 = VCC12;
	pin AA23 = VCCAUX;
	pin AA24 = IOB_W19_7;
	pin AA25 = IOB_W14_6;
	pin AA26 = IOB_W19_2;
	pin AA27 = IOB_W19_3;
	pin AA28 = IOB_W23_11;
	pin AA29 = IOB_W23_7;
	pin AA30 = NC;
	pin AA31 = VCCIO6;
	pin AA32 = GND;
	pin AA33 = IOB_W23_9;
	pin AA34 = NC;
	pin AB1 = NC;
	pin AB2 = NC;
	pin AB3 = IOB_E19_0;
	pin AB4 = IOB_E19_4;
	pin AB5 = IOB_E19_10;
	pin AB6 = GND;
	pin AB7 = VCCIO3;
	pin AB8 = IOB_E14_10;
	pin AB9 = IOB_E5_7;
	pin AB10 = IOB_E14_7;
	pin AB11 = VTT3;
	pin AB12 = VCCAUX;
	pin AB13 = VCCINT;
	pin AB14 = VCC12;
	pin AB15 = VCC12;
	pin AB16 = VCCAUX;
	pin AB17 = VCCAUX;
	pin AB18 = VCCAUX;
	pin AB19 = VCCAUX;
	pin AB20 = VCC12;
	pin AB21 = VCC12;
	pin AB22 = VCCINT;
	pin AB23 = VCCAUX;
	pin AB24 = VTT6;
	pin AB25 = IOB_W14_7;
	pin AB26 = IOB_W5_7;
	pin AB27 = IOB_W14_10;
	pin AB28 = GND;
	pin AB29 = VCCIO6;
	pin AB30 = IOB_W19_10;
	pin AB31 = IOB_W19_4;
	pin AB32 = IOB_W19_0;
	pin AB33 = NC;
	pin AB34 = NC;
	pin AC1 = NC;
	pin AC2 = NC;
	pin AC3 = IOB_E19_1;
	pin AC4 = IOB_E19_5;
	pin AC5 = IOB_E19_11;
	pin AC6 = IOB_E10_2;
	pin AC7 = IOB_E10_10;
	pin AC8 = IOB_E14_11;
	pin AC9 = IOB_E5_6;
	pin AC10 = VCCIO3;
	pin AC11 = GND;
	pin AC12 = VCCAUX;
	pin AC13 = VCCAUX;
	pin AC14 = VCCAUX;
	pin AC15 = VTT4;
	pin AC16 = VTT4;
	pin AC17 = VCCAUX;
	pin AC18 = GND;
	pin AC19 = VTT5;
	pin AC20 = VTT5;
	pin AC21 = VCCAUX;
	pin AC22 = VCCAUX;
	pin AC23 = VCCAUX;
	pin AC24 = VCCIO6;
	pin AC25 = GND;
	pin AC26 = IOB_W5_6;
	pin AC27 = IOB_W14_11;
	pin AC28 = IOB_W10_10;
	pin AC29 = IOB_W10_2;
	pin AC30 = IOB_W19_11;
	pin AC31 = IOB_W19_5;
	pin AC32 = IOB_W19_1;
	pin AC33 = NC;
	pin AC34 = NC;
	pin AD1 = NC;
	pin AD2 = IOB_E14_0;
	pin AD3 = GND;
	pin AD4 = VCCIO3;
	pin AD5 = IOB_E14_2;
	pin AD6 = IOB_E10_3;
	pin AD7 = IOB_E10_11;
	pin AD8 = IOB_E5_2;
	pin AD9 = IOB_E1_6;
	pin AD10 = IOB_E1_7;
	pin AD11 = IOB_S76_2;
	pin AD12 = VCCIO4;
	pin AD13 = VTT4;
	pin AD14 = IOB_S56_6;
	pin AD15 = IOB_S56_7;
	pin AD16 = IOB_S52_3;
	pin AD17 = IOB_S44_7;
	pin AD18 = IOB_S40_3;
	pin AD19 = IOB_S32_7;
	pin AD20 = IOB_S28_7;
	pin AD21 = IOB_S28_6;
	pin AD22 = VTT5;
	pin AD23 = GND;
	pin AD24 = IOB_S6_10;
	pin AD25 = IOB_W1_7;
	pin AD26 = IOB_W1_6;
	pin AD27 = IOB_W5_2;
	pin AD28 = IOB_W10_11;
	pin AD29 = IOB_W10_3;
	pin AD30 = IOB_W14_2;
	pin AD31 = GND;
	pin AD32 = VCCIO6;
	pin AD33 = IOB_W14_0;
	pin AD34 = NC;
	pin AE1 = IOB_E19_8;
	pin AE2 = IOB_E14_1;
	pin AE3 = IOB_E14_4;
	pin AE4 = IOB_E10_4;
	pin AE5 = IOB_E14_3;
	pin AE6 = VCCIO3;
	pin AE7 = GND;
	pin AE8 = IOB_E5_3;
	pin AE9 = GND;
	pin AE10 = IOB_S76_11;
	pin AE11 = IOB_S76_3;
	pin AE12 = GND;
	pin AE13 = IOB_S64_11;
	pin AE14 = IOB_S64_10;
	pin AE15 = GND;
	pin AE16 = IOB_S52_2;
	pin AE17 = IOB_S44_6;
	pin AE18 = IOB_S40_2;
	pin AE19 = IOB_S32_6;
	pin AE20 = VCCIO5;
	pin AE21 = IOB_S24_3;
	pin AE22 = IOB_S24_2;
	pin AE23 = VCCIO5;
	pin AE24 = IOB_S6_11;
	pin AE25 = IOB_S6_3;
	pin AE26 = VCCIO5;
	pin AE27 = IOB_W5_3;
	pin AE28 = VCCIO6;
	pin AE29 = GND;
	pin AE30 = IOB_W14_3;
	pin AE31 = IOB_W10_4;
	pin AE32 = IOB_W14_4;
	pin AE33 = IOB_W14_1;
	pin AE34 = IOB_W19_8;
	pin AF1 = IOB_E19_9;
	pin AF2 = IOB_E10_0;
	pin AF3 = IOB_E14_5;
	pin AF4 = IOB_E10_5;
	pin AF5 = IOB_E10_6;
	pin AF6 = IOB_E10_7;
	pin AF7 = PROBE_VCC;
	pin AF8 = PROBE_GND;
	pin AF9 = VCCIO4;
	pin AF10 = IOB_S76_10;
	pin AF11 = IOB_S68_7;
	pin AF12 = IOB_S68_6;
	pin AF13 = IOB_S60_11;
	pin AF14 = IOB_S60_10;
	pin AF15 = VCCIO4;
	pin AF16 = IOB_S48_7;
	pin AF17 = IOB_S44_11;
	pin AF18 = IOB_S40_7;
	pin AF19 = IOB_S36_3;
	pin AF20 = GND;
	pin AF21 = IOB_S24_7;
	pin AF22 = IOB_S24_6;
	pin AF23 = IOB_S16_11;
	pin AF24 = IOB_S16_10;
	pin AF25 = IOB_S6_2;
	pin AF26 = GND;
	pin AF27 = TEMP_SENSE;
	pin AF28 = XRES;
	pin AF29 = IOB_W10_7;
	pin AF30 = IOB_W10_6;
	pin AF31 = IOB_W10_5;
	pin AF32 = IOB_W14_5;
	pin AF33 = IOB_W10_0;
	pin AF34 = IOB_W19_9;
	pin AG1 = IOB_E5_4;
	pin AG2 = IOB_E10_1;
	pin AG3 = VCCIO3;
	pin AG4 = GND;
	pin AG5 = IOB_E5_10;
	pin AG6 = IOB_E1_10;
	pin AG7 = IOB_E1_11;
	pin AG8 = IOB_S80_11;
	pin AG9 = IOB_S80_10;
	pin AG10 = IOB_S72_3;
	pin AG11 = IOB_S72_2;
	pin AG12 = IOB_S72_7;
	pin AG13 = IOB_S72_6;
	pin AG14 = IOB_S52_7;
	pin AG15 = IOB_S52_6;
	pin AG16 = IOB_S48_6;
	pin AG17 = IOB_S44_10;
	pin AG18 = IOB_S40_6;
	pin AG19 = IOB_S36_2;
	pin AG20 = IOB_S28_3;
	pin AG21 = IOB_S28_2;
	pin AG22 = IOB_S16_3;
	pin AG23 = IOB_S16_2;
	pin AG24 = IOB_S12_11;
	pin AG25 = IOB_S12_10;
	pin AG26 = IOB_S2_7;
	pin AG27 = IOB_S2_6;
	pin AG28 = IOB_W1_11;
	pin AG29 = IOB_W1_10;
	pin AG30 = IOB_W5_10;
	pin AG31 = VCCIO6;
	pin AG32 = GND;
	pin AG33 = IOB_W10_1;
	pin AG34 = IOB_W5_4;
	pin AH1 = IOB_E5_5;
	pin AH2 = IOB_E10_8;
	pin AH3 = IOB_E5_0;
	pin AH4 = IOB_E1_5;
	pin AH5 = IOB_E5_11;
	pin AH6 = IOB_S84_3;
	pin AH7 = GND;
	pin AH8 = IOB_S80_7;
	pin AH9 = IOB_S80_6;
	pin AH10 = VCCIO4;
	pin AH11 = IOB_S56_3;
	pin AH12 = IOB_S56_2;
	pin AH13 = GND;
	pin AH14 = IOB_S48_11;
	pin AH15 = IOB_S48_10;
	pin AH16 = VCCIO4;
	pin AH17 = IOB_S44_3;
	pin AH18 = IOB_S40_11;
	pin AH19 = GND;
	pin AH20 = IOB_S36_7;
	pin AH21 = IOB_S36_6;
	pin AH22 = VCCIO5;
	pin AH23 = IOB_S28_11;
	pin AH24 = IOB_S28_10;
	pin AH25 = GND;
	pin AH26 = IOB_S2_11;
	pin AH27 = IOB_S2_10;
	pin AH28 = VCCIO5;
	pin AH29 = IOB_S2_2;
	pin AH30 = IOB_W5_11;
	pin AH31 = IOB_W1_5;
	pin AH32 = IOB_W5_0;
	pin AH33 = IOB_W10_8;
	pin AH34 = IOB_W5_5;
	pin AJ1 = IOB_E14_8;
	pin AJ2 = IOB_E10_9;
	pin AJ3 = IOB_E5_1;
	pin AJ4 = IOB_E1_4;
	pin AJ5 = IOB_E1_2;
	pin AJ6 = IOB_S84_2;
	pin AJ7 = VCCIO4;
	pin AJ8 = IOB_S76_7;
	pin AJ9 = IOB_S76_6;
	pin AJ10 = GND;
	pin AJ11 = IOB_S52_11;
	pin AJ12 = IOB_S52_10;
	pin AJ13 = VCCIO4;
	pin AJ14 = IOB_S48_3;
	pin AJ15 = IOB_S48_2;
	pin AJ16 = GND;
	pin AJ17 = IOB_S44_2;
	pin AJ18 = IOB_S40_10;
	pin AJ19 = VCCIO5;
	pin AJ20 = IOB_S36_11;
	pin AJ21 = IOB_S36_10;
	pin AJ22 = GND;
	pin AJ23 = IOB_S32_3;
	pin AJ24 = IOB_S32_2;
	pin AJ25 = VCCIO5;
	pin AJ26 = IOB_S10_3;
	pin AJ27 = IOB_S10_2;
	pin AJ28 = GND;
	pin AJ29 = IOB_S2_3;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W1_4;
	pin AJ32 = IOB_W5_1;
	pin AJ33 = IOB_W10_9;
	pin AJ34 = IOB_W14_8;
	pin AK1 = IOB_E14_9;
	pin AK2 = IOB_E5_8;
	pin AK3 = GND;
	pin AK4 = VCCIO3;
	pin AK5 = IOB_E1_3;
	pin AK6 = IOB_S80_3;
	pin AK7 = IOB_S80_2;
	pin AK8 = IOB_S72_11;
	pin AK9 = IOB_S72_10;
	pin AK10 = IOB_S68_3;
	pin AK11 = IOB_S68_2;
	pin AK12 = IOB_S60_3;
	pin AK13 = IOB_S60_2;
	pin AK14 = IOB_S52_5;
	pin AK15 = IOB_S52_4;
	pin AK16 = IOB_S44_9;
	pin AK17 = IOB_S44_8;
	pin AK18 = IOB_S40_1;
	pin AK19 = IOB_S40_0;
	pin AK20 = IOB_S32_9;
	pin AK21 = IOB_S32_8;
	pin AK22 = IOB_S32_11;
	pin AK23 = IOB_S32_10;
	pin AK24 = IOB_S20_7;
	pin AK25 = IOB_S20_6;
	pin AK26 = IOB_S12_3;
	pin AK27 = IOB_S12_2;
	pin AK28 = IOB_S6_7;
	pin AK29 = IOB_S6_6;
	pin AK30 = IOB_W1_3;
	pin AK31 = GND;
	pin AK32 = VCCIO6;
	pin AK33 = IOB_W5_8;
	pin AK34 = IOB_W14_9;
	pin AL1 = IOB_E1_0;
	pin AL2 = IOB_E5_9;
	pin AL3 = IOB_E1_8;
	pin AL4 = IOB_E1_9;
	pin AL5 = GND;
	pin AL6 = IOB_S80_1;
	pin AL7 = IOB_S80_0;
	pin AL8 = VCCIO4;
	pin AL9 = IOB_S68_5;
	pin AL10 = IOB_S68_4;
	pin AL11 = GND;
	pin AL12 = IOB_S56_1;
	pin AL13 = IOB_S56_0;
	pin AL14 = VCCIO4;
	pin AL15 = IOB_S48_5;
	pin AL16 = IOB_S48_4;
	pin AL17 = GND;
	pin AL18 = VCCIO5;
	pin AL19 = IOB_S36_1;
	pin AL20 = IOB_S36_0;
	pin AL21 = GND;
	pin AL22 = IOB_S28_9;
	pin AL23 = IOB_S28_8;
	pin AL24 = VCCIO5;
	pin AL25 = IOB_S16_1;
	pin AL26 = IOB_S16_0;
	pin AL27 = GND;
	pin AL28 = IOB_S2_9;
	pin AL29 = IOB_S2_8;
	pin AL30 = VCCIO5;
	pin AL31 = IOB_W1_9;
	pin AL32 = IOB_W1_8;
	pin AL33 = IOB_W5_9;
	pin AL34 = IOB_W1_0;
	pin AM1 = IOB_E1_1;
	pin AM2 = IOB_S84_1;
	pin AM3 = IOB_S80_8;
	pin AM4 = IOB_S80_9;
	pin AM5 = VCCIO4;
	pin AM6 = IOB_S76_5;
	pin AM7 = IOB_S76_4;
	pin AM8 = GND;
	pin AM9 = IOB_S64_9;
	pin AM10 = IOB_S64_8;
	pin AM11 = VCCIO4;
	pin AM12 = IOB_S52_9;
	pin AM13 = IOB_S52_8;
	pin AM14 = GND;
	pin AM15 = IOB_S48_1;
	pin AM16 = IOB_S48_0;
	pin AM17 = VCCIO4;
	pin AM18 = GND;
	pin AM19 = IOB_S36_9;
	pin AM20 = IOB_S36_8;
	pin AM21 = VCCIO5;
	pin AM22 = IOB_S32_1;
	pin AM23 = IOB_S32_0;
	pin AM24 = GND;
	pin AM25 = IOB_S24_5;
	pin AM26 = IOB_S24_4;
	pin AM27 = VCCIO5;
	pin AM28 = IOB_S10_1;
	pin AM29 = IOB_S10_0;
	pin AM30 = GND;
	pin AM31 = IOB_S2_5;
	pin AM32 = IOB_S2_4;
	pin AM33 = IOB_S2_0;
	pin AM34 = IOB_W1_1;
	pin AN1 = GND;
	pin AN2 = IOB_S84_0;
	pin AN3 = IOB_S76_9;
	pin AN4 = IOB_S80_5;
	pin AN5 = IOB_S80_4;
	pin AN6 = IOB_S72_9;
	pin AN7 = IOB_S72_8;
	pin AN8 = IOB_S72_1;
	pin AN9 = IOB_S72_0;
	pin AN10 = IOB_S60_9;
	pin AN11 = IOB_S60_8;
	pin AN12 = IOB_S56_5;
	pin AN13 = IOB_S56_4;
	pin AN14 = IOB_S52_1;
	pin AN15 = IOB_S52_0;
	pin AN16 = IOB_S44_5;
	pin AN17 = IOB_S44_4;
	pin AN18 = IOB_S40_5;
	pin AN19 = IOB_S40_4;
	pin AN20 = IOB_S32_5;
	pin AN21 = IOB_S32_4;
	pin AN22 = IOB_S24_9;
	pin AN23 = IOB_S24_8;
	pin AN24 = IOB_S24_1;
	pin AN25 = IOB_S24_0;
	pin AN26 = IOB_S16_9;
	pin AN27 = IOB_S16_8;
	pin AN28 = IOB_S12_9;
	pin AN29 = IOB_S12_8;
	pin AN30 = IOB_S6_5;
	pin AN31 = IOB_S6_4;
	pin AN32 = IOB_S6_0;
	pin AN33 = IOB_S2_1;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = IOB_S76_8;
	pin AP4 = IOB_S76_1;
	pin AP5 = IOB_S76_0;
	pin AP6 = IOB_S72_5;
	pin AP7 = IOB_S72_4;
	pin AP8 = IOB_S68_1;
	pin AP9 = IOB_S68_0;
	pin AP10 = IOB_S60_5;
	pin AP11 = IOB_S60_4;
	pin AP12 = IOB_S60_1;
	pin AP13 = IOB_S60_0;
	pin AP14 = IOB_S48_9;
	pin AP15 = IOB_S48_8;
	pin AP16 = IOB_S44_1;
	pin AP17 = IOB_S44_0;
	pin AP18 = IOB_S40_9;
	pin AP19 = IOB_S40_8;
	pin AP20 = IOB_S36_5;
	pin AP21 = IOB_S36_4;
	pin AP22 = IOB_S28_1;
	pin AP23 = IOB_S28_0;
	pin AP24 = IOB_S28_5;
	pin AP25 = IOB_S28_4;
	pin AP26 = IOB_S20_5;
	pin AP27 = IOB_S20_4;
	pin AP28 = IOB_S12_1;
	pin AP29 = IOB_S12_0;
	pin AP30 = IOB_S6_9;
	pin AP31 = IOB_S6_8;
	pin AP32 = IOB_S6_1;
	pin AP33 = GND;
}

// LFSC3GA80E-FFBGA1020 LFSCM3GA80EP1-FFBGA1020
bond BOND7 {
	kind single;
	pin A2 = GND;
	pin A3 = SERDES_N120_CH0_OUT_P;
	pin A4 = SERDES_N120_CH1_OUT_P;
	pin A5 = SERDES_N120_VCCAUX25;
	pin A6 = SERDES_N120_CH2_OUT_P;
	pin A7 = SERDES_N120_CH3_OUT_P;
	pin A8 = SERDES_N107_CH0_OUT_P;
	pin A9 = SERDES_N107_CH1_OUT_P;
	pin A10 = GND;
	pin A11 = SERDES_N107_CH2_OUT_P;
	pin A12 = SERDES_N107_CH3_OUT_P;
	pin A13 = IOB_N64_8;
	pin A14 = IOB_N64_9;
	pin A15 = IOB_N64_0;
	pin A16 = IOB_N64_1;
	pin A17 = IOB_N62_1;
	pin A18 = IOB_N62_0;
	pin A19 = IOB_N58_5;
	pin A20 = IOB_N58_4;
	pin A21 = SERDES_N14_CH3_OUT_P;
	pin A22 = SERDES_N14_CH2_OUT_P;
	pin A23 = GND;
	pin A24 = SERDES_N14_CH1_OUT_P;
	pin A25 = SERDES_N14_CH0_OUT_P;
	pin A26 = SERDES_N1_CH3_OUT_P;
	pin A27 = SERDES_N1_CH2_OUT_P;
	pin A28 = SERDES_N1_VCCAUX25;
	pin A29 = SERDES_N1_CH1_OUT_P;
	pin A30 = SERDES_N1_CH0_OUT_P;
	pin A31 = GND;
	pin B1 = GND;
	pin B2 = SERDES_N120_CH0_VCCIB;
	pin B3 = SERDES_N120_CH0_OUT_N;
	pin B4 = SERDES_N120_CH1_OUT_N;
	pin B5 = VCC12;
	pin B6 = SERDES_N120_CH2_OUT_N;
	pin B7 = SERDES_N120_CH3_OUT_N;
	pin B8 = SERDES_N107_CH0_OUT_N;
	pin B9 = SERDES_N107_CH1_OUT_N;
	pin B10 = VCC12;
	pin B11 = SERDES_N107_CH2_OUT_N;
	pin B12 = SERDES_N107_CH3_OUT_N;
	pin B13 = IOB_N68_8;
	pin B14 = IOB_N68_9;
	pin B15 = IOB_N64_4;
	pin B16 = IOB_N64_5;
	pin B17 = IOB_N58_9;
	pin B18 = IOB_N58_8;
	pin B19 = IOB_N54_5;
	pin B20 = IOB_N54_4;
	pin B21 = SERDES_N14_CH3_OUT_N;
	pin B22 = SERDES_N14_CH2_OUT_N;
	pin B23 = VCC12;
	pin B24 = SERDES_N14_CH1_OUT_N;
	pin B25 = SERDES_N14_CH0_OUT_N;
	pin B26 = SERDES_N1_CH3_OUT_N;
	pin B27 = SERDES_N1_CH2_OUT_N;
	pin B28 = VCC12;
	pin B29 = SERDES_N1_CH1_OUT_N;
	pin B30 = SERDES_N1_CH0_OUT_N;
	pin B31 = SERDES_N1_CH0_VCCIB;
	pin B32 = GND;
	pin C1 = SERDES_N120_CH0_IN_P;
	pin C2 = SERDES_N120_CH0_IN_N;
	pin C3 = GND;
	pin C4 = GND;
	pin C5 = SERDES_N120_CLK_P;
	pin C6 = GND;
	pin C7 = GND;
	pin C8 = GND;
	pin C9 = GND;
	pin C10 = SERDES_N107_CLK_P;
	pin C11 = GND;
	pin C12 = GND;
	pin C13 = IOB_N72_1;
	pin C14 = IOB_N72_0;
	pin C15 = IOB_N68_5;
	pin C16 = GND;
	pin C17 = VCCIO1;
	pin C18 = IOB_N54_9;
	pin C19 = IOB_N54_0;
	pin C20 = IOB_N54_1;
	pin C21 = GND;
	pin C22 = GND;
	pin C23 = SERDES_N14_CLK_P;
	pin C24 = GND;
	pin C25 = GND;
	pin C26 = GND;
	pin C27 = GND;
	pin C28 = SERDES_N1_CLK_P;
	pin C29 = GND;
	pin C30 = GND;
	pin C31 = SERDES_N1_CH0_IN_N;
	pin C32 = SERDES_N1_CH0_IN_P;
	pin D1 = IOB_E78_4;
	pin D2 = IOB_E78_5;
	pin D3 = SERDES_N120_CH0_VCCOB;
	pin D4 = SERDES_N120_CH1_VCCOB;
	pin D5 = SERDES_N120_CLK_N;
	pin D6 = SERDES_N120_CH2_VCCOB;
	pin D7 = SERDES_N120_CH3_VCCOB;
	pin D8 = SERDES_N107_CH0_VCCOB;
	pin D9 = SERDES_N107_CH1_VCCOB;
	pin D10 = SERDES_N107_CLK_N;
	pin D11 = SERDES_N107_CH2_VCCOB;
	pin D12 = SERDES_N107_CH3_VCCOB;
	pin D13 = IOB_N72_5;
	pin D14 = IOB_N72_4;
	pin D15 = IOB_N68_4;
	pin D16 = VCCIO1;
	pin D17 = GND;
	pin D18 = IOB_N54_8;
	pin D19 = IOB_N50_8;
	pin D20 = IOB_N50_9;
	pin D21 = SERDES_N14_CH3_VCCOB;
	pin D22 = SERDES_N14_CH2_VCCOB;
	pin D23 = SERDES_N14_CLK_N;
	pin D24 = SERDES_N14_CH1_VCCOB;
	pin D25 = SERDES_N14_CH0_VCCOB;
	pin D26 = SERDES_N1_CH3_VCCOB;
	pin D27 = SERDES_N1_CH2_VCCOB;
	pin D28 = SERDES_N1_CLK_N;
	pin D29 = SERDES_N1_CH1_VCCOB;
	pin D30 = SERDES_N1_CH0_VCCOB;
	pin D31 = IOB_W78_5;
	pin D32 = IOB_W78_4;
	pin E1 = IOB_E78_8;
	pin E2 = IOB_E78_9;
	pin E3 = SERDES_N120_CH0_CH1_VCCRX;
	pin E4 = VCC12;
	pin E5 = SERDES_N120_RXCLK_P;
	pin E6 = SERDES_N120_CH2_CH3_VCCRX;
	pin E7 = VCC12;
	pin E8 = SERDES_N107_CH0_CH1_VCCRX;
	pin E9 = VCC12;
	pin E10 = SERDES_N107_RXCLK_P;
	pin E11 = SERDES_N107_CH2_CH3_VCCRX;
	pin E12 = VCC12;
	pin E13 = IOB_N76_1;
	pin E14 = IOB_N72_9;
	pin E15 = IOB_N72_3;
	pin E16 = IOB_N72_2;
	pin E17 = IOB_N54_3;
	pin E18 = IOB_N54_2;
	pin E19 = IOB_N50_5;
	pin E20 = IOB_N50_1;
	pin E21 = VCC12;
	pin E22 = SERDES_N14_CH2_CH3_VCCRX;
	pin E23 = SERDES_N14_RXCLK_P;
	pin E24 = VCC12;
	pin E25 = SERDES_N14_CH0_CH1_VCCRX;
	pin E26 = VCC12;
	pin E27 = SERDES_N1_CH2_CH3_VCCRX;
	pin E28 = SERDES_N1_RXCLK_P;
	pin E29 = VCC12;
	pin E30 = SERDES_N1_CH0_CH1_VCCRX;
	pin E31 = IOB_W78_9;
	pin E32 = IOB_W78_8;
	pin F1 = IOB_E74_0;
	pin F2 = IOB_E74_1;
	pin F3 = GND;
	pin F4 = SERDES_N120_CH1_VCCIB;
	pin F5 = SERDES_N120_RESP;
	pin F6 = SERDES_N120_CH2_IN_P;
	pin F7 = SERDES_N120_CH3_IN_P;
	pin F8 = SERDES_N107_CH0_IN_P;
	pin F9 = GND;
	pin F10 = SERDES_N107_RXCLK_N;
	pin F11 = SERDES_N107_CH2_IN_P;
	pin F12 = SERDES_N107_CH3_IN_P;
	pin F13 = IOB_N76_0;
	pin F14 = IOB_N72_8;
	pin F15 = VCCIO1;
	pin F16 = IOB_N64_6;
	pin F17 = IOB_N58_11;
	pin F18 = GND;
	pin F19 = IOB_N50_4;
	pin F20 = IOB_N50_0;
	pin F21 = SERDES_N14_CH3_IN_P;
	pin F22 = SERDES_N14_CH2_IN_P;
	pin F23 = SERDES_N14_RXCLK_N;
	pin F24 = VCCIO1;
	pin F25 = SERDES_N14_CH0_IN_P;
	pin F26 = SERDES_N1_CH3_IN_P;
	pin F27 = SERDES_N1_CH2_IN_P;
	pin F28 = SERDES_N1_RESP;
	pin F29 = SERDES_N1_CH1_VCCIB;
	pin F30 = GND;
	pin F31 = IOB_W74_1;
	pin F32 = IOB_W74_0;
	pin G1 = IOB_E74_5;
	pin G2 = IOB_E74_4;
	pin G3 = GND;
	pin G4 = VCCIO2;
	pin G5 = SERDES_N120_CH1_IN_P;
	pin G6 = SERDES_N120_CH2_IN_N;
	pin G7 = SERDES_N120_CH3_IN_N;
	pin G8 = SERDES_N107_CH0_IN_N;
	pin G9 = VCCIO1;
	pin G10 = SERDES_N107_CH1_IN_P;
	pin G11 = SERDES_N107_CH2_IN_N;
	pin G12 = SERDES_N107_CH3_IN_N;
	pin G13 = IOB_N72_10;
	pin G14 = IOB_N72_6;
	pin G15 = GND;
	pin G16 = IOB_N64_7;
	pin G17 = IOB_N58_10;
	pin G18 = VCCIO1;
	pin G19 = IOB_N50_10;
	pin G20 = IOB_N50_6;
	pin G21 = SERDES_N14_CH3_IN_N;
	pin G22 = SERDES_N14_CH2_IN_N;
	pin G23 = SERDES_N14_CH1_IN_P;
	pin G24 = GND;
	pin G25 = SERDES_N14_CH0_IN_N;
	pin G26 = SERDES_N1_CH3_IN_N;
	pin G27 = SERDES_N1_CH2_IN_N;
	pin G28 = SERDES_N1_CH1_IN_P;
	pin G29 = GND;
	pin G30 = VCCIO7;
	pin G31 = IOB_W74_4;
	pin G32 = IOB_W74_5;
	pin H1 = IOB_E65_1;
	pin H2 = IOB_E65_0;
	pin H3 = IOB_E61_1;
	pin H4 = IOB_E65_9;
	pin H5 = SERDES_N120_CH1_IN_N;
	pin H6 = SERDES_N120_CH2_VCCIB;
	pin H7 = SERDES_N120_CH3_VCCIB;
	pin H8 = SERDES_N107_CH0_VCCIB;
	pin H9 = SERDES_N107_CH1_VCCIB;
	pin H10 = SERDES_N107_CH1_IN_N;
	pin H11 = SERDES_N107_CH2_VCCIB;
	pin H12 = SERDES_N107_CH3_VCCIB;
	pin H13 = IOB_N72_11;
	pin H14 = IOB_N72_7;
	pin H15 = IOB_N64_11;
	pin H16 = IOB_N64_10;
	pin H17 = IOB_N58_7;
	pin H18 = IOB_N58_6;
	pin H19 = IOB_N50_11;
	pin H20 = IOB_N50_7;
	pin H21 = SERDES_N14_CH3_VCCIB;
	pin H22 = SERDES_N14_CH2_VCCIB;
	pin H23 = SERDES_N14_CH1_IN_N;
	pin H24 = SERDES_N14_CH1_VCCIB;
	pin H25 = SERDES_N14_CH0_VCCIB;
	pin H26 = SERDES_N1_CH3_VCCIB;
	pin H27 = SERDES_N1_CH2_VCCIB;
	pin H28 = SERDES_N1_CH1_IN_N;
	pin H29 = IOB_W65_9;
	pin H30 = IOB_W61_1;
	pin H31 = IOB_W65_0;
	pin H32 = IOB_W65_1;
	pin J1 = IOB_E61_8;
	pin J2 = IOB_E61_9;
	pin J3 = IOB_E61_0;
	pin J4 = IOB_E65_8;
	pin J5 = IOB_E78_10;
	pin J6 = GND;
	pin J7 = VCCIO2;
	pin J8 = IOB_E78_1;
	pin J9 = TDO;
	pin J10 = VCC_JTAG;
	pin J11 = VCCIO1;
	pin J12 = TCK;
	pin J13 = TDI;
	pin J14 = GND;
	pin J15 = IOB_N76_3;
	pin J16 = IOB_N68_1;
	pin J17 = IOB_N58_1;
	pin J18 = IOB_N50_3;
	pin J19 = VCCIO1;
	pin J20 = RDCFG_B;
	pin J21 = RESET_B;
	pin J22 = GND;
	pin J23 = M1;
	pin J24 = M2;
	pin J25 = IOB_W78_1;
	pin J26 = GND;
	pin J27 = VCCIO7;
	pin J28 = IOB_W78_10;
	pin J29 = IOB_W65_8;
	pin J30 = IOB_W61_0;
	pin J31 = IOB_W61_9;
	pin J32 = IOB_W61_8;
	pin K1 = IOB_E57_1;
	pin K2 = IOB_E57_0;
	pin K3 = VCCIO2;
	pin K4 = GND;
	pin K5 = IOB_E78_11;
	pin K6 = IOB_E78_3;
	pin K7 = IOB_E78_2;
	pin K8 = IOB_E78_0;
	pin K9 = TMS;
	pin K10 = CCLK;
	pin K11 = GND;
	pin K12 = PROG_B;
	pin K13 = MPIIRQ_B;
	pin K14 = VCCIO1;
	pin K15 = IOB_N76_2;
	pin K16 = IOB_N68_0;
	pin K17 = IOB_N58_0;
	pin K18 = IOB_N50_2;
	pin K19 = GND;
	pin K20 = DONE;
	pin K21 = INIT_B;
	pin K22 = VCCIO1;
	pin K23 = M0;
	pin K24 = M3;
	pin K25 = IOB_W78_0;
	pin K26 = IOB_W78_2;
	pin K27 = IOB_W78_3;
	pin K28 = IOB_W78_11;
	pin K29 = VCCIO7;
	pin K30 = GND;
	pin K31 = IOB_W57_0;
	pin K32 = IOB_W57_1;
	pin L1 = IOB_E48_4;
	pin L2 = IOB_E48_0;
	pin L3 = IOB_E53_9;
	pin L4 = IOB_E53_5;
	pin L5 = IOB_E74_7;
	pin L6 = IOB_E74_6;
	pin L7 = IOB_E74_3;
	pin L8 = IOB_E74_2;
	pin L9 = GND;
	pin L10 = VCCIO2;
	pin L11 = VCCAUX;
	pin L12 = VCCAUX;
	pin L13 = IOB_N68_7;
	pin L14 = VCCAUX;
	pin L15 = VCCAUX;
	pin L16 = IOB_N64_2;
	pin L17 = IOB_N62_2;
	pin L18 = VCCAUX;
	pin L19 = VCCAUX;
	pin L20 = IOB_N58_2;
	pin L21 = VCCAUX;
	pin L22 = VCCAUX;
	pin L23 = GND;
	pin L24 = VCCIO7;
	pin L25 = IOB_W74_2;
	pin L26 = IOB_W74_3;
	pin L27 = IOB_W74_6;
	pin L28 = IOB_W74_7;
	pin L29 = IOB_W53_5;
	pin L30 = IOB_W53_9;
	pin L31 = IOB_W48_0;
	pin L32 = IOB_W48_4;
	pin M1 = IOB_E48_5;
	pin M2 = IOB_E48_1;
	pin M3 = IOB_E53_8;
	pin M4 = IOB_E53_4;
	pin M5 = IOB_E61_2;
	pin M6 = VCCIO2;
	pin M7 = GND;
	pin M8 = IOB_E65_10;
	pin M9 = IOB_E65_2;
	pin M10 = IOB_E78_6;
	pin M11 = VCCAUX;
	pin M12 = VCCAUX;
	pin M13 = GND;
	pin M14 = VCC12;
	pin M15 = GND;
	pin M16 = VCC12;
	pin M17 = VCC12;
	pin M18 = GND;
	pin M19 = VCC12;
	pin M20 = GND;
	pin M21 = VCCAUX;
	pin M22 = VCCAUX;
	pin M23 = IOB_W78_6;
	pin M24 = IOB_W65_2;
	pin M25 = IOB_W65_10;
	pin M26 = VCCIO7;
	pin M27 = GND;
	pin M28 = IOB_W61_2;
	pin M29 = IOB_W53_4;
	pin M30 = IOB_W53_8;
	pin M31 = IOB_W48_1;
	pin M32 = IOB_W48_5;
	pin N1 = IOB_E48_9;
	pin N2 = IOB_E48_8;
	pin N3 = GND;
	pin N4 = VCCIO2;
	pin N5 = IOB_E61_3;
	pin N6 = IOB_E61_11;
	pin N7 = IOB_E61_10;
	pin N8 = IOB_E65_11;
	pin N9 = IOB_E65_3;
	pin N10 = IOB_E78_7;
	pin N11 = VTT2;
	pin N12 = GND;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = VCCINT;
	pin N17 = VCCINT;
	pin N18 = VCCINT;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = GND;
	pin N22 = VTT7;
	pin N23 = IOB_W78_7;
	pin N24 = IOB_W65_3;
	pin N25 = IOB_W65_11;
	pin N26 = IOB_W61_10;
	pin N27 = IOB_W61_11;
	pin N28 = IOB_W61_3;
	pin N29 = GND;
	pin N30 = VCCIO7;
	pin N31 = IOB_W48_8;
	pin N32 = IOB_W48_9;
	pin P1 = IOB_E44_4;
	pin P2 = IOB_E44_5;
	pin P3 = IOB_E44_0;
	pin P4 = IOB_E44_1;
	pin P5 = IOB_E48_11;
	pin P6 = IOB_E48_10;
	pin P7 = IOB_E57_3;
	pin P8 = IOB_E57_2;
	pin P9 = VCCIO2;
	pin P10 = GND;
	pin P11 = VCCAUX;
	pin P12 = VCC12;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = VCCINT;
	pin P18 = GND;
	pin P19 = VCCINT;
	pin P20 = GND;
	pin P21 = VCC12;
	pin P22 = VCCAUX;
	pin P23 = VCCIO7;
	pin P24 = GND;
	pin P25 = IOB_W57_2;
	pin P26 = IOB_W57_3;
	pin P27 = IOB_W48_10;
	pin P28 = IOB_W48_11;
	pin P29 = IOB_W44_1;
	pin P30 = IOB_W44_0;
	pin P31 = IOB_W44_5;
	pin P32 = IOB_W44_4;
	pin R1 = IOB_E39_1;
	pin R2 = IOB_E39_0;
	pin R3 = IOB_E44_8;
	pin R4 = IOB_E44_9;
	pin R5 = IOB_E44_6;
	pin R6 = GND;
	pin R7 = VCCIO2;
	pin R8 = IOB_E48_6;
	pin R9 = IOB_E48_7;
	pin R10 = VTT2;
	pin R11 = VCCAUX;
	pin R12 = GND;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = GND;
	pin R22 = VCCAUX;
	pin R23 = VTT7;
	pin R24 = IOB_W48_7;
	pin R25 = IOB_W48_6;
	pin R26 = GND;
	pin R27 = VCCIO7;
	pin R28 = IOB_W44_6;
	pin R29 = IOB_W44_9;
	pin R30 = IOB_W44_8;
	pin R31 = IOB_W39_0;
	pin R32 = IOB_W39_1;
	pin T1 = IOB_E39_5;
	pin T2 = IOB_E39_4;
	pin T3 = VCCIO3;
	pin T4 = GND;
	pin T5 = IOB_E44_7;
	pin T6 = IOB_E39_6;
	pin T7 = IOB_E44_11;
	pin T8 = IOB_E44_10;
	pin T9 = IOB_E44_3;
	pin T10 = IOB_E44_2;
	pin T11 = VTT3;
	pin T12 = VCC12;
	pin T13 = VCCINT;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = VCCINT;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = VCCINT;
	pin T21 = VCC12;
	pin T22 = VTT6;
	pin T23 = IOB_W44_2;
	pin T24 = IOB_W44_3;
	pin T25 = IOB_W44_10;
	pin T26 = IOB_W44_11;
	pin T27 = IOB_W39_6;
	pin T28 = IOB_W44_7;
	pin T29 = VCCIO6;
	pin T30 = GND;
	pin T31 = IOB_W39_4;
	pin T32 = IOB_W39_5;
	pin U1 = IOB_E39_8;
	pin U2 = IOB_E39_9;
	pin U3 = GND;
	pin U4 = VCCIO3;
	pin U5 = IOB_E39_7;
	pin U6 = IOB_E31_2;
	pin U7 = IOB_E39_10;
	pin U8 = IOB_E39_11;
	pin U9 = IOB_E39_3;
	pin U10 = IOB_E39_2;
	pin U11 = VTT3;
	pin U12 = VCC12;
	pin U13 = VCCINT;
	pin U14 = VCCINT;
	pin U15 = GND;
	pin U16 = VCCINT;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = VCCINT;
	pin U21 = VCC12;
	pin U22 = VTT6;
	pin U23 = IOB_W39_2;
	pin U24 = IOB_W39_3;
	pin U25 = IOB_W39_11;
	pin U26 = IOB_W39_10;
	pin U27 = IOB_W31_2;
	pin U28 = IOB_W39_7;
	pin U29 = GND;
	pin U30 = VCCIO6;
	pin U31 = IOB_W39_9;
	pin U32 = IOB_W39_8;
	pin V1 = IOB_E35_4;
	pin V2 = IOB_E35_5;
	pin V3 = IOB_E31_1;
	pin V4 = IOB_E31_0;
	pin V5 = IOB_E31_3;
	pin V6 = VCCIO3;
	pin V7 = GND;
	pin V8 = IOB_E31_10;
	pin V9 = IOB_E35_6;
	pin V10 = IOB_E35_7;
	pin V11 = VCCAUX;
	pin V12 = GND;
	pin V13 = VCCINT;
	pin V14 = GND;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = GND;
	pin V22 = VCCAUX;
	pin V23 = IOB_W35_7;
	pin V24 = IOB_W35_6;
	pin V25 = IOB_W31_10;
	pin V26 = VCCIO6;
	pin V27 = GND;
	pin V28 = IOB_W31_3;
	pin V29 = IOB_W31_0;
	pin V30 = IOB_W31_1;
	pin V31 = IOB_W35_5;
	pin V32 = IOB_W35_4;
	pin W1 = IOB_E18_8;
	pin W2 = IOB_E18_0;
	pin W3 = IOB_E31_8;
	pin W4 = IOB_E31_9;
	pin W5 = IOB_E18_4;
	pin W6 = IOB_E18_2;
	pin W7 = IOB_E31_11;
	pin W8 = IOB_E18_7;
	pin W9 = GND;
	pin W10 = VCCIO3;
	pin W11 = VCCAUX;
	pin W12 = VCC12;
	pin W13 = GND;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = VCCINT;
	pin W17 = VCCINT;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = GND;
	pin W21 = VCC12;
	pin W22 = VCCAUX;
	pin W23 = GND;
	pin W24 = VCCIO6;
	pin W25 = IOB_W18_7;
	pin W26 = IOB_W31_11;
	pin W27 = IOB_W18_2;
	pin W28 = IOB_W18_4;
	pin W29 = IOB_W31_9;
	pin W30 = IOB_W31_8;
	pin W31 = IOB_W18_0;
	pin W32 = IOB_W18_8;
	pin Y1 = IOB_E18_9;
	pin Y2 = IOB_E18_1;
	pin Y3 = VCCIO3;
	pin Y4 = GND;
	pin Y5 = IOB_E18_5;
	pin Y6 = IOB_E18_3;
	pin Y7 = IOB_E18_6;
	pin Y8 = IOB_E14_10;
	pin Y9 = IOB_E10_6;
	pin Y10 = IOB_E10_7;
	pin Y11 = VTT3;
	pin Y12 = GND;
	pin Y13 = VCCINT;
	pin Y14 = GND;
	pin Y15 = VCCINT;
	pin Y16 = VCCINT;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = GND;
	pin Y20 = VCCINT;
	pin Y21 = GND;
	pin Y22 = VTT6;
	pin Y23 = IOB_W10_7;
	pin Y24 = IOB_W10_6;
	pin Y25 = IOB_W14_10;
	pin Y26 = IOB_W18_6;
	pin Y27 = IOB_W18_3;
	pin Y28 = IOB_W18_5;
	pin Y29 = VCCIO6;
	pin Y30 = GND;
	pin Y31 = IOB_W18_1;
	pin Y32 = IOB_W18_9;
	pin AA1 = IOB_E10_1;
	pin AA2 = IOB_E14_5;
	pin AA3 = IOB_E14_1;
	pin AA4 = IOB_E14_0;
	pin AA5 = IOB_E18_11;
	pin AA6 = GND;
	pin AA7 = VCCIO3;
	pin AA8 = IOB_E14_11;
	pin AA9 = IOB_E5_6;
	pin AA10 = IOB_E5_7;
	pin AA11 = VCCAUX;
	pin AA12 = VCCAUX;
	pin AA13 = GND;
	pin AA14 = VCC12;
	pin AA15 = GND;
	pin AA16 = VCC12;
	pin AA17 = VCC12;
	pin AA18 = GND;
	pin AA19 = VCC12;
	pin AA20 = GND;
	pin AA21 = VCCAUX;
	pin AA22 = VCCAUX;
	pin AA23 = IOB_W5_7;
	pin AA24 = IOB_W5_6;
	pin AA25 = IOB_W14_11;
	pin AA26 = GND;
	pin AA27 = VCCIO6;
	pin AA28 = IOB_W18_11;
	pin AA29 = IOB_W14_0;
	pin AA30 = IOB_W14_1;
	pin AA31 = IOB_W14_5;
	pin AA32 = IOB_W10_1;
	pin AB1 = IOB_E10_0;
	pin AB2 = IOB_E14_4;
	pin AB3 = IOB_E14_9;
	pin AB4 = IOB_E14_8;
	pin AB5 = IOB_E18_10;
	pin AB6 = IOB_E10_2;
	pin AB7 = IOB_E5_2;
	pin AB8 = IOB_E5_11;
	pin AB9 = VCCIO3;
	pin AB10 = GND;
	pin AB11 = VCCAUX;
	pin AB12 = VCCAUX;
	pin AB13 = VTT4;
	pin AB14 = VTT4;
	pin AB15 = VCCAUX;
	pin AB16 = VCCAUX;
	pin AB17 = VCCAUX;
	pin AB18 = VCCAUX;
	pin AB19 = VTT5;
	pin AB20 = VTT5;
	pin AB21 = VCCAUX;
	pin AB22 = VCCAUX;
	pin AB23 = VCCIO6;
	pin AB24 = GND;
	pin AB25 = IOB_W5_11;
	pin AB26 = IOB_W5_2;
	pin AB27 = IOB_W10_2;
	pin AB28 = IOB_W18_10;
	pin AB29 = IOB_W14_8;
	pin AB30 = IOB_W14_9;
	pin AB31 = IOB_W14_4;
	pin AB32 = IOB_W10_0;
	pin AC1 = IOB_E5_4;
	pin AC2 = IOB_E10_5;
	pin AC3 = GND;
	pin AC4 = VCCIO3;
	pin AC5 = IOB_E5_0;
	pin AC6 = IOB_E10_3;
	pin AC7 = IOB_E5_3;
	pin AC8 = IOB_E5_10;
	pin AC9 = IOB_E1_6;
	pin AC10 = IOB_E1_10;
	pin AC11 = VCCIO4;
	pin AC12 = IOB_S106_2;
	pin AC13 = IOB_S98_3;
	pin AC14 = GND;
	pin AC15 = VTT4;
	pin AC16 = IOB_S64_7;
	pin AC17 = IOB_S58_10;
	pin AC18 = VTT5;
	pin AC19 = VCCIO5;
	pin AC20 = IOB_S22_6;
	pin AC21 = IOB_S14_10;
	pin AC22 = GND;
	pin AC23 = IOB_W1_10;
	pin AC24 = IOB_W1_6;
	pin AC25 = IOB_W5_10;
	pin AC26 = IOB_W5_3;
	pin AC27 = IOB_W10_3;
	pin AC28 = IOB_W5_0;
	pin AC29 = GND;
	pin AC30 = VCCIO6;
	pin AC31 = IOB_W10_5;
	pin AC32 = IOB_W5_4;
	pin AD1 = IOB_E5_5;
	pin AD2 = IOB_E10_4;
	pin AD3 = IOB_E10_9;
	pin AD4 = IOB_E10_8;
	pin AD5 = IOB_E5_1;
	pin AD6 = VCCIO3;
	pin AD7 = GND;
	pin AD8 = IOB_E1_7;
	pin AD9 = IOB_E1_11;
	pin AD10 = IOB_S122_3;
	pin AD11 = GND;
	pin AD12 = IOB_S102_4;
	pin AD13 = IOB_S98_2;
	pin AD14 = VCCIO4;
	pin AD15 = IOB_S68_11;
	pin AD16 = IOB_S64_6;
	pin AD17 = IOB_S58_11;
	pin AD18 = IOB_S54_6;
	pin AD19 = GND;
	pin AD20 = IOB_S22_7;
	pin AD21 = IOB_S14_11;
	pin AD22 = VCCIO5;
	pin AD23 = IOB_S2_10;
	pin AD24 = IOB_W1_11;
	pin AD25 = IOB_W1_7;
	pin AD26 = VCCIO6;
	pin AD27 = GND;
	pin AD28 = IOB_W5_1;
	pin AD29 = IOB_W10_8;
	pin AD30 = IOB_W10_9;
	pin AD31 = IOB_W10_4;
	pin AD32 = IOB_W5_5;
	pin AE1 = IOB_E1_1;
	pin AE2 = IOB_E1_0;
	pin AE3 = IOB_E5_8;
	pin AE4 = IOB_E5_9;
	pin AE5 = IOB_E10_11;
	pin AE6 = IOB_E1_3;
	pin AE7 = IOB_E1_2;
	pin AE8 = IOB_S122_7;
	pin AE9 = IOB_S122_6;
	pin AE10 = IOB_S122_2;
	pin AE11 = IOB_S110_11;
	pin AE12 = IOB_S102_5;
	pin AE13 = IOB_S78_11;
	pin AE14 = IOB_S76_3;
	pin AE15 = IOB_S68_10;
	pin AE16 = IOB_S64_3;
	pin AE17 = IOB_S62_2;
	pin AE18 = IOB_S54_7;
	pin AE19 = IOB_S50_2;
	pin AE20 = IOB_S26_3;
	pin AE21 = IOB_S26_2;
	pin AE22 = IOB_S14_2;
	pin AE23 = IOB_S2_11;
	pin AE24 = IOB_S2_7;
	pin AE25 = IOB_S2_6;
	pin AE26 = IOB_W1_2;
	pin AE27 = IOB_W1_3;
	pin AE28 = IOB_W10_11;
	pin AE29 = IOB_W5_9;
	pin AE30 = IOB_W5_8;
	pin AE31 = IOB_W1_0;
	pin AE32 = IOB_W1_1;
	pin AF1 = IOB_E1_4;
	pin AF2 = IOB_E1_5;
	pin AF3 = VCCIO3;
	pin AF4 = GND;
	pin AF5 = IOB_E10_10;
	pin AF6 = IOB_S118_11;
	pin AF7 = IOB_S118_3;
	pin AF8 = IOB_S118_2;
	pin AF9 = VCCIO4;
	pin AF10 = IOB_S110_10;
	pin AF11 = IOB_S98_10;
	pin AF12 = GND;
	pin AF13 = IOB_S78_10;
	pin AF14 = IOB_S76_2;
	pin AF15 = VCCIO4;
	pin AF16 = IOB_S64_2;
	pin AF17 = IOB_S62_3;
	pin AF18 = GND;
	pin AF19 = IOB_S50_3;
	pin AF20 = IOB_S42_10;
	pin AF21 = VCCIO5;
	pin AF22 = IOB_S18_3;
	pin AF23 = IOB_S14_3;
	pin AF24 = GND;
	pin AF25 = IOB_S6_3;
	pin AF26 = IOB_S6_2;
	pin AF27 = IOB_S2_2;
	pin AF28 = IOB_W10_10;
	pin AF29 = VCCIO6;
	pin AF30 = GND;
	pin AF31 = IOB_W1_5;
	pin AF32 = IOB_W1_4;
	pin AG1 = IOB_E1_8;
	pin AG2 = IOB_E1_9;
	pin AG3 = IOB_E14_6;
	pin AG4 = IOB_E14_7;
	pin AG5 = IOB_S118_10;
	pin AG6 = IOB_S82_2;
	pin AG7 = IOB_S110_0;
	pin AG8 = IOB_S110_1;
	pin AG9 = GND;
	pin AG10 = IOB_S94_6;
	pin AG11 = IOB_S94_7;
	pin AG12 = VCCIO4;
	pin AG13 = IOB_S72_7;
	pin AG14 = IOB_S72_6;
	pin AG15 = GND;
	pin AG16 = IOB_S64_10;
	pin AG17 = IOB_S58_7;
	pin AG18 = VCCIO5;
	pin AG19 = IOB_S50_11;
	pin AG20 = IOB_S50_10;
	pin AG21 = GND;
	pin AG22 = IOB_S46_6;
	pin AG23 = IOB_S18_2;
	pin AG24 = VCCIO5;
	pin AG25 = IOB_S18_9;
	pin AG26 = IOB_S18_8;
	pin AG27 = IOB_S26_10;
	pin AG28 = IOB_S2_3;
	pin AG29 = IOB_W14_7;
	pin AG30 = IOB_W14_6;
	pin AG31 = IOB_W1_9;
	pin AG32 = IOB_W1_8;
	pin AH1 = PROBE_VCC;
	pin AH2 = PROBE_GND;
	pin AH3 = IOB_S122_11;
	pin AH4 = IOB_S114_9;
	pin AH5 = IOB_S114_8;
	pin AH6 = IOB_S78_7;
	pin AH7 = IOB_S78_6;
	pin AH8 = IOB_S78_3;
	pin AH9 = IOB_S78_2;
	pin AH10 = IOB_S72_11;
	pin AH11 = IOB_S72_10;
	pin AH12 = IOB_S68_7;
	pin AH13 = IOB_S68_6;
	pin AH14 = IOB_S68_3;
	pin AH15 = IOB_S68_2;
	pin AH16 = IOB_S64_11;
	pin AH17 = IOB_S58_6;
	pin AH18 = IOB_S58_3;
	pin AH19 = IOB_S58_2;
	pin AH20 = IOB_S54_11;
	pin AH21 = IOB_S54_10;
	pin AH22 = IOB_S46_7;
	pin AH23 = IOB_S46_10;
	pin AH24 = IOB_S46_11;
	pin AH25 = IOB_S50_6;
	pin AH26 = IOB_S50_7;
	pin AH27 = IOB_S26_11;
	pin AH28 = IOB_S10_11;
	pin AH29 = IOB_S10_10;
	pin AH30 = IOB_S10_1;
	pin AH31 = TEMP_SENSE;
	pin AH32 = XRES;
	pin AJ1 = IOB_S122_8;
	pin AJ2 = IOB_S122_10;
	pin AJ3 = IOB_S122_1;
	pin AJ4 = GND;
	pin AJ5 = IOB_S118_1;
	pin AJ6 = IOB_S110_9;
	pin AJ7 = VCCIO4;
	pin AJ8 = IOB_S98_9;
	pin AJ9 = IOB_S94_5;
	pin AJ10 = GND;
	pin AJ11 = IOB_S78_5;
	pin AJ12 = IOB_S76_1;
	pin AJ13 = VCCIO4;
	pin AJ14 = IOB_S68_9;
	pin AJ15 = IOB_S68_1;
	pin AJ16 = GND;
	pin AJ17 = VCCIO5;
	pin AJ18 = IOB_S58_0;
	pin AJ19 = IOB_S54_4;
	pin AJ20 = GND;
	pin AJ21 = IOB_S50_0;
	pin AJ22 = IOB_S46_4;
	pin AJ23 = VCCIO5;
	pin AJ24 = IOB_S26_0;
	pin AJ25 = IOB_S22_0;
	pin AJ26 = GND;
	pin AJ27 = IOB_S14_0;
	pin AJ28 = IOB_S6_8;
	pin AJ29 = GND;
	pin AJ30 = VCCIO5;
	pin AJ31 = IOB_S10_0;
	pin AJ32 = IOB_S2_0;
	pin AK1 = IOB_S122_9;
	pin AK2 = IOB_S122_5;
	pin AK3 = IOB_S122_0;
	pin AK4 = VCCIO4;
	pin AK5 = IOB_S118_0;
	pin AK6 = IOB_S110_8;
	pin AK7 = GND;
	pin AK8 = IOB_S98_8;
	pin AK9 = IOB_S94_4;
	pin AK10 = VCCIO4;
	pin AK11 = IOB_S78_4;
	pin AK12 = IOB_S76_0;
	pin AK13 = GND;
	pin AK14 = IOB_S68_8;
	pin AK15 = IOB_S68_0;
	pin AK16 = VCCIO4;
	pin AK17 = GND;
	pin AK18 = IOB_S58_1;
	pin AK19 = IOB_S54_5;
	pin AK20 = VCCIO5;
	pin AK21 = IOB_S50_1;
	pin AK22 = IOB_S46_5;
	pin AK23 = GND;
	pin AK24 = IOB_S26_1;
	pin AK25 = IOB_S22_1;
	pin AK26 = VCCIO5;
	pin AK27 = IOB_S14_1;
	pin AK28 = IOB_S6_9;
	pin AK29 = IOB_S6_0;
	pin AK30 = IOB_S2_8;
	pin AK31 = IOB_S2_4;
	pin AK32 = IOB_S2_1;
	pin AL1 = GND;
	pin AL2 = IOB_S122_4;
	pin AL3 = IOB_S118_9;
	pin AL4 = IOB_S118_8;
	pin AL5 = IOB_S106_9;
	pin AL6 = IOB_S106_8;
	pin AL7 = IOB_S98_1;
	pin AL8 = IOB_S82_1;
	pin AL9 = IOB_S82_0;
	pin AL10 = IOB_S78_1;
	pin AL11 = IOB_S78_0;
	pin AL12 = IOB_S72_5;
	pin AL13 = IOB_S72_4;
	pin AL14 = IOB_S64_9;
	pin AL15 = IOB_S64_5;
	pin AL16 = IOB_S64_1;
	pin AL17 = IOB_S62_0;
	pin AL18 = IOB_S58_8;
	pin AL19 = IOB_S58_4;
	pin AL20 = IOB_S50_9;
	pin AL21 = IOB_S50_8;
	pin AL22 = IOB_S46_9;
	pin AL23 = IOB_S46_8;
	pin AL24 = IOB_S26_9;
	pin AL25 = IOB_S26_8;
	pin AL26 = IOB_S22_4;
	pin AL27 = IOB_S14_9;
	pin AL28 = IOB_S14_8;
	pin AL29 = IOB_S6_1;
	pin AL30 = IOB_S2_9;
	pin AL31 = IOB_S2_5;
	pin AL32 = GND;
	pin AM2 = GND;
	pin AM3 = IOB_S114_1;
	pin AM4 = IOB_S114_0;
	pin AM5 = IOB_S106_1;
	pin AM6 = IOB_S106_0;
	pin AM7 = IOB_S98_0;
	pin AM8 = IOB_S78_9;
	pin AM9 = IOB_S78_8;
	pin AM10 = IOB_S72_9;
	pin AM11 = IOB_S72_8;
	pin AM12 = IOB_S68_5;
	pin AM13 = IOB_S68_4;
	pin AM14 = IOB_S64_8;
	pin AM15 = IOB_S64_4;
	pin AM16 = IOB_S64_0;
	pin AM17 = IOB_S62_1;
	pin AM18 = IOB_S58_9;
	pin AM19 = IOB_S58_5;
	pin AM20 = IOB_S54_9;
	pin AM21 = IOB_S54_8;
	pin AM22 = IOB_S50_5;
	pin AM23 = IOB_S50_4;
	pin AM24 = IOB_S42_9;
	pin AM25 = IOB_S42_8;
	pin AM26 = IOB_S22_5;
	pin AM27 = IOB_S18_1;
	pin AM28 = IOB_S18_0;
	pin AM29 = IOB_S10_9;
	pin AM30 = IOB_S10_8;
	pin AM31 = GND;
	pin A_VDDRX01_L = SERDES_N1_CH0_VCCRX;
	pin A_VDDRX01_R = SERDES_N120_CH1_VCCRX;
	pin A_VDDRX23_L = SERDES_N1_CH2_VCCRX;
	pin A_VDDRX23_R = SERDES_N120_CH3_VCCRX;
	pin B_VDDRX01_L = SERDES_N14_CH0_VCCRX;
	pin B_VDDRX01_R = SERDES_N107_CH1_VCCRX;
	pin B_VDDRX23_L = SERDES_N14_CH2_VCCRX;
	pin B_VDDRX23_R = SERDES_N107_CH3_VCCRX;
}

// LFSC3GA80E-FCBGA1152 LFSC3GA80E-FFBGA1152 LFSCM3GA80EP1-FCBGA1152 LFSCM3GA80EP1-FFBGA1152
bond BOND8 {
	kind single;
	pin A2 = GND;
	pin A3 = SERDES_N120_CH0_IN_P;
	pin A4 = SERDES_N120_CH0_OUT_P;
	pin A5 = SERDES_N120_CH1_OUT_P;
	pin A6 = SERDES_N120_CH1_IN_P;
	pin A7 = SERDES_N120_CH2_IN_P;
	pin A8 = SERDES_N120_CH2_OUT_P;
	pin A9 = SERDES_N120_CH3_OUT_P;
	pin A10 = SERDES_N120_CH3_IN_P;
	pin A11 = SERDES_N107_CH0_OUT_P;
	pin A12 = SERDES_N107_CH1_OUT_P;
	pin A13 = SERDES_N107_CH2_OUT_P;
	pin A14 = SERDES_N107_CH3_OUT_P;
	pin A15 = IOB_N72_0;
	pin A16 = IOB_N68_9;
	pin A17 = IOB_N64_1;
	pin A18 = IOB_N58_1;
	pin A19 = IOB_N54_9;
	pin A20 = IOB_N54_1;
	pin A21 = SERDES_N14_CH3_OUT_P;
	pin A22 = SERDES_N14_CH2_OUT_P;
	pin A23 = SERDES_N14_CH1_OUT_P;
	pin A24 = SERDES_N14_CH0_OUT_P;
	pin A25 = SERDES_N1_CH3_IN_P;
	pin A26 = SERDES_N1_CH3_OUT_P;
	pin A27 = SERDES_N1_CH2_OUT_P;
	pin A28 = SERDES_N1_CH2_IN_P;
	pin A29 = SERDES_N1_CH1_IN_P;
	pin A30 = SERDES_N1_CH1_OUT_P;
	pin A31 = SERDES_N1_CH0_OUT_P;
	pin A32 = SERDES_N1_CH0_IN_P;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = CCLK;
	pin B3 = SERDES_N120_CH0_IN_N;
	pin B4 = SERDES_N120_CH0_OUT_N;
	pin B5 = SERDES_N120_CH1_OUT_N;
	pin B6 = SERDES_N120_CH1_IN_N;
	pin B7 = SERDES_N120_CH2_IN_N;
	pin B8 = SERDES_N120_CH2_OUT_N;
	pin B9 = SERDES_N120_CH3_OUT_N;
	pin B10 = SERDES_N120_CH3_IN_N;
	pin B11 = SERDES_N107_CH0_OUT_N;
	pin B12 = SERDES_N107_CH1_OUT_N;
	pin B13 = SERDES_N107_CH2_OUT_N;
	pin B14 = SERDES_N107_CH3_OUT_N;
	pin B15 = IOB_N72_1;
	pin B16 = IOB_N68_8;
	pin B17 = IOB_N64_0;
	pin B18 = IOB_N58_0;
	pin B19 = IOB_N54_8;
	pin B20 = IOB_N54_0;
	pin B21 = SERDES_N14_CH3_OUT_N;
	pin B22 = SERDES_N14_CH2_OUT_N;
	pin B23 = SERDES_N14_CH1_OUT_N;
	pin B24 = SERDES_N14_CH0_OUT_N;
	pin B25 = SERDES_N1_CH3_IN_N;
	pin B26 = SERDES_N1_CH3_OUT_N;
	pin B27 = SERDES_N1_CH2_OUT_N;
	pin B28 = SERDES_N1_CH2_IN_N;
	pin B29 = SERDES_N1_CH1_IN_N;
	pin B30 = SERDES_N1_CH1_OUT_N;
	pin B31 = SERDES_N1_CH0_OUT_N;
	pin B32 = SERDES_N1_CH0_IN_N;
	pin B33 = RESET_B;
	pin B34 = GND;
	pin C1 = TDI;
	pin C2 = VCC_JTAG;
	pin C3 = SERDES_N120_CH0_VCCRX;
	pin C4 = GND;
	pin C5 = GND;
	pin C6 = SERDES_N120_CH1_VCCRX;
	pin C7 = SERDES_N120_CH2_VCCRX;
	pin C8 = GND;
	pin C9 = GND;
	pin C10 = SERDES_N120_CH3_VCCRX;
	pin C11 = GND;
	pin C12 = GND;
	pin C13 = GND;
	pin C14 = GND;
	pin C15 = IOB_N64_9;
	pin C16 = IOB_N64_8;
	pin C17 = GND;
	pin C18 = VCCIO1;
	pin C19 = IOB_N58_8;
	pin C20 = IOB_N58_9;
	pin C21 = GND;
	pin C22 = GND;
	pin C23 = GND;
	pin C24 = GND;
	pin C25 = SERDES_N1_CH3_VCCRX;
	pin C26 = GND;
	pin C27 = GND;
	pin C28 = SERDES_N1_CH2_VCCRX;
	pin C29 = SERDES_N1_CH1_VCCRX;
	pin C30 = GND;
	pin C31 = GND;
	pin C32 = SERDES_N1_CH0_VCCRX;
	pin C33 = INIT_B;
	pin C34 = RDCFG_B;
	pin D1 = TCK;
	pin D2 = IOB_E78_8;
	pin D3 = SERDES_N120_CH0_VCCIB;
	pin D4 = SERDES_N120_CH1_VCCIB;
	pin D5 = SERDES_N120_CH2_VCCIB;
	pin D6 = SERDES_N120_CH3_VCCIB;
	pin D7 = SERDES_N107_CH0_VCCIB;
	pin D8 = SERDES_N107_CH1_VCCIB;
	pin D9 = SERDES_N107_CH2_VCCIB;
	pin D10 = SERDES_N107_CH0_VCCOB;
	pin D11 = SERDES_N107_CH1_VCCOB;
	pin D12 = SERDES_N107_CH2_VCCOB;
	pin D13 = SERDES_N107_CH3_VCCOB;
	pin D14 = IOB_N72_9;
	pin D15 = IOB_N68_5;
	pin D16 = IOB_N68_1;
	pin D17 = VCCIO1;
	pin D18 = GND;
	pin D19 = IOB_N58_5;
	pin D20 = IOB_N50_9;
	pin D21 = IOB_N50_5;
	pin D22 = SERDES_N14_CH3_VCCOB;
	pin D23 = SERDES_N14_CH2_VCCOB;
	pin D24 = SERDES_N14_CH1_VCCOB;
	pin D25 = SERDES_N14_CH0_VCCOB;
	pin D26 = SERDES_N14_CH2_VCCIB;
	pin D27 = SERDES_N14_CH1_VCCIB;
	pin D28 = SERDES_N14_CH0_VCCIB;
	pin D29 = SERDES_N1_CH3_VCCIB;
	pin D30 = SERDES_N1_CH2_VCCIB;
	pin D31 = SERDES_N1_CH1_VCCIB;
	pin D32 = SERDES_N1_CH0_VCCIB;
	pin D33 = IOB_W78_8;
	pin D34 = DONE;
	pin E1 = IOB_E74_8;
	pin E2 = IOB_E78_9;
	pin E3 = VCCIO2;
	pin E4 = GND;
	pin E5 = VCC12;
	pin E6 = VCC12;
	pin E7 = VCC12;
	pin E8 = VCC12;
	pin E9 = SERDES_N107_CH3_VCCIB;
	pin E10 = SERDES_N107_CH0_IN_P;
	pin E11 = SERDES_N107_CH1_IN_P;
	pin E12 = SERDES_N107_CH2_IN_P;
	pin E13 = SERDES_N107_CH3_IN_P;
	pin E14 = IOB_N72_8;
	pin E15 = IOB_N68_4;
	pin E16 = IOB_N68_0;
	pin E17 = IOB_N64_5;
	pin E18 = IOB_N62_1;
	pin E19 = IOB_N58_4;
	pin E20 = IOB_N50_8;
	pin E21 = IOB_N50_4;
	pin E22 = SERDES_N14_CH3_IN_P;
	pin E23 = SERDES_N14_CH2_IN_P;
	pin E24 = SERDES_N14_CH1_IN_P;
	pin E25 = SERDES_N14_CH0_IN_P;
	pin E26 = SERDES_N14_CH3_VCCIB;
	pin E27 = VCC12;
	pin E28 = VCC12;
	pin E29 = VCC12;
	pin E30 = VCC12;
	pin E31 = VCCIO7;
	pin E32 = GND;
	pin E33 = IOB_W78_9;
	pin E34 = IOB_W74_8;
	pin F1 = IOB_E74_9;
	pin F2 = IOB_E70_0;
	pin F3 = IOB_E74_0;
	pin F4 = IOB_E78_4;
	pin F5 = IOB_E78_0;
	pin F6 = SERDES_N120_CH0_VCCOB;
	pin F7 = SERDES_N120_CH1_VCCOB;
	pin F8 = SERDES_N120_CH2_VCCOB;
	pin F9 = SERDES_N120_CH3_VCCOB;
	pin F10 = SERDES_N107_CH0_IN_N;
	pin F11 = SERDES_N107_CH1_IN_N;
	pin F12 = SERDES_N107_CH2_IN_N;
	pin F13 = SERDES_N107_CH3_IN_N;
	pin F14 = IOB_N76_1;
	pin F15 = IOB_N72_4;
	pin F16 = VCCIO1;
	pin F17 = IOB_N64_4;
	pin F18 = IOB_N62_0;
	pin F19 = GND;
	pin F20 = IOB_N54_5;
	pin F21 = IOB_N50_1;
	pin F22 = SERDES_N14_CH3_IN_N;
	pin F23 = SERDES_N14_CH2_IN_N;
	pin F24 = SERDES_N14_CH1_IN_N;
	pin F25 = SERDES_N14_CH0_IN_N;
	pin F26 = SERDES_N1_CH3_VCCOB;
	pin F27 = SERDES_N1_CH2_VCCOB;
	pin F28 = SERDES_N1_CH1_VCCOB;
	pin F29 = SERDES_N1_CH0_VCCOB;
	pin F30 = IOB_W78_0;
	pin F31 = IOB_W78_4;
	pin F32 = IOB_W74_0;
	pin F33 = IOB_W70_0;
	pin F34 = IOB_W74_9;
	pin G1 = IOB_E70_8;
	pin G2 = IOB_E70_1;
	pin G3 = IOB_E74_1;
	pin G4 = IOB_E78_5;
	pin G5 = IOB_E78_1;
	pin G6 = VCCIO2;
	pin G7 = GND;
	pin G8 = SERDES_N120_CLK_P;
	pin G9 = SERDES_N120_RXCLK_P;
	pin G10 = SERDES_N107_CH0_VCCRX;
	pin G11 = SERDES_N107_CH1_VCCRX;
	pin G12 = SERDES_N107_CH2_VCCRX;
	pin G13 = SERDES_N107_CH3_VCCRX;
	pin G14 = IOB_N76_0;
	pin G15 = IOB_N72_5;
	pin G16 = GND;
	pin G17 = IOB_N64_3;
	pin G18 = IOB_N62_3;
	pin G19 = VCCIO1;
	pin G20 = IOB_N54_4;
	pin G21 = IOB_N50_0;
	pin G22 = SERDES_N14_CH3_VCCRX;
	pin G23 = SERDES_N14_CH2_VCCRX;
	pin G24 = SERDES_N14_CH1_VCCRX;
	pin G25 = SERDES_N14_CH0_VCCRX;
	pin G26 = SERDES_N1_RXCLK_P;
	pin G27 = SERDES_N1_CLK_P;
	pin G28 = VCCIO7;
	pin G29 = GND;
	pin G30 = IOB_W78_1;
	pin G31 = IOB_W78_5;
	pin G32 = IOB_W74_1;
	pin G33 = IOB_W70_1;
	pin G34 = IOB_W70_8;
	pin H1 = IOB_E70_9;
	pin H2 = IOB_E61_0;
	pin H3 = GND;
	pin H4 = VCCIO2;
	pin H5 = IOB_E74_4;
	pin H6 = IOB_E78_10;
	pin H7 = IOB_E78_2;
	pin H8 = SERDES_N120_CLK_N;
	pin H9 = SERDES_N120_RESP;
	pin H10 = VCC12;
	pin H11 = SERDES_N107_CLK_P;
	pin H12 = SERDES_N107_RXCLK_P;
	pin H13 = IOB_N68_6;
	pin H14 = IOB_N68_10;
	pin H15 = IOB_N64_11;
	pin H16 = IOB_N64_10;
	pin H17 = IOB_N64_2;
	pin H18 = IOB_N62_2;
	pin H19 = IOB_N58_3;
	pin H20 = IOB_N58_2;
	pin H21 = IOB_N54_11;
	pin H22 = IOB_N54_7;
	pin H23 = SERDES_N14_RXCLK_P;
	pin H24 = SERDES_N14_CLK_P;
	pin H25 = VCC12;
	pin H26 = SERDES_N1_RESP;
	pin H27 = SERDES_N1_CLK_N;
	pin H28 = IOB_W78_2;
	pin H29 = IOB_W78_10;
	pin H30 = IOB_W74_4;
	pin H31 = GND;
	pin H32 = VCCIO7;
	pin H33 = IOB_W61_0;
	pin H34 = IOB_W70_9;
	pin J1 = IOB_E53_0;
	pin J2 = IOB_E61_1;
	pin J3 = IOB_E65_8;
	pin J4 = IOB_E65_0;
	pin J5 = IOB_E74_5;
	pin J6 = IOB_E78_11;
	pin J7 = IOB_E78_3;
	pin J8 = PROG_B;
	pin J9 = VCCIO1;
	pin J10 = GND;
	pin J11 = SERDES_N107_CLK_N;
	pin J12 = SERDES_N107_RXCLK_N;
	pin J13 = IOB_N68_7;
	pin J14 = IOB_N68_11;
	pin J15 = GND;
	pin J16 = IOB_N68_3;
	pin J17 = IOB_N68_2;
	pin J18 = IOB_N58_11;
	pin J19 = IOB_N58_10;
	pin J20 = VCCIO1;
	pin J21 = IOB_N54_10;
	pin J22 = IOB_N54_6;
	pin J23 = SERDES_N14_RXCLK_N;
	pin J24 = SERDES_N14_CLK_N;
	pin J25 = VCCIO1;
	pin J26 = GND;
	pin J27 = M0;
	pin J28 = IOB_W78_3;
	pin J29 = IOB_W78_11;
	pin J30 = IOB_W74_5;
	pin J31 = IOB_W65_0;
	pin J32 = IOB_W65_8;
	pin J33 = IOB_W61_1;
	pin J34 = IOB_W53_0;
	pin K1 = IOB_E53_1;
	pin K2 = IOB_E61_8;
	pin K3 = IOB_E65_9;
	pin K4 = IOB_E65_1;
	pin K5 = IOB_E70_4;
	pin K6 = GND;
	pin K7 = VCCIO2;
	pin K8 = MPIIRQ_B;
	pin K9 = GND;
	pin K10 = VCC12;
	pin K11 = VCC12;
	pin K12 = VCCIO1;
	pin K13 = IOB_N72_2;
	pin K14 = IOB_N72_3;
	pin K15 = VCCIO1;
	pin K16 = IOB_N72_6;
	pin K17 = IOB_N64_6;
	pin K18 = IOB_N58_7;
	pin K19 = IOB_N50_6;
	pin K20 = GND;
	pin K21 = IOB_N54_3;
	pin K22 = IOB_N54_2;
	pin K23 = GND;
	pin K24 = VCC12;
	pin K25 = VCC12;
	pin K26 = GND;
	pin K27 = M1;
	pin K28 = GND;
	pin K29 = VCCIO7;
	pin K30 = IOB_W70_4;
	pin K31 = IOB_W65_1;
	pin K32 = IOB_W65_9;
	pin K33 = IOB_W61_8;
	pin K34 = IOB_W53_1;
	pin L1 = IOB_E53_8;
	pin L2 = IOB_E61_9;
	pin L3 = VCCIO2;
	pin L4 = GND;
	pin L5 = IOB_E70_5;
	pin L6 = IOB_E65_10;
	pin L7 = IOB_E74_6;
	pin L8 = IOB_E65_2;
	pin L9 = TMS;
	pin L10 = VCC12;
	pin L11 = VCC12;
	pin L12 = GND;
	pin L13 = VCC12;
	pin L14 = IOB_N72_10;
	pin L15 = IOB_N72_11;
	pin L16 = IOB_N72_7;
	pin L17 = IOB_N64_7;
	pin L18 = IOB_N58_6;
	pin L19 = IOB_N50_7;
	pin L20 = IOB_N50_10;
	pin L21 = IOB_N50_11;
	pin L22 = VCC12;
	pin L23 = VCCIO1;
	pin L24 = VCC12;
	pin L25 = VCC12;
	pin L26 = M3;
	pin L27 = IOB_W65_2;
	pin L28 = IOB_W74_6;
	pin L29 = IOB_W65_10;
	pin L30 = IOB_W70_5;
	pin L31 = VCCIO7;
	pin L32 = GND;
	pin L33 = IOB_W61_9;
	pin L34 = IOB_W53_8;
	pin M1 = IOB_E53_9;
	pin M2 = IOB_E53_4;
	pin M3 = IOB_E57_8;
	pin M4 = IOB_E57_0;
	pin M5 = IOB_E61_10;
	pin M6 = IOB_E65_11;
	pin M7 = IOB_E74_7;
	pin M8 = IOB_E65_3;
	pin M9 = TDO;
	pin M10 = GND;
	pin M11 = VCCIO2;
	pin M12 = SERDES_N120_VCCAUX25;
	pin M13 = VCCAUX;
	pin M14 = VCCAUX;
	pin M15 = IOB_N76_3;
	pin M16 = IOB_N76_2;
	pin M17 = GND;
	pin M18 = VCCAUX;
	pin M19 = IOB_N50_2;
	pin M20 = IOB_N50_3;
	pin M21 = VCCAUX;
	pin M22 = VCCAUX;
	pin M23 = SERDES_N1_VCCAUX25;
	pin M24 = GND;
	pin M25 = VCCIO7;
	pin M26 = M2;
	pin M27 = IOB_W65_3;
	pin M28 = IOB_W74_7;
	pin M29 = IOB_W65_11;
	pin M30 = IOB_W61_10;
	pin M31 = IOB_W57_0;
	pin M32 = IOB_W57_8;
	pin M33 = IOB_W53_4;
	pin M34 = IOB_W53_9;
	pin N1 = IOB_E48_0;
	pin N2 = IOB_E53_5;
	pin N3 = IOB_E57_9;
	pin N4 = IOB_E57_1;
	pin N5 = IOB_E61_11;
	pin N6 = VCCIO2;
	pin N7 = GND;
	pin N8 = IOB_E61_2;
	pin N9 = IOB_E74_3;
	pin N10 = IOB_E78_6;
	pin N11 = VTT2;
	pin N12 = VCCAUX;
	pin N13 = VCCINT;
	pin N14 = VCC12;
	pin N15 = VCC12;
	pin N16 = VCCAUX;
	pin N17 = VCCAUX;
	pin N18 = VCCAUX;
	pin N19 = VCCAUX;
	pin N20 = VCC12;
	pin N21 = VCC12;
	pin N22 = VCCINT;
	pin N23 = VCCAUX;
	pin N24 = VTT7;
	pin N25 = IOB_W78_6;
	pin N26 = IOB_W74_3;
	pin N27 = IOB_W61_2;
	pin N28 = VCCIO7;
	pin N29 = GND;
	pin N30 = IOB_W61_11;
	pin N31 = IOB_W57_1;
	pin N32 = IOB_W57_9;
	pin N33 = IOB_W53_5;
	pin N34 = IOB_W48_0;
	pin P1 = IOB_E48_1;
	pin P2 = IOB_E48_8;
	pin P3 = GND;
	pin P4 = VCCIO2;
	pin P5 = IOB_E53_2;
	pin P6 = IOB_E53_10;
	pin P7 = IOB_E57_10;
	pin P8 = IOB_E61_3;
	pin P9 = IOB_E74_2;
	pin P10 = IOB_E78_7;
	pin P11 = IOB_E57_2;
	pin P12 = VCCAUX;
	pin P13 = VCC12;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = VCCINT;
	pin P18 = VCCINT;
	pin P19 = VCCINT;
	pin P20 = GND;
	pin P21 = VCCINT;
	pin P22 = VCC12;
	pin P23 = VCCAUX;
	pin P24 = IOB_W57_2;
	pin P25 = IOB_W78_7;
	pin P26 = IOB_W74_2;
	pin P27 = IOB_W61_3;
	pin P28 = IOB_W57_10;
	pin P29 = IOB_W53_10;
	pin P30 = IOB_W53_2;
	pin P31 = GND;
	pin P32 = VCCIO7;
	pin P33 = IOB_W48_8;
	pin P34 = IOB_W48_1;
	pin R1 = IOB_E44_8;
	pin R2 = IOB_E48_9;
	pin R3 = IOB_E48_4;
	pin R4 = IOB_E48_5;
	pin R5 = IOB_E53_3;
	pin R6 = IOB_E53_11;
	pin R7 = IOB_E57_11;
	pin R8 = IOB_E48_2;
	pin R9 = VCCIO2;
	pin R10 = GND;
	pin R11 = IOB_E57_3;
	pin R12 = VTT2;
	pin R13 = VCC12;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = GND;
	pin R22 = VCC12;
	pin R23 = VTT7;
	pin R24 = IOB_W57_3;
	pin R25 = VCCIO7;
	pin R26 = GND;
	pin R27 = IOB_W48_2;
	pin R28 = IOB_W57_11;
	pin R29 = IOB_W53_11;
	pin R30 = IOB_W53_3;
	pin R31 = IOB_W48_5;
	pin R32 = IOB_W48_4;
	pin R33 = IOB_W48_9;
	pin R34 = IOB_W44_8;
	pin T1 = IOB_E44_9;
	pin T2 = IOB_E39_4;
	pin T3 = IOB_E44_0;
	pin T4 = IOB_E44_1;
	pin T5 = IOB_E44_4;
	pin T6 = GND;
	pin T7 = VCCIO3;
	pin T8 = IOB_E48_3;
	pin T9 = IOB_E48_10;
	pin T10 = IOB_E53_7;
	pin T11 = IOB_E48_7;
	pin T12 = VTT2;
	pin T13 = VCCAUX;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = GND;
	pin T21 = VCCINT;
	pin T22 = VCCAUX;
	pin T23 = VTT7;
	pin T24 = IOB_W48_7;
	pin T25 = IOB_W53_7;
	pin T26 = IOB_W48_10;
	pin T27 = IOB_W48_3;
	pin T28 = GND;
	pin T29 = VCCIO6;
	pin T30 = IOB_W44_4;
	pin T31 = IOB_W44_1;
	pin T32 = IOB_W44_0;
	pin T33 = IOB_W39_4;
	pin T34 = IOB_W44_9;
	pin U1 = IOB_E39_8;
	pin U2 = IOB_E39_5;
	pin U3 = VCCIO3;
	pin U4 = GND;
	pin U5 = IOB_E44_5;
	pin U6 = IOB_E44_2;
	pin U7 = IOB_E44_10;
	pin U8 = IOB_E44_6;
	pin U9 = IOB_E48_11;
	pin U10 = IOB_E53_6;
	pin U11 = IOB_E48_6;
	pin U12 = VCCAUX;
	pin U13 = VCCAUX;
	pin U14 = VCCINT;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCINT;
	pin U22 = VCCAUX;
	pin U23 = GND;
	pin U24 = IOB_W48_6;
	pin U25 = IOB_W53_6;
	pin U26 = IOB_W48_11;
	pin U27 = IOB_W44_6;
	pin U28 = IOB_W44_10;
	pin U29 = IOB_W44_2;
	pin U30 = IOB_W44_5;
	pin U31 = VCCIO6;
	pin U32 = GND;
	pin U33 = IOB_W39_5;
	pin U34 = IOB_W39_8;
	pin V1 = IOB_E39_9;
	pin V2 = IOB_E35_4;
	pin V3 = GND;
	pin V4 = VCCIO3;
	pin V5 = IOB_E39_0;
	pin V6 = IOB_E44_3;
	pin V7 = IOB_E44_11;
	pin V8 = IOB_E44_7;
	pin V9 = IOB_E39_10;
	pin V10 = IOB_E39_6;
	pin V11 = IOB_E35_6;
	pin V12 = GND;
	pin V13 = VCCAUX;
	pin V14 = VCCINT;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCINT;
	pin V22 = VCCAUX;
	pin V23 = VCCAUX;
	pin V24 = IOB_W35_6;
	pin V25 = IOB_W39_6;
	pin V26 = IOB_W39_10;
	pin V27 = IOB_W44_7;
	pin V28 = IOB_W44_11;
	pin V29 = IOB_W44_3;
	pin V30 = IOB_W39_0;
	pin V31 = GND;
	pin V32 = VCCIO6;
	pin V33 = IOB_W35_4;
	pin V34 = IOB_W39_9;
	pin W1 = IOB_E35_0;
	pin W2 = IOB_E35_5;
	pin W3 = IOB_E35_8;
	pin W4 = IOB_E31_0;
	pin W5 = IOB_E39_1;
	pin W6 = VCCIO3;
	pin W7 = GND;
	pin W8 = IOB_E39_2;
	pin W9 = IOB_E39_11;
	pin W10 = IOB_E39_7;
	pin W11 = IOB_E35_7;
	pin W12 = VTT3;
	pin W13 = VCCAUX;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = VCCINT;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = GND;
	pin W21 = VCCINT;
	pin W22 = VCCAUX;
	pin W23 = VTT6;
	pin W24 = IOB_W35_7;
	pin W25 = IOB_W39_7;
	pin W26 = IOB_W39_11;
	pin W27 = IOB_W39_2;
	pin W28 = VCCIO6;
	pin W29 = GND;
	pin W30 = IOB_W39_1;
	pin W31 = IOB_W31_0;
	pin W32 = IOB_W35_8;
	pin W33 = IOB_W35_5;
	pin W34 = IOB_W35_0;
	pin Y1 = IOB_E35_1;
	pin Y2 = IOB_E31_8;
	pin Y3 = IOB_E35_9;
	pin Y4 = IOB_E31_1;
	pin Y5 = IOB_E27_4;
	pin Y6 = IOB_E31_2;
	pin Y7 = IOB_E31_10;
	pin Y8 = IOB_E39_3;
	pin Y9 = GND;
	pin Y10 = VCCIO3;
	pin Y11 = IOB_E18_6;
	pin Y12 = VTT3;
	pin Y13 = VCC12;
	pin Y14 = GND;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = GND;
	pin Y20 = VCCINT;
	pin Y21 = GND;
	pin Y22 = VCC12;
	pin Y23 = VTT6;
	pin Y24 = IOB_W18_6;
	pin Y25 = GND;
	pin Y26 = VCCIO6;
	pin Y27 = IOB_W39_3;
	pin Y28 = IOB_W31_10;
	pin Y29 = IOB_W31_2;
	pin Y30 = IOB_W27_4;
	pin Y31 = IOB_W31_1;
	pin Y32 = IOB_W35_9;
	pin Y33 = IOB_W31_8;
	pin Y34 = IOB_W35_1;
	pin AA1 = IOB_E31_4;
	pin AA2 = IOB_E31_9;
	pin AA3 = VCCIO3;
	pin AA4 = GND;
	pin AA5 = IOB_E27_5;
	pin AA6 = IOB_E31_3;
	pin AA7 = IOB_E31_11;
	pin AA8 = IOB_E18_3;
	pin AA9 = IOB_E18_2;
	pin AA10 = IOB_E14_6;
	pin AA11 = IOB_E18_7;
	pin AA12 = VCCAUX;
	pin AA13 = VCC12;
	pin AA14 = VCCINT;
	pin AA15 = GND;
	pin AA16 = VCCINT;
	pin AA17 = VCCINT;
	pin AA18 = VCCINT;
	pin AA19 = VCCINT;
	pin AA20 = GND;
	pin AA21 = VCCINT;
	pin AA22 = VCC12;
	pin AA23 = VCCAUX;
	pin AA24 = IOB_W18_7;
	pin AA25 = IOB_W14_6;
	pin AA26 = IOB_W18_2;
	pin AA27 = IOB_W18_3;
	pin AA28 = IOB_W31_11;
	pin AA29 = IOB_W31_3;
	pin AA30 = IOB_W27_5;
	pin AA31 = VCCIO6;
	pin AA32 = GND;
	pin AA33 = IOB_W31_9;
	pin AA34 = IOB_W31_4;
	pin AB1 = IOB_E31_5;
	pin AB2 = IOB_E27_8;
	pin AB3 = IOB_E18_0;
	pin AB4 = IOB_E18_4;
	pin AB5 = IOB_E18_10;
	pin AB6 = GND;
	pin AB7 = VCCIO3;
	pin AB8 = IOB_E14_10;
	pin AB9 = IOB_E5_7;
	pin AB10 = IOB_E14_7;
	pin AB11 = VTT3;
	pin AB12 = VCCAUX;
	pin AB13 = VCCINT;
	pin AB14 = VCC12;
	pin AB15 = VCC12;
	pin AB16 = VCCAUX;
	pin AB17 = VCCAUX;
	pin AB18 = VCCAUX;
	pin AB19 = VCCAUX;
	pin AB20 = VCC12;
	pin AB21 = VCC12;
	pin AB22 = VCCINT;
	pin AB23 = VCCAUX;
	pin AB24 = VTT6;
	pin AB25 = IOB_W14_7;
	pin AB26 = IOB_W5_7;
	pin AB27 = IOB_W14_10;
	pin AB28 = GND;
	pin AB29 = VCCIO6;
	pin AB30 = IOB_W18_10;
	pin AB31 = IOB_W18_4;
	pin AB32 = IOB_W18_0;
	pin AB33 = IOB_W27_8;
	pin AB34 = IOB_W31_5;
	pin AC1 = IOB_E27_0;
	pin AC2 = IOB_E27_9;
	pin AC3 = IOB_E18_1;
	pin AC4 = IOB_E18_5;
	pin AC5 = IOB_E18_11;
	pin AC6 = IOB_E10_2;
	pin AC7 = IOB_E10_10;
	pin AC8 = IOB_E14_11;
	pin AC9 = IOB_E5_6;
	pin AC10 = VCCIO3;
	pin AC11 = GND;
	pin AC12 = VCCAUX;
	pin AC13 = VCCAUX;
	pin AC14 = VCCAUX;
	pin AC15 = VTT4;
	pin AC16 = VTT4;
	pin AC17 = VCCAUX;
	pin AC18 = GND;
	pin AC19 = VTT5;
	pin AC20 = VTT5;
	pin AC21 = VCCAUX;
	pin AC22 = VCCAUX;
	pin AC23 = VCCAUX;
	pin AC24 = VCCIO6;
	pin AC25 = GND;
	pin AC26 = IOB_W5_6;
	pin AC27 = IOB_W14_11;
	pin AC28 = IOB_W10_10;
	pin AC29 = IOB_W10_2;
	pin AC30 = IOB_W18_11;
	pin AC31 = IOB_W18_5;
	pin AC32 = IOB_W18_1;
	pin AC33 = IOB_W27_9;
	pin AC34 = IOB_W27_0;
	pin AD1 = IOB_E27_1;
	pin AD2 = IOB_E14_0;
	pin AD3 = GND;
	pin AD4 = VCCIO3;
	pin AD5 = IOB_E14_2;
	pin AD6 = IOB_E10_3;
	pin AD7 = IOB_E10_11;
	pin AD8 = IOB_E5_2;
	pin AD9 = IOB_E1_6;
	pin AD10 = IOB_E1_7;
	pin AD11 = IOB_S114_2;
	pin AD12 = VCCIO4;
	pin AD13 = VTT4;
	pin AD14 = IOB_S78_6;
	pin AD15 = IOB_S78_7;
	pin AD16 = IOB_S72_7;
	pin AD17 = IOB_S64_7;
	pin AD18 = IOB_S58_7;
	pin AD19 = IOB_S50_7;
	pin AD20 = IOB_S46_7;
	pin AD21 = IOB_S46_6;
	pin AD22 = VTT5;
	pin AD23 = GND;
	pin AD24 = IOB_S10_2;
	pin AD25 = IOB_W1_7;
	pin AD26 = IOB_W1_6;
	pin AD27 = IOB_W5_2;
	pin AD28 = IOB_W10_11;
	pin AD29 = IOB_W10_3;
	pin AD30 = IOB_W14_2;
	pin AD31 = GND;
	pin AD32 = VCCIO6;
	pin AD33 = IOB_W14_0;
	pin AD34 = IOB_W27_1;
	pin AE1 = IOB_E18_8;
	pin AE2 = IOB_E14_1;
	pin AE3 = IOB_E14_4;
	pin AE4 = IOB_E10_4;
	pin AE5 = IOB_E14_3;
	pin AE6 = VCCIO3;
	pin AE7 = GND;
	pin AE8 = IOB_E5_3;
	pin AE9 = GND;
	pin AE10 = IOB_S118_3;
	pin AE11 = IOB_S114_3;
	pin AE12 = GND;
	pin AE13 = IOB_S98_11;
	pin AE14 = IOB_S98_10;
	pin AE15 = GND;
	pin AE16 = IOB_S72_6;
	pin AE17 = IOB_S64_6;
	pin AE18 = IOB_S58_6;
	pin AE19 = IOB_S50_6;
	pin AE20 = VCCIO5;
	pin AE21 = IOB_S26_3;
	pin AE22 = IOB_S26_2;
	pin AE23 = VCCIO5;
	pin AE24 = IOB_S10_3;
	pin AE25 = IOB_S6_3;
	pin AE26 = VCCIO5;
	pin AE27 = IOB_W5_3;
	pin AE28 = VCCIO6;
	pin AE29 = GND;
	pin AE30 = IOB_W14_3;
	pin AE31 = IOB_W10_4;
	pin AE32 = IOB_W14_4;
	pin AE33 = IOB_W14_1;
	pin AE34 = IOB_W18_8;
	pin AF1 = IOB_E18_9;
	pin AF2 = IOB_E10_0;
	pin AF3 = IOB_E14_5;
	pin AF4 = IOB_E10_5;
	pin AF5 = IOB_E10_6;
	pin AF6 = IOB_E10_7;
	pin AF7 = PROBE_VCC;
	pin AF8 = PROBE_GND;
	pin AF9 = VCCIO4;
	pin AF10 = IOB_S118_2;
	pin AF11 = IOB_S106_3;
	pin AF12 = IOB_S106_2;
	pin AF13 = IOB_S98_3;
	pin AF14 = IOB_S98_2;
	pin AF15 = VCCIO4;
	pin AF16 = IOB_S68_7;
	pin AF17 = IOB_S64_11;
	pin AF18 = IOB_S58_11;
	pin AF19 = IOB_S54_7;
	pin AF20 = GND;
	pin AF21 = IOB_S26_11;
	pin AF22 = IOB_S26_10;
	pin AF23 = IOB_S18_11;
	pin AF24 = IOB_S18_10;
	pin AF25 = IOB_S6_2;
	pin AF26 = GND;
	pin AF27 = TEMP_SENSE;
	pin AF28 = XRES;
	pin AF29 = IOB_W10_7;
	pin AF30 = IOB_W10_6;
	pin AF31 = IOB_W10_5;
	pin AF32 = IOB_W14_5;
	pin AF33 = IOB_W10_0;
	pin AF34 = IOB_W18_9;
	pin AG1 = IOB_E5_4;
	pin AG2 = IOB_E10_1;
	pin AG3 = VCCIO3;
	pin AG4 = GND;
	pin AG5 = IOB_E5_10;
	pin AG6 = IOB_E1_10;
	pin AG7 = IOB_E1_11;
	pin AG8 = IOB_S122_7;
	pin AG9 = IOB_S122_6;
	pin AG10 = IOB_S106_11;
	pin AG11 = IOB_S106_10;
	pin AG12 = IOB_S110_3;
	pin AG13 = IOB_S110_2;
	pin AG14 = IOB_S72_11;
	pin AG15 = IOB_S72_10;
	pin AG16 = IOB_S68_6;
	pin AG17 = IOB_S64_10;
	pin AG18 = IOB_S58_10;
	pin AG19 = IOB_S54_6;
	pin AG20 = IOB_S54_3;
	pin AG21 = IOB_S54_2;
	pin AG22 = IOB_S18_3;
	pin AG23 = IOB_S18_2;
	pin AG24 = IOB_S14_11;
	pin AG25 = IOB_S14_10;
	pin AG26 = IOB_S2_7;
	pin AG27 = IOB_S2_6;
	pin AG28 = IOB_W1_11;
	pin AG29 = IOB_W1_10;
	pin AG30 = IOB_W5_10;
	pin AG31 = VCCIO6;
	pin AG32 = GND;
	pin AG33 = IOB_W10_1;
	pin AG34 = IOB_W5_4;
	pin AH1 = IOB_E5_5;
	pin AH2 = IOB_E10_8;
	pin AH3 = IOB_E5_0;
	pin AH4 = IOB_E1_5;
	pin AH5 = IOB_E5_11;
	pin AH6 = IOB_S122_11;
	pin AH7 = GND;
	pin AH8 = IOB_S122_3;
	pin AH9 = IOB_S122_2;
	pin AH10 = VCCIO4;
	pin AH11 = IOB_S78_3;
	pin AH12 = IOB_S78_2;
	pin AH13 = GND;
	pin AH14 = IOB_S68_11;
	pin AH15 = IOB_S68_10;
	pin AH16 = VCCIO4;
	pin AH17 = IOB_S64_3;
	pin AH18 = IOB_S62_3;
	pin AH19 = GND;
	pin AH20 = IOB_S54_11;
	pin AH21 = IOB_S54_10;
	pin AH22 = VCCIO5;
	pin AH23 = IOB_S46_11;
	pin AH24 = IOB_S46_10;
	pin AH25 = GND;
	pin AH26 = IOB_S2_11;
	pin AH27 = IOB_S2_10;
	pin AH28 = VCCIO5;
	pin AH29 = IOB_S2_2;
	pin AH30 = IOB_W5_11;
	pin AH31 = IOB_W1_5;
	pin AH32 = IOB_W5_0;
	pin AH33 = IOB_W10_8;
	pin AH34 = IOB_W5_5;
	pin AJ1 = IOB_E14_8;
	pin AJ2 = IOB_E10_9;
	pin AJ3 = IOB_E5_1;
	pin AJ4 = IOB_E1_4;
	pin AJ5 = IOB_E1_2;
	pin AJ6 = IOB_S122_10;
	pin AJ7 = VCCIO4;
	pin AJ8 = IOB_S114_11;
	pin AJ9 = IOB_S114_10;
	pin AJ10 = GND;
	pin AJ11 = IOB_S76_3;
	pin AJ12 = IOB_S76_2;
	pin AJ13 = VCCIO4;
	pin AJ14 = IOB_S68_3;
	pin AJ15 = IOB_S68_2;
	pin AJ16 = GND;
	pin AJ17 = IOB_S64_2;
	pin AJ18 = IOB_S62_2;
	pin AJ19 = VCCIO5;
	pin AJ20 = IOB_S58_3;
	pin AJ21 = IOB_S58_2;
	pin AJ22 = GND;
	pin AJ23 = IOB_S50_3;
	pin AJ24 = IOB_S50_2;
	pin AJ25 = VCCIO5;
	pin AJ26 = IOB_S10_11;
	pin AJ27 = IOB_S10_10;
	pin AJ28 = GND;
	pin AJ29 = IOB_S2_3;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W1_4;
	pin AJ32 = IOB_W5_1;
	pin AJ33 = IOB_W10_9;
	pin AJ34 = IOB_W14_8;
	pin AK1 = IOB_E14_9;
	pin AK2 = IOB_E5_8;
	pin AK3 = GND;
	pin AK4 = VCCIO3;
	pin AK5 = IOB_E1_3;
	pin AK6 = IOB_S118_11;
	pin AK7 = IOB_S118_10;
	pin AK8 = IOB_S110_11;
	pin AK9 = IOB_S110_10;
	pin AK10 = IOB_S102_7;
	pin AK11 = IOB_S102_6;
	pin AK12 = IOB_S72_3;
	pin AK13 = IOB_S72_2;
	pin AK14 = IOB_S72_9;
	pin AK15 = IOB_S72_8;
	pin AK16 = IOB_S64_9;
	pin AK17 = IOB_S64_8;
	pin AK18 = IOB_S58_5;
	pin AK19 = IOB_S58_4;
	pin AK20 = IOB_S50_9;
	pin AK21 = IOB_S50_8;
	pin AK22 = IOB_S50_11;
	pin AK23 = IOB_S50_10;
	pin AK24 = IOB_S22_7;
	pin AK25 = IOB_S22_6;
	pin AK26 = IOB_S14_3;
	pin AK27 = IOB_S14_2;
	pin AK28 = IOB_S6_11;
	pin AK29 = IOB_S6_10;
	pin AK30 = IOB_W1_3;
	pin AK31 = GND;
	pin AK32 = VCCIO6;
	pin AK33 = IOB_W5_8;
	pin AK34 = IOB_W14_9;
	pin AL1 = IOB_E1_0;
	pin AL2 = IOB_E5_9;
	pin AL3 = IOB_E1_8;
	pin AL4 = IOB_E1_9;
	pin AL5 = GND;
	pin AL6 = IOB_S118_9;
	pin AL7 = IOB_S118_8;
	pin AL8 = VCCIO4;
	pin AL9 = IOB_S106_1;
	pin AL10 = IOB_S106_0;
	pin AL11 = GND;
	pin AL12 = IOB_S78_1;
	pin AL13 = IOB_S78_0;
	pin AL14 = VCCIO4;
	pin AL15 = IOB_S68_5;
	pin AL16 = IOB_S68_4;
	pin AL17 = GND;
	pin AL18 = VCCIO5;
	pin AL19 = IOB_S54_5;
	pin AL20 = IOB_S54_4;
	pin AL21 = GND;
	pin AL22 = IOB_S46_9;
	pin AL23 = IOB_S46_8;
	pin AL24 = VCCIO5;
	pin AL25 = IOB_S18_1;
	pin AL26 = IOB_S18_0;
	pin AL27 = GND;
	pin AL28 = IOB_S2_9;
	pin AL29 = IOB_S2_8;
	pin AL30 = VCCIO5;
	pin AL31 = IOB_W1_9;
	pin AL32 = IOB_W1_8;
	pin AL33 = IOB_W5_9;
	pin AL34 = IOB_W1_0;
	pin AM1 = IOB_E1_1;
	pin AM2 = IOB_S122_9;
	pin AM3 = IOB_S122_4;
	pin AM4 = IOB_S122_5;
	pin AM5 = VCCIO4;
	pin AM6 = IOB_S114_9;
	pin AM7 = IOB_S114_8;
	pin AM8 = GND;
	pin AM9 = IOB_S98_9;
	pin AM10 = IOB_S98_8;
	pin AM11 = VCCIO4;
	pin AM12 = IOB_S76_1;
	pin AM13 = IOB_S76_0;
	pin AM14 = GND;
	pin AM15 = IOB_S68_1;
	pin AM16 = IOB_S68_0;
	pin AM17 = VCCIO4;
	pin AM18 = GND;
	pin AM19 = IOB_S58_1;
	pin AM20 = IOB_S58_0;
	pin AM21 = VCCIO5;
	pin AM22 = IOB_S50_1;
	pin AM23 = IOB_S50_0;
	pin AM24 = GND;
	pin AM25 = IOB_S26_9;
	pin AM26 = IOB_S26_8;
	pin AM27 = VCCIO5;
	pin AM28 = IOB_S10_9;
	pin AM29 = IOB_S10_8;
	pin AM30 = GND;
	pin AM31 = IOB_S2_5;
	pin AM32 = IOB_S2_4;
	pin AM33 = IOB_S2_0;
	pin AM34 = IOB_W1_1;
	pin AN1 = GND;
	pin AN2 = IOB_S122_8;
	pin AN3 = IOB_S118_1;
	pin AN4 = IOB_S122_1;
	pin AN5 = IOB_S122_0;
	pin AN6 = IOB_S110_9;
	pin AN7 = IOB_S110_8;
	pin AN8 = IOB_S106_9;
	pin AN9 = IOB_S106_8;
	pin AN10 = IOB_S98_1;
	pin AN11 = IOB_S98_0;
	pin AN12 = IOB_S78_5;
	pin AN13 = IOB_S78_4;
	pin AN14 = IOB_S72_5;
	pin AN15 = IOB_S72_4;
	pin AN16 = IOB_S64_5;
	pin AN17 = IOB_S64_4;
	pin AN18 = IOB_S58_9;
	pin AN19 = IOB_S58_8;
	pin AN20 = IOB_S50_5;
	pin AN21 = IOB_S50_4;
	pin AN22 = IOB_S42_9;
	pin AN23 = IOB_S42_8;
	pin AN24 = IOB_S26_1;
	pin AN25 = IOB_S26_0;
	pin AN26 = IOB_S18_9;
	pin AN27 = IOB_S18_8;
	pin AN28 = IOB_S14_9;
	pin AN29 = IOB_S14_8;
	pin AN30 = IOB_S6_9;
	pin AN31 = IOB_S6_8;
	pin AN32 = IOB_S6_0;
	pin AN33 = IOB_S2_1;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = IOB_S118_0;
	pin AP4 = IOB_S114_1;
	pin AP5 = IOB_S114_0;
	pin AP6 = IOB_S110_1;
	pin AP7 = IOB_S110_0;
	pin AP8 = IOB_S102_5;
	pin AP9 = IOB_S102_4;
	pin AP10 = IOB_S82_1;
	pin AP11 = IOB_S82_0;
	pin AP12 = IOB_S72_1;
	pin AP13 = IOB_S72_0;
	pin AP14 = IOB_S68_9;
	pin AP15 = IOB_S68_8;
	pin AP16 = IOB_S64_1;
	pin AP17 = IOB_S64_0;
	pin AP18 = IOB_S62_1;
	pin AP19 = IOB_S62_0;
	pin AP20 = IOB_S54_9;
	pin AP21 = IOB_S54_8;
	pin AP22 = IOB_S54_1;
	pin AP23 = IOB_S54_0;
	pin AP24 = IOB_S46_5;
	pin AP25 = IOB_S46_4;
	pin AP26 = IOB_S22_5;
	pin AP27 = IOB_S22_4;
	pin AP28 = IOB_S14_1;
	pin AP29 = IOB_S14_0;
	pin AP30 = IOB_S10_1;
	pin AP31 = IOB_S10_0;
	pin AP32 = IOB_S6_1;
	pin AP33 = GND;
}

// LFSC3GA80E-FCBGA1704 LFSC3GA80E-FFBGA1704 LFSCM3GA80EP1-FCBGA1704 LFSCM3GA80EP1-FFBGA1704
bond BOND9 {
	kind single;
	pin A2 = GND;
	pin A3 = SERDES_N120_CH0_OUT_P;
	pin A4 = SERDES_N120_CH1_OUT_N;
	pin A5 = SERDES_N120_CH2_OUT_P;
	pin A6 = SERDES_N120_CH3_OUT_P;
	pin A7 = SERDES_N107_CH0_OUT_N;
	pin A8 = SERDES_N107_CH1_OUT_N;
	pin A9 = SERDES_N107_CH2_OUT_N;
	pin A10 = SERDES_N107_CH3_OUT_N;
	pin A11 = SERDES_N93_CH0_OUT_N;
	pin A12 = SERDES_N93_CH1_OUT_N;
	pin A13 = SERDES_N93_CH2_OUT_N;
	pin A14 = SERDES_N93_CH3_OUT_N;
	pin A15 = SERDES_N79_CH0_OUT_N;
	pin A16 = SERDES_N79_CH1_OUT_N;
	pin A17 = SERDES_N79_CH2_OUT_N;
	pin A18 = SERDES_N79_CH3_OUT_N;
	pin A19 = IOB_N72_1;
	pin A20 = IOB_N64_4;
	pin A21 = IOB_N64_5;
	pin A22 = IOB_N62_0;
	pin A23 = IOB_N62_1;
	pin A24 = IOB_N54_9;
	pin A25 = SERDES_N42_CH3_OUT_N;
	pin A26 = SERDES_N42_CH2_OUT_N;
	pin A27 = SERDES_N42_CH1_OUT_N;
	pin A28 = SERDES_N42_CH0_OUT_N;
	pin A29 = SERDES_N28_CH3_OUT_N;
	pin A30 = SERDES_N28_CH2_OUT_N;
	pin A31 = SERDES_N28_CH1_OUT_N;
	pin A32 = SERDES_N28_CH0_OUT_N;
	pin A33 = SERDES_N14_CH3_OUT_N;
	pin A34 = SERDES_N14_CH2_OUT_N;
	pin A35 = SERDES_N14_CH1_OUT_N;
	pin A36 = SERDES_N14_CH0_OUT_N;
	pin A37 = SERDES_N1_CH3_OUT_P;
	pin A38 = SERDES_N1_CH2_OUT_P;
	pin A39 = SERDES_N1_CH1_OUT_N;
	pin A40 = SERDES_N1_CH0_OUT_P;
	pin A41 = GND;
	pin B1 = GND;
	pin B2 = VCC12;
	pin B3 = SERDES_N120_CH0_OUT_N;
	pin B4 = SERDES_N120_CH1_OUT_P;
	pin B5 = SERDES_N120_CH2_OUT_N;
	pin B6 = SERDES_N120_CH3_OUT_N;
	pin B7 = SERDES_N107_CH0_OUT_P;
	pin B8 = SERDES_N107_CH1_OUT_P;
	pin B9 = SERDES_N107_CH2_OUT_P;
	pin B10 = SERDES_N107_CH3_OUT_P;
	pin B11 = SERDES_N93_CH0_OUT_P;
	pin B12 = SERDES_N93_CH1_OUT_P;
	pin B13 = SERDES_N93_CH2_OUT_P;
	pin B14 = SERDES_N93_CH3_OUT_P;
	pin B15 = SERDES_N79_CH0_OUT_P;
	pin B16 = SERDES_N79_CH1_OUT_P;
	pin B17 = SERDES_N79_CH2_OUT_P;
	pin B18 = SERDES_N79_CH3_OUT_P;
	pin B19 = IOB_N72_0;
	pin B20 = IOB_N68_9;
	pin B21 = IOB_N64_9;
	pin B22 = IOB_N58_9;
	pin B23 = IOB_N58_8;
	pin B24 = IOB_N54_8;
	pin B25 = SERDES_N42_CH3_OUT_P;
	pin B26 = SERDES_N42_CH2_OUT_P;
	pin B27 = SERDES_N42_CH1_OUT_P;
	pin B28 = SERDES_N42_CH0_OUT_P;
	pin B29 = SERDES_N28_CH3_OUT_P;
	pin B30 = SERDES_N28_CH2_OUT_P;
	pin B31 = SERDES_N28_CH1_OUT_P;
	pin B32 = SERDES_N28_CH0_OUT_P;
	pin B33 = SERDES_N14_CH3_OUT_P;
	pin B34 = SERDES_N14_CH2_OUT_P;
	pin B35 = SERDES_N14_CH1_OUT_P;
	pin B36 = SERDES_N14_CH0_OUT_P;
	pin B37 = SERDES_N1_CH3_OUT_N;
	pin B38 = SERDES_N1_CH2_OUT_N;
	pin B39 = SERDES_N1_CH1_OUT_P;
	pin B40 = SERDES_N1_CH0_OUT_N;
	pin B41 = VCC12;
	pin B42 = GND;
	pin C1 = SERDES_N120_CH0_IN_P;
	pin C2 = SERDES_N120_CH1_VCCOB;
	pin C3 = GND;
	pin C4 = GND;
	pin C5 = SERDES_N107_CH3_VCCOB;
	pin C6 = SERDES_N93_CH1_VCCIB;
	pin C7 = GND;
	pin C8 = GND;
	pin C9 = SERDES_N79_CH2_VCCOB;
	pin C10 = GND;
	pin C11 = VCC12;
	pin C12 = GND;
	pin C13 = GND;
	pin C14 = SERDES_N79_CH2_VCCRX;
	pin C15 = SERDES_N79_CH2_VCCIB;
	pin C16 = GND;
	pin C17 = VCC12;
	pin C18 = GND;
	pin C19 = GND;
	pin C20 = IOB_N68_8;
	pin C21 = IOB_N64_8;
	pin C22 = GND;
	pin C23 = IOB_N58_0;
	pin C24 = GND;
	pin C25 = IOB_N50_5;
	pin C26 = IOB_N50_4;
	pin C27 = GND;
	pin C28 = GND;
	pin C29 = SERDES_N42_CH3_VCCIB;
	pin C30 = GND;
	pin C31 = SERDES_N28_CH3_VCCRX;
	pin C32 = VCC12;
	pin C33 = GND;
	pin C34 = SERDES_N42_CH2_VCCOB;
	pin C35 = GND;
	pin C36 = GND;
	pin C37 = SERDES_N28_CH1_VCCIB;
	pin C38 = SERDES_N14_CH3_VCCOB;
	pin C39 = GND;
	pin C40 = GND;
	pin C41 = SERDES_N1_CH1_VCCOB;
	pin C42 = SERDES_N1_CH0_IN_P;
	pin D1 = SERDES_N120_CH0_IN_N;
	pin D2 = SERDES_N120_CH2_VCCOB;
	pin D3 = SERDES_N120_CH1_IN_P;
	pin D4 = SERDES_N120_CH2_IN_P;
	pin D5 = SERDES_N120_CH3_IN_P;
	pin D6 = SERDES_N107_CH0_IN_P;
	pin D7 = SERDES_N107_CH1_IN_P;
	pin D8 = SERDES_N107_CH2_IN_P;
	pin D9 = SERDES_N107_CH3_IN_P;
	pin D10 = SERDES_N93_CH0_IN_P;
	pin D11 = SERDES_N93_CH1_IN_P;
	pin D12 = SERDES_N93_CH2_IN_P;
	pin D13 = SERDES_N93_CH3_IN_P;
	pin D14 = SERDES_N79_CH0_IN_P;
	pin D15 = GND;
	pin D16 = SERDES_N79_CH2_IN_P;
	pin D17 = SERDES_N79_CH3_VCCOB;
	pin D18 = IOB_N72_8;
	pin D19 = IOB_N72_9;
	pin D20 = IOB_N68_1;
	pin D21 = GND;
	pin D22 = IOB_N58_5;
	pin D23 = IOB_N58_1;
	pin D24 = VCC12;
	pin D25 = GND;
	pin D26 = SERDES_N42_CH3_IN_P;
	pin D27 = SERDES_N42_CH2_IN_P;
	pin D28 = SERDES_N42_CH1_IN_P;
	pin D29 = SERDES_N42_CH0_IN_P;
	pin D30 = SERDES_N28_CH3_IN_P;
	pin D31 = GND;
	pin D32 = SERDES_N28_CH1_IN_P;
	pin D33 = SERDES_N28_CH0_IN_P;
	pin D34 = SERDES_N14_CH3_IN_P;
	pin D35 = SERDES_N14_CH2_IN_P;
	pin D36 = SERDES_N14_CH1_IN_P;
	pin D37 = SERDES_N14_CH0_IN_P;
	pin D38 = SERDES_N1_CH3_IN_P;
	pin D39 = SERDES_N1_CH2_IN_P;
	pin D40 = SERDES_N1_CH1_IN_P;
	pin D41 = SERDES_N1_CH2_VCCOB;
	pin D42 = SERDES_N1_CH0_IN_N;
	pin E1 = SERDES_N120_CH0_VCCOB;
	pin E2 = SERDES_N120_CH1_VCCIB;
	pin E3 = SERDES_N120_CH1_IN_N;
	pin E4 = SERDES_N120_CH2_IN_N;
	pin E5 = SERDES_N120_CH3_IN_N;
	pin E6 = SERDES_N107_CH0_IN_N;
	pin E7 = SERDES_N107_CH1_IN_N;
	pin E8 = SERDES_N107_CH2_IN_N;
	pin E9 = SERDES_N107_CH3_IN_N;
	pin E10 = SERDES_N93_CH0_IN_N;
	pin E11 = SERDES_N93_CH1_IN_N;
	pin E12 = SERDES_N93_CH2_IN_N;
	pin E13 = SERDES_N93_CH3_IN_N;
	pin E14 = SERDES_N79_CH0_IN_N;
	pin E15 = SERDES_N79_CH1_IN_P;
	pin E16 = SERDES_N79_CH2_IN_N;
	pin E17 = SERDES_N79_CH3_IN_P;
	pin E18 = IOB_N76_0;
	pin E19 = IOB_N72_5;
	pin E20 = IOB_N68_0;
	pin E21 = IOB_N64_1;
	pin E22 = IOB_N58_4;
	pin E23 = IOB_N54_1;
	pin E24 = IOB_N54_0;
	pin E25 = SERDES_N42_CH3_VCCOB;
	pin E26 = SERDES_N42_CH3_IN_N;
	pin E27 = SERDES_N42_CH2_IN_N;
	pin E28 = SERDES_N42_CH1_IN_N;
	pin E29 = SERDES_N42_CH0_IN_N;
	pin E30 = SERDES_N28_CH3_IN_N;
	pin E31 = SERDES_N28_CH2_IN_P;
	pin E32 = SERDES_N28_CH1_IN_N;
	pin E33 = SERDES_N28_CH0_IN_N;
	pin E34 = SERDES_N14_CH3_IN_N;
	pin E35 = SERDES_N14_CH2_IN_N;
	pin E36 = SERDES_N14_CH1_IN_N;
	pin E37 = SERDES_N14_CH0_IN_N;
	pin E38 = SERDES_N1_CH3_IN_N;
	pin E39 = SERDES_N1_CH2_IN_N;
	pin E40 = SERDES_N1_CH1_IN_N;
	pin E41 = SERDES_N1_CH1_VCCIB;
	pin E42 = SERDES_N1_CH0_VCCOB;
	pin F1 = VCC12;
	pin F2 = SERDES_N120_CH0_VCCRX;
	pin F3 = VCCIO1;
	pin F4 = GND;
	pin F5 = VCC12;
	pin F6 = VCC12;
	pin F7 = VCC12;
	pin F8 = SERDES_N79_CH1_VCCOB;
	pin F9 = SERDES_N107_CH0_VCCIB;
	pin F10 = SERDES_N107_CH1_VCCRX;
	pin F11 = VCC12;
	pin F12 = SERDES_N93_CH3_VCCRX;
	pin F13 = SERDES_N79_CH1_VCCIB;
	pin F14 = SERDES_N79_CH3_VCCRX;
	pin F15 = SERDES_N79_CH1_IN_N;
	pin F16 = SERDES_N79_CH3_VCCIB;
	pin F17 = SERDES_N79_CH3_IN_N;
	pin F18 = IOB_N76_1;
	pin F19 = IOB_N72_4;
	pin F20 = IOB_N68_5;
	pin F21 = IOB_N64_0;
	pin F22 = IOB_N54_4;
	pin F23 = IOB_N54_5;
	pin F24 = IOB_N50_1;
	pin F25 = IOB_N50_0;
	pin F26 = IOB_N50_9;
	pin F27 = IOB_N50_8;
	pin F28 = SERDES_N42_CH3_VCCRX;
	pin F29 = SERDES_N42_CH2_VCCRX;
	pin F30 = SERDES_N42_CH1_VCCRX;
	pin F31 = SERDES_N28_CH2_IN_N;
	pin F32 = VCC12;
	pin F33 = SERDES_N14_CH1_VCCRX;
	pin F34 = SERDES_N14_CH0_VCCIB;
	pin F35 = SERDES_N42_CH1_VCCOB;
	pin F36 = VCC12;
	pin F37 = VCC12;
	pin F38 = VCC12;
	pin F39 = VCCIO1;
	pin F40 = GND;
	pin F41 = SERDES_N1_CH0_VCCRX;
	pin F42 = VCC12;
	pin G1 = IOB_E74_0;
	pin G2 = IOB_E78_8;
	pin G3 = IOB_E78_4;
	pin G4 = SERDES_N107_CH0_VCCOB;
	pin G5 = VCC12;
	pin G6 = VCC12;
	pin G7 = GND;
	pin G8 = VCCIO1;
	pin G9 = SERDES_N120_CLK_P;
	pin G10 = SERDES_N120_RXCLK_P;
	pin G11 = GND;
	pin G12 = SERDES_N93_CH0_VCCIB;
	pin G13 = SERDES_N93_CH2_VCCIB;
	pin G14 = SERDES_N93_CH3_VCCIB;
	pin G15 = SERDES_N79_CH0_VCCRX;
	pin G16 = VCC12;
	pin G17 = GND;
	pin G18 = IOB_N76_3;
	pin G19 = IOB_N72_10;
	pin G20 = IOB_N68_4;
	pin G21 = IOB_N64_10;
	pin G22 = IOB_N62_3;
	pin G23 = IOB_N50_11;
	pin G24 = IOB_N50_10;
	pin G25 = SERDES_N42_CH2_VCCIB;
	pin G26 = GND;
	pin G27 = VCC12;
	pin G28 = SERDES_N42_CH0_VCCRX;
	pin G29 = SERDES_N28_CH3_VCCIB;
	pin G30 = SERDES_N28_CH2_VCCIB;
	pin G31 = SERDES_N28_CH0_VCCIB;
	pin G32 = GND;
	pin G33 = SERDES_N1_RXCLK_P;
	pin G34 = SERDES_N1_CLK_P;
	pin G35 = VCCIO1;
	pin G36 = GND;
	pin G37 = VCC12;
	pin G38 = VCC12;
	pin G39 = SERDES_N14_CH0_VCCOB;
	pin G40 = IOB_W78_4;
	pin G41 = IOB_W78_8;
	pin G42 = IOB_W74_0;
	pin H1 = IOB_E74_1;
	pin H2 = IOB_E78_9;
	pin H3 = IOB_E78_5;
	pin H4 = SERDES_N120_CH0_VCCIB;
	pin H5 = VCC12;
	pin H6 = VCC12;
	pin H7 = VCCIO2;
	pin H8 = GND;
	pin H9 = SERDES_N120_CLK_N;
	pin H10 = SERDES_N120_RESP;
	pin H11 = SERDES_N107_CH2_VCCIB;
	pin H12 = SERDES_N107_CH3_VCCIB;
	pin H13 = SERDES_N93_CH1_VCCRX;
	pin H14 = GND;
	pin H15 = SERDES_N93_CH2_VCCRX;
	pin H16 = SERDES_N79_CH0_VCCIB;
	pin H17 = IOB_N68_11;
	pin H18 = IOB_N76_2;
	pin H19 = IOB_N72_11;
	pin H20 = GND;
	pin H21 = IOB_N64_11;
	pin H22 = IOB_N62_2;
	pin H23 = GND;
	pin H24 = IOB_N50_6;
	pin H25 = IOB_N50_7;
	pin H26 = SERDES_N42_CH1_VCCIB;
	pin H27 = SERDES_N42_CH0_VCCIB;
	pin H28 = SERDES_N28_CH2_VCCRX;
	pin H29 = GND;
	pin H30 = SERDES_N28_CH1_VCCRX;
	pin H31 = SERDES_N14_CH3_VCCIB;
	pin H32 = SERDES_N14_CH2_VCCIB;
	pin H33 = SERDES_N1_RESP;
	pin H34 = SERDES_N1_CLK_N;
	pin H35 = GND;
	pin H36 = VCCIO7;
	pin H37 = VCC12;
	pin H38 = VCC12;
	pin H39 = SERDES_N1_CH0_VCCIB;
	pin H40 = IOB_W78_5;
	pin H41 = IOB_W78_9;
	pin H42 = IOB_W74_1;
	pin J1 = IOB_E70_5;
	pin J2 = IOB_E70_0;
	pin J3 = GND;
	pin J4 = VCCIO2;
	pin J5 = IOB_E78_1;
	pin J6 = IOB_E78_0;
	pin J7 = IOB_E70_6;
	pin J8 = VCC12;
	pin J9 = VCC12;
	pin J10 = SERDES_N93_CH3_VCCOB;
	pin J11 = SERDES_N120_CH2_VCCRX;
	pin J12 = VCC12;
	pin J13 = SERDES_N107_CH3_VCCRX;
	pin J14 = SERDES_N93_CH0_VCCRX;
	pin J15 = SERDES_N93_CLK_P;
	pin J16 = SERDES_N93_RXCLK_P;
	pin J17 = IOB_N68_10;
	pin J18 = IOB_N72_2;
	pin J19 = IOB_N68_2;
	pin J20 = IOB_N72_7;
	pin J21 = IOB_N64_3;
	pin J22 = IOB_N58_2;
	pin J23 = IOB_N58_6;
	pin J24 = IOB_N50_2;
	pin J25 = IOB_N54_6;
	pin J26 = IOB_N54_3;
	pin J27 = SERDES_N28_RXCLK_P;
	pin J28 = SERDES_N28_CLK_P;
	pin J29 = SERDES_N28_CH0_VCCRX;
	pin J30 = SERDES_N14_CH3_VCCRX;
	pin J31 = VCC12;
	pin J32 = SERDES_N1_CH2_VCCRX;
	pin J33 = SERDES_N28_CH3_VCCOB;
	pin J34 = VCC12;
	pin J35 = VCC12;
	pin J36 = IOB_W70_6;
	pin J37 = IOB_W78_0;
	pin J38 = IOB_W78_1;
	pin J39 = GND;
	pin J40 = VCCIO7;
	pin J41 = IOB_W70_0;
	pin J42 = IOB_W70_5;
	pin K1 = IOB_E70_4;
	pin K2 = IOB_E70_1;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = IOB_E74_8;
	pin K6 = IOB_E74_4;
	pin K7 = IOB_E70_7;
	pin K8 = SERDES_N107_CH1_VCCOB;
	pin K9 = VCC12;
	pin K10 = SERDES_N93_CH2_VCCOB;
	pin K11 = VCC12;
	pin K12 = SERDES_N120_CH3_VCCRX;
	pin K13 = SERDES_N107_CH1_VCCIB;
	pin K14 = SERDES_N107_CH2_VCCRX;
	pin K15 = SERDES_N93_CLK_N;
	pin K16 = SERDES_N93_RXCLK_N;
	pin K17 = SERDES_N79_CH1_VCCRX;
	pin K18 = IOB_N72_3;
	pin K19 = IOB_N68_3;
	pin K20 = IOB_N72_6;
	pin K21 = IOB_N64_2;
	pin K22 = IOB_N58_3;
	pin K23 = IOB_N58_7;
	pin K24 = IOB_N50_3;
	pin K25 = IOB_N54_7;
	pin K26 = IOB_N54_2;
	pin K27 = SERDES_N28_RXCLK_N;
	pin K28 = SERDES_N28_CLK_N;
	pin K29 = SERDES_N14_CH2_VCCRX;
	pin K30 = SERDES_N14_CH1_VCCIB;
	pin K31 = SERDES_N1_CH3_VCCRX;
	pin K32 = VCC12;
	pin K33 = SERDES_N28_CH2_VCCOB;
	pin K34 = VCC12;
	pin K35 = SERDES_N14_CH1_VCCOB;
	pin K36 = IOB_W70_7;
	pin K37 = IOB_W74_4;
	pin K38 = IOB_W74_8;
	pin K39 = NC;
	pin K40 = NC;
	pin K41 = IOB_W70_1;
	pin K42 = IOB_W70_4;
	pin L1 = IOB_E65_8;
	pin L2 = IOB_E65_4;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = IOB_E74_9;
	pin L6 = IOB_E74_5;
	pin L7 = GND;
	pin L8 = VCCIO2;
	pin L9 = VCC12;
	pin L10 = SERDES_N120_CH3_VCCOB;
	pin L11 = SERDES_N93_CH1_VCCOB;
	pin L12 = SERDES_N107_CH2_VCCOB;
	pin L13 = SERDES_N120_CH3_VCCIB;
	pin L14 = SERDES_N107_CLK_P;
	pin L15 = SERDES_N107_RXCLK_P;
	pin L16 = GND;
	pin L17 = SERDES_N79_CLK_P;
	pin L18 = SERDES_N79_RXCLK_P;
	pin L19 = VCCIO1;
	pin L20 = IOB_N68_6;
	pin L21 = IOB_N64_6;
	pin L22 = IOB_N58_11;
	pin L23 = IOB_N54_11;
	pin L24 = VCCIO1;
	pin L25 = SERDES_N42_RXCLK_P;
	pin L26 = SERDES_N42_CLK_P;
	pin L27 = GND;
	pin L28 = SERDES_N14_RXCLK_P;
	pin L29 = SERDES_N14_CLK_P;
	pin L30 = SERDES_N1_CH3_VCCIB;
	pin L31 = SERDES_N14_CH2_VCCOB;
	pin L32 = SERDES_N28_CH1_VCCOB;
	pin L33 = SERDES_N1_CH3_VCCOB;
	pin L34 = VCC12;
	pin L35 = VCCIO7;
	pin L36 = GND;
	pin L37 = IOB_W74_5;
	pin L38 = IOB_W74_9;
	pin L39 = NC;
	pin L40 = NC;
	pin L41 = IOB_W65_4;
	pin L42 = IOB_W65_8;
	pin M1 = IOB_E65_9;
	pin M2 = IOB_E65_5;
	pin M3 = VCCIO2;
	pin M4 = GND;
	pin M5 = NC;
	pin M6 = IOB_E61_3;
	pin M7 = IOB_E61_2;
	pin M8 = IOB_E74_3;
	pin M9 = IOB_E74_2;
	pin M10 = SERDES_N120_CH1_VCCRX;
	pin M11 = SERDES_N120_CH2_VCCIB;
	pin M12 = SERDES_N93_CH0_VCCOB;
	pin M13 = SERDES_N79_CH0_VCCOB;
	pin M14 = SERDES_N107_CLK_N;
	pin M15 = SERDES_N107_RXCLK_N;
	pin M16 = VCCIO1;
	pin M17 = SERDES_N79_CLK_N;
	pin M18 = SERDES_N79_RXCLK_N;
	pin M19 = GND;
	pin M20 = IOB_N68_7;
	pin M21 = IOB_N64_7;
	pin M22 = IOB_N58_10;
	pin M23 = IOB_N54_10;
	pin M24 = GND;
	pin M25 = SERDES_N42_RXCLK_N;
	pin M26 = SERDES_N42_CLK_N;
	pin M27 = VCCIO1;
	pin M28 = SERDES_N14_RXCLK_N;
	pin M29 = SERDES_N14_CLK_N;
	pin M30 = SERDES_N42_CH0_VCCOB;
	pin M31 = SERDES_N28_CH0_VCCOB;
	pin M32 = SERDES_N1_CH2_VCCIB;
	pin M33 = SERDES_N1_CH1_VCCRX;
	pin M34 = IOB_W74_2;
	pin M35 = IOB_W74_3;
	pin M36 = IOB_W61_2;
	pin M37 = IOB_W61_3;
	pin M38 = NC;
	pin M39 = VCCIO7;
	pin M40 = GND;
	pin M41 = IOB_W65_5;
	pin M42 = IOB_W65_9;
	pin N1 = IOB_E57_4;
	pin N2 = IOB_E61_8;
	pin N3 = IOB_E61_5;
	pin N4 = IOB_E65_0;
	pin N5 = IOB_E70_8;
	pin N6 = NC;
	pin N7 = IOB_E70_11;
	pin N8 = IOB_E70_10;
	pin N9 = IOB_E74_6;
	pin N10 = IOB_E78_6;
	pin N11 = VCCIO1;
	pin N12 = GND;
	pin N13 = VCC12;
	pin N14 = SERDES_N107_CH0_VCCRX;
	pin N29 = SERDES_N14_CH0_VCCRX;
	pin N30 = VCC12;
	pin N31 = GND;
	pin N32 = VCCIO1;
	pin N33 = IOB_W78_6;
	pin N34 = IOB_W74_6;
	pin N35 = IOB_W70_10;
	pin N36 = IOB_W70_11;
	pin N37 = NC;
	pin N38 = IOB_W70_8;
	pin N39 = IOB_W65_0;
	pin N40 = IOB_W61_5;
	pin N41 = IOB_W61_8;
	pin N42 = IOB_W57_4;
	pin P1 = IOB_E57_5;
	pin P2 = IOB_E61_9;
	pin P3 = IOB_E61_4;
	pin P4 = IOB_E65_1;
	pin P5 = IOB_E70_9;
	pin P6 = NC;
	pin P7 = VCCIO2;
	pin P8 = GND;
	pin P9 = IOB_E74_7;
	pin P10 = IOB_E78_7;
	pin P11 = IOB_E78_2;
	pin P12 = TDI;
	pin P13 = CCLK;
	pin P14 = VCCAUX;
	pin P15 = VCCAUX;
	pin P16 = SERDES_N120_VCCAUX25;
	pin P17 = PROG_B;
	pin P18 = VCC_JTAG;
	pin P19 = TDO;
	pin P20 = TCK;
	pin P21 = MPIIRQ_B;
	pin P22 = M1;
	pin P23 = INIT_B;
	pin P24 = M2;
	pin P25 = RESET_B;
	pin P26 = RDCFG_B;
	pin P27 = SERDES_N1_VCCAUX25;
	pin P28 = VCCAUX;
	pin P29 = VCCAUX;
	pin P30 = M0;
	pin P31 = DONE;
	pin P32 = IOB_W78_2;
	pin P33 = IOB_W78_7;
	pin P34 = IOB_W74_7;
	pin P35 = GND;
	pin P36 = VCCIO7;
	pin P37 = NC;
	pin P38 = IOB_W70_9;
	pin P39 = IOB_W65_1;
	pin P40 = IOB_W61_4;
	pin P41 = IOB_W61_9;
	pin P42 = IOB_W57_5;
	pin R1 = IOB_E48_8;
	pin R2 = IOB_E53_4;
	pin R3 = GND;
	pin R4 = VCCIO2;
	pin R5 = IOB_E57_0;
	pin R6 = IOB_E61_0;
	pin R7 = IOB_E57_2;
	pin R8 = IOB_E61_6;
	pin R9 = IOB_E65_2;
	pin R10 = IOB_E74_11;
	pin R11 = IOB_E78_3;
	pin R12 = VTT2;
	pin R14 = VCCAUX;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin R17 = VCCAUX;
	pin R18 = VCCAUX;
	pin R19 = VCCAUX;
	pin R20 = VCCAUX;
	pin R21 = TMS;
	pin R22 = M3;
	pin R23 = VCCAUX;
	pin R24 = VCCAUX;
	pin R25 = VCCAUX;
	pin R26 = VCCAUX;
	pin R27 = VCCAUX;
	pin R28 = GND;
	pin R29 = VCCAUX;
	pin R31 = VTT7;
	pin R32 = IOB_W78_3;
	pin R33 = IOB_W74_11;
	pin R34 = IOB_W65_2;
	pin R35 = IOB_W61_6;
	pin R36 = IOB_W57_2;
	pin R37 = IOB_W61_0;
	pin R38 = IOB_W57_0;
	pin R39 = GND;
	pin R40 = VCCIO7;
	pin R41 = IOB_W53_4;
	pin R42 = IOB_W48_8;
	pin T1 = IOB_E48_9;
	pin T2 = IOB_E53_5;
	pin T3 = IOB_E48_4;
	pin T4 = IOB_E53_1;
	pin T5 = IOB_E57_1;
	pin T6 = IOB_E61_1;
	pin T7 = IOB_E57_3;
	pin T8 = IOB_E61_7;
	pin T9 = IOB_E65_3;
	pin T10 = IOB_E74_10;
	pin T11 = GND;
	pin T12 = VCCIO2;
	pin T14 = IOB_E78_10;
	pin T15 = VCCAUX;
	pin T16 = GND;
	pin T17 = VCC12;
	pin T18 = VCCINT;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCC12;
	pin T22 = VCC12;
	pin T23 = VCCINT;
	pin T24 = GND;
	pin T25 = VCCINT;
	pin T26 = VCC12;
	pin T27 = GND;
	pin T28 = VCCAUX;
	pin T29 = IOB_W78_10;
	pin T31 = VCCIO7;
	pin T32 = GND;
	pin T33 = IOB_W74_10;
	pin T34 = IOB_W65_3;
	pin T35 = IOB_W61_7;
	pin T36 = IOB_W57_3;
	pin T37 = IOB_W61_1;
	pin T38 = IOB_W57_1;
	pin T39 = IOB_W53_1;
	pin T40 = IOB_W48_4;
	pin T41 = IOB_W53_5;
	pin T42 = IOB_W48_9;
	pin U1 = IOB_E44_4;
	pin U2 = IOB_E44_0;
	pin U3 = IOB_E48_5;
	pin U4 = IOB_E53_0;
	pin U5 = IOB_E48_0;
	pin U6 = IOB_E57_8;
	pin U7 = GND;
	pin U8 = VCCIO2;
	pin U9 = IOB_E57_10;
	pin U10 = IOB_E61_11;
	pin U11 = IOB_E65_10;
	pin U12 = IOB_E70_2;
	pin U14 = IOB_E78_11;
	pin U15 = VCCAUX;
	pin U16 = VCC12;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = GND;
	pin U21 = VCCINT;
	pin U22 = VCCINT;
	pin U23 = GND;
	pin U24 = VCCINT;
	pin U25 = GND;
	pin U26 = VCCINT;
	pin U27 = VCC12;
	pin U28 = VCCAUX;
	pin U29 = IOB_W78_11;
	pin U31 = IOB_W70_2;
	pin U32 = IOB_W65_10;
	pin U33 = IOB_W61_11;
	pin U34 = IOB_W57_10;
	pin U35 = VCCIO7;
	pin U36 = GND;
	pin U37 = IOB_W57_8;
	pin U38 = IOB_W48_0;
	pin U39 = IOB_W53_0;
	pin U40 = IOB_W48_5;
	pin U41 = IOB_W44_0;
	pin U42 = IOB_W44_4;
	pin V1 = IOB_E44_5;
	pin V2 = IOB_E44_1;
	pin V3 = VCCIO2;
	pin V4 = GND;
	pin V5 = IOB_E48_1;
	pin V6 = IOB_E57_9;
	pin V7 = IOB_E44_2;
	pin V8 = IOB_E53_2;
	pin V9 = IOB_E57_11;
	pin V10 = IOB_E61_10;
	pin V11 = IOB_E65_11;
	pin V12 = IOB_E70_3;
	pin V14 = VTT2;
	pin V15 = VCCAUX;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCINT;
	pin V22 = VCCINT;
	pin V23 = VCCINT;
	pin V24 = GND;
	pin V25 = VCCINT;
	pin V26 = GND;
	pin V27 = VCCINT;
	pin V28 = VCCAUX;
	pin V29 = VTT7;
	pin V31 = IOB_W70_3;
	pin V32 = IOB_W65_11;
	pin V33 = IOB_W61_10;
	pin V34 = IOB_W57_11;
	pin V35 = IOB_W53_2;
	pin V36 = IOB_W44_2;
	pin V37 = IOB_W57_9;
	pin V38 = IOB_W48_1;
	pin V39 = VCCIO7;
	pin V40 = GND;
	pin V41 = IOB_W44_1;
	pin V42 = IOB_W44_5;
	pin W1 = IOB_E35_0;
	pin W2 = IOB_E39_8;
	pin W3 = IOB_E39_4;
	pin W4 = IOB_E39_0;
	pin W5 = IOB_E44_8;
	pin W6 = IOB_E53_8;
	pin W7 = IOB_E44_3;
	pin W8 = IOB_E53_3;
	pin W9 = IOB_E48_2;
	pin W10 = IOB_E53_6;
	pin W11 = VCCIO2;
	pin W12 = GND;
	pin W14 = IOB_E65_6;
	pin W15 = VCCAUX;
	pin W16 = GND;
	pin W17 = VCCINT;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = GND;
	pin W21 = VCCINT;
	pin W22 = VCCINT;
	pin W23 = GND;
	pin W24 = VCCINT;
	pin W25 = GND;
	pin W26 = VCCINT;
	pin W27 = GND;
	pin W28 = VCCAUX;
	pin W29 = IOB_W65_6;
	pin W31 = GND;
	pin W32 = VCCIO7;
	pin W33 = IOB_W53_6;
	pin W34 = IOB_W48_2;
	pin W35 = IOB_W53_3;
	pin W36 = IOB_W44_3;
	pin W37 = IOB_W53_8;
	pin W38 = IOB_W44_8;
	pin W39 = IOB_W39_0;
	pin W40 = IOB_W39_4;
	pin W41 = IOB_W39_8;
	pin W42 = IOB_W35_0;
	pin Y1 = IOB_E35_1;
	pin Y2 = IOB_E39_9;
	pin Y3 = IOB_E39_5;
	pin Y4 = IOB_E39_1;
	pin Y5 = IOB_E44_9;
	pin Y6 = IOB_E53_9;
	pin Y7 = VCCIO2;
	pin Y8 = GND;
	pin Y9 = IOB_E48_3;
	pin Y10 = IOB_E53_7;
	pin Y11 = IOB_E53_10;
	pin Y12 = IOB_E57_6;
	pin Y14 = IOB_E65_7;
	pin Y15 = VCCAUX;
	pin Y16 = VCCINT;
	pin Y17 = GND;
	pin Y18 = VCCINT;
	pin Y19 = GND;
	pin Y20 = VCCINT;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = VCCINT;
	pin Y24 = GND;
	pin Y25 = VCCINT;
	pin Y26 = GND;
	pin Y27 = VCCINT;
	pin Y28 = VCCAUX;
	pin Y29 = IOB_W65_7;
	pin Y31 = IOB_W57_6;
	pin Y32 = IOB_W53_10;
	pin Y33 = IOB_W53_7;
	pin Y34 = IOB_W48_3;
	pin Y35 = GND;
	pin Y36 = VCCIO7;
	pin Y37 = IOB_W53_9;
	pin Y38 = IOB_W44_9;
	pin Y39 = IOB_W39_1;
	pin Y40 = IOB_W39_5;
	pin Y41 = IOB_W39_9;
	pin Y42 = IOB_W35_1;
	pin AA1 = IOB_E31_0;
	pin AA2 = IOB_E35_8;
	pin AA3 = GND;
	pin AA4 = VCCIO2;
	pin AA5 = IOB_E35_4;
	pin AA6 = IOB_E39_10;
	pin AA7 = IOB_E39_6;
	pin AA8 = IOB_E44_10;
	pin AA9 = IOB_E48_10;
	pin AA10 = IOB_E48_6;
	pin AA11 = IOB_E53_11;
	pin AA12 = IOB_E57_7;
	pin AA14 = VTT2;
	pin AA15 = VTT2;
	pin AA16 = VCC12;
	pin AA17 = VCCINT;
	pin AA18 = VCCINT;
	pin AA19 = VCCINT;
	pin AA20 = GND;
	pin AA21 = VCCINT;
	pin AA22 = VCCINT;
	pin AA23 = GND;
	pin AA24 = VCCINT;
	pin AA25 = VCCINT;
	pin AA26 = VCCINT;
	pin AA27 = VCC12;
	pin AA28 = VTT7;
	pin AA29 = VTT7;
	pin AA31 = IOB_W57_7;
	pin AA32 = IOB_W53_11;
	pin AA33 = IOB_W48_6;
	pin AA34 = IOB_W48_10;
	pin AA35 = IOB_W44_10;
	pin AA36 = IOB_W39_6;
	pin AA37 = IOB_W39_10;
	pin AA38 = IOB_W35_4;
	pin AA39 = GND;
	pin AA40 = VCCIO7;
	pin AA41 = IOB_W35_8;
	pin AA42 = IOB_W31_0;
	pin AB1 = IOB_E31_1;
	pin AB2 = IOB_E35_9;
	pin AB3 = VCCIO3;
	pin AB4 = GND;
	pin AB5 = IOB_E35_5;
	pin AB6 = IOB_E39_11;
	pin AB7 = IOB_E39_7;
	pin AB8 = IOB_E44_11;
	pin AB9 = IOB_E48_11;
	pin AB10 = IOB_E48_7;
	pin AB11 = IOB_E39_2;
	pin AB12 = IOB_E44_6;
	pin AB14 = VTT3;
	pin AB15 = VTT3;
	pin AB16 = VCC12;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = GND;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = GND;
	pin AB24 = VCCINT;
	pin AB25 = VCCINT;
	pin AB26 = VCCINT;
	pin AB27 = VCC12;
	pin AB28 = VTT6;
	pin AB29 = VTT6;
	pin AB31 = IOB_W44_6;
	pin AB32 = IOB_W39_2;
	pin AB33 = IOB_W48_7;
	pin AB34 = IOB_W48_11;
	pin AB35 = IOB_W44_11;
	pin AB36 = IOB_W39_7;
	pin AB37 = IOB_W39_11;
	pin AB38 = IOB_W35_5;
	pin AB39 = VCCIO6;
	pin AB40 = GND;
	pin AB41 = IOB_W35_9;
	pin AB42 = IOB_W31_1;
	pin AC1 = IOB_E27_8;
	pin AC2 = IOB_E27_4;
	pin AC3 = IOB_E27_0;
	pin AC4 = IOB_E31_8;
	pin AC5 = IOB_E31_4;
	pin AC6 = IOB_E31_2;
	pin AC7 = VCCIO3;
	pin AC8 = GND;
	pin AC9 = IOB_E35_10;
	pin AC10 = IOB_E35_2;
	pin AC11 = IOB_E39_3;
	pin AC12 = IOB_E44_7;
	pin AC14 = IOB_E35_6;
	pin AC15 = VCCAUX;
	pin AC16 = VCCINT;
	pin AC17 = GND;
	pin AC18 = VCCINT;
	pin AC19 = GND;
	pin AC20 = VCCINT;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = VCCINT;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = GND;
	pin AC27 = VCCINT;
	pin AC28 = VCCAUX;
	pin AC29 = IOB_W35_6;
	pin AC31 = IOB_W44_7;
	pin AC32 = IOB_W39_3;
	pin AC33 = IOB_W35_2;
	pin AC34 = IOB_W35_10;
	pin AC35 = GND;
	pin AC36 = VCCIO6;
	pin AC37 = IOB_W31_2;
	pin AC38 = IOB_W31_4;
	pin AC39 = IOB_W31_8;
	pin AC40 = IOB_W27_0;
	pin AC41 = IOB_W27_4;
	pin AC42 = IOB_W27_8;
	pin AD1 = IOB_E27_9;
	pin AD2 = IOB_E27_5;
	pin AD3 = IOB_E27_1;
	pin AD4 = IOB_E31_9;
	pin AD5 = IOB_E31_5;
	pin AD6 = IOB_E31_3;
	pin AD7 = IOB_E31_6;
	pin AD8 = IOB_E31_10;
	pin AD9 = IOB_E35_11;
	pin AD10 = IOB_E35_3;
	pin AD11 = VCCIO3;
	pin AD12 = GND;
	pin AD14 = IOB_E35_7;
	pin AD15 = VCCAUX;
	pin AD16 = GND;
	pin AD17 = VCCINT;
	pin AD18 = GND;
	pin AD19 = VCCINT;
	pin AD20 = GND;
	pin AD21 = VCCINT;
	pin AD22 = VCCINT;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = GND;
	pin AD26 = VCCINT;
	pin AD27 = GND;
	pin AD28 = VCCAUX;
	pin AD29 = IOB_W35_7;
	pin AD31 = GND;
	pin AD32 = VCCIO6;
	pin AD33 = IOB_W35_3;
	pin AD34 = IOB_W35_11;
	pin AD35 = IOB_W31_10;
	pin AD36 = IOB_W31_6;
	pin AD37 = IOB_W31_3;
	pin AD38 = IOB_W31_5;
	pin AD39 = IOB_W31_9;
	pin AD40 = IOB_W27_1;
	pin AD41 = IOB_W27_5;
	pin AD42 = IOB_W27_9;
	pin AE1 = IOB_E22_8;
	pin AE2 = IOB_E22_4;
	pin AE3 = GND;
	pin AE4 = VCCIO3;
	pin AE5 = IOB_E22_0;
	pin AE6 = IOB_E27_2;
	pin AE7 = IOB_E31_7;
	pin AE8 = IOB_E31_11;
	pin AE9 = IOB_E27_6;
	pin AE10 = IOB_E27_10;
	pin AE11 = IOB_E22_2;
	pin AE12 = IOB_E22_6;
	pin AE14 = VTT3;
	pin AE15 = VCCAUX;
	pin AE16 = VCCINT;
	pin AE17 = GND;
	pin AE18 = VCCINT;
	pin AE19 = GND;
	pin AE20 = VCCINT;
	pin AE21 = VCCINT;
	pin AE22 = VCCINT;
	pin AE23 = VCCINT;
	pin AE24 = GND;
	pin AE25 = VCCINT;
	pin AE26 = GND;
	pin AE27 = VCCINT;
	pin AE28 = VCCAUX;
	pin AE29 = VTT6;
	pin AE31 = IOB_W22_6;
	pin AE32 = IOB_W22_2;
	pin AE33 = IOB_W27_10;
	pin AE34 = IOB_W27_6;
	pin AE35 = IOB_W31_11;
	pin AE36 = IOB_W31_7;
	pin AE37 = IOB_W27_2;
	pin AE38 = IOB_W22_0;
	pin AE39 = GND;
	pin AE40 = VCCIO6;
	pin AE41 = IOB_W22_4;
	pin AE42 = IOB_W22_8;
	pin AF1 = IOB_E22_9;
	pin AF2 = IOB_E22_5;
	pin AF3 = IOB_E18_0;
	pin AF4 = IOB_E18_4;
	pin AF5 = IOB_E22_1;
	pin AF6 = IOB_E27_3;
	pin AF7 = GND;
	pin AF8 = VCCIO3;
	pin AF9 = IOB_E27_7;
	pin AF10 = IOB_E27_11;
	pin AF11 = IOB_E22_3;
	pin AF12 = IOB_E22_7;
	pin AF14 = IOB_E18_6;
	pin AF15 = VCCAUX;
	pin AF16 = VCC12;
	pin AF17 = VCCINT;
	pin AF18 = GND;
	pin AF19 = VCCINT;
	pin AF20 = GND;
	pin AF21 = VCCINT;
	pin AF22 = VCCINT;
	pin AF23 = GND;
	pin AF24 = VCCINT;
	pin AF25 = GND;
	pin AF26 = VCCINT;
	pin AF27 = VCC12;
	pin AF28 = VCCAUX;
	pin AF29 = IOB_W18_6;
	pin AF31 = IOB_W22_7;
	pin AF32 = IOB_W22_3;
	pin AF33 = IOB_W27_11;
	pin AF34 = IOB_W27_7;
	pin AF35 = VCCIO6;
	pin AF36 = GND;
	pin AF37 = IOB_W27_3;
	pin AF38 = IOB_W22_1;
	pin AF39 = IOB_W18_4;
	pin AF40 = IOB_W18_0;
	pin AF41 = IOB_W22_5;
	pin AF42 = IOB_W22_9;
	pin AG1 = IOB_E18_9;
	pin AG2 = IOB_E14_0;
	pin AG3 = IOB_E18_1;
	pin AG4 = IOB_E18_5;
	pin AG5 = NC;
	pin AG6 = IOB_E22_10;
	pin AG7 = IOB_E18_2;
	pin AG8 = IOB_E18_10;
	pin AG9 = IOB_E14_2;
	pin AG10 = IOB_E14_6;
	pin AG11 = GND;
	pin AG12 = VCCIO3;
	pin AG14 = IOB_E18_7;
	pin AG15 = VCCAUX;
	pin AG16 = GND;
	pin AG17 = VCC12;
	pin AG18 = VCCINT;
	pin AG19 = GND;
	pin AG20 = VCCINT;
	pin AG21 = VCC12;
	pin AG22 = VCC12;
	pin AG23 = VCCINT;
	pin AG24 = GND;
	pin AG25 = VCCINT;
	pin AG26 = VCC12;
	pin AG27 = GND;
	pin AG28 = VCCAUX;
	pin AG29 = IOB_W18_7;
	pin AG31 = VCCIO6;
	pin AG32 = GND;
	pin AG33 = IOB_W14_6;
	pin AG34 = IOB_W14_2;
	pin AG35 = IOB_W18_10;
	pin AG36 = IOB_W18_2;
	pin AG37 = IOB_W22_10;
	pin AG38 = NC;
	pin AG39 = IOB_W18_5;
	pin AG40 = IOB_W18_1;
	pin AG41 = IOB_W14_0;
	pin AG42 = IOB_W18_9;
	pin AH1 = IOB_E18_8;
	pin AH2 = IOB_E14_1;
	pin AH3 = VCCIO3;
	pin AH4 = GND;
	pin AH5 = NC;
	pin AH6 = IOB_E22_11;
	pin AH7 = IOB_E18_3;
	pin AH8 = IOB_E18_11;
	pin AH9 = IOB_E14_3;
	pin AH10 = IOB_E14_7;
	pin AH11 = IOB_E10_6;
	pin AH12 = IOB_E5_6;
	pin AH14 = VCCAUX;
	pin AH15 = GND;
	pin AH16 = VCCAUX;
	pin AH17 = VCCAUX;
	pin AH18 = VCCAUX;
	pin AH19 = VCCAUX;
	pin AH20 = VCCAUX;
	pin AH21 = VTT4;
	pin AH22 = VTT5;
	pin AH23 = VCCAUX;
	pin AH24 = VCCAUX;
	pin AH25 = VCCAUX;
	pin AH26 = VCCAUX;
	pin AH27 = VCCAUX;
	pin AH28 = GND;
	pin AH29 = VCCAUX;
	pin AH31 = IOB_W5_6;
	pin AH32 = IOB_W10_6;
	pin AH33 = IOB_W14_7;
	pin AH34 = IOB_W14_3;
	pin AH35 = IOB_W18_11;
	pin AH36 = IOB_W18_3;
	pin AH37 = IOB_W22_11;
	pin AH38 = NC;
	pin AH39 = VCCIO6;
	pin AH40 = GND;
	pin AH41 = IOB_W14_1;
	pin AH42 = IOB_W18_8;
	pin AJ1 = IOB_E14_4;
	pin AJ2 = IOB_E14_8;
	pin AJ3 = IOB_E10_0;
	pin AJ4 = NC;
	pin AJ5 = IOB_E10_4;
	pin AJ6 = IOB_E14_10;
	pin AJ7 = VCCIO3;
	pin AJ8 = GND;
	pin AJ9 = IOB_E10_2;
	pin AJ10 = IOB_E5_2;
	pin AJ11 = IOB_E10_7;
	pin AJ12 = IOB_E5_7;
	pin AJ13 = VTT3;
	pin AJ14 = VCCAUX;
	pin AJ15 = VCCAUX;
	pin AJ16 = IOB_S98_2;
	pin AJ17 = IOB_S98_3;
	pin AJ18 = VTT4;
	pin AJ19 = VTT4;
	pin AJ20 = VTT4;
	pin AJ21 = VTT4;
	pin AJ22 = VTT5;
	pin AJ23 = VTT5;
	pin AJ24 = VTT5;
	pin AJ25 = VTT5;
	pin AJ26 = IOB_S26_6;
	pin AJ27 = IOB_S26_7;
	pin AJ28 = VCCAUX;
	pin AJ29 = VCCAUX;
	pin AJ30 = VTT6;
	pin AJ31 = IOB_W5_7;
	pin AJ32 = IOB_W10_7;
	pin AJ33 = IOB_W5_2;
	pin AJ34 = IOB_W10_2;
	pin AJ35 = GND;
	pin AJ36 = VCCIO6;
	pin AJ37 = IOB_W14_10;
	pin AJ38 = IOB_W10_4;
	pin AJ39 = NC;
	pin AJ40 = IOB_W10_0;
	pin AJ41 = IOB_W14_8;
	pin AJ42 = IOB_W14_4;
	pin AK1 = IOB_E14_5;
	pin AK2 = IOB_E14_9;
	pin AK3 = IOB_E10_1;
	pin AK4 = NC;
	pin AK5 = IOB_E10_5;
	pin AK6 = IOB_E14_11;
	pin AK7 = IOB_E10_10;
	pin AK8 = IOB_E5_10;
	pin AK9 = IOB_E10_3;
	pin AK10 = IOB_E5_3;
	pin AK11 = VCCIO3;
	pin AK12 = GND;
	pin AK13 = IOB_S122_3;
	pin AK14 = IOB_S122_2;
	pin AK29 = IOB_S2_11;
	pin AK30 = IOB_S2_10;
	pin AK31 = GND;
	pin AK32 = VCCIO6;
	pin AK33 = IOB_W5_3;
	pin AK34 = IOB_W10_3;
	pin AK35 = IOB_W5_10;
	pin AK36 = IOB_W10_10;
	pin AK37 = IOB_W14_11;
	pin AK38 = IOB_W10_5;
	pin AK39 = NC;
	pin AK40 = IOB_W10_1;
	pin AK41 = IOB_W14_9;
	pin AK42 = IOB_W14_5;
	pin AL1 = IOB_E10_8;
	pin AL2 = NC;
	pin AL3 = GND;
	pin AL4 = VCCIO3;
	pin AL5 = IOB_E5_0;
	pin AL6 = IOB_E1_2;
	pin AL7 = IOB_E10_11;
	pin AL8 = IOB_E5_11;
	pin AL9 = IOB_S122_11;
	pin AL10 = IOB_S122_10;
	pin AL11 = IOB_S118_7;
	pin AL12 = IOB_S118_6;
	pin AL13 = GND;
	pin AL14 = IOB_S110_7;
	pin AL15 = IOB_S98_7;
	pin AL16 = VCCIO4;
	pin AL17 = IOB_S86_7;
	pin AL18 = IOB_S78_10;
	pin AL19 = GND;
	pin AL20 = IOB_S68_11;
	pin AL21 = IOB_S64_11;
	pin AL22 = IOB_S58_7;
	pin AL23 = IOB_S54_7;
	pin AL24 = GND;
	pin AL25 = IOB_S42_10;
	pin AL26 = IOB_S34_7;
	pin AL27 = VCCIO5;
	pin AL28 = IOB_S18_3;
	pin AL29 = IOB_S14_3;
	pin AL30 = GND;
	pin AL31 = IOB_S10_3;
	pin AL32 = IOB_S10_2;
	pin AL33 = IOB_S2_2;
	pin AL34 = IOB_S2_3;
	pin AL35 = IOB_W5_11;
	pin AL36 = IOB_W10_11;
	pin AL37 = IOB_W1_2;
	pin AL38 = IOB_W5_0;
	pin AL39 = GND;
	pin AL40 = VCCIO6;
	pin AL41 = NC;
	pin AL42 = IOB_W10_8;
	pin AM1 = IOB_E10_9;
	pin AM2 = NC;
	pin AM3 = NC;
	pin AM4 = NC;
	pin AM5 = IOB_E5_1;
	pin AM6 = IOB_E1_3;
	pin AM7 = GND;
	pin AM8 = VCCIO3;
	pin AM9 = IOB_S122_7;
	pin AM10 = IOB_S122_6;
	pin AM11 = IOB_S114_3;
	pin AM12 = IOB_S114_2;
	pin AM13 = VCCIO4;
	pin AM14 = IOB_S110_6;
	pin AM15 = IOB_S98_6;
	pin AM16 = GND;
	pin AM17 = IOB_S86_6;
	pin AM18 = IOB_S78_11;
	pin AM19 = VCCIO4;
	pin AM20 = IOB_S68_10;
	pin AM21 = IOB_S64_10;
	pin AM22 = IOB_S58_6;
	pin AM23 = IOB_S54_6;
	pin AM24 = VCCIO5;
	pin AM25 = IOB_S42_11;
	pin AM26 = IOB_S34_6;
	pin AM27 = GND;
	pin AM28 = IOB_S18_2;
	pin AM29 = IOB_S14_2;
	pin AM30 = VCCIO5;
	pin AM31 = IOB_S10_10;
	pin AM32 = IOB_S10_11;
	pin AM33 = IOB_S2_7;
	pin AM34 = IOB_S2_6;
	pin AM35 = VCCIO6;
	pin AM36 = GND;
	pin AM37 = IOB_W1_3;
	pin AM38 = IOB_W5_1;
	pin AM39 = NC;
	pin AM40 = NC;
	pin AM41 = NC;
	pin AM42 = IOB_W10_9;
	pin AN1 = IOB_E5_4;
	pin AN2 = IOB_E5_8;
	pin AN3 = NC;
	pin AN4 = NC;
	pin AN5 = IOB_E1_0;
	pin AN6 = IOB_E1_6;
	pin AN7 = IOB_E1_10;
	pin AN8 = IOB_S118_11;
	pin AN9 = IOB_S118_10;
	pin AN10 = IOB_S110_11;
	pin AN11 = IOB_S110_10;
	pin AN12 = IOB_S102_11;
	pin AN13 = IOB_S102_10;
	pin AN14 = IOB_S94_7;
	pin AN15 = IOB_S90_7;
	pin AN16 = IOB_S86_11;
	pin AN17 = IOB_S82_3;
	pin AN18 = IOB_S78_2;
	pin AN19 = IOB_S72_6;
	pin AN20 = IOB_S68_7;
	pin AN21 = IOB_S64_7;
	pin AN22 = IOB_S58_10;
	pin AN23 = IOB_S54_10;
	pin AN24 = IOB_S50_7;
	pin AN25 = IOB_S46_2;
	pin AN26 = IOB_S38_11;
	pin AN27 = IOB_S34_11;
	pin AN28 = IOB_S30_10;
	pin AN29 = IOB_S30_2;
	pin AN30 = IOB_S22_7;
	pin AN31 = IOB_S22_6;
	pin AN32 = IOB_S14_7;
	pin AN33 = IOB_S14_6;
	pin AN34 = IOB_S6_7;
	pin AN35 = IOB_S6_6;
	pin AN36 = IOB_W1_10;
	pin AN37 = IOB_W1_6;
	pin AN38 = IOB_W1_0;
	pin AN39 = NC;
	pin AN40 = NC;
	pin AN41 = IOB_W5_8;
	pin AN42 = IOB_W5_4;
	pin AP1 = IOB_E5_5;
	pin AP2 = IOB_E5_9;
	pin AP3 = VCCIO3;
	pin AP4 = GND;
	pin AP5 = IOB_E1_1;
	pin AP6 = IOB_E1_7;
	pin AP7 = IOB_E1_11;
	pin AP8 = IOB_S114_11;
	pin AP9 = IOB_S114_10;
	pin AP10 = IOB_S106_7;
	pin AP11 = IOB_S106_6;
	pin AP12 = IOB_S98_11;
	pin AP13 = IOB_S98_10;
	pin AP14 = IOB_S94_6;
	pin AP15 = IOB_S90_6;
	pin AP16 = IOB_S86_10;
	pin AP17 = IOB_S82_2;
	pin AP18 = IOB_S78_3;
	pin AP19 = IOB_S72_7;
	pin AP20 = IOB_S68_6;
	pin AP21 = IOB_S64_6;
	pin AP22 = IOB_S58_11;
	pin AP23 = IOB_S54_11;
	pin AP24 = IOB_S50_6;
	pin AP25 = IOB_S46_3;
	pin AP26 = IOB_S38_10;
	pin AP27 = IOB_S34_10;
	pin AP28 = IOB_S30_11;
	pin AP29 = IOB_S30_3;
	pin AP30 = IOB_S22_11;
	pin AP31 = IOB_S22_10;
	pin AP32 = IOB_S22_3;
	pin AP33 = IOB_S22_2;
	pin AP34 = IOB_S6_10;
	pin AP35 = IOB_S6_11;
	pin AP36 = IOB_W1_11;
	pin AP37 = IOB_W1_7;
	pin AP38 = IOB_W1_1;
	pin AP39 = VCCIO6;
	pin AP40 = GND;
	pin AP41 = IOB_W5_9;
	pin AP42 = IOB_W5_5;
	pin AR1 = NC;
	pin AR2 = IOB_E1_4;
	pin AR3 = IOB_E1_9;
	pin AR4 = IOB_E1_8;
	pin AR5 = IOB_S118_3;
	pin AR6 = IOB_S118_2;
	pin AR7 = VCCIO3;
	pin AR8 = GND;
	pin AR9 = IOB_S106_11;
	pin AR10 = IOB_S106_10;
	pin AR11 = VCCIO4;
	pin AR12 = IOB_S94_3;
	pin AR13 = IOB_S94_2;
	pin AR14 = GND;
	pin AR15 = IOB_S82_11;
	pin AR16 = IOB_S82_10;
	pin AR17 = VCCIO4;
	pin AR18 = IOB_S76_3;
	pin AR19 = IOB_S76_2;
	pin AR20 = GND;
	pin AR21 = IOB_S64_2;
	pin AR22 = IOB_S62_3;
	pin AR23 = GND;
	pin AR24 = IOB_S50_3;
	pin AR25 = IOB_S50_2;
	pin AR26 = VCCIO5;
	pin AR27 = IOB_S38_7;
	pin AR28 = IOB_S38_6;
	pin AR29 = GND;
	pin AR30 = IOB_S30_7;
	pin AR31 = IOB_S30_6;
	pin AR32 = VCCIO5;
	pin AR33 = IOB_S18_7;
	pin AR34 = IOB_S18_6;
	pin AR35 = GND;
	pin AR36 = VCCIO6;
	pin AR37 = IOB_S6_2;
	pin AR38 = IOB_S6_3;
	pin AR39 = IOB_W1_8;
	pin AR40 = IOB_W1_9;
	pin AR41 = IOB_W1_4;
	pin AR42 = NC;
	pin AT1 = NC;
	pin AT2 = IOB_E1_5;
	pin AT3 = PROBE_VCC;
	pin AT4 = IOB_S114_7;
	pin AT5 = IOB_S114_6;
	pin AT6 = IOB_S110_3;
	pin AT7 = IOB_S110_2;
	pin AT8 = VCCIO4;
	pin AT9 = IOB_S106_3;
	pin AT10 = IOB_S106_2;
	pin AT11 = GND;
	pin AT12 = IOB_S90_11;
	pin AT13 = IOB_S90_10;
	pin AT14 = VCCIO4;
	pin AT15 = IOB_S82_7;
	pin AT16 = IOB_S82_6;
	pin AT17 = GND;
	pin AT18 = IOB_S72_11;
	pin AT19 = IOB_S72_10;
	pin AT20 = VCCIO4;
	pin AT21 = IOB_S64_3;
	pin AT22 = IOB_S62_2;
	pin AT23 = VCCIO5;
	pin AT24 = IOB_S46_7;
	pin AT25 = IOB_S46_6;
	pin AT26 = GND;
	pin AT27 = IOB_S42_7;
	pin AT28 = IOB_S42_6;
	pin AT29 = VCCIO5;
	pin AT30 = IOB_S34_2;
	pin AT31 = IOB_S34_3;
	pin AT32 = GND;
	pin AT33 = IOB_S18_10;
	pin AT34 = IOB_S18_11;
	pin AT35 = VCCIO5;
	pin AT36 = IOB_S14_11;
	pin AT37 = IOB_S14_10;
	pin AT38 = IOB_S10_7;
	pin AT39 = IOB_S10_6;
	pin AT40 = XRES;
	pin AT41 = IOB_W1_5;
	pin AT42 = NC;
	pin AU1 = IOB_S122_9;
	pin AU2 = PROBE_GND;
	pin AU3 = GND;
	pin AU4 = VCCIO3;
	pin AU5 = IOB_S118_4;
	pin AU6 = IOB_S102_7;
	pin AU7 = IOB_S102_6;
	pin AU8 = IOB_S102_3;
	pin AU9 = IOB_S102_2;
	pin AU10 = IOB_S94_11;
	pin AU11 = IOB_S94_10;
	pin AU12 = IOB_S90_3;
	pin AU13 = IOB_S90_2;
	pin AU14 = IOB_S86_3;
	pin AU15 = IOB_S86_2;
	pin AU16 = IOB_S78_7;
	pin AU17 = IOB_S78_6;
	pin AU18 = IOB_S72_3;
	pin AU19 = IOB_S72_2;
	pin AU20 = IOB_S68_3;
	pin AU21 = IOB_S68_2;
	pin AU22 = IOB_S58_3;
	pin AU23 = IOB_S58_2;
	pin AU24 = IOB_S54_2;
	pin AU25 = IOB_S54_3;
	pin AU26 = IOB_S50_11;
	pin AU27 = IOB_S50_10;
	pin AU28 = IOB_S46_11;
	pin AU29 = IOB_S46_10;
	pin AU30 = IOB_S42_2;
	pin AU31 = IOB_S42_3;
	pin AU32 = IOB_S38_2;
	pin AU33 = IOB_S38_3;
	pin AU34 = IOB_S26_11;
	pin AU35 = IOB_S26_10;
	pin AU36 = IOB_S26_2;
	pin AU37 = IOB_S26_3;
	pin AU38 = IOB_S2_4;
	pin AU39 = GND;
	pin AU40 = VCCIO6;
	pin AU41 = TEMP_SENSE;
	pin AU42 = IOB_S2_0;
	pin AV1 = IOB_S122_8;
	pin AV2 = IOB_S122_4;
	pin AV3 = IOB_S118_8;
	pin AV4 = IOB_S118_9;
	pin AV5 = IOB_S118_5;
	pin AV6 = IOB_S114_1;
	pin AV7 = IOB_S114_0;
	pin AV8 = IOB_S106_1;
	pin AV9 = IOB_S106_0;
	pin AV10 = IOB_S98_9;
	pin AV11 = IOB_S98_8;
	pin AV12 = IOB_S90_9;
	pin AV13 = IOB_S90_8;
	pin AV14 = IOB_S82_9;
	pin AV15 = IOB_S82_8;
	pin AV16 = IOB_S78_9;
	pin AV17 = IOB_S78_8;
	pin AV18 = IOB_S72_5;
	pin AV19 = IOB_S72_4;
	pin AV20 = IOB_S64_9;
	pin AV21 = IOB_S64_8;
	pin AV22 = IOB_S58_5;
	pin AV23 = IOB_S58_4;
	pin AV24 = IOB_S50_9;
	pin AV25 = IOB_S50_8;
	pin AV26 = IOB_S42_5;
	pin AV27 = IOB_S42_4;
	pin AV28 = IOB_S38_9;
	pin AV29 = IOB_S38_8;
	pin AV30 = IOB_S30_9;
	pin AV31 = IOB_S30_8;
	pin AV32 = IOB_S26_1;
	pin AV33 = IOB_S26_0;
	pin AV34 = IOB_S18_9;
	pin AV35 = IOB_S18_8;
	pin AV36 = IOB_S10_9;
	pin AV37 = IOB_S10_8;
	pin AV38 = IOB_S2_5;
	pin AV39 = IOB_S6_5;
	pin AV40 = IOB_S6_4;
	pin AV41 = IOB_S2_8;
	pin AV42 = IOB_S2_1;
	pin AW1 = IOB_S122_0;
	pin AW2 = IOB_S122_5;
	pin AW3 = IOB_S118_1;
	pin AW4 = IOB_S114_5;
	pin AW5 = IOB_S114_4;
	pin AW6 = GND;
	pin AW7 = IOB_S106_5;
	pin AW8 = IOB_S106_4;
	pin AW9 = VCCIO4;
	pin AW10 = IOB_S98_1;
	pin AW11 = IOB_S98_0;
	pin AW12 = GND;
	pin AW13 = IOB_S86_9;
	pin AW14 = IOB_S86_8;
	pin AW15 = VCCIO4;
	pin AW16 = IOB_S78_5;
	pin AW17 = IOB_S78_4;
	pin AW18 = GND;
	pin AW19 = IOB_S68_5;
	pin AW20 = IOB_S68_4;
	pin AW21 = VCCIO4;
	pin AW22 = GND;
	pin AW23 = IOB_S54_9;
	pin AW24 = IOB_S54_8;
	pin AW25 = VCCIO5;
	pin AW26 = IOB_S46_9;
	pin AW27 = IOB_S46_8;
	pin AW28 = GND;
	pin AW29 = IOB_S34_9;
	pin AW30 = IOB_S34_8;
	pin AW31 = VCCIO5;
	pin AW32 = IOB_S26_9;
	pin AW33 = IOB_S26_8;
	pin AW34 = GND;
	pin AW35 = IOB_S18_1;
	pin AW36 = IOB_S18_0;
	pin AW37 = VCCIO5;
	pin AW38 = IOB_S10_1;
	pin AW39 = IOB_S10_0;
	pin AW40 = IOB_S6_8;
	pin AW41 = IOB_S2_9;
	pin AW42 = IOB_S6_0;
	pin AY1 = IOB_S122_1;
	pin AY2 = IOB_S114_8;
	pin AY3 = IOB_S118_0;
	pin AY4 = IOB_S110_9;
	pin AY5 = IOB_S110_8;
	pin AY6 = VCCIO4;
	pin AY7 = IOB_S102_5;
	pin AY8 = IOB_S102_4;
	pin AY9 = GND;
	pin AY10 = IOB_S94_5;
	pin AY11 = IOB_S94_4;
	pin AY12 = VCCIO4;
	pin AY13 = IOB_S86_1;
	pin AY14 = IOB_S86_0;
	pin AY15 = GND;
	pin AY16 = IOB_S78_1;
	pin AY17 = IOB_S78_0;
	pin AY18 = VCCIO4;
	pin AY19 = IOB_S68_1;
	pin AY20 = IOB_S68_0;
	pin AY21 = GND;
	pin AY22 = VCCIO5;
	pin AY23 = IOB_S58_0;
	pin AY24 = IOB_S58_1;
	pin AY25 = GND;
	pin AY26 = IOB_S46_5;
	pin AY27 = IOB_S46_4;
	pin AY28 = VCCIO5;
	pin AY29 = IOB_S42_1;
	pin AY30 = IOB_S42_0;
	pin AY31 = GND;
	pin AY32 = IOB_S30_5;
	pin AY33 = IOB_S30_4;
	pin AY34 = VCCIO5;
	pin AY35 = IOB_S22_5;
	pin AY36 = IOB_S22_4;
	pin AY37 = GND;
	pin AY38 = IOB_S14_5;
	pin AY39 = IOB_S14_4;
	pin AY40 = IOB_S6_9;
	pin AY41 = IOB_S10_4;
	pin AY42 = IOB_S6_1;
	pin BA1 = GND;
	pin BA2 = IOB_S114_9;
	pin BA3 = IOB_S110_5;
	pin BA4 = IOB_S110_1;
	pin BA5 = IOB_S110_0;
	pin BA6 = IOB_S102_9;
	pin BA7 = IOB_S102_8;
	pin BA8 = IOB_S98_5;
	pin BA9 = IOB_S98_4;
	pin BA10 = IOB_S94_1;
	pin BA11 = IOB_S94_0;
	pin BA12 = IOB_S90_1;
	pin BA13 = IOB_S90_0;
	pin BA14 = IOB_S82_5;
	pin BA15 = IOB_S82_4;
	pin BA16 = IOB_S76_1;
	pin BA17 = IOB_S76_0;
	pin BA18 = IOB_S72_1;
	pin BA19 = IOB_S72_0;
	pin BA20 = IOB_S64_5;
	pin BA21 = IOB_S64_4;
	pin BA22 = IOB_S58_9;
	pin BA23 = IOB_S58_8;
	pin BA24 = IOB_S54_1;
	pin BA25 = IOB_S54_0;
	pin BA26 = IOB_S50_5;
	pin BA27 = IOB_S50_4;
	pin BA28 = IOB_S42_9;
	pin BA29 = IOB_S42_8;
	pin BA30 = IOB_S38_1;
	pin BA31 = IOB_S38_0;
	pin BA32 = IOB_S34_1;
	pin BA33 = IOB_S34_0;
	pin BA34 = IOB_S26_5;
	pin BA35 = IOB_S26_4;
	pin BA36 = IOB_S22_1;
	pin BA37 = IOB_S22_0;
	pin BA38 = IOB_S14_9;
	pin BA39 = IOB_S14_8;
	pin BA40 = IOB_S14_0;
	pin BA41 = IOB_S10_5;
	pin BA42 = GND;
	pin BB2 = GND;
	pin BB3 = IOB_S110_4;
	pin BB4 = IOB_S106_9;
	pin BB5 = IOB_S106_8;
	pin BB6 = IOB_S102_1;
	pin BB7 = IOB_S102_0;
	pin BB8 = IOB_S94_9;
	pin BB9 = IOB_S94_8;
	pin BB10 = IOB_S90_5;
	pin BB11 = IOB_S90_4;
	pin BB12 = IOB_S86_5;
	pin BB13 = IOB_S86_4;
	pin BB14 = IOB_S82_1;
	pin BB15 = IOB_S82_0;
	pin BB16 = IOB_S72_9;
	pin BB17 = IOB_S72_8;
	pin BB18 = IOB_S68_9;
	pin BB19 = IOB_S68_8;
	pin BB20 = IOB_S64_1;
	pin BB21 = IOB_S64_0;
	pin BB22 = IOB_S62_1;
	pin BB23 = IOB_S62_0;
	pin BB24 = IOB_S54_4;
	pin BB25 = IOB_S54_5;
	pin BB26 = IOB_S50_1;
	pin BB27 = IOB_S50_0;
	pin BB28 = IOB_S46_1;
	pin BB29 = IOB_S46_0;
	pin BB30 = IOB_S38_5;
	pin BB31 = IOB_S38_4;
	pin BB32 = IOB_S34_5;
	pin BB33 = IOB_S34_4;
	pin BB34 = IOB_S30_1;
	pin BB35 = IOB_S30_0;
	pin BB36 = IOB_S22_9;
	pin BB37 = IOB_S22_8;
	pin BB38 = IOB_S18_4;
	pin BB39 = IOB_S18_5;
	pin BB40 = IOB_S14_1;
	pin BB41 = GND;
}

// LFSC3GA115E-FCBGA1152 LFSC3GA115E-FFBGA1152 LFSCM3GA115EP1-FCBGA1152 LFSCM3GA115EP1-FFBGA1152
bond BOND10 {
	kind single;
	pin A2 = GND;
	pin A3 = SERDES_N136_CH0_IN_P;
	pin A4 = SERDES_N136_CH0_OUT_P;
	pin A5 = SERDES_N136_CH1_OUT_P;
	pin A6 = SERDES_N136_CH1_IN_P;
	pin A7 = SERDES_N136_CH2_IN_P;
	pin A8 = SERDES_N136_CH2_OUT_P;
	pin A9 = SERDES_N136_CH3_OUT_P;
	pin A10 = SERDES_N136_CH3_IN_P;
	pin A11 = SERDES_N122_CH0_OUT_P;
	pin A12 = SERDES_N122_CH1_OUT_P;
	pin A13 = SERDES_N122_CH2_OUT_P;
	pin A14 = SERDES_N122_CH3_OUT_P;
	pin A15 = IOB_N84_8;
	pin A16 = IOB_N84_5;
	pin A17 = IOB_N72_1;
	pin A18 = IOB_N60_9;
	pin A19 = IOB_N60_1;
	pin A20 = IOB_N56_1;
	pin A21 = SERDES_N15_CH3_OUT_P;
	pin A22 = SERDES_N15_CH2_OUT_P;
	pin A23 = SERDES_N15_CH1_OUT_P;
	pin A24 = SERDES_N15_CH0_OUT_P;
	pin A25 = SERDES_N1_CH3_IN_P;
	pin A26 = SERDES_N1_CH3_OUT_P;
	pin A27 = SERDES_N1_CH2_OUT_P;
	pin A28 = SERDES_N1_CH2_IN_P;
	pin A29 = SERDES_N1_CH1_IN_P;
	pin A30 = SERDES_N1_CH1_OUT_P;
	pin A31 = SERDES_N1_CH0_OUT_P;
	pin A32 = SERDES_N1_CH0_IN_P;
	pin A33 = GND;
	pin B1 = GND;
	pin B2 = CCLK;
	pin B3 = SERDES_N136_CH0_IN_N;
	pin B4 = SERDES_N136_CH0_OUT_N;
	pin B5 = SERDES_N136_CH1_OUT_N;
	pin B6 = SERDES_N136_CH1_IN_N;
	pin B7 = SERDES_N136_CH2_IN_N;
	pin B8 = SERDES_N136_CH2_OUT_N;
	pin B9 = SERDES_N136_CH3_OUT_N;
	pin B10 = SERDES_N136_CH3_IN_N;
	pin B11 = SERDES_N122_CH0_OUT_N;
	pin B12 = SERDES_N122_CH1_OUT_N;
	pin B13 = SERDES_N122_CH2_OUT_N;
	pin B14 = SERDES_N122_CH3_OUT_N;
	pin B15 = IOB_N84_9;
	pin B16 = IOB_N84_4;
	pin B17 = IOB_N72_0;
	pin B18 = IOB_N60_8;
	pin B19 = IOB_N60_0;
	pin B20 = IOB_N56_0;
	pin B21 = SERDES_N15_CH3_OUT_N;
	pin B22 = SERDES_N15_CH2_OUT_N;
	pin B23 = SERDES_N15_CH1_OUT_N;
	pin B24 = SERDES_N15_CH0_OUT_N;
	pin B25 = SERDES_N1_CH3_IN_N;
	pin B26 = SERDES_N1_CH3_OUT_N;
	pin B27 = SERDES_N1_CH2_OUT_N;
	pin B28 = SERDES_N1_CH2_IN_N;
	pin B29 = SERDES_N1_CH1_IN_N;
	pin B30 = SERDES_N1_CH1_OUT_N;
	pin B31 = SERDES_N1_CH0_OUT_N;
	pin B32 = SERDES_N1_CH0_IN_N;
	pin B33 = RESET_B;
	pin B34 = GND;
	pin C1 = TDI;
	pin C2 = VCC_JTAG;
	pin C3 = SERDES_N136_CH0_VCCRX;
	pin C4 = GND;
	pin C5 = GND;
	pin C6 = SERDES_N136_CH1_VCCRX;
	pin C7 = SERDES_N136_CH2_VCCRX;
	pin C8 = GND;
	pin C9 = GND;
	pin C10 = SERDES_N136_CH3_VCCRX;
	pin C11 = GND;
	pin C12 = GND;
	pin C13 = GND;
	pin C14 = GND;
	pin C15 = IOB_N76_5;
	pin C16 = IOB_N76_4;
	pin C17 = GND;
	pin C18 = VCCIO1;
	pin C19 = IOB_N68_0;
	pin C20 = IOB_N68_1;
	pin C21 = GND;
	pin C22 = GND;
	pin C23 = GND;
	pin C24 = GND;
	pin C25 = SERDES_N1_CH3_VCCRX;
	pin C26 = GND;
	pin C27 = GND;
	pin C28 = SERDES_N1_CH2_VCCRX;
	pin C29 = SERDES_N1_CH1_VCCRX;
	pin C30 = GND;
	pin C31 = GND;
	pin C32 = SERDES_N1_CH0_VCCRX;
	pin C33 = INIT_B;
	pin C34 = RDCFG_B;
	pin D1 = TCK;
	pin D2 = IOB_E99_4;
	pin D3 = SERDES_N136_CH0_VCCIB;
	pin D4 = SERDES_N136_CH1_VCCIB;
	pin D5 = SERDES_N136_CH2_VCCIB;
	pin D6 = SERDES_N136_CH3_VCCIB;
	pin D7 = SERDES_N122_CH0_VCCIB;
	pin D8 = SERDES_N122_CH1_VCCIB;
	pin D9 = SERDES_N122_CH2_VCCIB;
	pin D10 = SERDES_N122_CH0_VCCOB;
	pin D11 = SERDES_N122_CH1_VCCOB;
	pin D12 = SERDES_N122_CH2_VCCOB;
	pin D13 = SERDES_N122_CH3_VCCOB;
	pin D14 = IOB_N88_5;
	pin D15 = IOB_N80_9;
	pin D16 = IOB_N80_1;
	pin D17 = VCCIO1;
	pin D18 = GND;
	pin D19 = IOB_N64_5;
	pin D20 = IOB_N52_9;
	pin D21 = IOB_N52_5;
	pin D22 = SERDES_N15_CH3_VCCOB;
	pin D23 = SERDES_N15_CH2_VCCOB;
	pin D24 = SERDES_N15_CH1_VCCOB;
	pin D25 = SERDES_N15_CH0_VCCOB;
	pin D26 = SERDES_N15_CH2_VCCIB;
	pin D27 = SERDES_N15_CH1_VCCIB;
	pin D28 = SERDES_N15_CH0_VCCIB;
	pin D29 = SERDES_N1_CH3_VCCIB;
	pin D30 = SERDES_N1_CH2_VCCIB;
	pin D31 = SERDES_N1_CH1_VCCIB;
	pin D32 = SERDES_N1_CH0_VCCIB;
	pin D33 = IOB_W99_4;
	pin D34 = DONE;
	pin E1 = IOB_E86_0;
	pin E2 = IOB_E99_5;
	pin E3 = VCCIO2;
	pin E4 = GND;
	pin E5 = VCC12;
	pin E6 = VCC12;
	pin E7 = VCC12;
	pin E8 = VCC12;
	pin E9 = SERDES_N122_CH3_VCCIB;
	pin E10 = SERDES_N122_CH0_IN_P;
	pin E11 = SERDES_N122_CH1_IN_P;
	pin E12 = SERDES_N122_CH2_IN_P;
	pin E13 = SERDES_N122_CH3_IN_P;
	pin E14 = IOB_N88_4;
	pin E15 = IOB_N80_8;
	pin E16 = IOB_N80_0;
	pin E17 = IOB_N72_9;
	pin E18 = IOB_N68_9;
	pin E19 = IOB_N64_4;
	pin E20 = IOB_N52_8;
	pin E21 = IOB_N52_4;
	pin E22 = SERDES_N15_CH3_IN_P;
	pin E23 = SERDES_N15_CH2_IN_P;
	pin E24 = SERDES_N15_CH1_IN_P;
	pin E25 = SERDES_N15_CH0_IN_P;
	pin E26 = SERDES_N15_CH3_VCCIB;
	pin E27 = VCC12;
	pin E28 = VCC12;
	pin E29 = VCC12;
	pin E30 = VCC12;
	pin E31 = VCCIO7;
	pin E32 = GND;
	pin E33 = IOB_W99_5;
	pin E34 = IOB_W86_0;
	pin F1 = IOB_E86_1;
	pin F2 = IOB_E82_0;
	pin F3 = IOB_E99_8;
	pin F4 = IOB_E99_0;
	pin F5 = IOB_E103_0;
	pin F6 = SERDES_N136_CH0_VCCOB;
	pin F7 = SERDES_N136_CH1_VCCOB;
	pin F8 = SERDES_N136_CH2_VCCOB;
	pin F9 = SERDES_N136_CH3_VCCOB;
	pin F10 = SERDES_N122_CH0_IN_N;
	pin F11 = SERDES_N122_CH1_IN_N;
	pin F12 = SERDES_N122_CH2_IN_N;
	pin F13 = SERDES_N122_CH3_IN_N;
	pin F14 = IOB_N92_1;
	pin F15 = IOB_N88_0;
	pin F16 = VCCIO1;
	pin F17 = IOB_N72_8;
	pin F18 = IOB_N68_8;
	pin F19 = GND;
	pin F20 = IOB_N56_5;
	pin F21 = IOB_N49_5;
	pin F22 = SERDES_N15_CH3_IN_N;
	pin F23 = SERDES_N15_CH2_IN_N;
	pin F24 = SERDES_N15_CH1_IN_N;
	pin F25 = SERDES_N15_CH0_IN_N;
	pin F26 = SERDES_N1_CH3_VCCOB;
	pin F27 = SERDES_N1_CH2_VCCOB;
	pin F28 = SERDES_N1_CH1_VCCOB;
	pin F29 = SERDES_N1_CH0_VCCOB;
	pin F30 = IOB_W103_0;
	pin F31 = IOB_W99_0;
	pin F32 = IOB_W99_8;
	pin F33 = IOB_W82_0;
	pin F34 = IOB_W86_1;
	pin G1 = IOB_E78_8;
	pin G2 = IOB_E82_1;
	pin G3 = IOB_E99_9;
	pin G4 = IOB_E99_1;
	pin G5 = IOB_E103_1;
	pin G6 = VCCIO2;
	pin G7 = GND;
	pin G8 = SERDES_N136_CLK_P;
	pin G9 = SERDES_N136_RXCLK_P;
	pin G10 = SERDES_N122_CH0_VCCRX;
	pin G11 = SERDES_N122_CH1_VCCRX;
	pin G12 = SERDES_N122_CH2_VCCRX;
	pin G13 = SERDES_N122_CH3_VCCRX;
	pin G14 = IOB_N92_0;
	pin G15 = IOB_N88_1;
	pin G16 = GND;
	pin G17 = IOB_N72_3;
	pin G18 = IOB_N68_11;
	pin G19 = VCCIO1;
	pin G20 = IOB_N56_4;
	pin G21 = IOB_N49_4;
	pin G22 = SERDES_N15_CH3_VCCRX;
	pin G23 = SERDES_N15_CH2_VCCRX;
	pin G24 = SERDES_N15_CH1_VCCRX;
	pin G25 = SERDES_N15_CH0_VCCRX;
	pin G26 = SERDES_N1_RXCLK_P;
	pin G27 = SERDES_N1_CLK_P;
	pin G28 = VCCIO7;
	pin G29 = GND;
	pin G30 = IOB_W103_1;
	pin G31 = IOB_W99_1;
	pin G32 = IOB_W99_9;
	pin G33 = IOB_W82_1;
	pin G34 = IOB_W78_8;
	pin H1 = IOB_E78_9;
	pin H2 = IOB_E69_0;
	pin H3 = GND;
	pin H4 = VCCIO2;
	pin H5 = IOB_E90_0;
	pin H6 = IOB_E99_6;
	pin H7 = IOB_E103_2;
	pin H8 = SERDES_N136_CLK_N;
	pin H9 = SERDES_N136_RESP;
	pin H10 = VCC12;
	pin H11 = SERDES_N122_CLK_P;
	pin H12 = SERDES_N122_RXCLK_P;
	pin H13 = IOB_N80_10;
	pin H14 = IOB_N84_6;
	pin H15 = IOB_N76_7;
	pin H16 = IOB_N76_6;
	pin H17 = IOB_N72_2;
	pin H18 = IOB_N68_10;
	pin H19 = IOB_N60_11;
	pin H20 = IOB_N60_10;
	pin H21 = IOB_N60_3;
	pin H22 = IOB_N56_7;
	pin H23 = SERDES_N15_RXCLK_P;
	pin H24 = SERDES_N15_CLK_P;
	pin H25 = VCC12;
	pin H26 = SERDES_N1_RESP;
	pin H27 = SERDES_N1_CLK_N;
	pin H28 = IOB_W103_2;
	pin H29 = IOB_W99_6;
	pin H30 = IOB_W90_0;
	pin H31 = GND;
	pin H32 = VCCIO7;
	pin H33 = IOB_W69_0;
	pin H34 = IOB_W78_9;
	pin J1 = IOB_E61_0;
	pin J2 = IOB_E69_1;
	pin J3 = IOB_E73_8;
	pin J4 = IOB_E73_0;
	pin J5 = IOB_E90_1;
	pin J6 = IOB_E99_7;
	pin J7 = IOB_E103_3;
	pin J8 = PROG_B;
	pin J9 = VCCIO1;
	pin J10 = GND;
	pin J11 = SERDES_N122_CLK_N;
	pin J12 = SERDES_N122_RXCLK_N;
	pin J13 = IOB_N80_11;
	pin J14 = IOB_N84_7;
	pin J15 = GND;
	pin J16 = IOB_N80_3;
	pin J17 = IOB_N80_2;
	pin J18 = IOB_N68_3;
	pin J19 = IOB_N68_2;
	pin J20 = VCCIO1;
	pin J21 = IOB_N60_2;
	pin J22 = IOB_N56_6;
	pin J23 = SERDES_N15_RXCLK_N;
	pin J24 = SERDES_N15_CLK_N;
	pin J25 = VCCIO1;
	pin J26 = GND;
	pin J27 = M0;
	pin J28 = IOB_W103_3;
	pin J29 = IOB_W99_7;
	pin J30 = IOB_W90_1;
	pin J31 = IOB_W73_0;
	pin J32 = IOB_W73_8;
	pin J33 = IOB_W69_1;
	pin J34 = IOB_W61_0;
	pin K1 = IOB_E61_1;
	pin K2 = IOB_E69_8;
	pin K3 = IOB_E73_9;
	pin K4 = IOB_E73_1;
	pin K5 = IOB_E78_0;
	pin K6 = GND;
	pin K7 = VCCIO2;
	pin K8 = MPIIRQ_B;
	pin K9 = GND;
	pin K10 = VCC12;
	pin K11 = VCC12;
	pin K12 = VCCIO1;
	pin K13 = IOB_N84_10;
	pin K14 = IOB_N84_11;
	pin K15 = VCCIO1;
	pin K16 = IOB_N88_2;
	pin K17 = IOB_N72_10;
	pin K18 = IOB_N64_7;
	pin K19 = IOB_N52_6;
	pin K20 = GND;
	pin K21 = IOB_N56_3;
	pin K22 = IOB_N56_2;
	pin K23 = GND;
	pin K24 = VCC12;
	pin K25 = VCC12;
	pin K26 = GND;
	pin K27 = M1;
	pin K28 = GND;
	pin K29 = VCCIO7;
	pin K30 = IOB_W78_0;
	pin K31 = IOB_W73_1;
	pin K32 = IOB_W73_9;
	pin K33 = IOB_W69_8;
	pin K34 = IOB_W61_1;
	pin L1 = IOB_E61_8;
	pin L2 = IOB_E69_9;
	pin L3 = VCCIO2;
	pin L4 = GND;
	pin L5 = IOB_E78_1;
	pin L6 = IOB_E73_10;
	pin L7 = IOB_E90_2;
	pin L8 = IOB_E73_2;
	pin L9 = TMS;
	pin L10 = VCC12;
	pin L11 = VCC12;
	pin L12 = GND;
	pin L13 = VCC12;
	pin L14 = IOB_N88_6;
	pin L15 = IOB_N88_7;
	pin L16 = IOB_N88_3;
	pin L17 = IOB_N72_11;
	pin L18 = IOB_N64_6;
	pin L19 = IOB_N52_7;
	pin L20 = IOB_N52_10;
	pin L21 = IOB_N52_11;
	pin L22 = VCC12;
	pin L23 = VCCIO1;
	pin L24 = VCC12;
	pin L25 = VCC12;
	pin L26 = M3;
	pin L27 = IOB_W73_2;
	pin L28 = IOB_W90_2;
	pin L29 = IOB_W73_10;
	pin L30 = IOB_W78_1;
	pin L31 = VCCIO7;
	pin L32 = GND;
	pin L33 = IOB_W69_9;
	pin L34 = IOB_W61_8;
	pin M1 = IOB_E61_9;
	pin M2 = IOB_E61_4;
	pin M3 = IOB_E65_8;
	pin M4 = IOB_E65_0;
	pin M5 = IOB_E69_10;
	pin M6 = IOB_E73_11;
	pin M7 = IOB_E90_3;
	pin M8 = IOB_E73_3;
	pin M9 = TDO;
	pin M10 = GND;
	pin M11 = VCCIO2;
	pin M12 = SERDES_N136_VCCAUX25;
	pin M13 = VCCAUX;
	pin M14 = VCCAUX;
	pin M15 = IOB_N92_3;
	pin M16 = IOB_N92_2;
	pin M17 = GND;
	pin M18 = VCCAUX;
	pin M19 = IOB_N49_6;
	pin M20 = IOB_N49_7;
	pin M21 = VCCAUX;
	pin M22 = VCCAUX;
	pin M23 = SERDES_N1_VCCAUX25;
	pin M24 = GND;
	pin M25 = VCCIO7;
	pin M26 = M2;
	pin M27 = IOB_W73_3;
	pin M28 = IOB_W90_3;
	pin M29 = IOB_W73_11;
	pin M30 = IOB_W69_10;
	pin M31 = IOB_W65_0;
	pin M32 = IOB_W65_8;
	pin M33 = IOB_W61_4;
	pin M34 = IOB_W61_9;
	pin N1 = IOB_E56_0;
	pin N2 = IOB_E61_5;
	pin N3 = IOB_E65_9;
	pin N4 = IOB_E65_1;
	pin N5 = IOB_E69_11;
	pin N6 = VCCIO2;
	pin N7 = GND;
	pin N8 = IOB_E69_2;
	pin N9 = IOB_E99_11;
	pin N10 = IOB_E99_2;
	pin N11 = VTT2;
	pin N12 = VCCAUX;
	pin N13 = VCCINT;
	pin N14 = VCC12;
	pin N15 = VCC12;
	pin N16 = VCCAUX;
	pin N17 = VCCAUX;
	pin N18 = VCCAUX;
	pin N19 = VCCAUX;
	pin N20 = VCC12;
	pin N21 = VCC12;
	pin N22 = VCCINT;
	pin N23 = VCCAUX;
	pin N24 = VTT7;
	pin N25 = IOB_W99_2;
	pin N26 = IOB_W99_11;
	pin N27 = IOB_W69_2;
	pin N28 = VCCIO7;
	pin N29 = GND;
	pin N30 = IOB_W69_11;
	pin N31 = IOB_W65_1;
	pin N32 = IOB_W65_9;
	pin N33 = IOB_W61_5;
	pin N34 = IOB_W56_0;
	pin P1 = IOB_E56_1;
	pin P2 = IOB_E56_8;
	pin P3 = GND;
	pin P4 = VCCIO2;
	pin P5 = IOB_E61_2;
	pin P6 = IOB_E61_10;
	pin P7 = IOB_E65_10;
	pin P8 = IOB_E69_3;
	pin P9 = IOB_E99_10;
	pin P10 = IOB_E99_3;
	pin P11 = IOB_E65_2;
	pin P12 = VCCAUX;
	pin P13 = VCC12;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = VCCINT;
	pin P18 = VCCINT;
	pin P19 = VCCINT;
	pin P20 = GND;
	pin P21 = VCCINT;
	pin P22 = VCC12;
	pin P23 = VCCAUX;
	pin P24 = IOB_W65_2;
	pin P25 = IOB_W99_3;
	pin P26 = IOB_W99_10;
	pin P27 = IOB_W69_3;
	pin P28 = IOB_W65_10;
	pin P29 = IOB_W61_10;
	pin P30 = IOB_W61_2;
	pin P31 = GND;
	pin P32 = VCCIO7;
	pin P33 = IOB_W56_8;
	pin P34 = IOB_W56_1;
	pin R1 = IOB_E52_8;
	pin R2 = IOB_E56_9;
	pin R3 = IOB_E56_4;
	pin R4 = IOB_E56_5;
	pin R5 = IOB_E61_3;
	pin R6 = IOB_E61_11;
	pin R7 = IOB_E65_11;
	pin R8 = IOB_E56_2;
	pin R9 = VCCIO2;
	pin R10 = GND;
	pin R11 = IOB_E65_3;
	pin R12 = VTT2;
	pin R13 = VCC12;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = GND;
	pin R22 = VCC12;
	pin R23 = VTT7;
	pin R24 = IOB_W65_3;
	pin R25 = VCCIO7;
	pin R26 = GND;
	pin R27 = IOB_W56_2;
	pin R28 = IOB_W65_11;
	pin R29 = IOB_W61_11;
	pin R30 = IOB_W61_3;
	pin R31 = IOB_W56_5;
	pin R32 = IOB_W56_4;
	pin R33 = IOB_W56_9;
	pin R34 = IOB_W52_8;
	pin T1 = IOB_E52_9;
	pin T2 = IOB_E47_4;
	pin T3 = IOB_E52_0;
	pin T4 = IOB_E52_1;
	pin T5 = IOB_E52_4;
	pin T6 = GND;
	pin T7 = VCCIO3;
	pin T8 = IOB_E56_3;
	pin T9 = IOB_E56_10;
	pin T10 = IOB_E61_7;
	pin T11 = IOB_E56_7;
	pin T12 = VTT2;
	pin T13 = VCCAUX;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = VCCINT;
	pin T20 = GND;
	pin T21 = VCCINT;
	pin T22 = VCCAUX;
	pin T23 = VTT7;
	pin T24 = IOB_W56_7;
	pin T25 = IOB_W61_7;
	pin T26 = IOB_W56_10;
	pin T27 = IOB_W56_3;
	pin T28 = GND;
	pin T29 = VCCIO6;
	pin T30 = IOB_W52_4;
	pin T31 = IOB_W52_1;
	pin T32 = IOB_W52_0;
	pin T33 = IOB_W47_4;
	pin T34 = IOB_W52_9;
	pin U1 = IOB_E47_8;
	pin U2 = IOB_E47_5;
	pin U3 = VCCIO3;
	pin U4 = GND;
	pin U5 = IOB_E52_5;
	pin U6 = IOB_E52_2;
	pin U7 = IOB_E52_10;
	pin U8 = IOB_E52_6;
	pin U9 = IOB_E56_11;
	pin U10 = IOB_E61_6;
	pin U11 = IOB_E56_6;
	pin U12 = VCCAUX;
	pin U13 = VCCAUX;
	pin U14 = VCCINT;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = VCCINT;
	pin U22 = VCCAUX;
	pin U23 = GND;
	pin U24 = IOB_W56_6;
	pin U25 = IOB_W61_6;
	pin U26 = IOB_W56_11;
	pin U27 = IOB_W52_6;
	pin U28 = IOB_W52_10;
	pin U29 = IOB_W52_2;
	pin U30 = IOB_W52_5;
	pin U31 = VCCIO6;
	pin U32 = GND;
	pin U33 = IOB_W47_5;
	pin U34 = IOB_W47_8;
	pin V1 = IOB_E47_9;
	pin V2 = IOB_E43_4;
	pin V3 = GND;
	pin V4 = VCCIO3;
	pin V5 = IOB_E47_0;
	pin V6 = IOB_E52_3;
	pin V7 = IOB_E52_11;
	pin V8 = IOB_E52_7;
	pin V9 = IOB_E47_10;
	pin V10 = IOB_E47_6;
	pin V11 = IOB_E43_6;
	pin V12 = GND;
	pin V13 = VCCAUX;
	pin V14 = VCCINT;
	pin V15 = VCCINT;
	pin V16 = GND;
	pin V17 = VCCINT;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCINT;
	pin V22 = VCCAUX;
	pin V23 = VCCAUX;
	pin V24 = IOB_W43_6;
	pin V25 = IOB_W47_6;
	pin V26 = IOB_W47_10;
	pin V27 = IOB_W52_7;
	pin V28 = IOB_W52_11;
	pin V29 = IOB_W52_3;
	pin V30 = IOB_W47_0;
	pin V31 = GND;
	pin V32 = VCCIO6;
	pin V33 = IOB_W43_4;
	pin V34 = IOB_W47_9;
	pin W1 = IOB_E43_0;
	pin W2 = IOB_E43_5;
	pin W3 = IOB_E43_8;
	pin W4 = IOB_E39_0;
	pin W5 = IOB_E47_1;
	pin W6 = VCCIO3;
	pin W7 = GND;
	pin W8 = IOB_E47_2;
	pin W9 = IOB_E47_11;
	pin W10 = IOB_E47_7;
	pin W11 = IOB_E43_7;
	pin W12 = VTT3;
	pin W13 = VCCAUX;
	pin W14 = VCCINT;
	pin W15 = GND;
	pin W16 = VCCINT;
	pin W17 = GND;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = GND;
	pin W21 = VCCINT;
	pin W22 = VCCAUX;
	pin W23 = VTT6;
	pin W24 = IOB_W43_7;
	pin W25 = IOB_W47_7;
	pin W26 = IOB_W47_11;
	pin W27 = IOB_W47_2;
	pin W28 = VCCIO6;
	pin W29 = GND;
	pin W30 = IOB_W47_1;
	pin W31 = IOB_W39_0;
	pin W32 = IOB_W43_8;
	pin W33 = IOB_W43_5;
	pin W34 = IOB_W43_0;
	pin Y1 = IOB_E43_1;
	pin Y2 = IOB_E39_8;
	pin Y3 = IOB_E43_9;
	pin Y4 = IOB_E39_1;
	pin Y5 = IOB_E35_4;
	pin Y6 = IOB_E39_2;
	pin Y7 = IOB_E39_10;
	pin Y8 = IOB_E47_3;
	pin Y9 = GND;
	pin Y10 = VCCIO3;
	pin Y11 = IOB_E26_6;
	pin Y12 = VTT3;
	pin Y13 = VCC12;
	pin Y14 = GND;
	pin Y15 = VCCINT;
	pin Y16 = GND;
	pin Y17 = VCCINT;
	pin Y18 = VCCINT;
	pin Y19 = GND;
	pin Y20 = VCCINT;
	pin Y21 = GND;
	pin Y22 = VCC12;
	pin Y23 = VTT6;
	pin Y24 = IOB_W26_6;
	pin Y25 = GND;
	pin Y26 = VCCIO6;
	pin Y27 = IOB_W47_3;
	pin Y28 = IOB_W39_10;
	pin Y29 = IOB_W39_2;
	pin Y30 = IOB_W35_4;
	pin Y31 = IOB_W39_1;
	pin Y32 = IOB_W43_9;
	pin Y33 = IOB_W39_8;
	pin Y34 = IOB_W43_1;
	pin AA1 = IOB_E39_4;
	pin AA2 = IOB_E39_9;
	pin AA3 = VCCIO3;
	pin AA4 = GND;
	pin AA5 = IOB_E35_5;
	pin AA6 = IOB_E39_3;
	pin AA7 = IOB_E39_11;
	pin AA8 = IOB_E26_3;
	pin AA9 = IOB_E26_2;
	pin AA10 = IOB_E22_10;
	pin AA11 = IOB_E26_7;
	pin AA12 = VCCAUX;
	pin AA13 = VCC12;
	pin AA14 = VCCINT;
	pin AA15 = GND;
	pin AA16 = VCCINT;
	pin AA17 = VCCINT;
	pin AA18 = VCCINT;
	pin AA19 = VCCINT;
	pin AA20 = GND;
	pin AA21 = VCCINT;
	pin AA22 = VCC12;
	pin AA23 = VCCAUX;
	pin AA24 = IOB_W26_7;
	pin AA25 = IOB_W22_10;
	pin AA26 = IOB_W26_2;
	pin AA27 = IOB_W26_3;
	pin AA28 = IOB_W39_11;
	pin AA29 = IOB_W39_3;
	pin AA30 = IOB_W35_5;
	pin AA31 = VCCIO6;
	pin AA32 = GND;
	pin AA33 = IOB_W39_9;
	pin AA34 = IOB_W39_4;
	pin AB1 = IOB_E39_5;
	pin AB2 = IOB_E35_8;
	pin AB3 = IOB_E26_0;
	pin AB4 = IOB_E26_4;
	pin AB5 = IOB_E26_10;
	pin AB6 = GND;
	pin AB7 = VCCIO3;
	pin AB8 = IOB_E18_2;
	pin AB9 = IOB_E9_11;
	pin AB10 = IOB_E22_11;
	pin AB11 = VTT3;
	pin AB12 = VCCAUX;
	pin AB13 = VCCINT;
	pin AB14 = VCC12;
	pin AB15 = VCC12;
	pin AB16 = VCCAUX;
	pin AB17 = VCCAUX;
	pin AB18 = VCCAUX;
	pin AB19 = VCCAUX;
	pin AB20 = VCC12;
	pin AB21 = VCC12;
	pin AB22 = VCCINT;
	pin AB23 = VCCAUX;
	pin AB24 = VTT6;
	pin AB25 = IOB_W22_11;
	pin AB26 = IOB_W9_11;
	pin AB27 = IOB_W18_2;
	pin AB28 = GND;
	pin AB29 = VCCIO6;
	pin AB30 = IOB_W26_10;
	pin AB31 = IOB_W26_4;
	pin AB32 = IOB_W26_0;
	pin AB33 = IOB_W35_8;
	pin AB34 = IOB_W39_5;
	pin AC1 = IOB_E35_0;
	pin AC2 = IOB_E35_9;
	pin AC3 = IOB_E26_1;
	pin AC4 = IOB_E26_5;
	pin AC5 = IOB_E26_11;
	pin AC6 = IOB_E18_6;
	pin AC7 = IOB_E13_6;
	pin AC8 = IOB_E18_3;
	pin AC9 = IOB_E9_10;
	pin AC10 = VCCIO3;
	pin AC11 = GND;
	pin AC12 = VCCAUX;
	pin AC13 = VCCAUX;
	pin AC14 = VCCAUX;
	pin AC15 = VTT4;
	pin AC16 = VTT4;
	pin AC17 = VCCAUX;
	pin AC18 = GND;
	pin AC19 = VTT5;
	pin AC20 = VTT5;
	pin AC21 = VCCAUX;
	pin AC22 = VCCAUX;
	pin AC23 = VCCAUX;
	pin AC24 = VCCIO6;
	pin AC25 = GND;
	pin AC26 = IOB_W9_10;
	pin AC27 = IOB_W18_3;
	pin AC28 = IOB_W13_6;
	pin AC29 = IOB_W18_6;
	pin AC30 = IOB_W26_11;
	pin AC31 = IOB_W26_5;
	pin AC32 = IOB_W26_1;
	pin AC33 = IOB_W35_9;
	pin AC34 = IOB_W35_0;
	pin AD1 = IOB_E35_1;
	pin AD2 = IOB_E22_0;
	pin AD3 = GND;
	pin AD4 = VCCIO3;
	pin AD5 = IOB_E22_2;
	pin AD6 = IOB_E18_7;
	pin AD7 = IOB_E13_7;
	pin AD8 = IOB_E9_2;
	pin AD9 = IOB_E1_6;
	pin AD10 = IOB_E1_7;
	pin AD11 = IOB_S128_2;
	pin AD12 = VCCIO4;
	pin AD13 = VTT4;
	pin AD14 = IOB_S92_6;
	pin AD15 = IOB_S92_7;
	pin AD16 = IOB_S88_3;
	pin AD17 = IOB_S72_11;
	pin AD18 = IOB_S64_7;
	pin AD19 = IOB_S52_7;
	pin AD20 = IOB_S48_7;
	pin AD21 = IOB_S48_6;
	pin AD22 = VTT5;
	pin AD23 = GND;
	pin AD24 = IOB_S10_6;
	pin AD25 = IOB_W1_7;
	pin AD26 = IOB_W1_6;
	pin AD27 = IOB_W9_2;
	pin AD28 = IOB_W13_7;
	pin AD29 = IOB_W18_7;
	pin AD30 = IOB_W22_2;
	pin AD31 = GND;
	pin AD32 = VCCIO6;
	pin AD33 = IOB_W22_0;
	pin AD34 = IOB_W35_1;
	pin AE1 = IOB_E26_8;
	pin AE2 = IOB_E22_1;
	pin AE3 = IOB_E22_8;
	pin AE4 = IOB_E13_0;
	pin AE5 = IOB_E22_3;
	pin AE6 = VCCIO3;
	pin AE7 = GND;
	pin AE8 = IOB_E9_3;
	pin AE9 = GND;
	pin AE10 = IOB_S132_3;
	pin AE11 = IOB_S128_3;
	pin AE12 = GND;
	pin AE13 = IOB_S112_11;
	pin AE14 = IOB_S112_10;
	pin AE15 = GND;
	pin AE16 = IOB_S88_2;
	pin AE17 = IOB_S72_10;
	pin AE18 = IOB_S64_6;
	pin AE19 = IOB_S52_6;
	pin AE20 = VCCIO5;
	pin AE21 = IOB_S28_3;
	pin AE22 = IOB_S28_2;
	pin AE23 = VCCIO5;
	pin AE24 = IOB_S10_7;
	pin AE25 = IOB_S6_3;
	pin AE26 = VCCIO5;
	pin AE27 = IOB_W9_3;
	pin AE28 = VCCIO6;
	pin AE29 = GND;
	pin AE30 = IOB_W22_3;
	pin AE31 = IOB_W13_0;
	pin AE32 = IOB_W22_8;
	pin AE33 = IOB_W22_1;
	pin AE34 = IOB_W26_8;
	pin AF1 = IOB_E26_9;
	pin AF2 = IOB_E18_4;
	pin AF3 = IOB_E22_9;
	pin AF4 = IOB_E13_1;
	pin AF5 = IOB_E13_2;
	pin AF6 = IOB_E13_3;
	pin AF7 = PROBE_VCC;
	pin AF8 = PROBE_GND;
	pin AF9 = VCCIO4;
	pin AF10 = IOB_S132_2;
	pin AF11 = IOB_S120_3;
	pin AF12 = IOB_S120_2;
	pin AF13 = IOB_S112_3;
	pin AF14 = IOB_S112_2;
	pin AF15 = VCCIO4;
	pin AF16 = IOB_S80_11;
	pin AF17 = IOB_S76_7;
	pin AF18 = IOB_S68_3;
	pin AF19 = IOB_S56_7;
	pin AF20 = GND;
	pin AF21 = IOB_S28_11;
	pin AF22 = IOB_S28_10;
	pin AF23 = IOB_S22_3;
	pin AF24 = IOB_S22_2;
	pin AF25 = IOB_S6_2;
	pin AF26 = GND;
	pin AF27 = TEMP_SENSE;
	pin AF28 = XRES;
	pin AF29 = IOB_W13_3;
	pin AF30 = IOB_W13_2;
	pin AF31 = IOB_W13_1;
	pin AF32 = IOB_W22_9;
	pin AF33 = IOB_W18_4;
	pin AF34 = IOB_W26_9;
	pin AG1 = IOB_E9_8;
	pin AG2 = IOB_E18_5;
	pin AG3 = VCCIO3;
	pin AG4 = GND;
	pin AG5 = IOB_E5_6;
	pin AG6 = IOB_E1_10;
	pin AG7 = IOB_E1_11;
	pin AG8 = IOB_S136_11;
	pin AG9 = IOB_S136_10;
	pin AG10 = IOB_S120_11;
	pin AG11 = IOB_S120_10;
	pin AG12 = IOB_S124_3;
	pin AG13 = IOB_S124_2;
	pin AG14 = IOB_S88_7;
	pin AG15 = IOB_S88_6;
	pin AG16 = IOB_S80_10;
	pin AG17 = IOB_S76_6;
	pin AG18 = IOB_S68_2;
	pin AG19 = IOB_S56_6;
	pin AG20 = IOB_S56_3;
	pin AG21 = IOB_S56_2;
	pin AG22 = IOB_S18_7;
	pin AG23 = IOB_S18_6;
	pin AG24 = IOB_S18_3;
	pin AG25 = IOB_S18_2;
	pin AG26 = IOB_S2_7;
	pin AG27 = IOB_S2_6;
	pin AG28 = IOB_W1_11;
	pin AG29 = IOB_W1_10;
	pin AG30 = IOB_W5_6;
	pin AG31 = VCCIO6;
	pin AG32 = GND;
	pin AG33 = IOB_W18_5;
	pin AG34 = IOB_W9_8;
	pin AH1 = IOB_E9_9;
	pin AH2 = IOB_E13_4;
	pin AH3 = IOB_E9_0;
	pin AH4 = IOB_E1_5;
	pin AH5 = IOB_E5_7;
	pin AH6 = IOB_S140_3;
	pin AH7 = GND;
	pin AH8 = IOB_S136_7;
	pin AH9 = IOB_S136_6;
	pin AH10 = VCCIO4;
	pin AH11 = IOB_S92_3;
	pin AH12 = IOB_S92_2;
	pin AH13 = GND;
	pin AH14 = IOB_S84_7;
	pin AH15 = IOB_S84_6;
	pin AH16 = VCCIO4;
	pin AH17 = IOB_S72_3;
	pin AH18 = IOB_S68_11;
	pin AH19 = GND;
	pin AH20 = IOB_S60_3;
	pin AH21 = IOB_S60_2;
	pin AH22 = VCCIO5;
	pin AH23 = IOB_S48_11;
	pin AH24 = IOB_S48_10;
	pin AH25 = GND;
	pin AH26 = IOB_S2_11;
	pin AH27 = IOB_S2_10;
	pin AH28 = VCCIO5;
	pin AH29 = IOB_S2_2;
	pin AH30 = IOB_W5_7;
	pin AH31 = IOB_W1_5;
	pin AH32 = IOB_W9_0;
	pin AH33 = IOB_W13_4;
	pin AH34 = IOB_W9_9;
	pin AJ1 = IOB_E18_0;
	pin AJ2 = IOB_E13_5;
	pin AJ3 = IOB_E9_1;
	pin AJ4 = IOB_E1_4;
	pin AJ5 = IOB_E1_2;
	pin AJ6 = IOB_S140_2;
	pin AJ7 = VCCIO4;
	pin AJ8 = IOB_S128_11;
	pin AJ9 = IOB_S128_10;
	pin AJ10 = GND;
	pin AJ11 = IOB_S88_11;
	pin AJ12 = IOB_S88_10;
	pin AJ13 = VCCIO4;
	pin AJ14 = IOB_S80_3;
	pin AJ15 = IOB_S80_2;
	pin AJ16 = GND;
	pin AJ17 = IOB_S72_2;
	pin AJ18 = IOB_S68_10;
	pin AJ19 = VCCIO5;
	pin AJ20 = IOB_S60_11;
	pin AJ21 = IOB_S60_10;
	pin AJ22 = GND;
	pin AJ23 = IOB_S52_3;
	pin AJ24 = IOB_S52_2;
	pin AJ25 = VCCIO5;
	pin AJ26 = IOB_S14_3;
	pin AJ27 = IOB_S14_2;
	pin AJ28 = GND;
	pin AJ29 = IOB_S2_3;
	pin AJ30 = IOB_W1_2;
	pin AJ31 = IOB_W1_4;
	pin AJ32 = IOB_W9_1;
	pin AJ33 = IOB_W13_5;
	pin AJ34 = IOB_W18_0;
	pin AK1 = IOB_E18_1;
	pin AK2 = IOB_E5_4;
	pin AK3 = GND;
	pin AK4 = VCCIO3;
	pin AK5 = IOB_E1_3;
	pin AK6 = IOB_S132_11;
	pin AK7 = IOB_S132_10;
	pin AK8 = IOB_S124_11;
	pin AK9 = IOB_S124_10;
	pin AK10 = IOB_S116_7;
	pin AK11 = IOB_S116_6;
	pin AK12 = IOB_S84_11;
	pin AK13 = IOB_S84_10;
	pin AK14 = IOB_S88_5;
	pin AK15 = IOB_S88_4;
	pin AK16 = IOB_S76_5;
	pin AK17 = IOB_S76_4;
	pin AK18 = IOB_S64_5;
	pin AK19 = IOB_S64_4;
	pin AK20 = IOB_S52_9;
	pin AK21 = IOB_S52_8;
	pin AK22 = IOB_S52_11;
	pin AK23 = IOB_S52_10;
	pin AK24 = IOB_S24_7;
	pin AK25 = IOB_S24_6;
	pin AK26 = IOB_S14_7;
	pin AK27 = IOB_S14_6;
	pin AK28 = IOB_S10_3;
	pin AK29 = IOB_S10_2;
	pin AK30 = IOB_W1_3;
	pin AK31 = GND;
	pin AK32 = VCCIO6;
	pin AK33 = IOB_W5_4;
	pin AK34 = IOB_W18_1;
	pin AL1 = IOB_E1_0;
	pin AL2 = IOB_E5_5;
	pin AL3 = IOB_E1_8;
	pin AL4 = IOB_E1_9;
	pin AL5 = GND;
	pin AL6 = IOB_S132_9;
	pin AL7 = IOB_S132_8;
	pin AL8 = VCCIO4;
	pin AL9 = IOB_S120_1;
	pin AL10 = IOB_S120_0;
	pin AL11 = GND;
	pin AL12 = IOB_S92_1;
	pin AL13 = IOB_S92_0;
	pin AL14 = VCCIO4;
	pin AL15 = IOB_S80_9;
	pin AL16 = IOB_S80_8;
	pin AL17 = GND;
	pin AL18 = VCCIO5;
	pin AL19 = IOB_S56_5;
	pin AL20 = IOB_S56_4;
	pin AL21 = GND;
	pin AL22 = IOB_S48_9;
	pin AL23 = IOB_S48_8;
	pin AL24 = VCCIO5;
	pin AL25 = IOB_S18_5;
	pin AL26 = IOB_S18_4;
	pin AL27 = GND;
	pin AL28 = IOB_S2_9;
	pin AL29 = IOB_S2_8;
	pin AL30 = VCCIO5;
	pin AL31 = IOB_W1_9;
	pin AL32 = IOB_W1_8;
	pin AL33 = IOB_W5_5;
	pin AL34 = IOB_W1_0;
	pin AM1 = IOB_E1_1;
	pin AM2 = IOB_S140_1;
	pin AM3 = IOB_S136_8;
	pin AM4 = IOB_S136_9;
	pin AM5 = VCCIO4;
	pin AM6 = IOB_S128_9;
	pin AM7 = IOB_S128_8;
	pin AM8 = GND;
	pin AM9 = IOB_S112_9;
	pin AM10 = IOB_S112_8;
	pin AM11 = VCCIO4;
	pin AM12 = IOB_S88_9;
	pin AM13 = IOB_S88_8;
	pin AM14 = GND;
	pin AM15 = IOB_S80_1;
	pin AM16 = IOB_S80_0;
	pin AM17 = VCCIO4;
	pin AM18 = GND;
	pin AM19 = IOB_S60_9;
	pin AM20 = IOB_S60_8;
	pin AM21 = VCCIO5;
	pin AM22 = IOB_S52_1;
	pin AM23 = IOB_S52_0;
	pin AM24 = GND;
	pin AM25 = IOB_S28_9;
	pin AM26 = IOB_S28_8;
	pin AM27 = VCCIO5;
	pin AM28 = IOB_S14_1;
	pin AM29 = IOB_S14_0;
	pin AM30 = GND;
	pin AM31 = IOB_S2_5;
	pin AM32 = IOB_S2_4;
	pin AM33 = IOB_S2_0;
	pin AM34 = IOB_W1_1;
	pin AN1 = GND;
	pin AN2 = IOB_S140_0;
	pin AN3 = IOB_S132_1;
	pin AN4 = IOB_S136_5;
	pin AN5 = IOB_S136_4;
	pin AN6 = IOB_S124_9;
	pin AN7 = IOB_S124_8;
	pin AN8 = IOB_S120_9;
	pin AN9 = IOB_S120_8;
	pin AN10 = IOB_S112_1;
	pin AN11 = IOB_S112_0;
	pin AN12 = IOB_S92_5;
	pin AN13 = IOB_S92_4;
	pin AN14 = IOB_S88_1;
	pin AN15 = IOB_S88_0;
	pin AN16 = IOB_S72_9;
	pin AN17 = IOB_S72_8;
	pin AN18 = IOB_S68_1;
	pin AN19 = IOB_S68_0;
	pin AN20 = IOB_S52_5;
	pin AN21 = IOB_S52_4;
	pin AN22 = IOB_S44_9;
	pin AN23 = IOB_S44_8;
	pin AN24 = IOB_S28_1;
	pin AN25 = IOB_S28_0;
	pin AN26 = IOB_S22_1;
	pin AN27 = IOB_S22_0;
	pin AN28 = IOB_S18_1;
	pin AN29 = IOB_S18_0;
	pin AN30 = IOB_S10_1;
	pin AN31 = IOB_S10_0;
	pin AN32 = IOB_S6_0;
	pin AN33 = IOB_S2_1;
	pin AN34 = GND;
	pin AP2 = GND;
	pin AP3 = IOB_S132_0;
	pin AP4 = IOB_S128_1;
	pin AP5 = IOB_S128_0;
	pin AP6 = IOB_S124_1;
	pin AP7 = IOB_S124_0;
	pin AP8 = IOB_S116_5;
	pin AP9 = IOB_S116_4;
	pin AP10 = IOB_S96_1;
	pin AP11 = IOB_S96_0;
	pin AP12 = IOB_S84_9;
	pin AP13 = IOB_S84_8;
	pin AP14 = IOB_S84_5;
	pin AP15 = IOB_S84_4;
	pin AP16 = IOB_S72_1;
	pin AP17 = IOB_S72_0;
	pin AP18 = IOB_S68_9;
	pin AP19 = IOB_S68_8;
	pin AP20 = IOB_S60_1;
	pin AP21 = IOB_S60_0;
	pin AP22 = IOB_S56_1;
	pin AP23 = IOB_S56_0;
	pin AP24 = IOB_S48_5;
	pin AP25 = IOB_S48_4;
	pin AP26 = IOB_S24_5;
	pin AP27 = IOB_S24_4;
	pin AP28 = IOB_S14_5;
	pin AP29 = IOB_S14_4;
	pin AP30 = IOB_S10_5;
	pin AP31 = IOB_S10_4;
	pin AP32 = IOB_S6_1;
	pin AP33 = GND;
}

// LFSC3GA115E-FCBGA1704 LFSC3GA115E-FFBGA1704 LFSCM3GA115EP1-FCBGA1704 LFSCM3GA115EP1-FFBGA1704
bond BOND11 {
	kind single;
	pin A2 = GND;
	pin A3 = SERDES_N136_CH0_OUT_P;
	pin A4 = SERDES_N136_CH1_OUT_N;
	pin A5 = SERDES_N136_CH2_OUT_P;
	pin A6 = SERDES_N136_CH3_OUT_P;
	pin A7 = SERDES_N122_CH0_OUT_N;
	pin A8 = SERDES_N122_CH1_OUT_N;
	pin A9 = SERDES_N122_CH2_OUT_N;
	pin A10 = SERDES_N122_CH3_OUT_N;
	pin A11 = SERDES_N109_CH0_OUT_N;
	pin A12 = SERDES_N109_CH1_OUT_N;
	pin A13 = SERDES_N109_CH2_OUT_N;
	pin A14 = SERDES_N109_CH3_OUT_N;
	pin A15 = SERDES_N95_CH0_OUT_N;
	pin A16 = SERDES_N95_CH1_OUT_N;
	pin A17 = SERDES_N95_CH2_OUT_N;
	pin A18 = SERDES_N95_CH3_OUT_N;
	pin A19 = IOB_N84_9;
	pin A20 = IOB_N72_8;
	pin A21 = IOB_N72_9;
	pin A22 = IOB_N68_8;
	pin A23 = IOB_N68_9;
	pin A24 = IOB_N60_1;
	pin A25 = SERDES_N42_CH3_OUT_N;
	pin A26 = SERDES_N42_CH2_OUT_N;
	pin A27 = SERDES_N42_CH1_OUT_N;
	pin A28 = SERDES_N42_CH0_OUT_N;
	pin A29 = SERDES_N28_CH3_OUT_N;
	pin A30 = SERDES_N28_CH2_OUT_N;
	pin A31 = SERDES_N28_CH1_OUT_N;
	pin A32 = SERDES_N28_CH0_OUT_N;
	pin A33 = SERDES_N15_CH3_OUT_N;
	pin A34 = SERDES_N15_CH2_OUT_N;
	pin A35 = SERDES_N15_CH1_OUT_N;
	pin A36 = SERDES_N15_CH0_OUT_N;
	pin A37 = SERDES_N1_CH3_OUT_P;
	pin A38 = SERDES_N1_CH2_OUT_P;
	pin A39 = SERDES_N1_CH1_OUT_N;
	pin A40 = SERDES_N1_CH0_OUT_P;
	pin A41 = GND;
	pin B1 = GND;
	pin B2 = VCC12;
	pin B3 = SERDES_N136_CH0_OUT_N;
	pin B4 = SERDES_N136_CH1_OUT_P;
	pin B5 = SERDES_N136_CH2_OUT_N;
	pin B6 = SERDES_N136_CH3_OUT_N;
	pin B7 = SERDES_N122_CH0_OUT_P;
	pin B8 = SERDES_N122_CH1_OUT_P;
	pin B9 = SERDES_N122_CH2_OUT_P;
	pin B10 = SERDES_N122_CH3_OUT_P;
	pin B11 = SERDES_N109_CH0_OUT_P;
	pin B12 = SERDES_N109_CH1_OUT_P;
	pin B13 = SERDES_N109_CH2_OUT_P;
	pin B14 = SERDES_N109_CH3_OUT_P;
	pin B15 = SERDES_N95_CH0_OUT_P;
	pin B16 = SERDES_N95_CH1_OUT_P;
	pin B17 = SERDES_N95_CH2_OUT_P;
	pin B18 = SERDES_N95_CH3_OUT_P;
	pin B19 = IOB_N84_8;
	pin B20 = IOB_N84_5;
	pin B21 = IOB_N76_5;
	pin B22 = IOB_N68_1;
	pin B23 = IOB_N68_0;
	pin B24 = IOB_N60_0;
	pin B25 = SERDES_N42_CH3_OUT_P;
	pin B26 = SERDES_N42_CH2_OUT_P;
	pin B27 = SERDES_N42_CH1_OUT_P;
	pin B28 = SERDES_N42_CH0_OUT_P;
	pin B29 = SERDES_N28_CH3_OUT_P;
	pin B30 = SERDES_N28_CH2_OUT_P;
	pin B31 = SERDES_N28_CH1_OUT_P;
	pin B32 = SERDES_N28_CH0_OUT_P;
	pin B33 = SERDES_N15_CH3_OUT_P;
	pin B34 = SERDES_N15_CH2_OUT_P;
	pin B35 = SERDES_N15_CH1_OUT_P;
	pin B36 = SERDES_N15_CH0_OUT_P;
	pin B37 = SERDES_N1_CH3_OUT_N;
	pin B38 = SERDES_N1_CH2_OUT_N;
	pin B39 = SERDES_N1_CH1_OUT_P;
	pin B40 = SERDES_N1_CH0_OUT_N;
	pin B41 = VCC12;
	pin B42 = GND;
	pin C1 = SERDES_N136_CH0_IN_P;
	pin C2 = SERDES_N136_CH1_VCCOB;
	pin C3 = GND;
	pin C4 = GND;
	pin C5 = SERDES_N122_CH3_VCCOB;
	pin C6 = SERDES_N109_CH1_VCCIB;
	pin C7 = GND;
	pin C8 = GND;
	pin C9 = SERDES_N95_CH2_VCCOB;
	pin C10 = GND;
	pin C11 = VCC12;
	pin C12 = GND;
	pin C13 = GND;
	pin C14 = SERDES_N95_CH2_VCCRX;
	pin C15 = SERDES_N95_CH2_VCCIB;
	pin C16 = GND;
	pin C17 = VCC12;
	pin C18 = GND;
	pin C19 = GND;
	pin C20 = IOB_N84_4;
	pin C21 = IOB_N76_4;
	pin C22 = GND;
	pin C23 = IOB_N60_8;
	pin C24 = GND;
	pin C25 = IOB_N52_5;
	pin C26 = IOB_N52_4;
	pin C27 = GND;
	pin C28 = GND;
	pin C29 = SERDES_N42_CH3_VCCIB;
	pin C30 = GND;
	pin C31 = SERDES_N28_CH3_VCCRX;
	pin C32 = VCC12;
	pin C33 = GND;
	pin C34 = SERDES_N42_CH2_VCCOB;
	pin C35 = GND;
	pin C36 = GND;
	pin C37 = SERDES_N28_CH1_VCCIB;
	pin C38 = SERDES_N15_CH3_VCCOB;
	pin C39 = GND;
	pin C40 = GND;
	pin C41 = SERDES_N1_CH1_VCCOB;
	pin C42 = SERDES_N1_CH0_IN_P;
	pin D1 = SERDES_N136_CH0_IN_N;
	pin D2 = SERDES_N136_CH2_VCCOB;
	pin D3 = SERDES_N136_CH1_IN_P;
	pin D4 = SERDES_N136_CH2_IN_P;
	pin D5 = SERDES_N136_CH3_IN_P;
	pin D6 = SERDES_N122_CH0_IN_P;
	pin D7 = SERDES_N122_CH1_IN_P;
	pin D8 = SERDES_N122_CH2_IN_P;
	pin D9 = SERDES_N122_CH3_IN_P;
	pin D10 = SERDES_N109_CH0_IN_P;
	pin D11 = SERDES_N109_CH1_IN_P;
	pin D12 = SERDES_N109_CH2_IN_P;
	pin D13 = SERDES_N109_CH3_IN_P;
	pin D14 = SERDES_N95_CH0_IN_P;
	pin D15 = GND;
	pin D16 = SERDES_N95_CH2_IN_P;
	pin D17 = SERDES_N95_CH3_VCCOB;
	pin D18 = IOB_N88_4;
	pin D19 = IOB_N88_5;
	pin D20 = IOB_N80_1;
	pin D21 = GND;
	pin D22 = IOB_N64_5;
	pin D23 = IOB_N60_9;
	pin D24 = VCC12;
	pin D25 = GND;
	pin D26 = SERDES_N42_CH3_IN_P;
	pin D27 = SERDES_N42_CH2_IN_P;
	pin D28 = SERDES_N42_CH1_IN_P;
	pin D29 = SERDES_N42_CH0_IN_P;
	pin D30 = SERDES_N28_CH3_IN_P;
	pin D31 = GND;
	pin D32 = SERDES_N28_CH1_IN_P;
	pin D33 = SERDES_N28_CH0_IN_P;
	pin D34 = SERDES_N15_CH3_IN_P;
	pin D35 = SERDES_N15_CH2_IN_P;
	pin D36 = SERDES_N15_CH1_IN_P;
	pin D37 = SERDES_N15_CH0_IN_P;
	pin D38 = SERDES_N1_CH3_IN_P;
	pin D39 = SERDES_N1_CH2_IN_P;
	pin D40 = SERDES_N1_CH1_IN_P;
	pin D41 = SERDES_N1_CH2_VCCOB;
	pin D42 = SERDES_N1_CH0_IN_N;
	pin E1 = SERDES_N136_CH0_VCCOB;
	pin E2 = SERDES_N136_CH1_VCCIB;
	pin E3 = SERDES_N136_CH1_IN_N;
	pin E4 = SERDES_N136_CH2_IN_N;
	pin E5 = SERDES_N136_CH3_IN_N;
	pin E6 = SERDES_N122_CH0_IN_N;
	pin E7 = SERDES_N122_CH1_IN_N;
	pin E8 = SERDES_N122_CH2_IN_N;
	pin E9 = SERDES_N122_CH3_IN_N;
	pin E10 = SERDES_N109_CH0_IN_N;
	pin E11 = SERDES_N109_CH1_IN_N;
	pin E12 = SERDES_N109_CH2_IN_N;
	pin E13 = SERDES_N109_CH3_IN_N;
	pin E14 = SERDES_N95_CH0_IN_N;
	pin E15 = SERDES_N95_CH1_IN_P;
	pin E16 = SERDES_N95_CH2_IN_N;
	pin E17 = SERDES_N95_CH3_IN_P;
	pin E18 = IOB_N92_0;
	pin E19 = IOB_N88_1;
	pin E20 = IOB_N80_0;
	pin E21 = IOB_N72_1;
	pin E22 = IOB_N64_4;
	pin E23 = IOB_N56_1;
	pin E24 = IOB_N56_0;
	pin E25 = SERDES_N42_CH3_VCCOB;
	pin E26 = SERDES_N42_CH3_IN_N;
	pin E27 = SERDES_N42_CH2_IN_N;
	pin E28 = SERDES_N42_CH1_IN_N;
	pin E29 = SERDES_N42_CH0_IN_N;
	pin E30 = SERDES_N28_CH3_IN_N;
	pin E31 = SERDES_N28_CH2_IN_P;
	pin E32 = SERDES_N28_CH1_IN_N;
	pin E33 = SERDES_N28_CH0_IN_N;
	pin E34 = SERDES_N15_CH3_IN_N;
	pin E35 = SERDES_N15_CH2_IN_N;
	pin E36 = SERDES_N15_CH1_IN_N;
	pin E37 = SERDES_N15_CH0_IN_N;
	pin E38 = SERDES_N1_CH3_IN_N;
	pin E39 = SERDES_N1_CH2_IN_N;
	pin E40 = SERDES_N1_CH1_IN_N;
	pin E41 = SERDES_N1_CH1_VCCIB;
	pin E42 = SERDES_N1_CH0_VCCOB;
	pin F1 = VCC12;
	pin F2 = SERDES_N136_CH0_VCCRX;
	pin F3 = VCCIO1;
	pin F4 = GND;
	pin F5 = VCC12;
	pin F6 = VCC12;
	pin F7 = VCC12;
	pin F8 = SERDES_N95_CH1_VCCOB;
	pin F9 = SERDES_N122_CH0_VCCIB;
	pin F10 = SERDES_N122_CH1_VCCRX;
	pin F11 = VCC12;
	pin F12 = SERDES_N109_CH3_VCCRX;
	pin F13 = SERDES_N95_CH1_VCCIB;
	pin F14 = SERDES_N95_CH3_VCCRX;
	pin F15 = SERDES_N95_CH1_IN_N;
	pin F16 = SERDES_N95_CH3_VCCIB;
	pin F17 = SERDES_N95_CH3_IN_N;
	pin F18 = IOB_N92_1;
	pin F19 = IOB_N88_0;
	pin F20 = IOB_N80_9;
	pin F21 = IOB_N72_0;
	pin F22 = IOB_N56_4;
	pin F23 = IOB_N56_5;
	pin F24 = IOB_N49_5;
	pin F25 = IOB_N49_4;
	pin F26 = IOB_N52_9;
	pin F27 = IOB_N52_8;
	pin F28 = SERDES_N42_CH3_VCCRX;
	pin F29 = SERDES_N42_CH2_VCCRX;
	pin F30 = SERDES_N42_CH1_VCCRX;
	pin F31 = SERDES_N28_CH2_IN_N;
	pin F32 = VCC12;
	pin F33 = SERDES_N15_CH1_VCCRX;
	pin F34 = SERDES_N15_CH0_VCCIB;
	pin F35 = SERDES_N42_CH1_VCCOB;
	pin F36 = VCC12;
	pin F37 = VCC12;
	pin F38 = VCC12;
	pin F39 = VCCIO1;
	pin F40 = GND;
	pin F41 = SERDES_N1_CH0_VCCRX;
	pin F42 = VCC12;
	pin G1 = IOB_E99_8;
	pin G2 = IOB_E99_4;
	pin G3 = IOB_E99_0;
	pin G4 = SERDES_N122_CH0_VCCOB;
	pin G5 = VCC12;
	pin G6 = VCC12;
	pin G7 = GND;
	pin G8 = VCCIO1;
	pin G9 = SERDES_N136_CLK_P;
	pin G10 = SERDES_N136_RXCLK_P;
	pin G11 = GND;
	pin G12 = SERDES_N109_CH0_VCCIB;
	pin G13 = SERDES_N109_CH2_VCCIB;
	pin G14 = SERDES_N109_CH3_VCCIB;
	pin G15 = SERDES_N95_CH0_VCCRX;
	pin G16 = VCC12;
	pin G17 = GND;
	pin G18 = IOB_N92_3;
	pin G19 = IOB_N88_6;
	pin G20 = IOB_N80_8;
	pin G21 = IOB_N76_6;
	pin G22 = IOB_N68_11;
	pin G23 = IOB_N52_11;
	pin G24 = IOB_N52_10;
	pin G25 = SERDES_N42_CH2_VCCIB;
	pin G26 = GND;
	pin G27 = VCC12;
	pin G28 = SERDES_N42_CH0_VCCRX;
	pin G29 = SERDES_N28_CH3_VCCIB;
	pin G30 = SERDES_N28_CH2_VCCIB;
	pin G31 = SERDES_N28_CH0_VCCIB;
	pin G32 = GND;
	pin G33 = SERDES_N1_RXCLK_P;
	pin G34 = SERDES_N1_CLK_P;
	pin G35 = VCCIO1;
	pin G36 = GND;
	pin G37 = VCC12;
	pin G38 = VCC12;
	pin G39 = SERDES_N15_CH0_VCCOB;
	pin G40 = IOB_W99_0;
	pin G41 = IOB_W99_4;
	pin G42 = IOB_W99_8;
	pin H1 = IOB_E99_9;
	pin H2 = IOB_E99_5;
	pin H3 = IOB_E99_1;
	pin H4 = SERDES_N136_CH0_VCCIB;
	pin H5 = VCC12;
	pin H6 = VCC12;
	pin H7 = VCCIO2;
	pin H8 = GND;
	pin H9 = SERDES_N136_CLK_N;
	pin H10 = SERDES_N136_RESP;
	pin H11 = SERDES_N122_CH2_VCCIB;
	pin H12 = SERDES_N122_CH3_VCCIB;
	pin H13 = SERDES_N109_CH1_VCCRX;
	pin H14 = GND;
	pin H15 = SERDES_N109_CH2_VCCRX;
	pin H16 = SERDES_N95_CH0_VCCIB;
	pin H17 = IOB_N84_7;
	pin H18 = IOB_N92_2;
	pin H19 = IOB_N88_7;
	pin H20 = GND;
	pin H21 = IOB_N76_7;
	pin H22 = IOB_N68_10;
	pin H23 = GND;
	pin H24 = IOB_N52_6;
	pin H25 = IOB_N52_7;
	pin H26 = SERDES_N42_CH1_VCCIB;
	pin H27 = SERDES_N42_CH0_VCCIB;
	pin H28 = SERDES_N28_CH2_VCCRX;
	pin H29 = GND;
	pin H30 = SERDES_N28_CH1_VCCRX;
	pin H31 = SERDES_N15_CH3_VCCIB;
	pin H32 = SERDES_N15_CH2_VCCIB;
	pin H33 = SERDES_N1_RESP;
	pin H34 = SERDES_N1_CLK_N;
	pin H35 = GND;
	pin H36 = VCCIO7;
	pin H37 = VCC12;
	pin H38 = VCC12;
	pin H39 = SERDES_N1_CH0_VCCIB;
	pin H40 = IOB_W99_1;
	pin H41 = IOB_W99_5;
	pin H42 = IOB_W99_9;
	pin J1 = IOB_E78_1;
	pin J2 = IOB_E82_0;
	pin J3 = GND;
	pin J4 = VCCIO2;
	pin J5 = IOB_E103_1;
	pin J6 = IOB_E103_0;
	pin J7 = IOB_E78_2;
	pin J8 = VCC12;
	pin J9 = VCC12;
	pin J10 = SERDES_N109_CH3_VCCOB;
	pin J11 = SERDES_N136_CH2_VCCRX;
	pin J12 = VCC12;
	pin J13 = SERDES_N122_CH3_VCCRX;
	pin J14 = SERDES_N109_CH0_VCCRX;
	pin J15 = SERDES_N109_CLK_P;
	pin J16 = SERDES_N109_RXCLK_P;
	pin J17 = IOB_N84_6;
	pin J18 = IOB_N84_10;
	pin J19 = IOB_N80_2;
	pin J20 = IOB_N88_3;
	pin J21 = IOB_N72_3;
	pin J22 = IOB_N60_10;
	pin J23 = IOB_N64_6;
	pin J24 = IOB_N49_6;
	pin J25 = IOB_N56_6;
	pin J26 = IOB_N56_3;
	pin J27 = SERDES_N28_RXCLK_P;
	pin J28 = SERDES_N28_CLK_P;
	pin J29 = SERDES_N28_CH0_VCCRX;
	pin J30 = SERDES_N15_CH3_VCCRX;
	pin J31 = VCC12;
	pin J32 = SERDES_N1_CH2_VCCRX;
	pin J33 = SERDES_N28_CH3_VCCOB;
	pin J34 = VCC12;
	pin J35 = VCC12;
	pin J36 = IOB_W78_2;
	pin J37 = IOB_W103_0;
	pin J38 = IOB_W103_1;
	pin J39 = GND;
	pin J40 = VCCIO7;
	pin J41 = IOB_W82_0;
	pin J42 = IOB_W78_1;
	pin K1 = IOB_E78_0;
	pin K2 = IOB_E82_1;
	pin K3 = IOB_E82_8;
	pin K4 = IOB_E86_8;
	pin K5 = IOB_E86_0;
	pin K6 = IOB_E90_0;
	pin K7 = IOB_E78_3;
	pin K8 = SERDES_N122_CH1_VCCOB;
	pin K9 = VCC12;
	pin K10 = SERDES_N109_CH2_VCCOB;
	pin K11 = VCC12;
	pin K12 = SERDES_N136_CH3_VCCRX;
	pin K13 = SERDES_N122_CH1_VCCIB;
	pin K14 = SERDES_N122_CH2_VCCRX;
	pin K15 = SERDES_N109_CLK_N;
	pin K16 = SERDES_N109_RXCLK_N;
	pin K17 = SERDES_N95_CH1_VCCRX;
	pin K18 = IOB_N84_11;
	pin K19 = IOB_N80_3;
	pin K20 = IOB_N88_2;
	pin K21 = IOB_N72_2;
	pin K22 = IOB_N60_11;
	pin K23 = IOB_N64_7;
	pin K24 = IOB_N49_7;
	pin K25 = IOB_N56_7;
	pin K26 = IOB_N56_2;
	pin K27 = SERDES_N28_RXCLK_N;
	pin K28 = SERDES_N28_CLK_N;
	pin K29 = SERDES_N15_CH2_VCCRX;
	pin K30 = SERDES_N15_CH1_VCCIB;
	pin K31 = SERDES_N1_CH3_VCCRX;
	pin K32 = VCC12;
	pin K33 = SERDES_N28_CH2_VCCOB;
	pin K34 = VCC12;
	pin K35 = SERDES_N15_CH1_VCCOB;
	pin K36 = IOB_W78_3;
	pin K37 = IOB_W90_0;
	pin K38 = IOB_W86_0;
	pin K39 = IOB_W86_8;
	pin K40 = IOB_W82_8;
	pin K41 = IOB_W82_1;
	pin K42 = IOB_W78_0;
	pin L1 = IOB_E73_8;
	pin L2 = IOB_E73_4;
	pin L3 = IOB_E82_9;
	pin L4 = IOB_E86_9;
	pin L5 = IOB_E86_1;
	pin L6 = IOB_E90_1;
	pin L7 = GND;
	pin L8 = VCCIO2;
	pin L9 = VCC12;
	pin L10 = SERDES_N136_CH3_VCCOB;
	pin L11 = SERDES_N109_CH1_VCCOB;
	pin L12 = SERDES_N122_CH2_VCCOB;
	pin L13 = SERDES_N136_CH3_VCCIB;
	pin L14 = SERDES_N122_CLK_P;
	pin L15 = SERDES_N122_RXCLK_P;
	pin L16 = GND;
	pin L17 = SERDES_N95_CLK_P;
	pin L18 = SERDES_N95_RXCLK_P;
	pin L19 = VCCIO1;
	pin L20 = IOB_N80_10;
	pin L21 = IOB_N72_10;
	pin L22 = IOB_N68_3;
	pin L23 = IOB_N60_3;
	pin L24 = VCCIO1;
	pin L25 = SERDES_N42_RXCLK_P;
	pin L26 = SERDES_N42_CLK_P;
	pin L27 = GND;
	pin L28 = SERDES_N15_RXCLK_P;
	pin L29 = SERDES_N15_CLK_P;
	pin L30 = SERDES_N1_CH3_VCCIB;
	pin L31 = SERDES_N15_CH2_VCCOB;
	pin L32 = SERDES_N28_CH1_VCCOB;
	pin L33 = SERDES_N1_CH3_VCCOB;
	pin L34 = VCC12;
	pin L35 = VCCIO7;
	pin L36 = GND;
	pin L37 = IOB_W90_1;
	pin L38 = IOB_W86_1;
	pin L39 = IOB_W86_9;
	pin L40 = IOB_W82_9;
	pin L41 = IOB_W73_4;
	pin L42 = IOB_W73_8;
	pin M1 = IOB_E73_9;
	pin M2 = IOB_E73_5;
	pin M3 = VCCIO2;
	pin M4 = GND;
	pin M5 = IOB_E82_4;
	pin M6 = IOB_E69_3;
	pin M7 = IOB_E69_2;
	pin M8 = IOB_E99_11;
	pin M9 = IOB_E99_10;
	pin M10 = SERDES_N136_CH1_VCCRX;
	pin M11 = SERDES_N136_CH2_VCCIB;
	pin M12 = SERDES_N109_CH0_VCCOB;
	pin M13 = SERDES_N95_CH0_VCCOB;
	pin M14 = SERDES_N122_CLK_N;
	pin M15 = SERDES_N122_RXCLK_N;
	pin M16 = VCCIO1;
	pin M17 = SERDES_N95_CLK_N;
	pin M18 = SERDES_N95_RXCLK_N;
	pin M19 = GND;
	pin M20 = IOB_N80_11;
	pin M21 = IOB_N72_11;
	pin M22 = IOB_N68_2;
	pin M23 = IOB_N60_2;
	pin M24 = GND;
	pin M25 = SERDES_N42_RXCLK_N;
	pin M26 = SERDES_N42_CLK_N;
	pin M27 = VCCIO1;
	pin M28 = SERDES_N15_RXCLK_N;
	pin M29 = SERDES_N15_CLK_N;
	pin M30 = SERDES_N42_CH0_VCCOB;
	pin M31 = SERDES_N28_CH0_VCCOB;
	pin M32 = SERDES_N1_CH2_VCCIB;
	pin M33 = SERDES_N1_CH1_VCCRX;
	pin M34 = IOB_W99_10;
	pin M35 = IOB_W99_11;
	pin M36 = IOB_W69_2;
	pin M37 = IOB_W69_3;
	pin M38 = IOB_W82_4;
	pin M39 = VCCIO7;
	pin M40 = GND;
	pin M41 = IOB_W73_5;
	pin M42 = IOB_W73_9;
	pin N1 = IOB_E65_4;
	pin N2 = IOB_E69_8;
	pin N3 = IOB_E69_5;
	pin N4 = IOB_E73_0;
	pin N5 = IOB_E78_8;
	pin N6 = IOB_E78_4;
	pin N7 = IOB_E78_11;
	pin N8 = IOB_E78_10;
	pin N9 = IOB_E90_2;
	pin N10 = IOB_E99_2;
	pin N11 = VCCIO1;
	pin N12 = GND;
	pin N13 = VCC12;
	pin N14 = SERDES_N122_CH0_VCCRX;
	pin N29 = SERDES_N15_CH0_VCCRX;
	pin N30 = VCC12;
	pin N31 = GND;
	pin N32 = VCCIO1;
	pin N33 = IOB_W99_2;
	pin N34 = IOB_W90_2;
	pin N35 = IOB_W78_10;
	pin N36 = IOB_W78_11;
	pin N37 = IOB_W78_4;
	pin N38 = IOB_W78_8;
	pin N39 = IOB_W73_0;
	pin N40 = IOB_W69_5;
	pin N41 = IOB_W69_8;
	pin N42 = IOB_W65_4;
	pin P1 = IOB_E65_5;
	pin P2 = IOB_E69_9;
	pin P3 = IOB_E69_4;
	pin P4 = IOB_E73_1;
	pin P5 = IOB_E78_9;
	pin P6 = IOB_E78_5;
	pin P7 = VCCIO2;
	pin P8 = GND;
	pin P9 = IOB_E90_3;
	pin P10 = IOB_E99_3;
	pin P11 = IOB_E103_2;
	pin P12 = TDI;
	pin P13 = CCLK;
	pin P14 = VCCAUX;
	pin P15 = VCCAUX;
	pin P16 = SERDES_N136_VCCAUX25;
	pin P17 = PROG_B;
	pin P18 = VCC_JTAG;
	pin P19 = TDO;
	pin P20 = TCK;
	pin P21 = MPIIRQ_B;
	pin P22 = M1;
	pin P23 = INIT_B;
	pin P24 = M2;
	pin P25 = RESET_B;
	pin P26 = RDCFG_B;
	pin P27 = SERDES_N1_VCCAUX25;
	pin P28 = VCCAUX;
	pin P29 = VCCAUX;
	pin P30 = M0;
	pin P31 = DONE;
	pin P32 = IOB_W103_2;
	pin P33 = IOB_W99_3;
	pin P34 = IOB_W90_3;
	pin P35 = GND;
	pin P36 = VCCIO7;
	pin P37 = IOB_W78_5;
	pin P38 = IOB_W78_9;
	pin P39 = IOB_W73_1;
	pin P40 = IOB_W69_4;
	pin P41 = IOB_W69_9;
	pin P42 = IOB_W65_5;
	pin R1 = IOB_E56_8;
	pin R2 = IOB_E61_4;
	pin R3 = GND;
	pin R4 = VCCIO2;
	pin R5 = IOB_E65_0;
	pin R6 = IOB_E69_0;
	pin R7 = IOB_E65_2;
	pin R8 = IOB_E69_6;
	pin R9 = IOB_E73_2;
	pin R10 = IOB_E86_3;
	pin R11 = IOB_E103_3;
	pin R12 = VTT2;
	pin R14 = VCCAUX;
	pin R15 = GND;
	pin R16 = VCCAUX;
	pin R17 = VCCAUX;
	pin R18 = VCCAUX;
	pin R19 = VCCAUX;
	pin R20 = VCCAUX;
	pin R21 = TMS;
	pin R22 = M3;
	pin R23 = VCCAUX;
	pin R24 = VCCAUX;
	pin R25 = VCCAUX;
	pin R26 = VCCAUX;
	pin R27 = VCCAUX;
	pin R28 = GND;
	pin R29 = VCCAUX;
	pin R31 = VTT7;
	pin R32 = IOB_W103_3;
	pin R33 = IOB_W86_3;
	pin R34 = IOB_W73_2;
	pin R35 = IOB_W69_6;
	pin R36 = IOB_W65_2;
	pin R37 = IOB_W69_0;
	pin R38 = IOB_W65_0;
	pin R39 = GND;
	pin R40 = VCCIO7;
	pin R41 = IOB_W61_4;
	pin R42 = IOB_W56_8;
	pin T1 = IOB_E56_9;
	pin T2 = IOB_E61_5;
	pin T3 = IOB_E56_4;
	pin T4 = IOB_E61_1;
	pin T5 = IOB_E65_1;
	pin T6 = IOB_E69_1;
	pin T7 = IOB_E65_3;
	pin T8 = IOB_E69_7;
	pin T9 = IOB_E73_3;
	pin T10 = IOB_E86_2;
	pin T11 = GND;
	pin T12 = VCCIO2;
	pin T14 = IOB_E99_6;
	pin T15 = VCCAUX;
	pin T16 = GND;
	pin T17 = VCC12;
	pin T18 = VCCINT;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = VCC12;
	pin T22 = VCC12;
	pin T23 = VCCINT;
	pin T24 = GND;
	pin T25 = VCCINT;
	pin T26 = VCC12;
	pin T27 = GND;
	pin T28 = VCCAUX;
	pin T29 = IOB_W99_6;
	pin T31 = VCCIO7;
	pin T32 = GND;
	pin T33 = IOB_W86_2;
	pin T34 = IOB_W73_3;
	pin T35 = IOB_W69_7;
	pin T36 = IOB_W65_3;
	pin T37 = IOB_W69_1;
	pin T38 = IOB_W65_1;
	pin T39 = IOB_W61_1;
	pin T40 = IOB_W56_4;
	pin T41 = IOB_W61_5;
	pin T42 = IOB_W56_9;
	pin U1 = IOB_E52_4;
	pin U2 = IOB_E52_0;
	pin U3 = IOB_E56_5;
	pin U4 = IOB_E61_0;
	pin U5 = IOB_E56_0;
	pin U6 = IOB_E65_8;
	pin U7 = GND;
	pin U8 = VCCIO2;
	pin U9 = IOB_E65_10;
	pin U10 = IOB_E69_11;
	pin U11 = IOB_E73_10;
	pin U12 = IOB_E82_2;
	pin U14 = IOB_E99_7;
	pin U15 = VCCAUX;
	pin U16 = VCC12;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = GND;
	pin U21 = VCCINT;
	pin U22 = VCCINT;
	pin U23 = GND;
	pin U24 = VCCINT;
	pin U25 = GND;
	pin U26 = VCCINT;
	pin U27 = VCC12;
	pin U28 = VCCAUX;
	pin U29 = IOB_W99_7;
	pin U31 = IOB_W82_2;
	pin U32 = IOB_W73_10;
	pin U33 = IOB_W69_11;
	pin U34 = IOB_W65_10;
	pin U35 = VCCIO7;
	pin U36 = GND;
	pin U37 = IOB_W65_8;
	pin U38 = IOB_W56_0;
	pin U39 = IOB_W61_0;
	pin U40 = IOB_W56_5;
	pin U41 = IOB_W52_0;
	pin U42 = IOB_W52_4;
	pin V1 = IOB_E52_5;
	pin V2 = IOB_E52_1;
	pin V3 = VCCIO2;
	pin V4 = GND;
	pin V5 = IOB_E56_1;
	pin V6 = IOB_E65_9;
	pin V7 = IOB_E52_2;
	pin V8 = IOB_E61_2;
	pin V9 = IOB_E65_11;
	pin V10 = IOB_E69_10;
	pin V11 = IOB_E73_11;
	pin V12 = IOB_E82_3;
	pin V14 = VTT2;
	pin V15 = VCCAUX;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = VCCINT;
	pin V22 = VCCINT;
	pin V23 = VCCINT;
	pin V24 = GND;
	pin V25 = VCCINT;
	pin V26 = GND;
	pin V27 = VCCINT;
	pin V28 = VCCAUX;
	pin V29 = VTT7;
	pin V31 = IOB_W82_3;
	pin V32 = IOB_W73_11;
	pin V33 = IOB_W69_10;
	pin V34 = IOB_W65_11;
	pin V35 = IOB_W61_2;
	pin V36 = IOB_W52_2;
	pin V37 = IOB_W65_9;
	pin V38 = IOB_W56_1;
	pin V39 = VCCIO7;
	pin V40 = GND;
	pin V41 = IOB_W52_1;
	pin V42 = IOB_W52_5;
	pin W1 = IOB_E43_0;
	pin W2 = IOB_E47_8;
	pin W3 = IOB_E47_4;
	pin W4 = IOB_E47_0;
	pin W5 = IOB_E52_8;
	pin W6 = IOB_E61_8;
	pin W7 = IOB_E52_3;
	pin W8 = IOB_E61_3;
	pin W9 = IOB_E56_2;
	pin W10 = IOB_E61_6;
	pin W11 = VCCIO2;
	pin W12 = GND;
	pin W14 = IOB_E73_6;
	pin W15 = VCCAUX;
	pin W16 = GND;
	pin W17 = VCCINT;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = GND;
	pin W21 = VCCINT;
	pin W22 = VCCINT;
	pin W23 = GND;
	pin W24 = VCCINT;
	pin W25 = GND;
	pin W26 = VCCINT;
	pin W27 = GND;
	pin W28 = VCCAUX;
	pin W29 = IOB_W73_6;
	pin W31 = GND;
	pin W32 = VCCIO7;
	pin W33 = IOB_W61_6;
	pin W34 = IOB_W56_2;
	pin W35 = IOB_W61_3;
	pin W36 = IOB_W52_3;
	pin W37 = IOB_W61_8;
	pin W38 = IOB_W52_8;
	pin W39 = IOB_W47_0;
	pin W40 = IOB_W47_4;
	pin W41 = IOB_W47_8;
	pin W42 = IOB_W43_0;
	pin Y1 = IOB_E43_1;
	pin Y2 = IOB_E47_9;
	pin Y3 = IOB_E47_5;
	pin Y4 = IOB_E47_1;
	pin Y5 = IOB_E52_9;
	pin Y6 = IOB_E61_9;
	pin Y7 = VCCIO2;
	pin Y8 = GND;
	pin Y9 = IOB_E56_3;
	pin Y10 = IOB_E61_7;
	pin Y11 = IOB_E61_10;
	pin Y12 = IOB_E65_6;
	pin Y14 = IOB_E73_7;
	pin Y15 = VCCAUX;
	pin Y16 = VCCINT;
	pin Y17 = GND;
	pin Y18 = VCCINT;
	pin Y19 = GND;
	pin Y20 = VCCINT;
	pin Y21 = GND;
	pin Y22 = GND;
	pin Y23 = VCCINT;
	pin Y24 = GND;
	pin Y25 = VCCINT;
	pin Y26 = GND;
	pin Y27 = VCCINT;
	pin Y28 = VCCAUX;
	pin Y29 = IOB_W73_7;
	pin Y31 = IOB_W65_6;
	pin Y32 = IOB_W61_10;
	pin Y33 = IOB_W61_7;
	pin Y34 = IOB_W56_3;
	pin Y35 = GND;
	pin Y36 = VCCIO7;
	pin Y37 = IOB_W61_9;
	pin Y38 = IOB_W52_9;
	pin Y39 = IOB_W47_1;
	pin Y40 = IOB_W47_5;
	pin Y41 = IOB_W47_9;
	pin Y42 = IOB_W43_1;
	pin AA1 = IOB_E39_0;
	pin AA2 = IOB_E43_8;
	pin AA3 = GND;
	pin AA4 = VCCIO2;
	pin AA5 = IOB_E43_4;
	pin AA6 = IOB_E47_10;
	pin AA7 = IOB_E47_6;
	pin AA8 = IOB_E52_10;
	pin AA9 = IOB_E56_10;
	pin AA10 = IOB_E56_6;
	pin AA11 = IOB_E61_11;
	pin AA12 = IOB_E65_7;
	pin AA14 = VTT2;
	pin AA15 = VTT2;
	pin AA16 = VCC12;
	pin AA17 = VCCINT;
	pin AA18 = VCCINT;
	pin AA19 = VCCINT;
	pin AA20 = GND;
	pin AA21 = VCCINT;
	pin AA22 = VCCINT;
	pin AA23 = GND;
	pin AA24 = VCCINT;
	pin AA25 = VCCINT;
	pin AA26 = VCCINT;
	pin AA27 = VCC12;
	pin AA28 = VTT7;
	pin AA29 = VTT7;
	pin AA31 = IOB_W65_7;
	pin AA32 = IOB_W61_11;
	pin AA33 = IOB_W56_6;
	pin AA34 = IOB_W56_10;
	pin AA35 = IOB_W52_10;
	pin AA36 = IOB_W47_6;
	pin AA37 = IOB_W47_10;
	pin AA38 = IOB_W43_4;
	pin AA39 = GND;
	pin AA40 = VCCIO7;
	pin AA41 = IOB_W43_8;
	pin AA42 = IOB_W39_0;
	pin AB1 = IOB_E39_1;
	pin AB2 = IOB_E43_9;
	pin AB3 = VCCIO3;
	pin AB4 = GND;
	pin AB5 = IOB_E43_5;
	pin AB6 = IOB_E47_11;
	pin AB7 = IOB_E47_7;
	pin AB8 = IOB_E52_11;
	pin AB9 = IOB_E56_11;
	pin AB10 = IOB_E56_7;
	pin AB11 = IOB_E47_2;
	pin AB12 = IOB_E52_6;
	pin AB14 = VTT3;
	pin AB15 = VTT3;
	pin AB16 = VCC12;
	pin AB17 = VCCINT;
	pin AB18 = VCCINT;
	pin AB19 = VCCINT;
	pin AB20 = GND;
	pin AB21 = VCCINT;
	pin AB22 = VCCINT;
	pin AB23 = GND;
	pin AB24 = VCCINT;
	pin AB25 = VCCINT;
	pin AB26 = VCCINT;
	pin AB27 = VCC12;
	pin AB28 = VTT6;
	pin AB29 = VTT6;
	pin AB31 = IOB_W52_6;
	pin AB32 = IOB_W47_2;
	pin AB33 = IOB_W56_7;
	pin AB34 = IOB_W56_11;
	pin AB35 = IOB_W52_11;
	pin AB36 = IOB_W47_7;
	pin AB37 = IOB_W47_11;
	pin AB38 = IOB_W43_5;
	pin AB39 = VCCIO6;
	pin AB40 = GND;
	pin AB41 = IOB_W43_9;
	pin AB42 = IOB_W39_1;
	pin AC1 = IOB_E35_8;
	pin AC2 = IOB_E35_4;
	pin AC3 = IOB_E35_0;
	pin AC4 = IOB_E39_8;
	pin AC5 = IOB_E39_4;
	pin AC6 = IOB_E39_2;
	pin AC7 = VCCIO3;
	pin AC8 = GND;
	pin AC9 = IOB_E43_10;
	pin AC10 = IOB_E43_2;
	pin AC11 = IOB_E47_3;
	pin AC12 = IOB_E52_7;
	pin AC14 = IOB_E43_6;
	pin AC15 = VCCAUX;
	pin AC16 = VCCINT;
	pin AC17 = GND;
	pin AC18 = VCCINT;
	pin AC19 = GND;
	pin AC20 = VCCINT;
	pin AC21 = GND;
	pin AC22 = GND;
	pin AC23 = VCCINT;
	pin AC24 = GND;
	pin AC25 = VCCINT;
	pin AC26 = GND;
	pin AC27 = VCCINT;
	pin AC28 = VCCAUX;
	pin AC29 = IOB_W43_6;
	pin AC31 = IOB_W52_7;
	pin AC32 = IOB_W47_3;
	pin AC33 = IOB_W43_2;
	pin AC34 = IOB_W43_10;
	pin AC35 = GND;
	pin AC36 = VCCIO6;
	pin AC37 = IOB_W39_2;
	pin AC38 = IOB_W39_4;
	pin AC39 = IOB_W39_8;
	pin AC40 = IOB_W35_0;
	pin AC41 = IOB_W35_4;
	pin AC42 = IOB_W35_8;
	pin AD1 = IOB_E35_9;
	pin AD2 = IOB_E35_5;
	pin AD3 = IOB_E35_1;
	pin AD4 = IOB_E39_9;
	pin AD5 = IOB_E39_5;
	pin AD6 = IOB_E39_3;
	pin AD7 = IOB_E39_6;
	pin AD8 = IOB_E39_10;
	pin AD9 = IOB_E43_11;
	pin AD10 = IOB_E43_3;
	pin AD11 = VCCIO3;
	pin AD12 = GND;
	pin AD14 = IOB_E43_7;
	pin AD15 = VCCAUX;
	pin AD16 = GND;
	pin AD17 = VCCINT;
	pin AD18 = GND;
	pin AD19 = VCCINT;
	pin AD20 = GND;
	pin AD21 = VCCINT;
	pin AD22 = VCCINT;
	pin AD23 = GND;
	pin AD24 = VCCINT;
	pin AD25 = GND;
	pin AD26 = VCCINT;
	pin AD27 = GND;
	pin AD28 = VCCAUX;
	pin AD29 = IOB_W43_7;
	pin AD31 = GND;
	pin AD32 = VCCIO6;
	pin AD33 = IOB_W43_3;
	pin AD34 = IOB_W43_11;
	pin AD35 = IOB_W39_10;
	pin AD36 = IOB_W39_6;
	pin AD37 = IOB_W39_3;
	pin AD38 = IOB_W39_5;
	pin AD39 = IOB_W39_9;
	pin AD40 = IOB_W35_1;
	pin AD41 = IOB_W35_5;
	pin AD42 = IOB_W35_9;
	pin AE1 = IOB_E30_8;
	pin AE2 = IOB_E30_4;
	pin AE3 = GND;
	pin AE4 = VCCIO3;
	pin AE5 = IOB_E30_0;
	pin AE6 = IOB_E35_2;
	pin AE7 = IOB_E39_7;
	pin AE8 = IOB_E39_11;
	pin AE9 = IOB_E35_6;
	pin AE10 = IOB_E35_10;
	pin AE11 = IOB_E30_2;
	pin AE12 = IOB_E30_6;
	pin AE14 = VTT3;
	pin AE15 = VCCAUX;
	pin AE16 = VCCINT;
	pin AE17 = GND;
	pin AE18 = VCCINT;
	pin AE19 = GND;
	pin AE20 = VCCINT;
	pin AE21 = VCCINT;
	pin AE22 = VCCINT;
	pin AE23 = VCCINT;
	pin AE24 = GND;
	pin AE25 = VCCINT;
	pin AE26 = GND;
	pin AE27 = VCCINT;
	pin AE28 = VCCAUX;
	pin AE29 = VTT6;
	pin AE31 = IOB_W30_6;
	pin AE32 = IOB_W30_2;
	pin AE33 = IOB_W35_10;
	pin AE34 = IOB_W35_6;
	pin AE35 = IOB_W39_11;
	pin AE36 = IOB_W39_7;
	pin AE37 = IOB_W35_2;
	pin AE38 = IOB_W30_0;
	pin AE39 = GND;
	pin AE40 = VCCIO6;
	pin AE41 = IOB_W30_4;
	pin AE42 = IOB_W30_8;
	pin AF1 = IOB_E30_9;
	pin AF2 = IOB_E30_5;
	pin AF3 = IOB_E26_0;
	pin AF4 = IOB_E26_4;
	pin AF5 = IOB_E30_1;
	pin AF6 = IOB_E35_3;
	pin AF7 = GND;
	pin AF8 = VCCIO3;
	pin AF9 = IOB_E35_7;
	pin AF10 = IOB_E35_11;
	pin AF11 = IOB_E30_3;
	pin AF12 = IOB_E30_7;
	pin AF14 = IOB_E26_6;
	pin AF15 = VCCAUX;
	pin AF16 = VCC12;
	pin AF17 = VCCINT;
	pin AF18 = GND;
	pin AF19 = VCCINT;
	pin AF20 = GND;
	pin AF21 = VCCINT;
	pin AF22 = VCCINT;
	pin AF23 = GND;
	pin AF24 = VCCINT;
	pin AF25 = GND;
	pin AF26 = VCCINT;
	pin AF27 = VCC12;
	pin AF28 = VCCAUX;
	pin AF29 = IOB_W26_6;
	pin AF31 = IOB_W30_7;
	pin AF32 = IOB_W30_3;
	pin AF33 = IOB_W35_11;
	pin AF34 = IOB_W35_7;
	pin AF35 = VCCIO6;
	pin AF36 = GND;
	pin AF37 = IOB_W35_3;
	pin AF38 = IOB_W30_1;
	pin AF39 = IOB_W26_4;
	pin AF40 = IOB_W26_0;
	pin AF41 = IOB_W30_5;
	pin AF42 = IOB_W30_9;
	pin AG1 = IOB_E26_9;
	pin AG2 = IOB_E22_0;
	pin AG3 = IOB_E26_1;
	pin AG4 = IOB_E26_5;
	pin AG5 = IOB_E22_4;
	pin AG6 = IOB_E30_10;
	pin AG7 = IOB_E26_2;
	pin AG8 = IOB_E26_10;
	pin AG9 = IOB_E22_2;
	pin AG10 = IOB_E22_10;
	pin AG11 = GND;
	pin AG12 = VCCIO3;
	pin AG14 = IOB_E26_7;
	pin AG15 = VCCAUX;
	pin AG16 = GND;
	pin AG17 = VCC12;
	pin AG18 = VCCINT;
	pin AG19 = GND;
	pin AG20 = VCCINT;
	pin AG21 = VCC12;
	pin AG22 = VCC12;
	pin AG23 = VCCINT;
	pin AG24 = GND;
	pin AG25 = VCCINT;
	pin AG26 = VCC12;
	pin AG27 = GND;
	pin AG28 = VCCAUX;
	pin AG29 = IOB_W26_7;
	pin AG31 = VCCIO6;
	pin AG32 = GND;
	pin AG33 = IOB_W22_10;
	pin AG34 = IOB_W22_2;
	pin AG35 = IOB_W26_10;
	pin AG36 = IOB_W26_2;
	pin AG37 = IOB_W30_10;
	pin AG38 = IOB_W22_4;
	pin AG39 = IOB_W26_5;
	pin AG40 = IOB_W26_1;
	pin AG41 = IOB_W22_0;
	pin AG42 = IOB_W26_9;
	pin AH1 = IOB_E26_8;
	pin AH2 = IOB_E22_1;
	pin AH3 = VCCIO3;
	pin AH4 = GND;
	pin AH5 = IOB_E22_5;
	pin AH6 = IOB_E30_11;
	pin AH7 = IOB_E26_3;
	pin AH8 = IOB_E26_11;
	pin AH9 = IOB_E22_3;
	pin AH10 = IOB_E22_11;
	pin AH11 = IOB_E13_2;
	pin AH12 = IOB_E9_10;
	pin AH14 = VCCAUX;
	pin AH15 = GND;
	pin AH16 = VCCAUX;
	pin AH17 = VCCAUX;
	pin AH18 = VCCAUX;
	pin AH19 = VCCAUX;
	pin AH20 = VCCAUX;
	pin AH21 = VTT4;
	pin AH22 = VTT5;
	pin AH23 = VCCAUX;
	pin AH24 = VCCAUX;
	pin AH25 = VCCAUX;
	pin AH26 = VCCAUX;
	pin AH27 = VCCAUX;
	pin AH28 = GND;
	pin AH29 = VCCAUX;
	pin AH31 = IOB_W9_10;
	pin AH32 = IOB_W13_2;
	pin AH33 = IOB_W22_11;
	pin AH34 = IOB_W22_3;
	pin AH35 = IOB_W26_11;
	pin AH36 = IOB_W26_3;
	pin AH37 = IOB_W30_11;
	pin AH38 = IOB_W22_5;
	pin AH39 = VCCIO6;
	pin AH40 = GND;
	pin AH41 = IOB_W22_1;
	pin AH42 = IOB_W26_8;
	pin AJ1 = IOB_E22_8;
	pin AJ2 = IOB_E18_0;
	pin AJ3 = IOB_E18_4;
	pin AJ4 = IOB_E18_8;
	pin AJ5 = IOB_E13_0;
	pin AJ6 = IOB_E18_2;
	pin AJ7 = VCCIO3;
	pin AJ8 = GND;
	pin AJ9 = IOB_E18_6;
	pin AJ10 = IOB_E9_2;
	pin AJ11 = IOB_E13_3;
	pin AJ12 = IOB_E9_11;
	pin AJ13 = VTT3;
	pin AJ14 = VCCAUX;
	pin AJ15 = VCCAUX;
	pin AJ16 = IOB_S112_2;
	pin AJ17 = IOB_S112_3;
	pin AJ18 = VTT4;
	pin AJ19 = VTT4;
	pin AJ20 = VTT4;
	pin AJ21 = VTT4;
	pin AJ22 = VTT5;
	pin AJ23 = VTT5;
	pin AJ24 = VTT5;
	pin AJ25 = VTT5;
	pin AJ26 = IOB_S28_6;
	pin AJ27 = IOB_S28_7;
	pin AJ28 = VCCAUX;
	pin AJ29 = VCCAUX;
	pin AJ30 = VTT6;
	pin AJ31 = IOB_W9_11;
	pin AJ32 = IOB_W13_3;
	pin AJ33 = IOB_W9_2;
	pin AJ34 = IOB_W18_6;
	pin AJ35 = GND;
	pin AJ36 = VCCIO6;
	pin AJ37 = IOB_W18_2;
	pin AJ38 = IOB_W13_0;
	pin AJ39 = IOB_W18_8;
	pin AJ40 = IOB_W18_4;
	pin AJ41 = IOB_W18_0;
	pin AJ42 = IOB_W22_8;
	pin AK1 = IOB_E22_9;
	pin AK2 = IOB_E18_1;
	pin AK3 = IOB_E18_5;
	pin AK4 = IOB_E18_9;
	pin AK5 = IOB_E13_1;
	pin AK6 = IOB_E18_3;
	pin AK7 = IOB_E13_6;
	pin AK8 = IOB_E5_6;
	pin AK9 = IOB_E18_7;
	pin AK10 = IOB_E9_3;
	pin AK11 = VCCIO3;
	pin AK12 = GND;
	pin AK13 = IOB_S136_7;
	pin AK14 = IOB_S136_6;
	pin AK29 = IOB_S2_11;
	pin AK30 = IOB_S2_10;
	pin AK31 = GND;
	pin AK32 = VCCIO6;
	pin AK33 = IOB_W9_3;
	pin AK34 = IOB_W18_7;
	pin AK35 = IOB_W5_6;
	pin AK36 = IOB_W13_6;
	pin AK37 = IOB_W18_3;
	pin AK38 = IOB_W13_1;
	pin AK39 = IOB_W18_9;
	pin AK40 = IOB_W18_5;
	pin AK41 = IOB_W18_1;
	pin AK42 = IOB_W22_9;
	pin AL1 = IOB_E13_4;
	pin AL2 = IOB_E13_8;
	pin AL3 = GND;
	pin AL4 = VCCIO3;
	pin AL5 = IOB_E9_0;
	pin AL6 = IOB_E1_2;
	pin AL7 = IOB_E13_7;
	pin AL8 = IOB_E5_7;
	pin AL9 = IOB_S140_3;
	pin AL10 = IOB_S140_2;
	pin AL11 = IOB_S132_7;
	pin AL12 = IOB_S132_6;
	pin AL13 = GND;
	pin AL14 = IOB_S124_7;
	pin AL15 = IOB_S112_7;
	pin AL16 = VCCIO4;
	pin AL17 = IOB_S100_7;
	pin AL18 = IOB_S92_10;
	pin AL19 = GND;
	pin AL20 = IOB_S84_7;
	pin AL21 = IOB_S76_7;
	pin AL22 = IOB_S64_7;
	pin AL23 = IOB_S56_7;
	pin AL24 = GND;
	pin AL25 = IOB_S44_10;
	pin AL26 = IOB_S36_7;
	pin AL27 = VCCIO5;
	pin AL28 = IOB_S18_7;
	pin AL29 = IOB_S14_7;
	pin AL30 = GND;
	pin AL31 = IOB_S10_7;
	pin AL32 = IOB_S10_6;
	pin AL33 = IOB_S2_2;
	pin AL34 = IOB_S2_3;
	pin AL35 = IOB_W5_7;
	pin AL36 = IOB_W13_7;
	pin AL37 = IOB_W1_2;
	pin AL38 = IOB_W9_0;
	pin AL39 = GND;
	pin AL40 = VCCIO6;
	pin AL41 = IOB_W13_8;
	pin AL42 = IOB_W13_4;
	pin AM1 = IOB_E13_5;
	pin AM2 = IOB_E13_9;
	pin AM3 = IOB_E9_5;
	pin AM4 = IOB_E5_0;
	pin AM5 = IOB_E9_1;
	pin AM6 = IOB_E1_3;
	pin AM7 = GND;
	pin AM8 = VCCIO3;
	pin AM9 = IOB_S136_11;
	pin AM10 = IOB_S136_10;
	pin AM11 = IOB_S128_3;
	pin AM12 = IOB_S128_2;
	pin AM13 = VCCIO4;
	pin AM14 = IOB_S124_6;
	pin AM15 = IOB_S112_6;
	pin AM16 = GND;
	pin AM17 = IOB_S100_6;
	pin AM18 = IOB_S92_11;
	pin AM19 = VCCIO4;
	pin AM20 = IOB_S84_6;
	pin AM21 = IOB_S76_6;
	pin AM22 = IOB_S64_6;
	pin AM23 = IOB_S56_6;
	pin AM24 = VCCIO5;
	pin AM25 = IOB_S44_11;
	pin AM26 = IOB_S36_6;
	pin AM27 = GND;
	pin AM28 = IOB_S18_6;
	pin AM29 = IOB_S14_6;
	pin AM30 = VCCIO5;
	pin AM31 = IOB_S14_2;
	pin AM32 = IOB_S14_3;
	pin AM33 = IOB_S2_7;
	pin AM34 = IOB_S2_6;
	pin AM35 = VCCIO6;
	pin AM36 = GND;
	pin AM37 = IOB_W1_3;
	pin AM38 = IOB_W9_1;
	pin AM39 = IOB_W5_0;
	pin AM40 = IOB_W9_5;
	pin AM41 = IOB_W13_9;
	pin AM42 = IOB_W13_5;
	pin AN1 = IOB_E9_8;
	pin AN2 = IOB_E5_4;
	pin AN3 = IOB_E9_4;
	pin AN4 = IOB_E5_1;
	pin AN5 = IOB_E1_0;
	pin AN6 = IOB_E1_6;
	pin AN7 = IOB_E1_10;
	pin AN8 = IOB_S132_11;
	pin AN9 = IOB_S132_10;
	pin AN10 = IOB_S124_11;
	pin AN11 = IOB_S124_10;
	pin AN12 = IOB_S116_11;
	pin AN13 = IOB_S116_10;
	pin AN14 = IOB_S108_7;
	pin AN15 = IOB_S104_7;
	pin AN16 = IOB_S100_11;
	pin AN17 = IOB_S96_3;
	pin AN18 = IOB_S92_2;
	pin AN19 = IOB_S88_2;
	pin AN20 = IOB_S80_11;
	pin AN21 = IOB_S72_11;
	pin AN22 = IOB_S68_2;
	pin AN23 = IOB_S60_2;
	pin AN24 = IOB_S52_7;
	pin AN25 = IOB_S48_2;
	pin AN26 = IOB_S40_11;
	pin AN27 = IOB_S36_11;
	pin AN28 = IOB_S32_10;
	pin AN29 = IOB_S32_2;
	pin AN30 = IOB_S24_7;
	pin AN31 = IOB_S24_6;
	pin AN32 = IOB_S14_11;
	pin AN33 = IOB_S14_10;
	pin AN34 = IOB_S6_11;
	pin AN35 = IOB_S6_10;
	pin AN36 = IOB_W1_10;
	pin AN37 = IOB_W1_6;
	pin AN38 = IOB_W1_0;
	pin AN39 = IOB_W5_1;
	pin AN40 = IOB_W9_4;
	pin AN41 = IOB_W5_4;
	pin AN42 = IOB_W9_8;
	pin AP1 = IOB_E9_9;
	pin AP2 = IOB_E5_5;
	pin AP3 = VCCIO3;
	pin AP4 = GND;
	pin AP5 = IOB_E1_1;
	pin AP6 = IOB_E1_7;
	pin AP7 = IOB_E1_11;
	pin AP8 = IOB_S128_11;
	pin AP9 = IOB_S128_10;
	pin AP10 = IOB_S120_7;
	pin AP11 = IOB_S120_6;
	pin AP12 = IOB_S112_11;
	pin AP13 = IOB_S112_10;
	pin AP14 = IOB_S108_6;
	pin AP15 = IOB_S104_6;
	pin AP16 = IOB_S100_10;
	pin AP17 = IOB_S96_2;
	pin AP18 = IOB_S92_3;
	pin AP19 = IOB_S88_3;
	pin AP20 = IOB_S80_10;
	pin AP21 = IOB_S72_10;
	pin AP22 = IOB_S68_3;
	pin AP23 = IOB_S60_3;
	pin AP24 = IOB_S52_6;
	pin AP25 = IOB_S48_3;
	pin AP26 = IOB_S40_10;
	pin AP27 = IOB_S36_10;
	pin AP28 = IOB_S32_11;
	pin AP29 = IOB_S32_3;
	pin AP30 = IOB_S24_11;
	pin AP31 = IOB_S24_10;
	pin AP32 = IOB_S24_3;
	pin AP33 = IOB_S24_2;
	pin AP34 = IOB_S10_2;
	pin AP35 = IOB_S10_3;
	pin AP36 = IOB_W1_11;
	pin AP37 = IOB_W1_7;
	pin AP38 = IOB_W1_1;
	pin AP39 = VCCIO6;
	pin AP40 = GND;
	pin AP41 = IOB_W5_5;
	pin AP42 = IOB_W9_9;
	pin AR1 = IOB_E5_8;
	pin AR2 = IOB_E1_4;
	pin AR3 = IOB_E1_9;
	pin AR4 = IOB_E1_8;
	pin AR5 = IOB_S132_3;
	pin AR6 = IOB_S132_2;
	pin AR7 = VCCIO3;
	pin AR8 = GND;
	pin AR9 = IOB_S120_11;
	pin AR10 = IOB_S120_10;
	pin AR11 = VCCIO4;
	pin AR12 = IOB_S108_3;
	pin AR13 = IOB_S108_2;
	pin AR14 = GND;
	pin AR15 = IOB_S96_11;
	pin AR16 = IOB_S96_10;
	pin AR17 = VCCIO4;
	pin AR18 = IOB_S88_11;
	pin AR19 = IOB_S88_10;
	pin AR20 = GND;
	pin AR21 = IOB_S72_2;
	pin AR22 = IOB_S68_11;
	pin AR23 = GND;
	pin AR24 = IOB_S52_3;
	pin AR25 = IOB_S52_2;
	pin AR26 = VCCIO5;
	pin AR27 = IOB_S40_7;
	pin AR28 = IOB_S40_6;
	pin AR29 = GND;
	pin AR30 = IOB_S32_7;
	pin AR31 = IOB_S32_6;
	pin AR32 = VCCIO5;
	pin AR33 = IOB_S18_11;
	pin AR34 = IOB_S18_10;
	pin AR35 = GND;
	pin AR36 = VCCIO6;
	pin AR37 = IOB_S6_2;
	pin AR38 = IOB_S6_3;
	pin AR39 = IOB_W1_8;
	pin AR40 = IOB_W1_9;
	pin AR41 = IOB_W1_4;
	pin AR42 = IOB_W5_8;
	pin AT1 = IOB_E5_9;
	pin AT2 = IOB_E1_5;
	pin AT3 = PROBE_VCC;
	pin AT4 = IOB_S128_7;
	pin AT5 = IOB_S128_6;
	pin AT6 = IOB_S124_3;
	pin AT7 = IOB_S124_2;
	pin AT8 = VCCIO4;
	pin AT9 = IOB_S120_3;
	pin AT10 = IOB_S120_2;
	pin AT11 = GND;
	pin AT12 = IOB_S104_11;
	pin AT13 = IOB_S104_10;
	pin AT14 = VCCIO4;
	pin AT15 = IOB_S96_7;
	pin AT16 = IOB_S96_6;
	pin AT17 = GND;
	pin AT18 = IOB_S88_7;
	pin AT19 = IOB_S88_6;
	pin AT20 = VCCIO4;
	pin AT21 = IOB_S72_3;
	pin AT22 = IOB_S68_10;
	pin AT23 = VCCIO5;
	pin AT24 = IOB_S48_7;
	pin AT25 = IOB_S48_6;
	pin AT26 = GND;
	pin AT27 = IOB_S44_7;
	pin AT28 = IOB_S44_6;
	pin AT29 = VCCIO5;
	pin AT30 = IOB_S36_2;
	pin AT31 = IOB_S36_3;
	pin AT32 = GND;
	pin AT33 = IOB_S22_2;
	pin AT34 = IOB_S22_3;
	pin AT35 = VCCIO5;
	pin AT36 = IOB_S18_3;
	pin AT37 = IOB_S18_2;
	pin AT38 = IOB_S10_11;
	pin AT39 = IOB_S10_10;
	pin AT40 = XRES;
	pin AT41 = IOB_W1_5;
	pin AT42 = IOB_W5_9;
	pin AU1 = IOB_S140_1;
	pin AU2 = PROBE_GND;
	pin AU3 = GND;
	pin AU4 = VCCIO3;
	pin AU5 = IOB_S132_4;
	pin AU6 = IOB_S116_7;
	pin AU7 = IOB_S116_6;
	pin AU8 = IOB_S116_3;
	pin AU9 = IOB_S116_2;
	pin AU10 = IOB_S108_11;
	pin AU11 = IOB_S108_10;
	pin AU12 = IOB_S104_3;
	pin AU13 = IOB_S104_2;
	pin AU14 = IOB_S100_3;
	pin AU15 = IOB_S100_2;
	pin AU16 = IOB_S92_7;
	pin AU17 = IOB_S92_6;
	pin AU18 = IOB_S84_11;
	pin AU19 = IOB_S84_10;
	pin AU20 = IOB_S80_3;
	pin AU21 = IOB_S80_2;
	pin AU22 = IOB_S60_11;
	pin AU23 = IOB_S60_10;
	pin AU24 = IOB_S56_2;
	pin AU25 = IOB_S56_3;
	pin AU26 = IOB_S52_11;
	pin AU27 = IOB_S52_10;
	pin AU28 = IOB_S48_11;
	pin AU29 = IOB_S48_10;
	pin AU30 = IOB_S44_2;
	pin AU31 = IOB_S44_3;
	pin AU32 = IOB_S40_2;
	pin AU33 = IOB_S40_3;
	pin AU34 = IOB_S28_11;
	pin AU35 = IOB_S28_10;
	pin AU36 = IOB_S28_2;
	pin AU37 = IOB_S28_3;
	pin AU38 = IOB_S2_4;
	pin AU39 = GND;
	pin AU40 = VCCIO6;
	pin AU41 = TEMP_SENSE;
	pin AU42 = IOB_S2_0;
	pin AV1 = IOB_S140_0;
	pin AV2 = IOB_S136_8;
	pin AV3 = IOB_S132_8;
	pin AV4 = IOB_S132_9;
	pin AV5 = IOB_S132_5;
	pin AV6 = IOB_S128_1;
	pin AV7 = IOB_S128_0;
	pin AV8 = IOB_S120_1;
	pin AV9 = IOB_S120_0;
	pin AV10 = IOB_S112_9;
	pin AV11 = IOB_S112_8;
	pin AV12 = IOB_S104_9;
	pin AV13 = IOB_S104_8;
	pin AV14 = IOB_S96_9;
	pin AV15 = IOB_S96_8;
	pin AV16 = IOB_S92_9;
	pin AV17 = IOB_S92_8;
	pin AV18 = IOB_S88_1;
	pin AV19 = IOB_S88_0;
	pin AV20 = IOB_S76_5;
	pin AV21 = IOB_S76_4;
	pin AV22 = IOB_S64_5;
	pin AV23 = IOB_S64_4;
	pin AV24 = IOB_S52_9;
	pin AV25 = IOB_S52_8;
	pin AV26 = IOB_S44_5;
	pin AV27 = IOB_S44_4;
	pin AV28 = IOB_S40_9;
	pin AV29 = IOB_S40_8;
	pin AV30 = IOB_S32_9;
	pin AV31 = IOB_S32_8;
	pin AV32 = IOB_S28_1;
	pin AV33 = IOB_S28_0;
	pin AV34 = IOB_S22_1;
	pin AV35 = IOB_S22_0;
	pin AV36 = IOB_S14_1;
	pin AV37 = IOB_S14_0;
	pin AV38 = IOB_S2_5;
	pin AV39 = IOB_S6_9;
	pin AV40 = IOB_S6_8;
	pin AV41 = IOB_S2_8;
	pin AV42 = IOB_S2_1;
	pin AW1 = IOB_S136_4;
	pin AW2 = IOB_S136_9;
	pin AW3 = IOB_S132_1;
	pin AW4 = IOB_S128_5;
	pin AW5 = IOB_S128_4;
	pin AW6 = GND;
	pin AW7 = IOB_S120_5;
	pin AW8 = IOB_S120_4;
	pin AW9 = VCCIO4;
	pin AW10 = IOB_S112_1;
	pin AW11 = IOB_S112_0;
	pin AW12 = GND;
	pin AW13 = IOB_S100_9;
	pin AW14 = IOB_S100_8;
	pin AW15 = VCCIO4;
	pin AW16 = IOB_S92_5;
	pin AW17 = IOB_S92_4;
	pin AW18 = GND;
	pin AW19 = IOB_S80_9;
	pin AW20 = IOB_S80_8;
	pin AW21 = VCCIO4;
	pin AW22 = GND;
	pin AW23 = IOB_S60_1;
	pin AW24 = IOB_S60_0;
	pin AW25 = VCCIO5;
	pin AW26 = IOB_S48_9;
	pin AW27 = IOB_S48_8;
	pin AW28 = GND;
	pin AW29 = IOB_S36_9;
	pin AW30 = IOB_S36_8;
	pin AW31 = VCCIO5;
	pin AW32 = IOB_S28_9;
	pin AW33 = IOB_S28_8;
	pin AW34 = GND;
	pin AW35 = IOB_S18_5;
	pin AW36 = IOB_S18_4;
	pin AW37 = VCCIO5;
	pin AW38 = IOB_S10_5;
	pin AW39 = IOB_S10_4;
	pin AW40 = IOB_S10_0;
	pin AW41 = IOB_S2_9;
	pin AW42 = IOB_S6_0;
	pin AY1 = IOB_S136_5;
	pin AY2 = IOB_S128_8;
	pin AY3 = IOB_S132_0;
	pin AY4 = IOB_S124_9;
	pin AY5 = IOB_S124_8;
	pin AY6 = VCCIO4;
	pin AY7 = IOB_S116_5;
	pin AY8 = IOB_S116_4;
	pin AY9 = GND;
	pin AY10 = IOB_S108_5;
	pin AY11 = IOB_S108_4;
	pin AY12 = VCCIO4;
	pin AY13 = IOB_S100_1;
	pin AY14 = IOB_S100_0;
	pin AY15 = GND;
	pin AY16 = IOB_S92_1;
	pin AY17 = IOB_S92_0;
	pin AY18 = VCCIO4;
	pin AY19 = IOB_S80_1;
	pin AY20 = IOB_S80_0;
	pin AY21 = GND;
	pin AY22 = VCCIO5;
	pin AY23 = IOB_S60_8;
	pin AY24 = IOB_S60_9;
	pin AY25 = GND;
	pin AY26 = IOB_S48_5;
	pin AY27 = IOB_S48_4;
	pin AY28 = VCCIO5;
	pin AY29 = IOB_S44_1;
	pin AY30 = IOB_S44_0;
	pin AY31 = GND;
	pin AY32 = IOB_S32_5;
	pin AY33 = IOB_S32_4;
	pin AY34 = VCCIO5;
	pin AY35 = IOB_S24_5;
	pin AY36 = IOB_S24_4;
	pin AY37 = GND;
	pin AY38 = IOB_S14_9;
	pin AY39 = IOB_S14_8;
	pin AY40 = IOB_S10_1;
	pin AY41 = IOB_S10_8;
	pin AY42 = IOB_S6_1;
	pin BA1 = GND;
	pin BA2 = IOB_S128_9;
	pin BA3 = IOB_S124_5;
	pin BA4 = IOB_S124_1;
	pin BA5 = IOB_S124_0;
	pin BA6 = IOB_S116_9;
	pin BA7 = IOB_S116_8;
	pin BA8 = IOB_S112_5;
	pin BA9 = IOB_S112_4;
	pin BA10 = IOB_S108_1;
	pin BA11 = IOB_S108_0;
	pin BA12 = IOB_S104_1;
	pin BA13 = IOB_S104_0;
	pin BA14 = IOB_S96_5;
	pin BA15 = IOB_S96_4;
	pin BA16 = IOB_S88_9;
	pin BA17 = IOB_S88_8;
	pin BA18 = IOB_S84_9;
	pin BA19 = IOB_S84_8;
	pin BA20 = IOB_S72_9;
	pin BA21 = IOB_S72_8;
	pin BA22 = IOB_S68_1;
	pin BA23 = IOB_S68_0;
	pin BA24 = IOB_S56_1;
	pin BA25 = IOB_S56_0;
	pin BA26 = IOB_S52_5;
	pin BA27 = IOB_S52_4;
	pin BA28 = IOB_S44_9;
	pin BA29 = IOB_S44_8;
	pin BA30 = IOB_S40_1;
	pin BA31 = IOB_S40_0;
	pin BA32 = IOB_S36_1;
	pin BA33 = IOB_S36_0;
	pin BA34 = IOB_S28_5;
	pin BA35 = IOB_S28_4;
	pin BA36 = IOB_S24_1;
	pin BA37 = IOB_S24_0;
	pin BA38 = IOB_S18_1;
	pin BA39 = IOB_S18_0;
	pin BA40 = IOB_S14_4;
	pin BA41 = IOB_S10_9;
	pin BA42 = GND;
	pin BB2 = GND;
	pin BB3 = IOB_S124_4;
	pin BB4 = IOB_S120_9;
	pin BB5 = IOB_S120_8;
	pin BB6 = IOB_S116_1;
	pin BB7 = IOB_S116_0;
	pin BB8 = IOB_S108_9;
	pin BB9 = IOB_S108_8;
	pin BB10 = IOB_S104_5;
	pin BB11 = IOB_S104_4;
	pin BB12 = IOB_S100_5;
	pin BB13 = IOB_S100_4;
	pin BB14 = IOB_S96_1;
	pin BB15 = IOB_S96_0;
	pin BB16 = IOB_S88_5;
	pin BB17 = IOB_S88_4;
	pin BB18 = IOB_S84_5;
	pin BB19 = IOB_S84_4;
	pin BB20 = IOB_S72_1;
	pin BB21 = IOB_S72_0;
	pin BB22 = IOB_S68_9;
	pin BB23 = IOB_S68_8;
	pin BB24 = IOB_S56_4;
	pin BB25 = IOB_S56_5;
	pin BB26 = IOB_S52_1;
	pin BB27 = IOB_S52_0;
	pin BB28 = IOB_S48_1;
	pin BB29 = IOB_S48_0;
	pin BB30 = IOB_S40_5;
	pin BB31 = IOB_S40_4;
	pin BB32 = IOB_S36_5;
	pin BB33 = IOB_S36_4;
	pin BB34 = IOB_S32_1;
	pin BB35 = IOB_S32_0;
	pin BB36 = IOB_S24_9;
	pin BB37 = IOB_S24_8;
	pin BB38 = IOB_S18_8;
	pin BB39 = IOB_S18_9;
	pin BB40 = IOB_S14_5;
	pin BB41 = GND;
}

device LFSC3GA15E {
	chip CHIP0;
	bond FPBGA256 = BOND0;
	bond FPBGA900 = BOND1;
	speed 5;
	speed 6;
	speed 7;
	combo FPBGA256 5;
	combo FPBGA256 6;
	combo FPBGA256 7;
	combo FPBGA900 5;
	combo FPBGA900 6;
	combo FPBGA900 7;
}

device LFSCM3GA15EP1 {
	chip CHIP0;
	bond FPBGA256 = BOND0;
	bond FPBGA900 = BOND1;
	speed 5;
	speed 6;
	speed 7;
	combo FPBGA256 5;
	combo FPBGA256 6;
	combo FPBGA256 7;
	combo FPBGA900 5;
	combo FPBGA900 6;
	combo FPBGA900 7;
}

device LFSC3GA25E {
	chip CHIP1;
	bond FPBGA900 = BOND2;
	bond FFBGA1020 = BOND3;
	bond FFABGA1020 = BOND3;
	bond FCBGA1152 = BOND4;
	speed 5;
	speed 6;
	speed 7;
	combo FPBGA900 5;
	combo FPBGA900 6;
	combo FPBGA900 7;
	combo FFBGA1020 5;
	combo FFBGA1020 6;
	combo FFBGA1020 7;
	combo FFABGA1020 5;
	combo FFABGA1020 6;
	combo FFABGA1020 7;
	combo FCBGA1152 5;
	combo FCBGA1152 6;
	combo FCBGA1152 7;
}

device LFSCM3GA25EP1 {
	chip CHIP1;
	bond FPBGA900 = BOND2;
	bond FFBGA1020 = BOND3;
	bond FFABGA1020 = BOND3;
	bond FCBGA1152 = BOND4;
	speed 5;
	speed 6;
	speed 7;
	combo FPBGA900 5;
	combo FPBGA900 6;
	combo FPBGA900 7;
	combo FFBGA1020 5;
	combo FFBGA1020 6;
	combo FFBGA1020 7;
	combo FFABGA1020 5;
	combo FFABGA1020 6;
	combo FFABGA1020 7;
	combo FCBGA1152 5;
	combo FCBGA1152 6;
	combo FCBGA1152 7;
}

device LFSC3GA40E {
	chip CHIP2;
	bond FFBGA1020 = BOND5;
	bond FFABGA1020 = BOND5;
	bond FCBGA1152 = BOND6;
	bond FFBGA1152 = BOND6;
	speed 5;
	speed 6;
	speed 7;
	combo FFBGA1020 5;
	combo FFBGA1020 6;
	combo FFBGA1020 7;
	combo FFABGA1020 5;
	combo FFABGA1020 6;
	combo FFABGA1020 7;
	combo FCBGA1152 5;
	combo FCBGA1152 6;
	combo FCBGA1152 7;
	combo FFBGA1152 5;
	combo FFBGA1152 6;
	combo FFBGA1152 7;
}

device LFSCM3GA40EP1 {
	chip CHIP2;
	bond FFBGA1020 = BOND5;
	bond FFABGA1020 = BOND5;
	bond FCBGA1152 = BOND6;
	bond FFBGA1152 = BOND6;
	speed 5;
	speed 6;
	speed 7;
	combo FFBGA1020 5;
	combo FFBGA1020 6;
	combo FFBGA1020 7;
	combo FFABGA1020 5;
	combo FFABGA1020 6;
	combo FFABGA1020 7;
	combo FCBGA1152 5;
	combo FCBGA1152 6;
	combo FCBGA1152 7;
	combo FFBGA1152 5;
	combo FFBGA1152 6;
	combo FFBGA1152 7;
}

device LFSC3GA80E {
	chip CHIP3;
	bond FFBGA1020 = BOND7;
	bond FCBGA1152 = BOND8;
	bond FFBGA1152 = BOND8;
	bond FCBGA1704 = BOND9;
	bond FFBGA1704 = BOND9;
	speed 5;
	speed 6;
	speed 7;
	combo FFBGA1020 5;
	combo FFBGA1020 6;
	combo FFBGA1020 7;
	combo FCBGA1152 5;
	combo FCBGA1152 6;
	combo FCBGA1152 7;
	combo FFBGA1152 5;
	combo FFBGA1152 6;
	combo FFBGA1152 7;
	combo FCBGA1704 5;
	combo FCBGA1704 6;
	combo FCBGA1704 7;
	combo FFBGA1704 5;
	combo FFBGA1704 6;
	combo FFBGA1704 7;
}

device LFSCM3GA80EP1 {
	chip CHIP3;
	bond FFBGA1020 = BOND7;
	bond FCBGA1152 = BOND8;
	bond FFBGA1152 = BOND8;
	bond FCBGA1704 = BOND9;
	bond FFBGA1704 = BOND9;
	speed 5;
	speed 6;
	speed 7;
	combo FFBGA1020 5;
	combo FFBGA1020 6;
	combo FFBGA1020 7;
	combo FCBGA1152 5;
	combo FCBGA1152 6;
	combo FCBGA1152 7;
	combo FFBGA1152 5;
	combo FFBGA1152 6;
	combo FFBGA1152 7;
	combo FCBGA1704 5;
	combo FCBGA1704 6;
	combo FCBGA1704 7;
	combo FFBGA1704 5;
	combo FFBGA1704 6;
	combo FFBGA1704 7;
}

device LFSC3GA115E {
	chip CHIP4;
	bond FCBGA1152 = BOND10;
	bond FFBGA1152 = BOND10;
	bond FCBGA1704 = BOND11;
	bond FFBGA1704 = BOND11;
	speed 5;
	speed 6;
	speed 7;
	combo FCBGA1152 5;
	combo FCBGA1152 6;
	combo FCBGA1152 7;
	combo FFBGA1152 5;
	combo FFBGA1152 6;
	combo FFBGA1152 7;
	combo FCBGA1704 5;
	combo FCBGA1704 6;
	combo FCBGA1704 7;
	combo FFBGA1704 5;
	combo FFBGA1704 6;
	combo FFBGA1704 7;
}

device LFSCM3GA115EP1 {
	chip CHIP4;
	bond FCBGA1152 = BOND10;
	bond FFBGA1152 = BOND10;
	bond FCBGA1704 = BOND11;
	bond FFBGA1704 = BOND11;
	speed 5;
	speed 6;
	speed 7;
	combo FCBGA1152 5;
	combo FCBGA1152 6;
	combo FCBGA1152 7;
	combo FFBGA1152 5;
	combo FFBGA1152 6;
	combo FFBGA1152 7;
	combo FCBGA1704 5;
	combo FCBGA1704 6;
	combo FCBGA1704 7;
	combo FFBGA1704 5;
	combo FFBGA1704 6;
	combo FFBGA1704 7;
}

intdb {
	region_slot PCLK0;
	region_slot PCLK1;
	region_slot PCLK2;
	region_slot PCLK3;
	region_slot SCLK0;
	region_slot SCLK1;
	region_slot SCLK2;
	region_slot SCLK3;
	region_slot VSDCLK;
	wire TIE0: tie 0;
	wire TIE1: tie 1;
	wire X0_W0: mux;
	wire X0_W1: mux;
	wire X0_E0: mux;
	wire X0_E1: mux;
	wire X0_S0: mux;
	wire X0_S1: mux;
	wire X0_N0: mux;
	wire X0_N1: mux;
	wire X1_W0_0: mux;
	wire X1_W0_1: branch E;
	wire X1_W1_0: mux;
	wire X1_W1_1: branch E;
	wire X1_W4_0: mux;
	wire X1_W4_1: branch E;
	wire X1_W5_0: mux;
	wire X1_W5_1: branch E;
	wire X1_W6_0: mux;
	wire X1_W6_1: branch E;
	wire X1_W7_0: mux;
	wire X1_W7_1: branch E;
	wire X1_E0_0: mux;
	wire X1_E0_1: branch W;
	wire X1_E1_0: mux;
	wire X1_E1_1: branch W;
	wire X1_E4_0: mux;
	wire X1_E4_1: branch W;
	wire X1_E5_0: mux;
	wire X1_E5_1: branch W;
	wire X1_E6_0: mux;
	wire X1_E6_1: branch W;
	wire X1_E7_0: mux;
	wire X1_E7_1: branch W;
	wire X1_S0_0: mux;
	wire X1_S0_1: branch N;
	wire X1_S1_0: mux;
	wire X1_S1_1: branch N;
	wire X1_S4_0: mux;
	wire X1_S4_1: branch N;
	wire X1_S5_0: mux;
	wire X1_S5_1: branch N;
	wire X1_S6_0: mux;
	wire X1_S6_1: branch N;
	wire X1_S7_0: mux;
	wire X1_S7_1: branch N;
	wire X1_N0_0: mux;
	wire X1_N0_1: branch S;
	wire X1_N1_0: mux;
	wire X1_N1_1: branch S;
	wire X1_N4_0: mux;
	wire X1_N4_1: branch S;
	wire X1_N5_0: mux;
	wire X1_N5_1: branch S;
	wire X1_N6_0: mux;
	wire X1_N6_1: branch S;
	wire X1_N7_0: mux;
	wire X1_N7_1: branch S;
	wire X2_W0_0: mux;
	wire X2_W0_1: branch E;
	wire X2_W0_2: branch E;
	wire X2_W1_0: mux;
	wire X2_W1_1: branch E;
	wire X2_W1_2: branch E;
	wire X2_W2_0: mux;
	wire X2_W2_1: branch E;
	wire X2_W2_2: branch E;
	wire X2_W3_0: mux;
	wire X2_W3_1: branch E;
	wire X2_W3_2: branch E;
	wire X2_W4_0: mux;
	wire X2_W4_1: branch E;
	wire X2_W4_2: branch E;
	wire X2_W5_0: mux;
	wire X2_W5_1: branch E;
	wire X2_W5_2: branch E;
	wire X2_W6_0: mux;
	wire X2_W6_1: branch E;
	wire X2_W6_2: branch E;
	wire X2_W7_0: mux;
	wire X2_W7_1: branch E;
	wire X2_W7_2: branch E;
	wire X2_E0_0: mux;
	wire X2_E0_1: branch W;
	wire X2_E0_2: branch W;
	wire X2_E1_0: mux;
	wire X2_E1_1: branch W;
	wire X2_E1_2: branch W;
	wire X2_E2_0: mux;
	wire X2_E2_1: branch W;
	wire X2_E2_2: branch W;
	wire X2_E3_0: mux;
	wire X2_E3_1: branch W;
	wire X2_E3_2: branch W;
	wire X2_E4_0: mux;
	wire X2_E4_1: branch W;
	wire X2_E4_2: branch W;
	wire X2_E5_0: mux;
	wire X2_E5_1: branch W;
	wire X2_E5_2: branch W;
	wire X2_E6_0: mux;
	wire X2_E6_1: branch W;
	wire X2_E6_2: branch W;
	wire X2_E7_0: mux;
	wire X2_E7_1: branch W;
	wire X2_E7_2: branch W;
	wire X2_S0_0: mux;
	wire X2_S0_1: branch N;
	wire X2_S0_2: branch N;
	wire X2_S1_0: mux;
	wire X2_S1_1: branch N;
	wire X2_S1_2: branch N;
	wire X2_S2_0: mux;
	wire X2_S2_1: branch N;
	wire X2_S2_2: branch N;
	wire X2_S3_0: mux;
	wire X2_S3_1: branch N;
	wire X2_S3_2: branch N;
	wire X2_S4_0: mux;
	wire X2_S4_1: branch N;
	wire X2_S4_2: branch N;
	wire X2_S5_0: mux;
	wire X2_S5_1: branch N;
	wire X2_S5_2: branch N;
	wire X2_S6_0: mux;
	wire X2_S6_1: branch N;
	wire X2_S6_2: branch N;
	wire X2_S7_0: mux;
	wire X2_S7_1: branch N;
	wire X2_S7_2: branch N;
	wire X2_N0_0: mux;
	wire X2_N0_1: branch S;
	wire X2_N0_2: branch S;
	wire X2_N1_0: mux;
	wire X2_N1_1: branch S;
	wire X2_N1_2: branch S;
	wire X2_N2_0: mux;
	wire X2_N2_1: branch S;
	wire X2_N2_2: branch S;
	wire X2_N3_0: mux;
	wire X2_N3_1: branch S;
	wire X2_N3_2: branch S;
	wire X2_N4_0: mux;
	wire X2_N4_1: branch S;
	wire X2_N4_2: branch S;
	wire X2_N5_0: mux;
	wire X2_N5_1: branch S;
	wire X2_N5_2: branch S;
	wire X2_N6_0: mux;
	wire X2_N6_1: branch S;
	wire X2_N6_2: branch S;
	wire X2_N7_0: mux;
	wire X2_N7_1: branch S;
	wire X2_N7_2: branch S;
	wire X6_W0_0: mux;
	wire X6_W0_1: branch E;
	wire X6_W0_2: branch E;
	wire X6_W0_3: branch E;
	wire X6_W0_4: branch E;
	wire X6_W0_5: branch E;
	wire X6_W0_6: branch E;
	wire X6_W1_0: mux;
	wire X6_W1_1: branch E;
	wire X6_W1_2: branch E;
	wire X6_W1_3: branch E;
	wire X6_W1_4: branch E;
	wire X6_W1_5: branch E;
	wire X6_W1_6: branch E;
	wire X6_W2_0: mux;
	wire X6_W2_1: branch E;
	wire X6_W2_2: branch E;
	wire X6_W2_3: branch E;
	wire X6_W2_4: branch E;
	wire X6_W2_5: branch E;
	wire X6_W2_6: branch E;
	wire X6_W3_0: mux;
	wire X6_W3_1: branch E;
	wire X6_W3_2: branch E;
	wire X6_W3_3: branch E;
	wire X6_W3_4: branch E;
	wire X6_W3_5: branch E;
	wire X6_W3_6: branch E;
	wire X6_W4_0: mux;
	wire X6_W4_1: branch E;
	wire X6_W4_2: branch E;
	wire X6_W4_3: branch E;
	wire X6_W4_4: branch E;
	wire X6_W4_5: branch E;
	wire X6_W4_6: branch E;
	wire X6_W5_0: mux;
	wire X6_W5_1: branch E;
	wire X6_W5_2: branch E;
	wire X6_W5_3: branch E;
	wire X6_W5_4: branch E;
	wire X6_W5_5: branch E;
	wire X6_W5_6: branch E;
	wire X6_W6_0: mux;
	wire X6_W6_1: branch E;
	wire X6_W6_2: branch E;
	wire X6_W6_3: branch E;
	wire X6_W6_4: branch E;
	wire X6_W6_5: branch E;
	wire X6_W6_6: branch E;
	wire X6_W7_0: mux;
	wire X6_W7_1: branch E;
	wire X6_W7_2: branch E;
	wire X6_W7_3: branch E;
	wire X6_W7_4: branch E;
	wire X6_W7_5: branch E;
	wire X6_W7_6: branch E;
	wire X6_E0_0: mux;
	wire X6_E0_1: branch W;
	wire X6_E0_2: branch W;
	wire X6_E0_3: branch W;
	wire X6_E0_4: branch W;
	wire X6_E0_5: branch W;
	wire X6_E0_6: branch W;
	wire X6_E1_0: mux;
	wire X6_E1_1: branch W;
	wire X6_E1_2: branch W;
	wire X6_E1_3: branch W;
	wire X6_E1_4: branch W;
	wire X6_E1_5: branch W;
	wire X6_E1_6: branch W;
	wire X6_E2_0: mux;
	wire X6_E2_1: branch W;
	wire X6_E2_2: branch W;
	wire X6_E2_3: branch W;
	wire X6_E2_4: branch W;
	wire X6_E2_5: branch W;
	wire X6_E2_6: branch W;
	wire X6_E3_0: mux;
	wire X6_E3_1: branch W;
	wire X6_E3_2: branch W;
	wire X6_E3_3: branch W;
	wire X6_E3_4: branch W;
	wire X6_E3_5: branch W;
	wire X6_E3_6: branch W;
	wire X6_E4_0: mux;
	wire X6_E4_1: branch W;
	wire X6_E4_2: branch W;
	wire X6_E4_3: branch W;
	wire X6_E4_4: branch W;
	wire X6_E4_5: branch W;
	wire X6_E4_6: branch W;
	wire X6_E5_0: mux;
	wire X6_E5_1: branch W;
	wire X6_E5_2: branch W;
	wire X6_E5_3: branch W;
	wire X6_E5_4: branch W;
	wire X6_E5_5: branch W;
	wire X6_E5_6: branch W;
	wire X6_E6_0: mux;
	wire X6_E6_1: branch W;
	wire X6_E6_2: branch W;
	wire X6_E6_3: branch W;
	wire X6_E6_4: branch W;
	wire X6_E6_5: branch W;
	wire X6_E6_6: branch W;
	wire X6_E7_0: mux;
	wire X6_E7_1: branch W;
	wire X6_E7_2: branch W;
	wire X6_E7_3: branch W;
	wire X6_E7_4: branch W;
	wire X6_E7_5: branch W;
	wire X6_E7_6: branch W;
	wire X6_S0_0: mux;
	wire X6_S0_1: branch N;
	wire X6_S0_2: branch N;
	wire X6_S0_3: branch N;
	wire X6_S0_4: branch N;
	wire X6_S0_5: branch N;
	wire X6_S0_6: branch N;
	wire X6_S1_0: mux;
	wire X6_S1_1: branch N;
	wire X6_S1_2: branch N;
	wire X6_S1_3: branch N;
	wire X6_S1_4: branch N;
	wire X6_S1_5: branch N;
	wire X6_S1_6: branch N;
	wire X6_S2_0: mux;
	wire X6_S2_1: branch N;
	wire X6_S2_2: branch N;
	wire X6_S2_3: branch N;
	wire X6_S2_4: branch N;
	wire X6_S2_5: branch N;
	wire X6_S2_6: branch N;
	wire X6_S3_0: mux;
	wire X6_S3_1: branch N;
	wire X6_S3_2: branch N;
	wire X6_S3_3: branch N;
	wire X6_S3_4: branch N;
	wire X6_S3_5: branch N;
	wire X6_S3_6: branch N;
	wire X6_S4_0: mux;
	wire X6_S4_1: branch N;
	wire X6_S4_2: branch N;
	wire X6_S4_3: branch N;
	wire X6_S4_4: branch N;
	wire X6_S4_5: branch N;
	wire X6_S4_6: branch N;
	wire X6_S5_0: mux;
	wire X6_S5_1: branch N;
	wire X6_S5_2: branch N;
	wire X6_S5_3: branch N;
	wire X6_S5_4: branch N;
	wire X6_S5_5: branch N;
	wire X6_S5_6: branch N;
	wire X6_S6_0: mux;
	wire X6_S6_1: branch N;
	wire X6_S6_2: branch N;
	wire X6_S6_3: branch N;
	wire X6_S6_4: branch N;
	wire X6_S6_5: branch N;
	wire X6_S6_6: branch N;
	wire X6_S7_0: mux;
	wire X6_S7_1: branch N;
	wire X6_S7_2: branch N;
	wire X6_S7_3: branch N;
	wire X6_S7_4: branch N;
	wire X6_S7_5: branch N;
	wire X6_S7_6: branch N;
	wire X6_N0_0: mux;
	wire X6_N0_1: branch S;
	wire X6_N0_2: branch S;
	wire X6_N0_3: branch S;
	wire X6_N0_4: branch S;
	wire X6_N0_5: branch S;
	wire X6_N0_6: branch S;
	wire X6_N1_0: mux;
	wire X6_N1_1: branch S;
	wire X6_N1_2: branch S;
	wire X6_N1_3: branch S;
	wire X6_N1_4: branch S;
	wire X6_N1_5: branch S;
	wire X6_N1_6: branch S;
	wire X6_N2_0: mux;
	wire X6_N2_1: branch S;
	wire X6_N2_2: branch S;
	wire X6_N2_3: branch S;
	wire X6_N2_4: branch S;
	wire X6_N2_5: branch S;
	wire X6_N2_6: branch S;
	wire X6_N3_0: mux;
	wire X6_N3_1: branch S;
	wire X6_N3_2: branch S;
	wire X6_N3_3: branch S;
	wire X6_N3_4: branch S;
	wire X6_N3_5: branch S;
	wire X6_N3_6: branch S;
	wire X6_N4_0: mux;
	wire X6_N4_1: branch S;
	wire X6_N4_2: branch S;
	wire X6_N4_3: branch S;
	wire X6_N4_4: branch S;
	wire X6_N4_5: branch S;
	wire X6_N4_6: branch S;
	wire X6_N5_0: mux;
	wire X6_N5_1: branch S;
	wire X6_N5_2: branch S;
	wire X6_N5_3: branch S;
	wire X6_N5_4: branch S;
	wire X6_N5_5: branch S;
	wire X6_N5_6: branch S;
	wire X6_N6_0: mux;
	wire X6_N6_1: branch S;
	wire X6_N6_2: branch S;
	wire X6_N6_3: branch S;
	wire X6_N6_4: branch S;
	wire X6_N6_5: branch S;
	wire X6_N6_6: branch S;
	wire X6_N7_0: mux;
	wire X6_N7_1: branch S;
	wire X6_N7_2: branch S;
	wire X6_N7_3: branch S;
	wire X6_N7_4: branch S;
	wire X6_N7_5: branch S;
	wire X6_N7_6: branch S;
	wire PCLK0: regional PCLK0;
	wire PCLK1: regional PCLK0;
	wire PCLK2: regional PCLK0;
	wire PCLK3: regional PCLK0;
	wire PCLK4: regional PCLK0;
	wire PCLK5: regional PCLK0;
	wire PCLK6: regional PCLK0;
	wire PCLK7: regional PCLK0;
	wire PCLK8: regional PCLK0;
	wire PCLK9: regional PCLK0;
	wire PCLK10: regional PCLK0;
	wire PCLK11: regional PCLK0;
	wire SCLK0: mux;
	wire SCLK0_W: branch E;
	wire SCLK0_E: branch W;
	wire SCLK1: mux;
	wire SCLK1_W: branch E;
	wire SCLK1_E: branch W;
	wire VSDCLK0: multi_root;
	wire VSDCLK1: multi_branch S;
	wire VSDCLK2: multi_branch S;
	wire VSDCLK3: multi_branch S;
	wire VSDCLK4: multi_branch S;
	wire VSDCLK5: multi_branch S;
	wire VSDCLK6: multi_branch S;
	wire HSDCLK0: multi_branch E;
	wire HSDCLK1: multi_branch E;
	wire HSDCLK2: multi_branch E;
	wire HSDCLK3: multi_root;
	wire HSDCLK4: multi_branch W;
	wire HSDCLK5: multi_branch W;
	wire HSDCLK6: multi_branch W;
	wire IMUX_A0: mux;
	wire IMUX_A1: mux;
	wire IMUX_A2: mux;
	wire IMUX_A3: mux;
	wire IMUX_A4: mux;
	wire IMUX_A5: mux;
	wire IMUX_A6: mux;
	wire IMUX_A7: mux;
	wire IMUX_B0: mux;
	wire IMUX_B1: mux;
	wire IMUX_B2: mux;
	wire IMUX_B3: mux;
	wire IMUX_B4: mux;
	wire IMUX_B5: mux;
	wire IMUX_B6: mux;
	wire IMUX_B7: mux;
	wire IMUX_C0: mux;
	wire IMUX_C1: mux;
	wire IMUX_C2: mux;
	wire IMUX_C3: mux;
	wire IMUX_C4: mux;
	wire IMUX_C5: mux;
	wire IMUX_C6: mux;
	wire IMUX_C7: mux;
	wire IMUX_D0: mux;
	wire IMUX_D1: mux;
	wire IMUX_D2: mux;
	wire IMUX_D3: mux;
	wire IMUX_D4: mux;
	wire IMUX_D5: mux;
	wire IMUX_D6: mux;
	wire IMUX_D7: mux;
	wire IMUX_M0: mux;
	wire IMUX_M1: mux;
	wire IMUX_M2: mux;
	wire IMUX_M3: mux;
	wire IMUX_M4: mux;
	wire IMUX_M5: mux;
	wire IMUX_M6: mux;
	wire IMUX_M7: mux;
	wire IMUX_CLK0: mux;
	wire IMUX_CLK1: mux;
	wire IMUX_CLK2: mux;
	wire IMUX_CLK3: mux;
	wire IMUX_LSR0: mux;
	wire IMUX_LSR1: mux;
	wire IMUX_LSR2: mux;
	wire IMUX_LSR3: mux;
	wire IMUX_CE0: mux;
	wire IMUX_CE1: mux;
	wire IMUX_CE2: mux;
	wire IMUX_CE3: mux;
	wire OUT_F0: bel;
	wire OUT_F1: bel;
	wire OUT_F2: bel;
	wire OUT_F3: bel;
	wire OUT_F4: bel;
	wire OUT_F5: bel;
	wire OUT_F6: bel;
	wire OUT_F7: bel;
	wire OUT_Q0: bel;
	wire OUT_Q1: bel;
	wire OUT_Q2: bel;
	wire OUT_Q3: bel;
	wire OUT_Q4: bel;
	wire OUT_Q5: bel;
	wire OUT_Q6: bel;
	wire OUT_Q7: bel;
	wire OUT_OFX0: bel;
	wire OUT_OFX1: bel;
	wire OUT_OFX2: bel;
	wire OUT_OFX3: bel;
	wire OUT_OFX3_W: branch E;
	wire OUT_OFX4: bel;
	wire OUT_OFX5: bel;
	wire OUT_OFX6: bel;
	wire OUT_OFX7: bel;
	wire OUT_TI0: bel;
	wire OUT_TI1: bel;
	wire OUT_TI2: bel;
	wire OUT_TI3: bel;
	wire OUT_TI4: bel;
	wire OUT_TI5: bel;
	wire OUT_TI6: bel;
	wire OUT_TI7: bel;
	wire OUT_TI8: bel;
	wire OUT_TI9: bel;
	wire OUT_TI10: bel;
	wire OUT_TI11: bel;
	wire IMUX_EBR_DIA0: mux;
	wire IMUX_EBR_DIA1: mux;
	wire IMUX_EBR_DIA2: mux;
	wire IMUX_EBR_DIA3: mux;
	wire IMUX_EBR_DIA4: mux;
	wire IMUX_EBR_DIA5: mux;
	wire IMUX_EBR_DIA6: mux;
	wire IMUX_EBR_DIA7: mux;
	wire IMUX_EBR_DIA8: mux;
	wire IMUX_EBR_DIA9: mux;
	wire IMUX_EBR_DIA10: mux;
	wire IMUX_EBR_DIA11: mux;
	wire IMUX_EBR_DIA12: mux;
	wire IMUX_EBR_DIA13: mux;
	wire IMUX_EBR_DIA14: mux;
	wire IMUX_EBR_DIA15: mux;
	wire IMUX_EBR_DIA16: mux;
	wire IMUX_EBR_DIA17: mux;
	wire IMUX_EBR_DIB0: mux;
	wire IMUX_EBR_DIB1: mux;
	wire IMUX_EBR_DIB2: mux;
	wire IMUX_EBR_DIB3: mux;
	wire IMUX_EBR_DIB4: mux;
	wire IMUX_EBR_DIB5: mux;
	wire IMUX_EBR_DIB6: mux;
	wire IMUX_EBR_DIB7: mux;
	wire IMUX_EBR_DIB8: mux;
	wire IMUX_EBR_DIB9: mux;
	wire IMUX_EBR_DIB10: mux;
	wire IMUX_EBR_DIB11: mux;
	wire IMUX_EBR_DIB12: mux;
	wire IMUX_EBR_DIB13: mux;
	wire IMUX_EBR_DIB14: mux;
	wire IMUX_EBR_DIB15: mux;
	wire IMUX_EBR_DIB16: mux;
	wire IMUX_EBR_DIB17: mux;
	wire IMUX_EBR_ADA3: mux;
	wire IMUX_EBR_ADA4: mux;
	wire IMUX_EBR_ADA5: mux;
	wire IMUX_EBR_ADA6: mux;
	wire IMUX_EBR_ADA7: mux;
	wire IMUX_EBR_ADA8: mux;
	wire IMUX_EBR_ADA9: mux;
	wire IMUX_EBR_ADA10: mux;
	wire IMUX_EBR_ADA11: mux;
	wire IMUX_EBR_ADA12: mux;
	wire IMUX_EBR_ADA13: mux;
	wire IMUX_EBR_ADB3: mux;
	wire IMUX_EBR_ADB4: mux;
	wire IMUX_EBR_ADB5: mux;
	wire IMUX_EBR_ADB6: mux;
	wire IMUX_EBR_ADB7: mux;
	wire IMUX_EBR_ADB8: mux;
	wire IMUX_EBR_ADB9: mux;
	wire IMUX_EBR_ADB10: mux;
	wire IMUX_EBR_ADB11: mux;
	wire IMUX_EBR_ADB12: mux;
	wire IMUX_EBR_ADB13: mux;
	wire IMUX_EBR_CLKA: mux;
	wire IMUX_EBR_CLKB: mux;
	wire IMUX_EBR_RSTA: mux;
	wire IMUX_EBR_RSTB: mux;
	wire IMUX_EBR_CEA: mux;
	wire IMUX_EBR_CEB: mux;
	wire IMUX_EBR_WEA: mux;
	wire IMUX_EBR_WEB: mux;
	wire OUT_EBR_DOA0: bel;
	wire OUT_EBR_DOA1: bel;
	wire OUT_EBR_DOA2: bel;
	wire OUT_EBR_DOA3: bel;
	wire OUT_EBR_DOA4: bel;
	wire OUT_EBR_DOA5: bel;
	wire OUT_EBR_DOA6: bel;
	wire OUT_EBR_DOA7: bel;
	wire OUT_EBR_DOA8: bel;
	wire OUT_EBR_DOA9: bel;
	wire OUT_EBR_DOA10: bel;
	wire OUT_EBR_DOA11: bel;
	wire OUT_EBR_DOA12: bel;
	wire OUT_EBR_DOA13: bel;
	wire OUT_EBR_DOA14: bel;
	wire OUT_EBR_DOA15: bel;
	wire OUT_EBR_DOA16: bel;
	wire OUT_EBR_DOA17: bel;
	wire OUT_EBR_DOB0: bel;
	wire OUT_EBR_DOB1: bel;
	wire OUT_EBR_DOB2: bel;
	wire OUT_EBR_DOB3: bel;
	wire OUT_EBR_DOB4: bel;
	wire OUT_EBR_DOB5: bel;
	wire OUT_EBR_DOB6: bel;
	wire OUT_EBR_DOB7: bel;
	wire OUT_EBR_DOB8: bel;
	wire OUT_EBR_DOB9: bel;
	wire OUT_EBR_DOB10: bel;
	wire OUT_EBR_DOB11: bel;
	wire OUT_EBR_DOB12: bel;
	wire OUT_EBR_DOB13: bel;
	wire OUT_EBR_DOB14: bel;
	wire OUT_EBR_DOB15: bel;
	wire OUT_EBR_DOB16: bel;
	wire OUT_EBR_DOB17: bel;
	wire OUT_EBR_AE: bel;
	wire OUT_EBR_FF: bel;
	wire OUT_EBR_AF: bel;
	wire OUT_EBR_EF: bel;
	wire EBR_W0_0: mux;
	wire EBR_W0_1: branch EBR_E;
	wire EBR_W1_0: mux;
	wire EBR_W1_1: branch EBR_E;
	wire EBR_W2_0: mux;
	wire EBR_W2_1: branch EBR_E;
	wire EBR_W3_0: mux;
	wire EBR_W3_1: branch EBR_E;
	wire EBR_W4_0: mux;
	wire EBR_W4_1: branch EBR_E;
	wire EBR_W5_0: mux;
	wire EBR_W5_1: branch EBR_E;
	wire EBR_W6_0: mux;
	wire EBR_W6_1: branch EBR_E;
	wire EBR_W7_0: mux;
	wire EBR_W7_1: branch EBR_E;
	wire EBR_W8_0: mux;
	wire EBR_W8_1: branch EBR_E;
	wire EBR_W9_0: mux;
	wire EBR_W9_1: branch EBR_E;
	wire EBR_W10_0: mux;
	wire EBR_W10_1: branch EBR_E;
	wire EBR_W11_0: mux;
	wire EBR_W11_1: branch EBR_E;
	wire EBR_W12_0: mux;
	wire EBR_W12_1: branch EBR_E;
	wire EBR_W13_0: mux;
	wire EBR_W13_1: branch EBR_E;
	wire EBR_W14_0: mux;
	wire EBR_W14_1: branch EBR_E;
	wire EBR_W15_0: mux;
	wire EBR_W15_1: branch EBR_E;
	wire EBR_W16_0: mux;
	wire EBR_W16_1: branch EBR_E;
	wire EBR_W17_0: mux;
	wire EBR_W17_1: branch EBR_E;
	wire EBR_W18_0: mux;
	wire EBR_W18_1: branch EBR_E;
	wire EBR_W19_0: mux;
	wire EBR_W19_1: branch EBR_E;
	wire EBR_W20_0: mux;
	wire EBR_W20_1: branch EBR_E;
	wire EBR_W21_0: mux;
	wire EBR_W21_1: branch EBR_E;
	wire EBR_W22_0: mux;
	wire EBR_W22_1: branch EBR_E;
	wire EBR_W23_0: mux;
	wire EBR_W23_1: branch EBR_E;
	wire EBR_W24_0: mux;
	wire EBR_W24_1: branch EBR_E;
	wire EBR_W25_0: mux;
	wire EBR_W25_1: branch EBR_E;
	wire EBR_W26_0: mux;
	wire EBR_W26_1: branch EBR_E;
	wire EBR_W27_0: mux;
	wire EBR_W27_1: branch EBR_E;
	wire EBR_W28_0: mux;
	wire EBR_W28_1: branch EBR_E;
	wire EBR_W29_0: mux;
	wire EBR_W29_1: branch EBR_E;
	wire EBR_W30_0: mux;
	wire EBR_W30_1: branch EBR_E;
	wire EBR_W31_0: mux;
	wire EBR_W31_1: branch EBR_E;
	wire EBR_W32_0: mux;
	wire EBR_W32_1: branch EBR_E;
	wire EBR_W33_0: mux;
	wire EBR_W33_1: branch EBR_E;
	wire EBR_W34_0: mux;
	wire EBR_W34_1: branch EBR_E;
	wire EBR_W35_0: mux;
	wire EBR_W35_1: branch EBR_E;
	wire EBR_W36_0: mux;
	wire EBR_W36_1: branch EBR_E;
	wire EBR_W37_0: mux;
	wire EBR_W37_1: branch EBR_E;
	wire EBR_W38_0: mux;
	wire EBR_W38_1: branch EBR_E;
	wire EBR_W39_0: mux;
	wire EBR_W39_1: branch EBR_E;
	wire EBR_W40_0: mux;
	wire EBR_W40_1: branch EBR_E;
	wire EBR_W41_0: mux;
	wire EBR_W41_1: branch EBR_E;
	wire EBR_W42_0: mux;
	wire EBR_W42_1: branch EBR_E;
	wire EBR_W43_0: mux;
	wire EBR_W43_1: branch EBR_E;
	wire EBR_W44_0: mux;
	wire EBR_W44_1: branch EBR_E;
	wire EBR_W45_0: mux;
	wire EBR_W45_1: branch EBR_E;
	wire EBR_W46_0: mux;
	wire EBR_W46_1: branch EBR_E;
	wire EBR_W47_0: mux;
	wire EBR_W47_1: branch EBR_E;
	wire EBR_W48_0: mux;
	wire EBR_W48_1: branch EBR_E;
	wire EBR_W49_0: mux;
	wire EBR_W49_1: branch EBR_E;
	wire EBR_W50_0: mux;
	wire EBR_W50_1: branch EBR_E;
	wire EBR_W51_0: mux;
	wire EBR_W51_1: branch EBR_E;
	wire EBR_W52_0: mux;
	wire EBR_W52_1: branch EBR_E;
	wire EBR_W53_0: mux;
	wire EBR_W53_1: branch EBR_E;
	wire EBR_W54_0: mux;
	wire EBR_W54_1: branch EBR_E;
	wire EBR_W55_0: mux;
	wire EBR_W55_1: branch EBR_E;
	wire EBR_W56_0: mux;
	wire EBR_W56_1: branch EBR_E;
	wire EBR_W57_0: mux;
	wire EBR_W57_1: branch EBR_E;
	wire EBR_W58_0: mux;
	wire EBR_W58_1: branch EBR_E;
	wire EBR_W59_0: mux;
	wire EBR_W59_1: branch EBR_E;
	wire EBR_W60_0: mux;
	wire EBR_W60_1: branch EBR_E;
	wire EBR_W61_0: mux;
	wire EBR_W61_1: branch EBR_E;
	wire EBR_W62_0: mux;
	wire EBR_W62_1: branch EBR_E;
	wire EBR_W63_0: mux;
	wire EBR_W63_1: branch EBR_E;
	wire EBR_E0_0: mux;
	wire EBR_E0_1: branch EBR_W;
	wire EBR_E1_0: mux;
	wire EBR_E1_1: branch EBR_W;
	wire EBR_E2_0: mux;
	wire EBR_E2_1: branch EBR_W;
	wire EBR_E3_0: mux;
	wire EBR_E3_1: branch EBR_W;
	wire EBR_E4_0: mux;
	wire EBR_E4_1: branch EBR_W;
	wire EBR_E5_0: mux;
	wire EBR_E5_1: branch EBR_W;
	wire EBR_E6_0: mux;
	wire EBR_E6_1: branch EBR_W;
	wire EBR_E7_0: mux;
	wire EBR_E7_1: branch EBR_W;
	wire EBR_E8_0: mux;
	wire EBR_E8_1: branch EBR_W;
	wire EBR_E9_0: mux;
	wire EBR_E9_1: branch EBR_W;
	wire EBR_E10_0: mux;
	wire EBR_E10_1: branch EBR_W;
	wire EBR_E11_0: mux;
	wire EBR_E11_1: branch EBR_W;
	wire EBR_E12_0: mux;
	wire EBR_E12_1: branch EBR_W;
	wire EBR_E13_0: mux;
	wire EBR_E13_1: branch EBR_W;
	wire EBR_E14_0: mux;
	wire EBR_E14_1: branch EBR_W;
	wire EBR_E15_0: mux;
	wire EBR_E15_1: branch EBR_W;
	wire EBR_E16_0: mux;
	wire EBR_E16_1: branch EBR_W;
	wire EBR_E17_0: mux;
	wire EBR_E17_1: branch EBR_W;
	wire EBR_E18_0: mux;
	wire EBR_E18_1: branch EBR_W;
	wire EBR_E19_0: mux;
	wire EBR_E19_1: branch EBR_W;
	wire EBR_E20_0: mux;
	wire EBR_E20_1: branch EBR_W;
	wire EBR_E21_0: mux;
	wire EBR_E21_1: branch EBR_W;
	wire EBR_E22_0: mux;
	wire EBR_E22_1: branch EBR_W;
	wire EBR_E23_0: mux;
	wire EBR_E23_1: branch EBR_W;
	wire EBR_E24_0: mux;
	wire EBR_E24_1: branch EBR_W;
	wire EBR_E25_0: mux;
	wire EBR_E25_1: branch EBR_W;
	wire EBR_E26_0: mux;
	wire EBR_E26_1: branch EBR_W;
	wire EBR_E27_0: mux;
	wire EBR_E27_1: branch EBR_W;
	wire EBR_E28_0: mux;
	wire EBR_E28_1: branch EBR_W;
	wire EBR_E29_0: mux;
	wire EBR_E29_1: branch EBR_W;
	wire EBR_E30_0: mux;
	wire EBR_E30_1: branch EBR_W;
	wire EBR_E31_0: mux;
	wire EBR_E31_1: branch EBR_W;
	wire EBR_E32_0: mux;
	wire EBR_E32_1: branch EBR_W;
	wire EBR_E33_0: mux;
	wire EBR_E33_1: branch EBR_W;
	wire EBR_E34_0: mux;
	wire EBR_E34_1: branch EBR_W;
	wire EBR_E35_0: mux;
	wire EBR_E35_1: branch EBR_W;
	wire EBR_E36_0: mux;
	wire EBR_E36_1: branch EBR_W;
	wire EBR_E37_0: mux;
	wire EBR_E37_1: branch EBR_W;
	wire EBR_E38_0: mux;
	wire EBR_E38_1: branch EBR_W;
	wire EBR_E39_0: mux;
	wire EBR_E39_1: branch EBR_W;
	wire EBR_E40_0: mux;
	wire EBR_E40_1: branch EBR_W;
	wire EBR_E41_0: mux;
	wire EBR_E41_1: branch EBR_W;
	wire EBR_E42_0: mux;
	wire EBR_E42_1: branch EBR_W;
	wire EBR_E43_0: mux;
	wire EBR_E43_1: branch EBR_W;
	wire EBR_E44_0: mux;
	wire EBR_E44_1: branch EBR_W;
	wire EBR_E45_0: mux;
	wire EBR_E45_1: branch EBR_W;
	wire EBR_E46_0: mux;
	wire EBR_E46_1: branch EBR_W;
	wire EBR_E47_0: mux;
	wire EBR_E47_1: branch EBR_W;
	wire EBR_E48_0: mux;
	wire EBR_E48_1: branch EBR_W;
	wire EBR_E49_0: mux;
	wire EBR_E49_1: branch EBR_W;
	wire EBR_E50_0: mux;
	wire EBR_E50_1: branch EBR_W;
	wire EBR_E51_0: mux;
	wire EBR_E51_1: branch EBR_W;
	wire EBR_E52_0: mux;
	wire EBR_E52_1: branch EBR_W;
	wire EBR_E53_0: mux;
	wire EBR_E53_1: branch EBR_W;
	wire EBR_E54_0: mux;
	wire EBR_E54_1: branch EBR_W;
	wire EBR_E55_0: mux;
	wire EBR_E55_1: branch EBR_W;
	wire EBR_E56_0: mux;
	wire EBR_E56_1: branch EBR_W;
	wire EBR_E57_0: mux;
	wire EBR_E57_1: branch EBR_W;
	wire EBR_E58_0: mux;
	wire EBR_E58_1: branch EBR_W;
	wire EBR_E59_0: mux;
	wire EBR_E59_1: branch EBR_W;
	wire EBR_E60_0: mux;
	wire EBR_E60_1: branch EBR_W;
	wire EBR_E61_0: mux;
	wire EBR_E61_1: branch EBR_W;
	wire EBR_E62_0: mux;
	wire EBR_E62_1: branch EBR_W;
	wire EBR_E63_0: mux;
	wire EBR_E63_1: branch EBR_W;
	wire IMUX_IO0: mux;
	wire IMUX_IO1: mux;
	wire IMUX_IO2: mux;
	wire IMUX_IO3: mux;
	wire IMUX_IO4: mux;
	wire IMUX_IO5: mux;
	wire IMUX_IO6: mux;
	wire IMUX_IO7: mux;
	wire IMUX_IO8: mux;
	wire IMUX_IO9: mux;
	wire IMUX_IO10: mux;
	wire IMUX_IO11: mux;
	wire IMUX_IO12: mux;
	wire IMUX_IO13: mux;
	wire IMUX_IO14: mux;
	wire IMUX_IO15: mux;
	wire IMUX_IO16: mux;
	wire IMUX_IO17: mux;
	wire IMUX_IO18: mux;
	wire IMUX_IO19: mux;
	wire IMUX_IO20: mux;
	wire IMUX_IO21: mux;
	wire IMUX_IO22: mux;
	wire IMUX_IO23: mux;
	wire IMUX_IO24: mux;
	wire IMUX_IO25: mux;
	wire IMUX_IO26: mux;
	wire IMUX_IO27: mux;
	wire IMUX_IO28: mux;
	wire IMUX_IO29: mux;
	wire IMUX_IO30: mux;
	wire IMUX_IO31: mux;
	wire OUT_IO0: bel;
	wire OUT_IO1: bel;
	wire OUT_IO2: bel;
	wire OUT_IO3: bel;
	wire OUT_IO4: bel;
	wire OUT_IO5: bel;
	wire OUT_IO6: bel;
	wire OUT_IO7: bel;
	wire OUT_IO8: bel;
	wire OUT_IO9: bel;
	wire OUT_IO10: bel;
	wire OUT_IO11: bel;
	wire OUT_IO12: bel;
	wire OUT_IO13: bel;
	wire OUT_IO14: bel;
	wire OUT_IO15: bel;
	wire OUT_IO16: bel;
	wire OUT_IO17: bel;
	wire OUT_IO18: bel;
	wire OUT_IO19: bel;
	wire OUT_IO20: bel;
	wire OUT_IO21: bel;
	wire OUT_IO22: bel;
	wire OUT_IO23: bel;
	wire OUT_MACO_IO_S0_0: bel;
	wire OUT_MACO_IO_S0_1: bel;
	wire OUT_MACO_IO_S0_2: bel;
	wire OUT_MACO_IO_S0_3: bel;
	wire OUT_MACO_IO_S0_4: bel;
	wire OUT_MACO_IO_S0_5: bel;
	wire OUT_MACO_IO_S0_6: bel;
	wire OUT_MACO_IO_S0_7: bel;
	wire OUT_MACO_IO_S0_8: bel;
	wire OUT_MACO_IO_S0_9: bel;
	wire OUT_MACO_IO_S0_10: bel;
	wire OUT_MACO_IO_S0_11: bel;
	wire OUT_MACO_IO_S0_12: bel;
	wire OUT_MACO_IO_S0_13: bel;
	wire OUT_MACO_IO_S0_14: bel;
	wire OUT_MACO_IO_S0_15: bel;
	wire OUT_MACO_IO_S0_16: bel;
	wire OUT_MACO_IO_S0_17: bel;
	wire OUT_MACO_IO_S0_18: bel;
	wire OUT_MACO_IO_S0_19: bel;
	wire OUT_MACO_IO_S0_20: bel;
	wire OUT_MACO_IO_S0_21: bel;
	wire OUT_MACO_IO_S0_22: bel;
	wire OUT_MACO_IO_S0_23: bel;
	wire OUT_MACO_IO_S0_24: bel;
	wire OUT_MACO_IO_S0_25: bel;
	wire OUT_MACO_IO_S0_26: bel;
	wire OUT_MACO_IO_S0_27: bel;
	wire OUT_MACO_IO_S0_28: bel;
	wire OUT_MACO_IO_S0_29: bel;
	wire OUT_MACO_IO_S0_30: bel;
	wire OUT_MACO_IO_S0_31: bel;
	wire OUT_MACO_IO_S1_0: bel;
	wire OUT_MACO_IO_S1_1: bel;
	wire OUT_MACO_IO_S1_2: bel;
	wire OUT_MACO_IO_S1_3: bel;
	wire OUT_MACO_IO_S1_4: bel;
	wire OUT_MACO_IO_S1_5: bel;
	wire OUT_MACO_IO_S1_6: bel;
	wire OUT_MACO_IO_S1_7: bel;
	wire OUT_MACO_IO_S1_8: bel;
	wire OUT_MACO_IO_S1_9: bel;
	wire OUT_MACO_IO_S1_10: bel;
	wire OUT_MACO_IO_S1_11: bel;
	wire OUT_MACO_IO_S1_12: bel;
	wire OUT_MACO_IO_S1_13: bel;
	wire OUT_MACO_IO_S1_14: bel;
	wire OUT_MACO_IO_S1_15: bel;
	wire OUT_MACO_IO_S1_16: bel;
	wire OUT_MACO_IO_S1_17: bel;
	wire OUT_MACO_IO_S1_18: bel;
	wire OUT_MACO_IO_S1_19: bel;
	wire OUT_MACO_IO_S1_20: bel;
	wire OUT_MACO_IO_S1_21: bel;
	wire OUT_MACO_IO_S1_22: bel;
	wire OUT_MACO_IO_S1_23: bel;
	wire OUT_MACO_IO_S1_24: bel;
	wire OUT_MACO_IO_S1_25: bel;
	wire OUT_MACO_IO_S1_26: bel;
	wire OUT_MACO_IO_S1_27: bel;
	wire OUT_MACO_IO_S1_28: bel;
	wire OUT_MACO_IO_S1_29: bel;
	wire OUT_MACO_IO_S1_30: bel;
	wire OUT_MACO_IO_S1_31: bel;
	wire OUT_MACO_IO_S2_0: bel;
	wire OUT_MACO_IO_S2_1: bel;
	wire OUT_MACO_IO_S2_2: bel;
	wire OUT_MACO_IO_S2_3: bel;
	wire OUT_MACO_IO_S2_4: bel;
	wire OUT_MACO_IO_S2_5: bel;
	wire OUT_MACO_IO_S2_6: bel;
	wire OUT_MACO_IO_S2_7: bel;
	wire OUT_MACO_IO_S2_8: bel;
	wire OUT_MACO_IO_S2_9: bel;
	wire OUT_MACO_IO_S2_10: bel;
	wire OUT_MACO_IO_S2_11: bel;
	wire OUT_MACO_IO_S2_12: bel;
	wire OUT_MACO_IO_S2_13: bel;
	wire OUT_MACO_IO_S2_14: bel;
	wire OUT_MACO_IO_S2_15: bel;
	wire OUT_MACO_IO_S2_16: bel;
	wire OUT_MACO_IO_S2_17: bel;
	wire OUT_MACO_IO_S2_18: bel;
	wire OUT_MACO_IO_S2_19: bel;
	wire OUT_MACO_IO_S2_20: bel;
	wire OUT_MACO_IO_S2_21: bel;
	wire OUT_MACO_IO_S2_22: bel;
	wire OUT_MACO_IO_S2_23: bel;
	wire OUT_MACO_IO_S2_24: bel;
	wire OUT_MACO_IO_S2_25: bel;
	wire OUT_MACO_IO_S2_26: bel;
	wire OUT_MACO_IO_S2_27: bel;
	wire OUT_MACO_IO_S2_28: bel;
	wire OUT_MACO_IO_S2_29: bel;
	wire OUT_MACO_IO_S2_30: bel;
	wire OUT_MACO_IO_S2_31: bel;
	wire OUT_MACO_IO_S3_0: bel;
	wire OUT_MACO_IO_S3_1: bel;
	wire OUT_MACO_IO_S3_2: bel;
	wire OUT_MACO_IO_S3_3: bel;
	wire OUT_MACO_IO_S3_4: bel;
	wire OUT_MACO_IO_S3_5: bel;
	wire OUT_MACO_IO_S3_6: bel;
	wire OUT_MACO_IO_S3_7: bel;
	wire OUT_MACO_IO_S3_8: bel;
	wire OUT_MACO_IO_S3_9: bel;
	wire OUT_MACO_IO_S3_10: bel;
	wire OUT_MACO_IO_S3_11: bel;
	wire OUT_MACO_IO_S3_12: bel;
	wire OUT_MACO_IO_S3_13: bel;
	wire OUT_MACO_IO_S3_14: bel;
	wire OUT_MACO_IO_S3_15: bel;
	wire OUT_MACO_IO_S3_16: bel;
	wire OUT_MACO_IO_S3_17: bel;
	wire OUT_MACO_IO_S3_18: bel;
	wire OUT_MACO_IO_S3_19: bel;
	wire OUT_MACO_IO_S3_20: bel;
	wire OUT_MACO_IO_S3_21: bel;
	wire OUT_MACO_IO_S3_22: bel;
	wire OUT_MACO_IO_S3_23: bel;
	wire OUT_MACO_IO_S3_24: bel;
	wire OUT_MACO_IO_S3_25: bel;
	wire OUT_MACO_IO_S3_26: bel;
	wire OUT_MACO_IO_S3_27: bel;
	wire OUT_MACO_IO_S3_28: bel;
	wire OUT_MACO_IO_S3_29: bel;
	wire OUT_MACO_IO_S3_30: bel;
	wire OUT_MACO_IO_S3_31: bel;
	wire OUT_MACO_IO_S4_0: bel;
	wire OUT_MACO_IO_S4_1: bel;
	wire OUT_MACO_IO_S4_2: bel;
	wire OUT_MACO_IO_S4_3: bel;
	wire OUT_MACO_IO_S4_4: bel;
	wire OUT_MACO_IO_S4_5: bel;
	wire OUT_MACO_IO_S4_6: bel;
	wire OUT_MACO_IO_S4_7: bel;
	wire OUT_MACO_IO_S4_8: bel;
	wire OUT_MACO_IO_S4_9: bel;
	wire OUT_MACO_IO_S4_10: bel;
	wire OUT_MACO_IO_S4_11: bel;
	wire OUT_MACO_IO_S4_12: bel;
	wire OUT_MACO_IO_S4_13: bel;
	wire OUT_MACO_IO_S4_14: bel;
	wire OUT_MACO_IO_S4_15: bel;
	wire OUT_MACO_IO_S4_16: bel;
	wire OUT_MACO_IO_S4_17: bel;
	wire OUT_MACO_IO_S4_18: bel;
	wire OUT_MACO_IO_S4_19: bel;
	wire OUT_MACO_IO_S4_20: bel;
	wire OUT_MACO_IO_S4_21: bel;
	wire OUT_MACO_IO_S4_22: bel;
	wire OUT_MACO_IO_S4_23: bel;
	wire OUT_MACO_IO_S4_24: bel;
	wire OUT_MACO_IO_S4_25: bel;
	wire OUT_MACO_IO_S4_26: bel;
	wire OUT_MACO_IO_S4_27: bel;
	wire OUT_MACO_IO_S4_28: bel;
	wire OUT_MACO_IO_S4_29: bel;
	wire OUT_MACO_IO_S4_30: bel;
	wire OUT_MACO_IO_S4_31: bel;
	wire OUT_MACO_IO_S5_0: bel;
	wire OUT_MACO_IO_S5_1: bel;
	wire OUT_MACO_IO_S5_2: bel;
	wire OUT_MACO_IO_S5_3: bel;
	wire OUT_MACO_IO_S5_4: bel;
	wire OUT_MACO_IO_S5_5: bel;
	wire OUT_MACO_IO_S5_6: bel;
	wire OUT_MACO_IO_S5_7: bel;
	wire OUT_MACO_IO_S5_8: bel;
	wire OUT_MACO_IO_S5_9: bel;
	wire OUT_MACO_IO_S5_10: bel;
	wire OUT_MACO_IO_S5_11: bel;
	wire OUT_MACO_IO_S5_12: bel;
	wire OUT_MACO_IO_S5_13: bel;
	wire OUT_MACO_IO_S5_14: bel;
	wire OUT_MACO_IO_S5_15: bel;
	wire OUT_MACO_IO_S5_16: bel;
	wire OUT_MACO_IO_S5_17: bel;
	wire OUT_MACO_IO_S5_18: bel;
	wire OUT_MACO_IO_S5_19: bel;
	wire OUT_MACO_IO_S5_20: bel;
	wire OUT_MACO_IO_S5_21: bel;
	wire OUT_MACO_IO_S5_22: bel;
	wire OUT_MACO_IO_S5_23: bel;
	wire OUT_MACO_IO_S5_24: bel;
	wire OUT_MACO_IO_S5_25: bel;
	wire OUT_MACO_IO_S5_26: bel;
	wire OUT_MACO_IO_S5_27: bel;
	wire OUT_MACO_IO_S5_28: bel;
	wire OUT_MACO_IO_S5_29: bel;
	wire OUT_MACO_IO_S5_30: bel;
	wire OUT_MACO_IO_S5_31: bel;
	wire OUT_MACO_IO_S6_0: bel;
	wire OUT_MACO_IO_S6_1: bel;
	wire OUT_MACO_IO_S6_2: bel;
	wire OUT_MACO_IO_S6_3: bel;
	wire OUT_MACO_IO_S6_4: bel;
	wire OUT_MACO_IO_S6_5: bel;
	wire OUT_MACO_IO_S6_6: bel;
	wire OUT_MACO_IO_S6_7: bel;
	wire OUT_MACO_IO_S6_8: bel;
	wire OUT_MACO_IO_S6_9: bel;
	wire OUT_MACO_IO_S6_10: bel;
	wire OUT_MACO_IO_S6_11: bel;
	wire OUT_MACO_IO_S6_12: bel;
	wire OUT_MACO_IO_S6_13: bel;
	wire OUT_MACO_IO_S6_14: bel;
	wire OUT_MACO_IO_S6_15: bel;
	wire OUT_MACO_IO_S6_16: bel;
	wire OUT_MACO_IO_S6_17: bel;
	wire OUT_MACO_IO_S6_18: bel;
	wire OUT_MACO_IO_S6_19: bel;
	wire OUT_MACO_IO_S6_20: bel;
	wire OUT_MACO_IO_S6_21: bel;
	wire OUT_MACO_IO_S6_22: bel;
	wire OUT_MACO_IO_S6_23: bel;
	wire OUT_MACO_IO_S6_24: bel;
	wire OUT_MACO_IO_S6_25: bel;
	wire OUT_MACO_IO_S6_26: bel;
	wire OUT_MACO_IO_S6_27: bel;
	wire OUT_MACO_IO_S6_28: bel;
	wire OUT_MACO_IO_S6_29: bel;
	wire OUT_MACO_IO_S6_30: bel;
	wire OUT_MACO_IO_S6_31: bel;
	wire OUT_MACO_IO_S7_0: bel;
	wire OUT_MACO_IO_S7_1: bel;
	wire OUT_MACO_IO_S7_2: bel;
	wire OUT_MACO_IO_S7_3: bel;
	wire OUT_MACO_IO_S7_4: bel;
	wire OUT_MACO_IO_S7_5: bel;
	wire OUT_MACO_IO_S7_6: bel;
	wire OUT_MACO_IO_S7_7: bel;
	wire OUT_MACO_IO_S7_8: bel;
	wire OUT_MACO_IO_S7_9: bel;
	wire OUT_MACO_IO_S7_10: bel;
	wire OUT_MACO_IO_S7_11: bel;
	wire OUT_MACO_IO_S7_12: bel;
	wire OUT_MACO_IO_S7_13: bel;
	wire OUT_MACO_IO_S7_14: bel;
	wire OUT_MACO_IO_S7_15: bel;
	wire OUT_MACO_IO_S7_16: bel;
	wire OUT_MACO_IO_S7_17: bel;
	wire OUT_MACO_IO_S7_18: bel;
	wire OUT_MACO_IO_S7_19: bel;
	wire OUT_MACO_IO_S7_20: bel;
	wire OUT_MACO_IO_S7_21: bel;
	wire OUT_MACO_IO_S7_22: bel;
	wire OUT_MACO_IO_S7_23: bel;
	wire OUT_MACO_IO_S7_24: bel;
	wire OUT_MACO_IO_S7_25: bel;
	wire OUT_MACO_IO_S7_26: bel;
	wire OUT_MACO_IO_S7_27: bel;
	wire OUT_MACO_IO_S7_28: bel;
	wire OUT_MACO_IO_S7_29: bel;
	wire OUT_MACO_IO_S7_30: bel;
	wire OUT_MACO_IO_S7_31: bel;
	wire OUT_MACO_IO_N0_0: bel;
	wire OUT_MACO_IO_N0_1: bel;
	wire OUT_MACO_IO_N0_2: bel;
	wire OUT_MACO_IO_N0_3: bel;
	wire OUT_MACO_IO_N0_4: bel;
	wire OUT_MACO_IO_N0_5: bel;
	wire OUT_MACO_IO_N0_6: bel;
	wire OUT_MACO_IO_N0_7: bel;
	wire OUT_MACO_IO_N0_8: bel;
	wire OUT_MACO_IO_N0_9: bel;
	wire OUT_MACO_IO_N0_10: bel;
	wire OUT_MACO_IO_N0_11: bel;
	wire OUT_MACO_IO_N0_12: bel;
	wire OUT_MACO_IO_N0_13: bel;
	wire OUT_MACO_IO_N0_14: bel;
	wire OUT_MACO_IO_N0_15: bel;
	wire OUT_MACO_IO_N0_16: bel;
	wire OUT_MACO_IO_N0_17: bel;
	wire OUT_MACO_IO_N0_18: bel;
	wire OUT_MACO_IO_N0_19: bel;
	wire OUT_MACO_IO_N0_20: bel;
	wire OUT_MACO_IO_N0_21: bel;
	wire OUT_MACO_IO_N0_22: bel;
	wire OUT_MACO_IO_N0_23: bel;
	wire OUT_MACO_IO_N0_24: bel;
	wire OUT_MACO_IO_N0_25: bel;
	wire OUT_MACO_IO_N0_26: bel;
	wire OUT_MACO_IO_N0_27: bel;
	wire OUT_MACO_IO_N0_28: bel;
	wire OUT_MACO_IO_N0_29: bel;
	wire OUT_MACO_IO_N0_30: bel;
	wire OUT_MACO_IO_N0_31: bel;
	wire OUT_MACO_IO_N1_0: bel;
	wire OUT_MACO_IO_N1_1: bel;
	wire OUT_MACO_IO_N1_2: bel;
	wire OUT_MACO_IO_N1_3: bel;
	wire OUT_MACO_IO_N1_4: bel;
	wire OUT_MACO_IO_N1_5: bel;
	wire OUT_MACO_IO_N1_6: bel;
	wire OUT_MACO_IO_N1_7: bel;
	wire OUT_MACO_IO_N1_8: bel;
	wire OUT_MACO_IO_N1_9: bel;
	wire OUT_MACO_IO_N1_10: bel;
	wire OUT_MACO_IO_N1_11: bel;
	wire OUT_MACO_IO_N1_12: bel;
	wire OUT_MACO_IO_N1_13: bel;
	wire OUT_MACO_IO_N1_14: bel;
	wire OUT_MACO_IO_N1_15: bel;
	wire OUT_MACO_IO_N1_16: bel;
	wire OUT_MACO_IO_N1_17: bel;
	wire OUT_MACO_IO_N1_18: bel;
	wire OUT_MACO_IO_N1_19: bel;
	wire OUT_MACO_IO_N1_20: bel;
	wire OUT_MACO_IO_N1_21: bel;
	wire OUT_MACO_IO_N1_22: bel;
	wire OUT_MACO_IO_N1_23: bel;
	wire OUT_MACO_IO_N1_24: bel;
	wire OUT_MACO_IO_N1_25: bel;
	wire OUT_MACO_IO_N1_26: bel;
	wire OUT_MACO_IO_N1_27: bel;
	wire OUT_MACO_IO_N1_28: bel;
	wire OUT_MACO_IO_N1_29: bel;
	wire OUT_MACO_IO_N1_30: bel;
	wire OUT_MACO_IO_N1_31: bel;
	wire OUT_MACO_IO_N2_0: bel;
	wire OUT_MACO_IO_N2_1: bel;
	wire OUT_MACO_IO_N2_2: bel;
	wire OUT_MACO_IO_N2_3: bel;
	wire OUT_MACO_IO_N2_4: bel;
	wire OUT_MACO_IO_N2_5: bel;
	wire OUT_MACO_IO_N2_6: bel;
	wire OUT_MACO_IO_N2_7: bel;
	wire OUT_MACO_IO_N2_8: bel;
	wire OUT_MACO_IO_N2_9: bel;
	wire OUT_MACO_IO_N2_10: bel;
	wire OUT_MACO_IO_N2_11: bel;
	wire OUT_MACO_IO_N2_12: bel;
	wire OUT_MACO_IO_N2_13: bel;
	wire OUT_MACO_IO_N2_14: bel;
	wire OUT_MACO_IO_N2_15: bel;
	wire OUT_MACO_IO_N2_16: bel;
	wire OUT_MACO_IO_N2_17: bel;
	wire OUT_MACO_IO_N2_18: bel;
	wire OUT_MACO_IO_N2_19: bel;
	wire OUT_MACO_IO_N2_20: bel;
	wire OUT_MACO_IO_N2_21: bel;
	wire OUT_MACO_IO_N2_22: bel;
	wire OUT_MACO_IO_N2_23: bel;
	wire OUT_MACO_IO_N2_24: bel;
	wire OUT_MACO_IO_N2_25: bel;
	wire OUT_MACO_IO_N2_26: bel;
	wire OUT_MACO_IO_N2_27: bel;
	wire OUT_MACO_IO_N2_28: bel;
	wire OUT_MACO_IO_N2_29: bel;
	wire OUT_MACO_IO_N2_30: bel;
	wire OUT_MACO_IO_N2_31: bel;
	wire OUT_MACO_IO_N3_0: bel;
	wire OUT_MACO_IO_N3_1: bel;
	wire OUT_MACO_IO_N3_2: bel;
	wire OUT_MACO_IO_N3_3: bel;
	wire OUT_MACO_IO_N3_4: bel;
	wire OUT_MACO_IO_N3_5: bel;
	wire OUT_MACO_IO_N3_6: bel;
	wire OUT_MACO_IO_N3_7: bel;
	wire OUT_MACO_IO_N3_8: bel;
	wire OUT_MACO_IO_N3_9: bel;
	wire OUT_MACO_IO_N3_10: bel;
	wire OUT_MACO_IO_N3_11: bel;
	wire OUT_MACO_IO_N3_12: bel;
	wire OUT_MACO_IO_N3_13: bel;
	wire OUT_MACO_IO_N3_14: bel;
	wire OUT_MACO_IO_N3_15: bel;
	wire OUT_MACO_IO_N3_16: bel;
	wire OUT_MACO_IO_N3_17: bel;
	wire OUT_MACO_IO_N3_18: bel;
	wire OUT_MACO_IO_N3_19: bel;
	wire OUT_MACO_IO_N3_20: bel;
	wire OUT_MACO_IO_N3_21: bel;
	wire OUT_MACO_IO_N3_22: bel;
	wire OUT_MACO_IO_N3_23: bel;
	wire OUT_MACO_IO_N3_24: bel;
	wire OUT_MACO_IO_N3_25: bel;
	wire OUT_MACO_IO_N3_26: bel;
	wire OUT_MACO_IO_N3_27: bel;
	wire OUT_MACO_IO_N3_28: bel;
	wire OUT_MACO_IO_N3_29: bel;
	wire OUT_MACO_IO_N3_30: bel;
	wire OUT_MACO_IO_N3_31: bel;
	wire OUT_MACO_IO_N4_0: bel;
	wire OUT_MACO_IO_N4_1: bel;
	wire OUT_MACO_IO_N4_2: bel;
	wire OUT_MACO_IO_N4_3: bel;
	wire OUT_MACO_IO_N4_4: bel;
	wire OUT_MACO_IO_N4_5: bel;
	wire OUT_MACO_IO_N4_6: bel;
	wire OUT_MACO_IO_N4_7: bel;
	wire OUT_MACO_IO_N4_8: bel;
	wire OUT_MACO_IO_N4_9: bel;
	wire OUT_MACO_IO_N4_10: bel;
	wire OUT_MACO_IO_N4_11: bel;
	wire OUT_MACO_IO_N4_12: bel;
	wire OUT_MACO_IO_N4_13: bel;
	wire OUT_MACO_IO_N4_14: bel;
	wire OUT_MACO_IO_N4_15: bel;
	wire OUT_MACO_IO_N4_16: bel;
	wire OUT_MACO_IO_N4_17: bel;
	wire OUT_MACO_IO_N4_18: bel;
	wire OUT_MACO_IO_N4_19: bel;
	wire OUT_MACO_IO_N4_20: bel;
	wire OUT_MACO_IO_N4_21: bel;
	wire OUT_MACO_IO_N4_22: bel;
	wire OUT_MACO_IO_N4_23: bel;
	wire OUT_MACO_IO_N4_24: bel;
	wire OUT_MACO_IO_N4_25: bel;
	wire OUT_MACO_IO_N4_26: bel;
	wire OUT_MACO_IO_N4_27: bel;
	wire OUT_MACO_IO_N4_28: bel;
	wire OUT_MACO_IO_N4_29: bel;
	wire OUT_MACO_IO_N4_30: bel;
	wire OUT_MACO_IO_N4_31: bel;
	wire OUT_MACO_IO_N5_0: bel;
	wire OUT_MACO_IO_N5_1: bel;
	wire OUT_MACO_IO_N5_2: bel;
	wire OUT_MACO_IO_N5_3: bel;
	wire OUT_MACO_IO_N5_4: bel;
	wire OUT_MACO_IO_N5_5: bel;
	wire OUT_MACO_IO_N5_6: bel;
	wire OUT_MACO_IO_N5_7: bel;
	wire OUT_MACO_IO_N5_8: bel;
	wire OUT_MACO_IO_N5_9: bel;
	wire OUT_MACO_IO_N5_10: bel;
	wire OUT_MACO_IO_N5_11: bel;
	wire OUT_MACO_IO_N5_12: bel;
	wire OUT_MACO_IO_N5_13: bel;
	wire OUT_MACO_IO_N5_14: bel;
	wire OUT_MACO_IO_N5_15: bel;
	wire OUT_MACO_IO_N5_16: bel;
	wire OUT_MACO_IO_N5_17: bel;
	wire OUT_MACO_IO_N5_18: bel;
	wire OUT_MACO_IO_N5_19: bel;
	wire OUT_MACO_IO_N5_20: bel;
	wire OUT_MACO_IO_N5_21: bel;
	wire OUT_MACO_IO_N5_22: bel;
	wire OUT_MACO_IO_N5_23: bel;
	wire OUT_MACO_IO_N5_24: bel;
	wire OUT_MACO_IO_N5_25: bel;
	wire OUT_MACO_IO_N5_26: bel;
	wire OUT_MACO_IO_N5_27: bel;
	wire OUT_MACO_IO_N5_28: bel;
	wire OUT_MACO_IO_N5_29: bel;
	wire OUT_MACO_IO_N5_30: bel;
	wire OUT_MACO_IO_N5_31: bel;
	wire OUT_MACO_IO_N6_0: bel;
	wire OUT_MACO_IO_N6_1: bel;
	wire OUT_MACO_IO_N6_2: bel;
	wire OUT_MACO_IO_N6_3: bel;
	wire OUT_MACO_IO_N6_4: bel;
	wire OUT_MACO_IO_N6_5: bel;
	wire OUT_MACO_IO_N6_6: bel;
	wire OUT_MACO_IO_N6_7: bel;
	wire OUT_MACO_IO_N6_8: bel;
	wire OUT_MACO_IO_N6_9: bel;
	wire OUT_MACO_IO_N6_10: bel;
	wire OUT_MACO_IO_N6_11: bel;
	wire OUT_MACO_IO_N6_12: bel;
	wire OUT_MACO_IO_N6_13: bel;
	wire OUT_MACO_IO_N6_14: bel;
	wire OUT_MACO_IO_N6_15: bel;
	wire OUT_MACO_IO_N6_16: bel;
	wire OUT_MACO_IO_N6_17: bel;
	wire OUT_MACO_IO_N6_18: bel;
	wire OUT_MACO_IO_N6_19: bel;
	wire OUT_MACO_IO_N6_20: bel;
	wire OUT_MACO_IO_N6_21: bel;
	wire OUT_MACO_IO_N6_22: bel;
	wire OUT_MACO_IO_N6_23: bel;
	wire OUT_MACO_IO_N6_24: bel;
	wire OUT_MACO_IO_N6_25: bel;
	wire OUT_MACO_IO_N6_26: bel;
	wire OUT_MACO_IO_N6_27: bel;
	wire OUT_MACO_IO_N6_28: bel;
	wire OUT_MACO_IO_N6_29: bel;
	wire OUT_MACO_IO_N6_30: bel;
	wire OUT_MACO_IO_N6_31: bel;
	wire OUT_MACO_IO_N7_0: bel;
	wire OUT_MACO_IO_N7_1: bel;
	wire OUT_MACO_IO_N7_2: bel;
	wire OUT_MACO_IO_N7_3: bel;
	wire OUT_MACO_IO_N7_4: bel;
	wire OUT_MACO_IO_N7_5: bel;
	wire OUT_MACO_IO_N7_6: bel;
	wire OUT_MACO_IO_N7_7: bel;
	wire OUT_MACO_IO_N7_8: bel;
	wire OUT_MACO_IO_N7_9: bel;
	wire OUT_MACO_IO_N7_10: bel;
	wire OUT_MACO_IO_N7_11: bel;
	wire OUT_MACO_IO_N7_12: bel;
	wire OUT_MACO_IO_N7_13: bel;
	wire OUT_MACO_IO_N7_14: bel;
	wire OUT_MACO_IO_N7_15: bel;
	wire OUT_MACO_IO_N7_16: bel;
	wire OUT_MACO_IO_N7_17: bel;
	wire OUT_MACO_IO_N7_18: bel;
	wire OUT_MACO_IO_N7_19: bel;
	wire OUT_MACO_IO_N7_20: bel;
	wire OUT_MACO_IO_N7_21: bel;
	wire OUT_MACO_IO_N7_22: bel;
	wire OUT_MACO_IO_N7_23: bel;
	wire OUT_MACO_IO_N7_24: bel;
	wire OUT_MACO_IO_N7_25: bel;
	wire OUT_MACO_IO_N7_26: bel;
	wire OUT_MACO_IO_N7_27: bel;
	wire OUT_MACO_IO_N7_28: bel;
	wire OUT_MACO_IO_N7_29: bel;
	wire OUT_MACO_IO_N7_30: bel;
	wire OUT_MACO_IO_N7_31: bel;
	wire IO_W0_0: mux;
	wire IO_W0_1: branch IO_E;
	wire IO_W0_2: branch IO_E;
	wire IO_W0_3: branch IO_E;
	wire IO_W0_4: branch IO_E;
	wire IO_W0_5: branch IO_E;
	wire IO_W0_6: branch IO_E;
	wire IO_W0_7: branch IO_E;
	wire IO_W0_8: branch IO_E;
	wire IO_W1_0: mux;
	wire IO_W1_1: branch IO_E;
	wire IO_W1_2: branch IO_E;
	wire IO_W1_3: branch IO_E;
	wire IO_W1_4: branch IO_E;
	wire IO_W1_5: branch IO_E;
	wire IO_W1_6: branch IO_E;
	wire IO_W1_7: branch IO_E;
	wire IO_W1_8: branch IO_E;
	wire IO_W2_0: mux;
	wire IO_W2_1: branch IO_E;
	wire IO_W2_2: branch IO_E;
	wire IO_W2_3: branch IO_E;
	wire IO_W2_4: branch IO_E;
	wire IO_W2_5: branch IO_E;
	wire IO_W2_6: branch IO_E;
	wire IO_W2_7: branch IO_E;
	wire IO_W2_8: branch IO_E;
	wire IO_W3_0: mux;
	wire IO_W3_1: branch IO_E;
	wire IO_W3_2: branch IO_E;
	wire IO_W3_3: branch IO_E;
	wire IO_W3_4: branch IO_E;
	wire IO_W3_5: branch IO_E;
	wire IO_W3_6: branch IO_E;
	wire IO_W3_7: branch IO_E;
	wire IO_W3_8: branch IO_E;
	wire IO_W4_0: mux;
	wire IO_W4_1: branch IO_E;
	wire IO_W4_2: branch IO_E;
	wire IO_W4_3: branch IO_E;
	wire IO_W4_4: branch IO_E;
	wire IO_W4_5: branch IO_E;
	wire IO_W4_6: branch IO_E;
	wire IO_W4_7: branch IO_E;
	wire IO_W4_8: branch IO_E;
	wire IO_W5_0: mux;
	wire IO_W5_1: branch IO_E;
	wire IO_W5_2: branch IO_E;
	wire IO_W5_3: branch IO_E;
	wire IO_W5_4: branch IO_E;
	wire IO_W5_5: branch IO_E;
	wire IO_W5_6: branch IO_E;
	wire IO_W5_7: branch IO_E;
	wire IO_W5_8: branch IO_E;
	wire IO_W6_0: mux;
	wire IO_W6_1: branch IO_E;
	wire IO_W6_2: branch IO_E;
	wire IO_W6_3: branch IO_E;
	wire IO_W6_4: branch IO_E;
	wire IO_W6_5: branch IO_E;
	wire IO_W6_6: branch IO_E;
	wire IO_W6_7: branch IO_E;
	wire IO_W6_8: branch IO_E;
	wire IO_W7_0: mux;
	wire IO_W7_1: branch IO_E;
	wire IO_W7_2: branch IO_E;
	wire IO_W7_3: branch IO_E;
	wire IO_W7_4: branch IO_E;
	wire IO_W7_5: branch IO_E;
	wire IO_W7_6: branch IO_E;
	wire IO_W7_7: branch IO_E;
	wire IO_W7_8: branch IO_E;
	wire IO_W8_0: mux;
	wire IO_W8_1: branch IO_E;
	wire IO_W8_2: branch IO_E;
	wire IO_W8_3: branch IO_E;
	wire IO_W8_4: branch IO_E;
	wire IO_W8_5: branch IO_E;
	wire IO_W8_6: branch IO_E;
	wire IO_W8_7: branch IO_E;
	wire IO_W8_8: branch IO_E;
	wire IO_W9_0: mux;
	wire IO_W9_1: branch IO_E;
	wire IO_W9_2: branch IO_E;
	wire IO_W9_3: branch IO_E;
	wire IO_W9_4: branch IO_E;
	wire IO_W9_5: branch IO_E;
	wire IO_W9_6: branch IO_E;
	wire IO_W9_7: branch IO_E;
	wire IO_W9_8: branch IO_E;
	wire IO_W10_0: mux;
	wire IO_W10_1: branch IO_E;
	wire IO_W10_2: branch IO_E;
	wire IO_W10_3: branch IO_E;
	wire IO_W10_4: branch IO_E;
	wire IO_W10_5: branch IO_E;
	wire IO_W10_6: branch IO_E;
	wire IO_W10_7: branch IO_E;
	wire IO_W10_8: branch IO_E;
	wire IO_W11_0: mux;
	wire IO_W11_1: branch IO_E;
	wire IO_W11_2: branch IO_E;
	wire IO_W11_3: branch IO_E;
	wire IO_W11_4: branch IO_E;
	wire IO_W11_5: branch IO_E;
	wire IO_W11_6: branch IO_E;
	wire IO_W11_7: branch IO_E;
	wire IO_W11_8: branch IO_E;
	wire IO_W12_0: mux;
	wire IO_W12_1: branch IO_E;
	wire IO_W12_2: branch IO_E;
	wire IO_W12_3: branch IO_E;
	wire IO_W12_4: branch IO_E;
	wire IO_W12_5: branch IO_E;
	wire IO_W12_6: branch IO_E;
	wire IO_W12_7: branch IO_E;
	wire IO_W12_8: branch IO_E;
	wire IO_W13_0: mux;
	wire IO_W13_1: branch IO_E;
	wire IO_W13_2: branch IO_E;
	wire IO_W13_3: branch IO_E;
	wire IO_W13_4: branch IO_E;
	wire IO_W13_5: branch IO_E;
	wire IO_W13_6: branch IO_E;
	wire IO_W13_7: branch IO_E;
	wire IO_W13_8: branch IO_E;
	wire IO_W14_0: mux;
	wire IO_W14_1: branch IO_E;
	wire IO_W14_2: branch IO_E;
	wire IO_W14_3: branch IO_E;
	wire IO_W14_4: branch IO_E;
	wire IO_W14_5: branch IO_E;
	wire IO_W14_6: branch IO_E;
	wire IO_W14_7: branch IO_E;
	wire IO_W14_8: branch IO_E;
	wire IO_W15_0: mux;
	wire IO_W15_1: branch IO_E;
	wire IO_W15_2: branch IO_E;
	wire IO_W15_3: branch IO_E;
	wire IO_W15_4: branch IO_E;
	wire IO_W15_5: branch IO_E;
	wire IO_W15_6: branch IO_E;
	wire IO_W15_7: branch IO_E;
	wire IO_W15_8: branch IO_E;
	wire IO_W16_0: mux;
	wire IO_W16_1: branch IO_E;
	wire IO_W16_2: branch IO_E;
	wire IO_W16_3: branch IO_E;
	wire IO_W16_4: branch IO_E;
	wire IO_W16_5: branch IO_E;
	wire IO_W16_6: branch IO_E;
	wire IO_W16_7: branch IO_E;
	wire IO_W16_8: branch IO_E;
	wire IO_W17_0: mux;
	wire IO_W17_1: branch IO_E;
	wire IO_W17_2: branch IO_E;
	wire IO_W17_3: branch IO_E;
	wire IO_W17_4: branch IO_E;
	wire IO_W17_5: branch IO_E;
	wire IO_W17_6: branch IO_E;
	wire IO_W17_7: branch IO_E;
	wire IO_W17_8: branch IO_E;
	wire IO_W18_0: mux;
	wire IO_W18_1: branch IO_E;
	wire IO_W18_2: branch IO_E;
	wire IO_W18_3: branch IO_E;
	wire IO_W18_4: branch IO_E;
	wire IO_W18_5: branch IO_E;
	wire IO_W18_6: branch IO_E;
	wire IO_W18_7: branch IO_E;
	wire IO_W18_8: branch IO_E;
	wire IO_W19_0: mux;
	wire IO_W19_1: branch IO_E;
	wire IO_W19_2: branch IO_E;
	wire IO_W19_3: branch IO_E;
	wire IO_W19_4: branch IO_E;
	wire IO_W19_5: branch IO_E;
	wire IO_W19_6: branch IO_E;
	wire IO_W19_7: branch IO_E;
	wire IO_W19_8: branch IO_E;
	wire IO_W20_0: mux;
	wire IO_W20_1: branch IO_E;
	wire IO_W20_2: branch IO_E;
	wire IO_W20_3: branch IO_E;
	wire IO_W20_4: branch IO_E;
	wire IO_W20_5: branch IO_E;
	wire IO_W20_6: branch IO_E;
	wire IO_W20_7: branch IO_E;
	wire IO_W20_8: branch IO_E;
	wire IO_W21_0: mux;
	wire IO_W21_1: branch IO_E;
	wire IO_W21_2: branch IO_E;
	wire IO_W21_3: branch IO_E;
	wire IO_W21_4: branch IO_E;
	wire IO_W21_5: branch IO_E;
	wire IO_W21_6: branch IO_E;
	wire IO_W21_7: branch IO_E;
	wire IO_W21_8: branch IO_E;
	wire IO_W22_0: mux;
	wire IO_W22_1: branch IO_E;
	wire IO_W22_2: branch IO_E;
	wire IO_W22_3: branch IO_E;
	wire IO_W22_4: branch IO_E;
	wire IO_W22_5: branch IO_E;
	wire IO_W22_6: branch IO_E;
	wire IO_W22_7: branch IO_E;
	wire IO_W22_8: branch IO_E;
	wire IO_W23_0: mux;
	wire IO_W23_1: branch IO_E;
	wire IO_W23_2: branch IO_E;
	wire IO_W23_3: branch IO_E;
	wire IO_W23_4: branch IO_E;
	wire IO_W23_5: branch IO_E;
	wire IO_W23_6: branch IO_E;
	wire IO_W23_7: branch IO_E;
	wire IO_W23_8: branch IO_E;
	wire IO_W24_0: mux;
	wire IO_W24_1: branch IO_E;
	wire IO_W24_2: branch IO_E;
	wire IO_W24_3: branch IO_E;
	wire IO_W24_4: branch IO_E;
	wire IO_W24_5: branch IO_E;
	wire IO_W24_6: branch IO_E;
	wire IO_W24_7: branch IO_E;
	wire IO_W24_8: branch IO_E;
	wire IO_W25_0: mux;
	wire IO_W25_1: branch IO_E;
	wire IO_W25_2: branch IO_E;
	wire IO_W25_3: branch IO_E;
	wire IO_W25_4: branch IO_E;
	wire IO_W25_5: branch IO_E;
	wire IO_W25_6: branch IO_E;
	wire IO_W25_7: branch IO_E;
	wire IO_W25_8: branch IO_E;
	wire IO_W26_0: mux;
	wire IO_W26_1: branch IO_E;
	wire IO_W26_2: branch IO_E;
	wire IO_W26_3: branch IO_E;
	wire IO_W26_4: branch IO_E;
	wire IO_W26_5: branch IO_E;
	wire IO_W26_6: branch IO_E;
	wire IO_W26_7: branch IO_E;
	wire IO_W26_8: branch IO_E;
	wire IO_W27_0: mux;
	wire IO_W27_1: branch IO_E;
	wire IO_W27_2: branch IO_E;
	wire IO_W27_3: branch IO_E;
	wire IO_W27_4: branch IO_E;
	wire IO_W27_5: branch IO_E;
	wire IO_W27_6: branch IO_E;
	wire IO_W27_7: branch IO_E;
	wire IO_W27_8: branch IO_E;
	wire IO_W28_0: mux;
	wire IO_W28_1: branch IO_E;
	wire IO_W28_2: branch IO_E;
	wire IO_W28_3: branch IO_E;
	wire IO_W28_4: branch IO_E;
	wire IO_W28_5: branch IO_E;
	wire IO_W28_6: branch IO_E;
	wire IO_W28_7: branch IO_E;
	wire IO_W28_8: branch IO_E;
	wire IO_W29_0: mux;
	wire IO_W29_1: branch IO_E;
	wire IO_W29_2: branch IO_E;
	wire IO_W29_3: branch IO_E;
	wire IO_W29_4: branch IO_E;
	wire IO_W29_5: branch IO_E;
	wire IO_W29_6: branch IO_E;
	wire IO_W29_7: branch IO_E;
	wire IO_W29_8: branch IO_E;
	wire IO_W30_0: mux;
	wire IO_W30_1: branch IO_E;
	wire IO_W30_2: branch IO_E;
	wire IO_W30_3: branch IO_E;
	wire IO_W30_4: branch IO_E;
	wire IO_W30_5: branch IO_E;
	wire IO_W30_6: branch IO_E;
	wire IO_W30_7: branch IO_E;
	wire IO_W30_8: branch IO_E;
	wire IO_W31_0: mux;
	wire IO_W31_1: branch IO_E;
	wire IO_W31_2: branch IO_E;
	wire IO_W31_3: branch IO_E;
	wire IO_W31_4: branch IO_E;
	wire IO_W31_5: branch IO_E;
	wire IO_W31_6: branch IO_E;
	wire IO_W31_7: branch IO_E;
	wire IO_W31_8: branch IO_E;
	wire IO_E0_0: mux;
	wire IO_E0_1: branch IO_W;
	wire IO_E0_2: branch IO_W;
	wire IO_E0_3: branch IO_W;
	wire IO_E0_4: branch IO_W;
	wire IO_E0_5: branch IO_W;
	wire IO_E0_6: branch IO_W;
	wire IO_E0_7: branch IO_W;
	wire IO_E0_8: branch IO_W;
	wire IO_E1_0: mux;
	wire IO_E1_1: branch IO_W;
	wire IO_E1_2: branch IO_W;
	wire IO_E1_3: branch IO_W;
	wire IO_E1_4: branch IO_W;
	wire IO_E1_5: branch IO_W;
	wire IO_E1_6: branch IO_W;
	wire IO_E1_7: branch IO_W;
	wire IO_E1_8: branch IO_W;
	wire IO_E2_0: mux;
	wire IO_E2_1: branch IO_W;
	wire IO_E2_2: branch IO_W;
	wire IO_E2_3: branch IO_W;
	wire IO_E2_4: branch IO_W;
	wire IO_E2_5: branch IO_W;
	wire IO_E2_6: branch IO_W;
	wire IO_E2_7: branch IO_W;
	wire IO_E2_8: branch IO_W;
	wire IO_E3_0: mux;
	wire IO_E3_1: branch IO_W;
	wire IO_E3_2: branch IO_W;
	wire IO_E3_3: branch IO_W;
	wire IO_E3_4: branch IO_W;
	wire IO_E3_5: branch IO_W;
	wire IO_E3_6: branch IO_W;
	wire IO_E3_7: branch IO_W;
	wire IO_E3_8: branch IO_W;
	wire IO_E4_0: mux;
	wire IO_E4_1: branch IO_W;
	wire IO_E4_2: branch IO_W;
	wire IO_E4_3: branch IO_W;
	wire IO_E4_4: branch IO_W;
	wire IO_E4_5: branch IO_W;
	wire IO_E4_6: branch IO_W;
	wire IO_E4_7: branch IO_W;
	wire IO_E4_8: branch IO_W;
	wire IO_E5_0: mux;
	wire IO_E5_1: branch IO_W;
	wire IO_E5_2: branch IO_W;
	wire IO_E5_3: branch IO_W;
	wire IO_E5_4: branch IO_W;
	wire IO_E5_5: branch IO_W;
	wire IO_E5_6: branch IO_W;
	wire IO_E5_7: branch IO_W;
	wire IO_E5_8: branch IO_W;
	wire IO_E6_0: mux;
	wire IO_E6_1: branch IO_W;
	wire IO_E6_2: branch IO_W;
	wire IO_E6_3: branch IO_W;
	wire IO_E6_4: branch IO_W;
	wire IO_E6_5: branch IO_W;
	wire IO_E6_6: branch IO_W;
	wire IO_E6_7: branch IO_W;
	wire IO_E6_8: branch IO_W;
	wire IO_E7_0: mux;
	wire IO_E7_1: branch IO_W;
	wire IO_E7_2: branch IO_W;
	wire IO_E7_3: branch IO_W;
	wire IO_E7_4: branch IO_W;
	wire IO_E7_5: branch IO_W;
	wire IO_E7_6: branch IO_W;
	wire IO_E7_7: branch IO_W;
	wire IO_E7_8: branch IO_W;
	wire IO_E8_0: mux;
	wire IO_E8_1: branch IO_W;
	wire IO_E8_2: branch IO_W;
	wire IO_E8_3: branch IO_W;
	wire IO_E8_4: branch IO_W;
	wire IO_E8_5: branch IO_W;
	wire IO_E8_6: branch IO_W;
	wire IO_E8_7: branch IO_W;
	wire IO_E8_8: branch IO_W;
	wire IO_E9_0: mux;
	wire IO_E9_1: branch IO_W;
	wire IO_E9_2: branch IO_W;
	wire IO_E9_3: branch IO_W;
	wire IO_E9_4: branch IO_W;
	wire IO_E9_5: branch IO_W;
	wire IO_E9_6: branch IO_W;
	wire IO_E9_7: branch IO_W;
	wire IO_E9_8: branch IO_W;
	wire IO_E10_0: mux;
	wire IO_E10_1: branch IO_W;
	wire IO_E10_2: branch IO_W;
	wire IO_E10_3: branch IO_W;
	wire IO_E10_4: branch IO_W;
	wire IO_E10_5: branch IO_W;
	wire IO_E10_6: branch IO_W;
	wire IO_E10_7: branch IO_W;
	wire IO_E10_8: branch IO_W;
	wire IO_E11_0: mux;
	wire IO_E11_1: branch IO_W;
	wire IO_E11_2: branch IO_W;
	wire IO_E11_3: branch IO_W;
	wire IO_E11_4: branch IO_W;
	wire IO_E11_5: branch IO_W;
	wire IO_E11_6: branch IO_W;
	wire IO_E11_7: branch IO_W;
	wire IO_E11_8: branch IO_W;
	wire IO_E12_0: mux;
	wire IO_E12_1: branch IO_W;
	wire IO_E12_2: branch IO_W;
	wire IO_E12_3: branch IO_W;
	wire IO_E12_4: branch IO_W;
	wire IO_E12_5: branch IO_W;
	wire IO_E12_6: branch IO_W;
	wire IO_E12_7: branch IO_W;
	wire IO_E12_8: branch IO_W;
	wire IO_E13_0: mux;
	wire IO_E13_1: branch IO_W;
	wire IO_E13_2: branch IO_W;
	wire IO_E13_3: branch IO_W;
	wire IO_E13_4: branch IO_W;
	wire IO_E13_5: branch IO_W;
	wire IO_E13_6: branch IO_W;
	wire IO_E13_7: branch IO_W;
	wire IO_E13_8: branch IO_W;
	wire IO_E14_0: mux;
	wire IO_E14_1: branch IO_W;
	wire IO_E14_2: branch IO_W;
	wire IO_E14_3: branch IO_W;
	wire IO_E14_4: branch IO_W;
	wire IO_E14_5: branch IO_W;
	wire IO_E14_6: branch IO_W;
	wire IO_E14_7: branch IO_W;
	wire IO_E14_8: branch IO_W;
	wire IO_E15_0: mux;
	wire IO_E15_1: branch IO_W;
	wire IO_E15_2: branch IO_W;
	wire IO_E15_3: branch IO_W;
	wire IO_E15_4: branch IO_W;
	wire IO_E15_5: branch IO_W;
	wire IO_E15_6: branch IO_W;
	wire IO_E15_7: branch IO_W;
	wire IO_E15_8: branch IO_W;
	wire IO_E16_0: mux;
	wire IO_E16_1: branch IO_W;
	wire IO_E16_2: branch IO_W;
	wire IO_E16_3: branch IO_W;
	wire IO_E16_4: branch IO_W;
	wire IO_E16_5: branch IO_W;
	wire IO_E16_6: branch IO_W;
	wire IO_E16_7: branch IO_W;
	wire IO_E16_8: branch IO_W;
	wire IO_E17_0: mux;
	wire IO_E17_1: branch IO_W;
	wire IO_E17_2: branch IO_W;
	wire IO_E17_3: branch IO_W;
	wire IO_E17_4: branch IO_W;
	wire IO_E17_5: branch IO_W;
	wire IO_E17_6: branch IO_W;
	wire IO_E17_7: branch IO_W;
	wire IO_E17_8: branch IO_W;
	wire IO_E18_0: mux;
	wire IO_E18_1: branch IO_W;
	wire IO_E18_2: branch IO_W;
	wire IO_E18_3: branch IO_W;
	wire IO_E18_4: branch IO_W;
	wire IO_E18_5: branch IO_W;
	wire IO_E18_6: branch IO_W;
	wire IO_E18_7: branch IO_W;
	wire IO_E18_8: branch IO_W;
	wire IO_E19_0: mux;
	wire IO_E19_1: branch IO_W;
	wire IO_E19_2: branch IO_W;
	wire IO_E19_3: branch IO_W;
	wire IO_E19_4: branch IO_W;
	wire IO_E19_5: branch IO_W;
	wire IO_E19_6: branch IO_W;
	wire IO_E19_7: branch IO_W;
	wire IO_E19_8: branch IO_W;
	wire IO_E20_0: mux;
	wire IO_E20_1: branch IO_W;
	wire IO_E20_2: branch IO_W;
	wire IO_E20_3: branch IO_W;
	wire IO_E20_4: branch IO_W;
	wire IO_E20_5: branch IO_W;
	wire IO_E20_6: branch IO_W;
	wire IO_E20_7: branch IO_W;
	wire IO_E20_8: branch IO_W;
	wire IO_E21_0: mux;
	wire IO_E21_1: branch IO_W;
	wire IO_E21_2: branch IO_W;
	wire IO_E21_3: branch IO_W;
	wire IO_E21_4: branch IO_W;
	wire IO_E21_5: branch IO_W;
	wire IO_E21_6: branch IO_W;
	wire IO_E21_7: branch IO_W;
	wire IO_E21_8: branch IO_W;
	wire IO_E22_0: mux;
	wire IO_E22_1: branch IO_W;
	wire IO_E22_2: branch IO_W;
	wire IO_E22_3: branch IO_W;
	wire IO_E22_4: branch IO_W;
	wire IO_E22_5: branch IO_W;
	wire IO_E22_6: branch IO_W;
	wire IO_E22_7: branch IO_W;
	wire IO_E22_8: branch IO_W;
	wire IO_E23_0: mux;
	wire IO_E23_1: branch IO_W;
	wire IO_E23_2: branch IO_W;
	wire IO_E23_3: branch IO_W;
	wire IO_E23_4: branch IO_W;
	wire IO_E23_5: branch IO_W;
	wire IO_E23_6: branch IO_W;
	wire IO_E23_7: branch IO_W;
	wire IO_E23_8: branch IO_W;
	wire IO_E24_0: mux;
	wire IO_E24_1: branch IO_W;
	wire IO_E24_2: branch IO_W;
	wire IO_E24_3: branch IO_W;
	wire IO_E24_4: branch IO_W;
	wire IO_E24_5: branch IO_W;
	wire IO_E24_6: branch IO_W;
	wire IO_E24_7: branch IO_W;
	wire IO_E24_8: branch IO_W;
	wire IO_E25_0: mux;
	wire IO_E25_1: branch IO_W;
	wire IO_E25_2: branch IO_W;
	wire IO_E25_3: branch IO_W;
	wire IO_E25_4: branch IO_W;
	wire IO_E25_5: branch IO_W;
	wire IO_E25_6: branch IO_W;
	wire IO_E25_7: branch IO_W;
	wire IO_E25_8: branch IO_W;
	wire IO_E26_0: mux;
	wire IO_E26_1: branch IO_W;
	wire IO_E26_2: branch IO_W;
	wire IO_E26_3: branch IO_W;
	wire IO_E26_4: branch IO_W;
	wire IO_E26_5: branch IO_W;
	wire IO_E26_6: branch IO_W;
	wire IO_E26_7: branch IO_W;
	wire IO_E26_8: branch IO_W;
	wire IO_E27_0: mux;
	wire IO_E27_1: branch IO_W;
	wire IO_E27_2: branch IO_W;
	wire IO_E27_3: branch IO_W;
	wire IO_E27_4: branch IO_W;
	wire IO_E27_5: branch IO_W;
	wire IO_E27_6: branch IO_W;
	wire IO_E27_7: branch IO_W;
	wire IO_E27_8: branch IO_W;
	wire IO_E28_0: mux;
	wire IO_E28_1: branch IO_W;
	wire IO_E28_2: branch IO_W;
	wire IO_E28_3: branch IO_W;
	wire IO_E28_4: branch IO_W;
	wire IO_E28_5: branch IO_W;
	wire IO_E28_6: branch IO_W;
	wire IO_E28_7: branch IO_W;
	wire IO_E28_8: branch IO_W;
	wire IO_E29_0: mux;
	wire IO_E29_1: branch IO_W;
	wire IO_E29_2: branch IO_W;
	wire IO_E29_3: branch IO_W;
	wire IO_E29_4: branch IO_W;
	wire IO_E29_5: branch IO_W;
	wire IO_E29_6: branch IO_W;
	wire IO_E29_7: branch IO_W;
	wire IO_E29_8: branch IO_W;
	wire IO_E30_0: mux;
	wire IO_E30_1: branch IO_W;
	wire IO_E30_2: branch IO_W;
	wire IO_E30_3: branch IO_W;
	wire IO_E30_4: branch IO_W;
	wire IO_E30_5: branch IO_W;
	wire IO_E30_6: branch IO_W;
	wire IO_E30_7: branch IO_W;
	wire IO_E30_8: branch IO_W;
	wire IO_E31_0: mux;
	wire IO_E31_1: branch IO_W;
	wire IO_E31_2: branch IO_W;
	wire IO_E31_3: branch IO_W;
	wire IO_E31_4: branch IO_W;
	wire IO_E31_5: branch IO_W;
	wire IO_E31_6: branch IO_W;
	wire IO_E31_7: branch IO_W;
	wire IO_E31_8: branch IO_W;
	wire IO_T_W: branch IO_E;
	wire IO_T_E: branch IO_W;

	tile_slot INT {
		bel_slot INT: legacy;

		tile_class INT_PLC {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_W1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_E0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_E1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_S1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X0_N0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_N1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X1_W0_0 = X2_W1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = X2_W2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W4_0 = X2_W5_2 | X2_W6_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_W5_0 = X2_W3_2 | X2_W4_2 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_W6_0 = X1_S4_1;
				permabuf X1_W7_0 = X1_N5_1;
				mux X1_E0_0 = X2_E1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = X2_E2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E4_0 = X2_E5_2 | X2_E6_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_E5_0 = X2_E3_2 | X2_E4_2 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_E6_0 = X1_N4_1;
				permabuf X1_E7_0 = X1_S5_1;
				mux X1_S0_0 = X2_S1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = X2_S2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S4_0 = X2_S5_2 | X2_S6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_S5_0 = X2_S3_2 | X2_S4_2 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_S6_0 = X1_E4_1;
				permabuf X1_S7_0 = X1_W5_1;
				mux X1_N0_0 = X2_N1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = X2_N2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N4_0 = X2_N5_2 | X2_N6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_N5_0 = X2_N3_2 | X2_N4_2 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_N6_0 = X1_W4_1;
				permabuf X1_N7_0 = X1_E5_1;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_W1_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W5_1 | X1_W7_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W7_1 | X1_S5_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_E3_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E5_1 | X1_E7_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E7_1 | X1_N5_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_S1_0 = X1_W6_1 | X1_S4_1 | X1_S6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_S3_0 = X1_W4_1 | X1_W6_1 | X1_S6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_2 | X2_S6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S5_2 | X2_S7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S4_2 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S5_2 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_N1_0 = X1_E6_1 | X1_N4_1 | X1_N6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N0_2 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_N3_0 = X1_E4_1 | X1_E6_1 | X1_N6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N1_2 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N4_2 | X2_N6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N5_2 | X2_N7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N4_2 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N5_2 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X6_W0_6 | X6_W2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W1_0 = X1_W4_1 | X1_E6_1 | X1_S6_1 | X2_W1_2 | X6_W1_6 | X6_W3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X6_W0_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W3_2 | X6_W1_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X6_W4_6 | X6_W6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W5_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W5_2 | X6_W5_6 | X6_W7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X6_W4_6 | X6_W6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W7_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W7_2 | X6_W5_6 | X6_W7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X6_E0_6 | X6_E2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X6_E1_6 | X6_E3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X6_E0_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E3_0 = X1_W6_1 | X1_S4_1 | X1_N6_1 | X2_E3_2 | X6_E1_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X6_E4_6 | X6_E6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E5_0 = X1_W7_1 | X1_E5_1 | X1_N7_1 | X2_E5_2 | X6_E5_6 | X6_E7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X6_E4_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E7_0 = X1_E7_1 | X1_S7_1 | X1_N5_1 | X2_E7_2 | X6_E5_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S1_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_S3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S0_6 | X6_S2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S3_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S1_6 | X6_S3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_S6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S5_0 = X1_W7_1 | X1_S5_1 | X1_N7_1 | X2_S5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_S7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S4_6 | X6_S6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S5_6 | X6_S7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_N0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N1_0 = X1_E6_1 | X1_S6_1 | X1_N4_1 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N1_6 | X6_N3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N0_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N3_0 = X1_W6_1 | X1_E4_1 | X1_N6_1 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N1_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_N4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_N4_6 | X6_N6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_N5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_N5_6 | X6_N7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_N4_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N7_0 = X1_W5_1 | X1_E7_1 | X1_S7_1 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_N5_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux SCLK0 = VSDCLK1 | VSDCLK2 | VSDCLK3 | VSDCLK4 | VSDCLK5 | VSDCLK6;
				mux SCLK1 = VSDCLK1 | VSDCLK2 | VSDCLK3 | VSDCLK4 | VSDCLK5 | VSDCLK6;
				mux VSDCLK0 = VSDCLK6 | HSDCLK0 | HSDCLK3 | HSDCLK6;
				mux VSDCLK6 = VSDCLK0 | HSDCLK0 | HSDCLK3 | HSDCLK6;
				mux HSDCLK0 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | HSDCLK6;
				mux HSDCLK6 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | HSDCLK0;
				mux IMUX_A0 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S6_3 | OUT_F7 | OUT_Q0 | OUT_Q7 | OUT_OFX2;
				mux IMUX_A1 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S6_3 | OUT_F0 | OUT_F7 | OUT_Q1 | OUT_Q7;
				mux IMUX_A2 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_S4_3 | OUT_F4 | OUT_Q2 | OUT_Q4 | OUT_OFX4;
				mux IMUX_A3 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_S4_3 | OUT_F2 | OUT_F4 | OUT_Q3 | OUT_Q4;
				mux IMUX_A4 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q4;
				mux IMUX_A5 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S3_3 | OUT_F3 | OUT_Q3 | OUT_Q5 | OUT_OFX6;
				mux IMUX_A6 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_S1_3 | OUT_F1 | OUT_Q1 | OUT_Q6 | OUT_OFX1;
				mux IMUX_A7 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_S1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q7;
				mux IMUX_B0 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B1 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B2 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B3 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B4 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B5 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B6 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_B7 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C0 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C3 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C4 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_C7 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_N0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_D1 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_N0_3 | OUT_F6 | OUT_Q0 | OUT_Q6 | OUT_OFX5;
				mux IMUX_D2 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_D3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N2_3 | OUT_F5 | OUT_Q2 | OUT_Q5 | OUT_OFX0;
				mux IMUX_D4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_N5_3 | OUT_F2 | OUT_Q2 | OUT_Q5 | OUT_OFX6;
				mux IMUX_D5 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_N5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D6 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_D7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N7_3 | OUT_F0 | OUT_Q0 | OUT_Q6 | OUT_OFX3;
				mux IMUX_M0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_CLK0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CLK1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CLK2 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CLK3 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_LSR0 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_LSR1 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_LSR2 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_LSR3 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CE0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CE1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CE2 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CE3 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
			}
		}

		tile_class INT_EBR {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_W1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_E0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_E1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_S1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X0_N0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_N1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X1_W0_0 = X2_W1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = X2_W2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W4_0 = X2_W5_2 | X2_W6_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_W5_0 = X2_W3_2 | X2_W4_2 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_W6_0 = X1_S4_1;
				permabuf X1_W7_0 = X1_N5_1;
				mux X1_E0_0 = X2_E1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = X2_E2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E4_0 = X2_E5_2 | X2_E6_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_E5_0 = X2_E3_2 | X2_E4_2 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_E6_0 = X1_N4_1;
				permabuf X1_E7_0 = X1_S5_1;
				mux X1_S0_0 = X2_S1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = X2_S2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S4_0 = X2_S5_2 | X2_S6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_S5_0 = X2_S3_2 | X2_S4_2 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_S6_0 = X1_E4_1;
				permabuf X1_S7_0 = X1_W5_1;
				mux X1_N0_0 = X2_N1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = X2_N2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N4_0 = X2_N5_2 | X2_N6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_N5_0 = X2_N3_2 | X2_N4_2 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_N6_0 = X1_W4_1;
				permabuf X1_N7_0 = X1_E5_1;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_W1_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W5_1 | X1_W7_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W7_1 | X1_S5_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_E3_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E5_1 | X1_E7_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E7_1 | X1_N5_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_S1_0 = X1_W6_1 | X1_S4_1 | X1_S6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_S3_0 = X1_W4_1 | X1_W6_1 | X1_S6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_2 | X2_S6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S5_2 | X2_S7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S4_2 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S5_2 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_N1_0 = X1_E6_1 | X1_N4_1 | X1_N6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N0_2 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_N3_0 = X1_E4_1 | X1_E6_1 | X1_N6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N1_2 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N4_2 | X2_N6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N5_2 | X2_N7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N4_2 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N5_2 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X6_W0_6 | X6_W2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W1_0 = X1_W4_1 | X1_E6_1 | X1_S6_1 | X2_W1_2 | X6_W1_6 | X6_W3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X6_W0_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W3_2 | X6_W1_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X6_W4_6 | X6_W6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W5_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W5_2 | X6_W5_6 | X6_W7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X6_W4_6 | X6_W6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W7_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W7_2 | X6_W5_6 | X6_W7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X6_E0_6 | X6_E2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X6_E1_6 | X6_E3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X6_E0_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E3_0 = X1_W6_1 | X1_S4_1 | X1_N6_1 | X2_E3_2 | X6_E1_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X6_E4_6 | X6_E6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E5_0 = X1_W7_1 | X1_E5_1 | X1_N7_1 | X2_E5_2 | X6_E5_6 | X6_E7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X6_E4_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E7_0 = X1_E7_1 | X1_S7_1 | X1_N5_1 | X2_E7_2 | X6_E5_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S1_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_S3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S0_6 | X6_S2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S3_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S1_6 | X6_S3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_S6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S5_0 = X1_W7_1 | X1_S5_1 | X1_N7_1 | X2_S5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_S7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S4_6 | X6_S6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S5_6 | X6_S7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_N0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N1_0 = X1_E6_1 | X1_S6_1 | X1_N4_1 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N1_6 | X6_N3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N0_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N3_0 = X1_W6_1 | X1_E4_1 | X1_N6_1 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N1_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_N4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_N4_6 | X6_N6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_N5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_N5_6 | X6_N7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_N4_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N7_0 = X1_W5_1 | X1_E7_1 | X1_S7_1 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_N5_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux SCLK0 = VSDCLK1 | VSDCLK2 | VSDCLK3 | VSDCLK4 | VSDCLK5 | VSDCLK6;
				mux SCLK1 = VSDCLK1 | VSDCLK2 | VSDCLK3 | VSDCLK4 | VSDCLK5 | VSDCLK6;
				mux VSDCLK0 = VSDCLK6 | HSDCLK0 | HSDCLK3 | HSDCLK6;
				mux VSDCLK6 = VSDCLK0 | HSDCLK0 | HSDCLK3 | HSDCLK6;
				mux HSDCLK0 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | HSDCLK6;
				mux HSDCLK6 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | HSDCLK0;
				mux IMUX_A0 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S6_3 | OUT_F7 | OUT_Q0 | OUT_Q7 | OUT_OFX2;
				mux IMUX_A1 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S6_3 | OUT_F0 | OUT_F7 | OUT_Q1 | OUT_Q7;
				mux IMUX_A2 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_S4_3 | OUT_F4 | OUT_Q2 | OUT_Q4 | OUT_OFX4;
				mux IMUX_A3 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_S4_3 | OUT_F2 | OUT_F4 | OUT_Q3 | OUT_Q4;
				mux IMUX_A4 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q4;
				mux IMUX_A5 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S3_3 | OUT_F3 | OUT_Q3 | OUT_Q5 | OUT_OFX6;
				mux IMUX_A6 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_S1_3 | OUT_F1 | OUT_Q1 | OUT_Q6 | OUT_OFX1;
				mux IMUX_A7 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_S1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q7;
				mux IMUX_B0 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B1 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B2 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B3 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B4 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B5 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B6 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_B7 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C0 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C3 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C4 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_C7 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_N0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_D1 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_N0_3 | OUT_F6 | OUT_Q0 | OUT_Q6 | OUT_OFX5;
				mux IMUX_D2 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_D3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N2_3 | OUT_F5 | OUT_Q2 | OUT_Q5 | OUT_OFX0;
				mux IMUX_D4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_N5_3 | OUT_F2 | OUT_Q2 | OUT_Q5 | OUT_OFX6;
				mux IMUX_D5 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_N5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D6 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_D7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N7_3 | OUT_F0 | OUT_Q0 | OUT_Q6 | OUT_OFX3;
				mux IMUX_M0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_CLK0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CLK1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CLK2 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CLK3 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_LSR0 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_LSR1 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_LSR2 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_LSR3 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CE0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CE1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CE2 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CE3 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
			}
		}

		tile_class INT_IO {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_W1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_E0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_E1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_S1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X0_N0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_N1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X1_W0_0 = X2_W1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = X2_W2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W4_0 = X2_W5_2 | X2_W6_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_W5_0 = X2_W3_2 | X2_W4_2 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_W6_0 = X1_S4_1;
				permabuf X1_W7_0 = X1_N5_1;
				mux X1_E0_0 = X2_E1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = X2_E2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E4_0 = X2_E5_2 | X2_E6_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_E5_0 = X2_E3_2 | X2_E4_2 | IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_E6_0 = X1_N4_1;
				permabuf X1_E7_0 = X1_S5_1;
				mux X1_S0_0 = X2_S1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = X2_S2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S4_0 = X2_S5_2 | X2_S6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_S5_0 = X2_S3_2 | X2_S4_2 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_S6_0 = X1_E4_1;
				permabuf X1_S7_0 = X1_W5_1;
				mux X1_N0_0 = X2_N1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = X2_N2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N4_0 = X2_N5_2 | X2_N6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_N5_0 = X2_N3_2 | X2_N4_2 | IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_N6_0 = X1_W4_1;
				permabuf X1_N7_0 = X1_E5_1;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_W1_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W5_1 | X1_W7_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W7_1 | X1_S5_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_E3_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E5_1 | X1_E7_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E7_1 | X1_N5_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_S1_0 = X1_W6_1 | X1_S4_1 | X1_S6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_S3_0 = X1_W4_1 | X1_W6_1 | X1_S6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_2 | X2_S6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S5_2 | X2_S7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S4_2 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S5_2 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_N1_0 = X1_E6_1 | X1_N4_1 | X1_N6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N0_2 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_N3_0 = X1_E4_1 | X1_E6_1 | X1_N6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N1_2 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N4_2 | X2_N6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N5_2 | X2_N7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N4_2 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N5_2 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X6_W0_6 | X6_W2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W1_0 = X1_W4_1 | X1_E6_1 | X1_S6_1 | X2_W1_2 | X6_W1_6 | X6_W3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X6_W0_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W3_2 | X6_W1_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X6_W4_6 | X6_W6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W5_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W5_2 | X6_W5_6 | X6_W7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X6_W4_6 | X6_W6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W7_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W7_2 | X6_W5_6 | X6_W7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X6_E0_6 | X6_E2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X6_E1_6 | X6_E3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X6_E0_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E3_0 = X1_W6_1 | X1_S4_1 | X1_N6_1 | X2_E3_2 | X6_E1_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X6_E4_6 | X6_E6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E5_0 = X1_W7_1 | X1_E5_1 | X1_N7_1 | X2_E5_2 | X6_E5_6 | X6_E7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X6_E4_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E7_0 = X1_E7_1 | X1_S7_1 | X1_N5_1 | X2_E7_2 | X6_E5_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S1_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_S3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S0_6 | X6_S2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S3_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S1_6 | X6_S3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_S6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S5_0 = X1_W7_1 | X1_S5_1 | X1_N7_1 | X2_S5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_S7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S4_6 | X6_S6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S5_6 | X6_S7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_N0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N1_0 = X1_E6_1 | X1_S6_1 | X1_N4_1 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N1_6 | X6_N3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N0_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N3_0 = X1_W6_1 | X1_E4_1 | X1_N6_1 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N1_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_N4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_N4_6 | X6_N6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_N5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_N5_6 | X6_N7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_N4_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N7_0 = X1_W5_1 | X1_E7_1 | X1_S7_1 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_N5_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux SCLK0 = VSDCLK1 | VSDCLK2 | VSDCLK3 | VSDCLK4 | VSDCLK5 | VSDCLK6;
				mux SCLK1 = VSDCLK1 | VSDCLK2 | VSDCLK3 | VSDCLK4 | VSDCLK5 | VSDCLK6;
				mux VSDCLK0 = VSDCLK6 | HSDCLK0 | HSDCLK3 | HSDCLK6;
				mux VSDCLK6 = VSDCLK0 | HSDCLK0 | HSDCLK3 | HSDCLK6;
				mux HSDCLK0 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | HSDCLK6;
				mux HSDCLK6 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | HSDCLK0;
				mux IMUX_A0 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S6_3 | OUT_F7 | OUT_Q0 | OUT_Q7 | OUT_OFX2;
				mux IMUX_A1 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S6_3 | OUT_F0 | OUT_F7 | OUT_Q1 | OUT_Q7;
				mux IMUX_A2 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_S4_3 | OUT_F4 | OUT_Q2 | OUT_Q4 | OUT_OFX4;
				mux IMUX_A3 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_S4_3 | OUT_F2 | OUT_F4 | OUT_Q3 | OUT_Q4;
				mux IMUX_A4 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q4;
				mux IMUX_A5 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S3_3 | OUT_F3 | OUT_Q3 | OUT_Q5 | OUT_OFX6;
				mux IMUX_A6 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_S1_3 | OUT_F1 | OUT_Q1 | OUT_Q6 | OUT_OFX1;
				mux IMUX_A7 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_S1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q7;
				mux IMUX_B0 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B1 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B2 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B3 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B4 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B5 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B6 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_B7 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C0 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C3 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C4 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_C7 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_N0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_D1 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_N0_3 | OUT_F6 | OUT_Q0 | OUT_Q6 | OUT_OFX5;
				mux IMUX_D2 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_D3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N2_3 | OUT_F5 | OUT_Q2 | OUT_Q5 | OUT_OFX0;
				mux IMUX_D4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_N5_3 | OUT_F2 | OUT_Q2 | OUT_Q5 | OUT_OFX6;
				mux IMUX_D5 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_N5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D6 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_D7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N7_3 | OUT_F0 | OUT_Q0 | OUT_Q6 | OUT_OFX3;
				mux IMUX_M0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_CLK0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CLK1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CLK2 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CLK3 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_LSR0 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_LSR1 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_LSR2 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_LSR3 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CE0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CE1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CE2 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
				mux IMUX_CE3 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | SCLK0 | SCLK0_W | SCLK0_E | SCLK1 | SCLK1_W | SCLK1_E;
			}
		}
	}

	tile_slot IO {
		bel_slot IO0: legacy;
		bel_slot IO1: legacy;
		bel_slot IO2: legacy;
		bel_slot IO3: legacy;
		bel_slot IO4: legacy;
		bel_slot IO5: legacy;
		bel_slot IO6: legacy;
		bel_slot IO7: legacy;
		bel_slot IO8: legacy;
		bel_slot IO9: legacy;
		bel_slot IO10: legacy;
		bel_slot IO11: legacy;
		bel_slot PICTEST0: legacy;
		bel_slot PICTEST1: legacy;
		bel_slot PICTEST2: legacy;

		tile_class IO_W4 {
			cell CELL0;
			cell CELL1;

			bel IO0 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				output INDDCK = CELL1.OUT_IO4;
				output INEG0 = CELL1.OUT_IO23;
				output INEG1 = CELL1.OUT_IO22;
				output INEG2 = CELL0.OUT_IO9;
				output INEG3 = CELL0.OUT_IO8;
				output INFF = CELL1.OUT_IO2;
				output IPOS0 = CELL1.OUT_IO19;
				output IPOS1 = CELL1.OUT_IO21;
				output IPOS2 = CELL0.OUT_IO10;
				output IPOS3 = CELL0.OUT_IO17;
				output LOCK = CELL0.OUT_IO1;
				input LSR = CELL0.IMUX_LSR3;
				input ONEG0 = CELL1.IMUX_IO10;
				input ONEG1 = CELL1.IMUX_IO30;
				input ONEG2 = CELL0.IMUX_IO12;
				input ONEG3 = CELL0.IMUX_IO3;
				input OPOS0 = CELL1.IMUX_IO0;
				input OPOS1 = CELL1.IMUX_IO31;
				input OPOS2 = CELL0.IMUX_IO1;
				input OPOS3 = CELL0.IMUX_IO11;
				input RUNAIL = CELL0.IMUX_IO9;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL1.IMUX_IO7;
				output UP = CELL1.OUT_IO18;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE3;
				input CLK = CELL0.IMUX_CLK3;
				output INDDCK = CELL0.OUT_IO6;
				output INEG0 = CELL0.OUT_IO9;
				output INEG1 = CELL0.OUT_IO8;
				output INEG2 = CELL1.OUT_IO23;
				output INEG3 = CELL1.OUT_IO22;
				output INFF = CELL0.OUT_IO0;
				output IPOS0 = CELL0.OUT_IO10;
				output IPOS1 = CELL0.OUT_IO17;
				output IPOS2 = CELL1.OUT_IO19;
				output IPOS3 = CELL1.OUT_IO21;
				input LSR = CELL1.IMUX_LSR1;
				input ONEG0 = CELL0.IMUX_IO12;
				input ONEG1 = CELL0.IMUX_IO3;
				input ONEG2 = CELL1.IMUX_IO10;
				input ONEG3 = CELL1.IMUX_IO30;
				input OPOS0 = CELL0.IMUX_IO1;
				input OPOS1 = CELL0.IMUX_IO11;
				input OPOS2 = CELL1.IMUX_IO0;
				input OPOS3 = CELL1.IMUX_IO31;
				input TD = CELL0.IMUX_IO2, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO11;
			}

			bel IO2 {
				input CE = CELL0.IMUX_CE2;
				input CLK = CELL0.IMUX_CLK0;
				output INDDCK = CELL0.OUT_IO13;
				output INEG0 = CELL0.OUT_IO16;
				output INEG1 = CELL0.OUT_IO15;
				output INEG2 = CELL0.OUT_IO23;
				output INEG3 = CELL0.OUT_IO22;
				output INFF = CELL0.OUT_IO3;
				output IPOS0 = CELL0.OUT_IO12;
				output IPOS1 = CELL0.OUT_IO14;
				output IPOS2 = CELL0.OUT_IO19;
				output IPOS3 = CELL0.OUT_IO21;
				output LOCK = CELL0.OUT_IO1;
				input LSR = CELL0.IMUX_LSR2;
				input ONEG0 = CELL0.IMUX_IO23;
				input ONEG1 = CELL0.IMUX_IO22;
				input ONEG2 = CELL0.IMUX_IO10;
				input ONEG3 = CELL0.IMUX_IO30;
				input OPOS0 = CELL0.IMUX_IO5;
				input OPOS1 = CELL0.IMUX_IO4;
				input OPOS2 = CELL0.IMUX_IO0;
				input OPOS3 = CELL0.IMUX_IO31;
				input RUNAIL = CELL0.IMUX_IO9;
				input TD = CELL0.IMUX_IO19, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO20;
			}

			bel IO3 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK2;
				output INDDCK = CELL0.OUT_IO4;
				output INEG0 = CELL0.OUT_IO23;
				output INEG1 = CELL0.OUT_IO22;
				output INEG2 = CELL0.OUT_IO16;
				output INEG3 = CELL0.OUT_IO15;
				output INFF = CELL0.OUT_IO2;
				output IPOS0 = CELL0.OUT_IO19;
				output IPOS1 = CELL0.OUT_IO21;
				output IPOS2 = CELL0.OUT_IO12;
				output IPOS3 = CELL0.OUT_IO14;
				input LSR = CELL0.IMUX_LSR1;
				input ONEG0 = CELL0.IMUX_IO10;
				input ONEG1 = CELL0.IMUX_IO30;
				input ONEG2 = CELL0.IMUX_IO23;
				input ONEG3 = CELL0.IMUX_IO22;
				input OPOS0 = CELL0.IMUX_IO0;
				input OPOS1 = CELL0.IMUX_IO31;
				input OPOS2 = CELL0.IMUX_IO5;
				input OPOS3 = CELL0.IMUX_IO4;
				input TD = CELL0.IMUX_IO7, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO18;
			}

			bel PICTEST0 {
				input CLK = CELL1.IMUX_CLK0;
				input SCANENABLE = CELL0.IMUX_IO15;
				output SCANOUT = CELL1.OUT_IO1;
				input SCANSEL0 = CELL1.IMUX_IO9;
				input SCANSEL1 = CELL0.IMUX_IO6;
			}

			// wire CELL0.IMUX_CLK0                IO2.CLK
			// wire CELL0.IMUX_CLK2                IO3.CLK
			// wire CELL0.IMUX_CLK3                IO1.CLK
			// wire CELL0.IMUX_LSR1                IO3.LSR
			// wire CELL0.IMUX_LSR2                IO2.LSR
			// wire CELL0.IMUX_LSR3                IO0.LSR
			// wire CELL0.IMUX_CE0                 IO3.CE
			// wire CELL0.IMUX_CE2                 IO2.CE
			// wire CELL0.IMUX_CE3                 IO1.CE
			// wire CELL0.IMUX_IO0                 IO2.OPOS2 IO3.OPOS0
			// wire CELL0.IMUX_IO1                 IO0.OPOS2 IO1.OPOS0
			// wire CELL0.IMUX_IO2                 IO1.TD
			// wire CELL0.IMUX_IO3                 IO0.ONEG3 IO1.ONEG1
			// wire CELL0.IMUX_IO4                 IO2.OPOS1 IO3.OPOS3
			// wire CELL0.IMUX_IO5                 IO2.OPOS0 IO3.OPOS2
			// wire CELL0.IMUX_IO6                 PICTEST0.SCANSEL1
			// wire CELL0.IMUX_IO7                 IO3.TD
			// wire CELL0.IMUX_IO9                 IO0.RUNAIL IO2.RUNAIL
			// wire CELL0.IMUX_IO10                IO2.ONEG2 IO3.ONEG0
			// wire CELL0.IMUX_IO11                IO0.OPOS3 IO1.OPOS1
			// wire CELL0.IMUX_IO12                IO0.ONEG2 IO1.ONEG0
			// wire CELL0.IMUX_IO15                PICTEST0.SCANENABLE
			// wire CELL0.IMUX_IO19                IO2.TD
			// wire CELL0.IMUX_IO22                IO2.ONEG1 IO3.ONEG3
			// wire CELL0.IMUX_IO23                IO2.ONEG0 IO3.ONEG2
			// wire CELL0.IMUX_IO30                IO2.ONEG3 IO3.ONEG1
			// wire CELL0.IMUX_IO31                IO2.OPOS3 IO3.OPOS1
			// wire CELL0.OUT_IO0                  IO1.INFF
			// wire CELL0.OUT_IO1                  IO0.LOCK IO2.LOCK
			// wire CELL0.OUT_IO2                  IO3.INFF
			// wire CELL0.OUT_IO3                  IO2.INFF
			// wire CELL0.OUT_IO4                  IO3.INDDCK
			// wire CELL0.OUT_IO6                  IO1.INDDCK
			// wire CELL0.OUT_IO8                  IO0.INEG3 IO1.INEG1
			// wire CELL0.OUT_IO9                  IO0.INEG2 IO1.INEG0
			// wire CELL0.OUT_IO10                 IO0.IPOS2 IO1.IPOS0
			// wire CELL0.OUT_IO11                 IO1.UP
			// wire CELL0.OUT_IO12                 IO2.IPOS0 IO3.IPOS2
			// wire CELL0.OUT_IO13                 IO2.INDDCK
			// wire CELL0.OUT_IO14                 IO2.IPOS1 IO3.IPOS3
			// wire CELL0.OUT_IO15                 IO2.INEG1 IO3.INEG3
			// wire CELL0.OUT_IO16                 IO2.INEG0 IO3.INEG2
			// wire CELL0.OUT_IO17                 IO0.IPOS3 IO1.IPOS1
			// wire CELL0.OUT_IO18                 IO3.UP
			// wire CELL0.OUT_IO19                 IO2.IPOS2 IO3.IPOS0
			// wire CELL0.OUT_IO20                 IO2.UP
			// wire CELL0.OUT_IO21                 IO2.IPOS3 IO3.IPOS1
			// wire CELL0.OUT_IO22                 IO2.INEG3 IO3.INEG1
			// wire CELL0.OUT_IO23                 IO2.INEG2 IO3.INEG0
			// wire CELL0.IO_T_W                   IO0.TD IO1.TD IO2.TD IO3.TD
			// wire CELL0.IO_T_E                   IO0.TD IO1.TD IO2.TD IO3.TD
			// wire CELL1.IMUX_CLK0                IO0.CLK PICTEST0.CLK
			// wire CELL1.IMUX_LSR1                IO1.LSR
			// wire CELL1.IMUX_CE0                 IO0.CE
			// wire CELL1.IMUX_IO0                 IO0.OPOS0 IO1.OPOS2
			// wire CELL1.IMUX_IO7                 IO0.TD
			// wire CELL1.IMUX_IO9                 PICTEST0.SCANSEL0
			// wire CELL1.IMUX_IO10                IO0.ONEG0 IO1.ONEG2
			// wire CELL1.IMUX_IO30                IO0.ONEG1 IO1.ONEG3
			// wire CELL1.IMUX_IO31                IO0.OPOS1 IO1.OPOS3
			// wire CELL1.OUT_IO1                  PICTEST0.SCANOUT
			// wire CELL1.OUT_IO2                  IO0.INFF
			// wire CELL1.OUT_IO4                  IO0.INDDCK
			// wire CELL1.OUT_IO18                 IO0.UP
			// wire CELL1.OUT_IO19                 IO0.IPOS0 IO1.IPOS2
			// wire CELL1.OUT_IO21                 IO0.IPOS1 IO1.IPOS3
			// wire CELL1.OUT_IO22                 IO0.INEG1 IO1.INEG3
			// wire CELL1.OUT_IO23                 IO0.INEG0 IO1.INEG2
		}

		tile_class IO_W12 {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input CE = CELL3.IMUX_CE3;
				input CLK = CELL3.IMUX_CLK3;
				output INDDCK = CELL3.OUT_IO6;
				output INEG0 = CELL3.OUT_IO9;
				output INEG1 = CELL3.OUT_IO8;
				output INEG2 = CELL3.OUT_IO16;
				output INEG3 = CELL3.OUT_IO15;
				output INFF = CELL3.OUT_IO0;
				output IPOS0 = CELL3.OUT_IO10;
				output IPOS1 = CELL3.OUT_IO17;
				output IPOS2 = CELL3.OUT_IO12;
				output IPOS3 = CELL3.OUT_IO14;
				output LOCK = CELL2.OUT_IO5;
				input LSR = CELL3.IMUX_LSR2;
				input ONEG0 = CELL3.IMUX_IO12;
				input ONEG1 = CELL3.IMUX_IO3;
				input ONEG2 = CELL3.IMUX_IO23;
				input ONEG3 = CELL3.IMUX_IO22;
				input OPOS0 = CELL3.IMUX_IO1;
				input OPOS1 = CELL3.IMUX_IO11;
				input OPOS2 = CELL3.IMUX_IO5;
				input OPOS3 = CELL3.IMUX_IO4;
				input RUNAIL = CELL2.IMUX_IO15;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL3.IMUX_IO2;
				output UP = CELL3.OUT_IO11;
			}

			bel IO1 {
				input CE = CELL3.IMUX_CE2;
				input CLK = CELL3.IMUX_CLK2;
				output INDDCK = CELL3.OUT_IO13;
				output INEG0 = CELL3.OUT_IO16;
				output INEG1 = CELL3.OUT_IO15;
				output INEG2 = CELL3.OUT_IO9;
				output INEG3 = CELL3.OUT_IO8;
				output INFF = CELL3.OUT_IO3;
				output IPOS0 = CELL3.OUT_IO12;
				output IPOS1 = CELL3.OUT_IO14;
				output IPOS2 = CELL3.OUT_IO10;
				output IPOS3 = CELL3.OUT_IO17;
				input LSR = CELL3.IMUX_LSR3;
				input ONEG0 = CELL3.IMUX_IO23;
				input ONEG1 = CELL3.IMUX_IO22;
				input ONEG2 = CELL3.IMUX_IO12;
				input ONEG3 = CELL3.IMUX_IO3;
				input OPOS0 = CELL3.IMUX_IO5;
				input OPOS1 = CELL3.IMUX_IO4;
				input OPOS2 = CELL3.IMUX_IO1;
				input OPOS3 = CELL3.IMUX_IO11;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL3.IMUX_IO19;
				output UP = CELL3.OUT_IO20;
			}

			bel IO2 {
				input CE = CELL3.IMUX_CE0;
				input CLK = CELL2.IMUX_CLK3;
				output INDDCK = CELL3.OUT_IO4;
				output INEG0 = CELL3.OUT_IO23;
				output INEG1 = CELL3.OUT_IO22;
				output INEG2 = CELL2.OUT_IO9;
				output INEG3 = CELL2.OUT_IO8;
				output INFF = CELL3.OUT_IO2;
				output IPOS0 = CELL3.OUT_IO19;
				output IPOS1 = CELL3.OUT_IO21;
				output IPOS2 = CELL2.OUT_IO10;
				output IPOS3 = CELL2.OUT_IO17;
				output LOCK = CELL2.OUT_IO5;
				input LSR = CELL3.IMUX_LSR1;
				input ONEG0 = CELL3.IMUX_IO10;
				input ONEG1 = CELL3.IMUX_IO30;
				input ONEG2 = CELL2.IMUX_IO12;
				input ONEG3 = CELL2.IMUX_IO3;
				input OPOS0 = CELL3.IMUX_IO0;
				input OPOS1 = CELL3.IMUX_IO31;
				input OPOS2 = CELL2.IMUX_IO1;
				input OPOS3 = CELL2.IMUX_IO11;
				input RUNAIL = CELL2.IMUX_IO15;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL3.IMUX_IO7;
				output UP = CELL3.OUT_IO18;
			}

			bel IO3 {
				input CE = CELL2.IMUX_CE3;
				input CLK = CELL3.IMUX_CLK0;
				output INDDCK = CELL2.OUT_IO6;
				output INEG0 = CELL2.OUT_IO9;
				output INEG1 = CELL2.OUT_IO8;
				output INEG2 = CELL3.OUT_IO23;
				output INEG3 = CELL3.OUT_IO22;
				output INFF = CELL2.OUT_IO0;
				output IPOS0 = CELL2.OUT_IO10;
				output IPOS1 = CELL2.OUT_IO17;
				output IPOS2 = CELL3.OUT_IO19;
				output IPOS3 = CELL3.OUT_IO21;
				input LSR = CELL2.IMUX_LSR3;
				input ONEG0 = CELL2.IMUX_IO12;
				input ONEG1 = CELL2.IMUX_IO3;
				input ONEG2 = CELL3.IMUX_IO10;
				input ONEG3 = CELL3.IMUX_IO30;
				input OPOS0 = CELL2.IMUX_IO1;
				input OPOS1 = CELL2.IMUX_IO11;
				input OPOS2 = CELL3.IMUX_IO0;
				input OPOS3 = CELL3.IMUX_IO31;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL2.IMUX_IO2;
				output UP = CELL2.OUT_IO11;
			}

			bel IO4 {
				input CE = CELL2.IMUX_CE2;
				input CLK = CELL2.IMUX_CLK2;
				output INDDCK = CELL2.OUT_IO13;
				output INEG0 = CELL2.OUT_IO16;
				output INEG1 = CELL2.OUT_IO15;
				output INEG2 = CELL2.OUT_IO23;
				output INEG3 = CELL2.OUT_IO22;
				output INFF = CELL2.OUT_IO3;
				output IPOS0 = CELL2.OUT_IO12;
				output IPOS1 = CELL2.OUT_IO14;
				output IPOS2 = CELL2.OUT_IO19;
				output IPOS3 = CELL2.OUT_IO21;
				output LOCK = CELL1.OUT_IO7;
				input LSR = CELL2.IMUX_LSR1;
				input ONEG0 = CELL2.IMUX_IO23;
				input ONEG1 = CELL2.IMUX_IO22;
				input ONEG2 = CELL2.IMUX_IO10;
				input ONEG3 = CELL2.IMUX_IO30;
				input OPOS0 = CELL2.IMUX_IO5;
				input OPOS1 = CELL2.IMUX_IO4;
				input OPOS2 = CELL2.IMUX_IO0;
				input OPOS3 = CELL2.IMUX_IO31;
				input RUNAIL = CELL1.IMUX_IO6;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL2.IMUX_IO19;
				output UP = CELL2.OUT_IO20;
			}

			bel IO5 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL2.IMUX_CLK0;
				output INDDCK = CELL2.OUT_IO4;
				output INEG0 = CELL2.OUT_IO23;
				output INEG1 = CELL2.OUT_IO22;
				output INEG2 = CELL2.OUT_IO16;
				output INEG3 = CELL2.OUT_IO15;
				output INFF = CELL2.OUT_IO2;
				output IPOS0 = CELL2.OUT_IO19;
				output IPOS1 = CELL2.OUT_IO21;
				output IPOS2 = CELL2.OUT_IO12;
				output IPOS3 = CELL2.OUT_IO14;
				input LSR = CELL2.IMUX_LSR2;
				input ONEG0 = CELL2.IMUX_IO10;
				input ONEG1 = CELL2.IMUX_IO30;
				input ONEG2 = CELL2.IMUX_IO23;
				input ONEG3 = CELL2.IMUX_IO22;
				input OPOS0 = CELL2.IMUX_IO0;
				input OPOS1 = CELL2.IMUX_IO31;
				input OPOS2 = CELL2.IMUX_IO5;
				input OPOS3 = CELL2.IMUX_IO4;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL2.IMUX_IO7;
				output UP = CELL2.OUT_IO18;
			}

			bel IO6 {
				input CE = CELL1.IMUX_CE3;
				input CLK = CELL1.IMUX_CLK2;
				output INDDCK = CELL1.OUT_IO6;
				output INEG0 = CELL1.OUT_IO9;
				output INEG1 = CELL1.OUT_IO8;
				output INEG2 = CELL1.OUT_IO16;
				output INEG3 = CELL1.OUT_IO15;
				output INFF = CELL1.OUT_IO0;
				output IPOS0 = CELL1.OUT_IO10;
				output IPOS1 = CELL1.OUT_IO17;
				output IPOS2 = CELL1.OUT_IO12;
				output IPOS3 = CELL1.OUT_IO14;
				output LOCK = CELL1.OUT_IO7;
				input LSR = CELL1.IMUX_LSR3;
				input ONEG0 = CELL1.IMUX_IO12;
				input ONEG1 = CELL1.IMUX_IO3;
				input ONEG2 = CELL1.IMUX_IO23;
				input ONEG3 = CELL1.IMUX_IO22;
				input OPOS0 = CELL1.IMUX_IO1;
				input OPOS1 = CELL1.IMUX_IO11;
				input OPOS2 = CELL1.IMUX_IO5;
				input OPOS3 = CELL1.IMUX_IO4;
				input RUNAIL = CELL1.IMUX_IO6;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL1.IMUX_IO2;
				output UP = CELL1.OUT_IO11;
			}

			bel IO7 {
				input CE = CELL1.IMUX_CE2;
				input CLK = CELL1.IMUX_CLK3;
				output INDDCK = CELL1.OUT_IO13;
				output INEG0 = CELL1.OUT_IO16;
				output INEG1 = CELL1.OUT_IO15;
				output INEG2 = CELL1.OUT_IO9;
				output INEG3 = CELL1.OUT_IO8;
				output INFF = CELL1.OUT_IO3;
				output IPOS0 = CELL1.OUT_IO12;
				output IPOS1 = CELL1.OUT_IO14;
				output IPOS2 = CELL1.OUT_IO10;
				output IPOS3 = CELL1.OUT_IO17;
				input LSR = CELL1.IMUX_LSR2;
				input ONEG0 = CELL1.IMUX_IO23;
				input ONEG1 = CELL1.IMUX_IO22;
				input ONEG2 = CELL1.IMUX_IO12;
				input ONEG3 = CELL1.IMUX_IO3;
				input OPOS0 = CELL1.IMUX_IO5;
				input OPOS1 = CELL1.IMUX_IO4;
				input OPOS2 = CELL1.IMUX_IO1;
				input OPOS3 = CELL1.IMUX_IO11;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL1.IMUX_IO19;
				output UP = CELL1.OUT_IO20;
			}

			bel IO8 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK0;
				output INDDCK = CELL1.OUT_IO4;
				output INEG0 = CELL1.OUT_IO23;
				output INEG1 = CELL1.OUT_IO22;
				output INEG2 = CELL0.OUT_IO9;
				output INEG3 = CELL0.OUT_IO8;
				output INFF = CELL1.OUT_IO2;
				output IPOS0 = CELL1.OUT_IO19;
				output IPOS1 = CELL1.OUT_IO21;
				output IPOS2 = CELL0.OUT_IO10;
				output IPOS3 = CELL0.OUT_IO17;
				output LOCK = CELL0.OUT_IO1;
				input LSR = CELL0.IMUX_LSR3;
				input ONEG0 = CELL1.IMUX_IO10;
				input ONEG1 = CELL1.IMUX_IO30;
				input ONEG2 = CELL0.IMUX_IO12;
				input ONEG3 = CELL0.IMUX_IO3;
				input OPOS0 = CELL1.IMUX_IO0;
				input OPOS1 = CELL1.IMUX_IO31;
				input OPOS2 = CELL0.IMUX_IO1;
				input OPOS3 = CELL0.IMUX_IO11;
				input RUNAIL = CELL0.IMUX_IO9;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL1.IMUX_IO7;
				output UP = CELL1.OUT_IO18;
			}

			bel IO9 {
				input CE = CELL0.IMUX_CE3;
				input CLK = CELL0.IMUX_CLK3;
				output INDDCK = CELL0.OUT_IO6;
				output INEG0 = CELL0.OUT_IO9;
				output INEG1 = CELL0.OUT_IO8;
				output INEG2 = CELL1.OUT_IO23;
				output INEG3 = CELL1.OUT_IO22;
				output INFF = CELL0.OUT_IO0;
				output IPOS0 = CELL0.OUT_IO10;
				output IPOS1 = CELL0.OUT_IO17;
				output IPOS2 = CELL1.OUT_IO19;
				output IPOS3 = CELL1.OUT_IO21;
				input LSR = CELL1.IMUX_LSR1;
				input ONEG0 = CELL0.IMUX_IO12;
				input ONEG1 = CELL0.IMUX_IO3;
				input ONEG2 = CELL1.IMUX_IO10;
				input ONEG3 = CELL1.IMUX_IO30;
				input OPOS0 = CELL0.IMUX_IO1;
				input OPOS1 = CELL0.IMUX_IO11;
				input OPOS2 = CELL1.IMUX_IO0;
				input OPOS3 = CELL1.IMUX_IO31;
				input TD = CELL0.IMUX_IO2, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO11;
			}

			bel IO10 {
				input CE = CELL0.IMUX_CE2;
				input CLK = CELL0.IMUX_CLK0;
				output INDDCK = CELL0.OUT_IO13;
				output INEG0 = CELL0.OUT_IO16;
				output INEG1 = CELL0.OUT_IO15;
				output INEG2 = CELL0.OUT_IO23;
				output INEG3 = CELL0.OUT_IO22;
				output INFF = CELL0.OUT_IO3;
				output IPOS0 = CELL0.OUT_IO12;
				output IPOS1 = CELL0.OUT_IO14;
				output IPOS2 = CELL0.OUT_IO19;
				output IPOS3 = CELL0.OUT_IO21;
				output LOCK = CELL0.OUT_IO1;
				input LSR = CELL0.IMUX_LSR2;
				input ONEG0 = CELL0.IMUX_IO23;
				input ONEG1 = CELL0.IMUX_IO22;
				input ONEG2 = CELL0.IMUX_IO10;
				input ONEG3 = CELL0.IMUX_IO30;
				input OPOS0 = CELL0.IMUX_IO5;
				input OPOS1 = CELL0.IMUX_IO4;
				input OPOS2 = CELL0.IMUX_IO0;
				input OPOS3 = CELL0.IMUX_IO31;
				input RUNAIL = CELL0.IMUX_IO9;
				input TD = CELL0.IMUX_IO19, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO20;
			}

			bel IO11 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK2;
				output INDDCK = CELL0.OUT_IO4;
				output INEG0 = CELL0.OUT_IO23;
				output INEG1 = CELL0.OUT_IO22;
				output INEG2 = CELL0.OUT_IO16;
				output INEG3 = CELL0.OUT_IO15;
				output INFF = CELL0.OUT_IO2;
				output IPOS0 = CELL0.OUT_IO19;
				output IPOS1 = CELL0.OUT_IO21;
				output IPOS2 = CELL0.OUT_IO12;
				output IPOS3 = CELL0.OUT_IO14;
				input LSR = CELL0.IMUX_LSR1;
				input ONEG0 = CELL0.IMUX_IO10;
				input ONEG1 = CELL0.IMUX_IO30;
				input ONEG2 = CELL0.IMUX_IO23;
				input ONEG3 = CELL0.IMUX_IO22;
				input OPOS0 = CELL0.IMUX_IO0;
				input OPOS1 = CELL0.IMUX_IO31;
				input OPOS2 = CELL0.IMUX_IO5;
				input OPOS3 = CELL0.IMUX_IO4;
				input TD = CELL0.IMUX_IO7, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO18;
			}

			bel PICTEST0 {
				input CLK = CELL3.IMUX_CLK3;
				input SCANENABLE = CELL3.IMUX_IO6;
				output SCANOUT = CELL3.OUT_IO5;
				input SCANSEL0 = CELL3.IMUX_IO15;
				input SCANSEL1 = CELL3.IMUX_IO9;
			}

			bel PICTEST1 {
				input CLK = CELL2.IMUX_CLK2;
				input SCANENABLE = CELL2.IMUX_IO9;
				output SCANOUT = CELL2.OUT_IO7;
				input SCANSEL0 = CELL2.IMUX_IO6;
				input SCANSEL1 = CELL1.IMUX_IO15;
			}

			bel PICTEST2 {
				input CLK = CELL1.IMUX_CLK0;
				input SCANENABLE = CELL0.IMUX_IO15;
				output SCANOUT = CELL1.OUT_IO1;
				input SCANSEL0 = CELL1.IMUX_IO9;
				input SCANSEL1 = CELL0.IMUX_IO6;
			}

			// wire CELL0.IMUX_CLK0                IO10.CLK
			// wire CELL0.IMUX_CLK2                IO11.CLK
			// wire CELL0.IMUX_CLK3                IO9.CLK
			// wire CELL0.IMUX_LSR1                IO11.LSR
			// wire CELL0.IMUX_LSR2                IO10.LSR
			// wire CELL0.IMUX_LSR3                IO8.LSR
			// wire CELL0.IMUX_CE0                 IO11.CE
			// wire CELL0.IMUX_CE2                 IO10.CE
			// wire CELL0.IMUX_CE3                 IO9.CE
			// wire CELL0.IMUX_IO0                 IO10.OPOS2 IO11.OPOS0
			// wire CELL0.IMUX_IO1                 IO8.OPOS2 IO9.OPOS0
			// wire CELL0.IMUX_IO2                 IO9.TD
			// wire CELL0.IMUX_IO3                 IO8.ONEG3 IO9.ONEG1
			// wire CELL0.IMUX_IO4                 IO10.OPOS1 IO11.OPOS3
			// wire CELL0.IMUX_IO5                 IO10.OPOS0 IO11.OPOS2
			// wire CELL0.IMUX_IO6                 PICTEST2.SCANSEL1
			// wire CELL0.IMUX_IO7                 IO11.TD
			// wire CELL0.IMUX_IO9                 IO8.RUNAIL IO10.RUNAIL
			// wire CELL0.IMUX_IO10                IO10.ONEG2 IO11.ONEG0
			// wire CELL0.IMUX_IO11                IO8.OPOS3 IO9.OPOS1
			// wire CELL0.IMUX_IO12                IO8.ONEG2 IO9.ONEG0
			// wire CELL0.IMUX_IO15                PICTEST2.SCANENABLE
			// wire CELL0.IMUX_IO19                IO10.TD
			// wire CELL0.IMUX_IO22                IO10.ONEG1 IO11.ONEG3
			// wire CELL0.IMUX_IO23                IO10.ONEG0 IO11.ONEG2
			// wire CELL0.IMUX_IO30                IO10.ONEG3 IO11.ONEG1
			// wire CELL0.IMUX_IO31                IO10.OPOS3 IO11.OPOS1
			// wire CELL0.OUT_IO0                  IO9.INFF
			// wire CELL0.OUT_IO1                  IO8.LOCK IO10.LOCK
			// wire CELL0.OUT_IO2                  IO11.INFF
			// wire CELL0.OUT_IO3                  IO10.INFF
			// wire CELL0.OUT_IO4                  IO11.INDDCK
			// wire CELL0.OUT_IO6                  IO9.INDDCK
			// wire CELL0.OUT_IO8                  IO8.INEG3 IO9.INEG1
			// wire CELL0.OUT_IO9                  IO8.INEG2 IO9.INEG0
			// wire CELL0.OUT_IO10                 IO8.IPOS2 IO9.IPOS0
			// wire CELL0.OUT_IO11                 IO9.UP
			// wire CELL0.OUT_IO12                 IO10.IPOS0 IO11.IPOS2
			// wire CELL0.OUT_IO13                 IO10.INDDCK
			// wire CELL0.OUT_IO14                 IO10.IPOS1 IO11.IPOS3
			// wire CELL0.OUT_IO15                 IO10.INEG1 IO11.INEG3
			// wire CELL0.OUT_IO16                 IO10.INEG0 IO11.INEG2
			// wire CELL0.OUT_IO17                 IO8.IPOS3 IO9.IPOS1
			// wire CELL0.OUT_IO18                 IO11.UP
			// wire CELL0.OUT_IO19                 IO10.IPOS2 IO11.IPOS0
			// wire CELL0.OUT_IO20                 IO10.UP
			// wire CELL0.OUT_IO21                 IO10.IPOS3 IO11.IPOS1
			// wire CELL0.OUT_IO22                 IO10.INEG3 IO11.INEG1
			// wire CELL0.OUT_IO23                 IO10.INEG2 IO11.INEG0
			// wire CELL0.IO_T_W                   IO0.TD IO1.TD IO2.TD IO3.TD IO4.TD IO5.TD IO6.TD IO7.TD IO8.TD IO9.TD IO10.TD IO11.TD
			// wire CELL0.IO_T_E                   IO0.TD IO1.TD IO2.TD IO3.TD IO4.TD IO5.TD IO6.TD IO7.TD IO8.TD IO9.TD IO10.TD IO11.TD
			// wire CELL1.IMUX_CLK0                IO8.CLK PICTEST2.CLK
			// wire CELL1.IMUX_CLK2                IO6.CLK
			// wire CELL1.IMUX_CLK3                IO7.CLK
			// wire CELL1.IMUX_LSR1                IO9.LSR
			// wire CELL1.IMUX_LSR2                IO7.LSR
			// wire CELL1.IMUX_LSR3                IO6.LSR
			// wire CELL1.IMUX_CE0                 IO8.CE
			// wire CELL1.IMUX_CE2                 IO7.CE
			// wire CELL1.IMUX_CE3                 IO6.CE
			// wire CELL1.IMUX_IO0                 IO8.OPOS0 IO9.OPOS2
			// wire CELL1.IMUX_IO1                 IO6.OPOS0 IO7.OPOS2
			// wire CELL1.IMUX_IO2                 IO6.TD
			// wire CELL1.IMUX_IO3                 IO6.ONEG1 IO7.ONEG3
			// wire CELL1.IMUX_IO4                 IO6.OPOS3 IO7.OPOS1
			// wire CELL1.IMUX_IO5                 IO6.OPOS2 IO7.OPOS0
			// wire CELL1.IMUX_IO6                 IO4.RUNAIL IO6.RUNAIL
			// wire CELL1.IMUX_IO7                 IO8.TD
			// wire CELL1.IMUX_IO9                 PICTEST2.SCANSEL0
			// wire CELL1.IMUX_IO10                IO8.ONEG0 IO9.ONEG2
			// wire CELL1.IMUX_IO11                IO6.OPOS1 IO7.OPOS3
			// wire CELL1.IMUX_IO12                IO6.ONEG0 IO7.ONEG2
			// wire CELL1.IMUX_IO15                PICTEST1.SCANSEL1
			// wire CELL1.IMUX_IO19                IO7.TD
			// wire CELL1.IMUX_IO22                IO6.ONEG3 IO7.ONEG1
			// wire CELL1.IMUX_IO23                IO6.ONEG2 IO7.ONEG0
			// wire CELL1.IMUX_IO30                IO8.ONEG1 IO9.ONEG3
			// wire CELL1.IMUX_IO31                IO8.OPOS1 IO9.OPOS3
			// wire CELL1.OUT_IO0                  IO6.INFF
			// wire CELL1.OUT_IO1                  PICTEST2.SCANOUT
			// wire CELL1.OUT_IO2                  IO8.INFF
			// wire CELL1.OUT_IO3                  IO7.INFF
			// wire CELL1.OUT_IO4                  IO8.INDDCK
			// wire CELL1.OUT_IO6                  IO6.INDDCK
			// wire CELL1.OUT_IO7                  IO4.LOCK IO6.LOCK
			// wire CELL1.OUT_IO8                  IO6.INEG1 IO7.INEG3
			// wire CELL1.OUT_IO9                  IO6.INEG0 IO7.INEG2
			// wire CELL1.OUT_IO10                 IO6.IPOS0 IO7.IPOS2
			// wire CELL1.OUT_IO11                 IO6.UP
			// wire CELL1.OUT_IO12                 IO6.IPOS2 IO7.IPOS0
			// wire CELL1.OUT_IO13                 IO7.INDDCK
			// wire CELL1.OUT_IO14                 IO6.IPOS3 IO7.IPOS1
			// wire CELL1.OUT_IO15                 IO6.INEG3 IO7.INEG1
			// wire CELL1.OUT_IO16                 IO6.INEG2 IO7.INEG0
			// wire CELL1.OUT_IO17                 IO6.IPOS1 IO7.IPOS3
			// wire CELL1.OUT_IO18                 IO8.UP
			// wire CELL1.OUT_IO19                 IO8.IPOS0 IO9.IPOS2
			// wire CELL1.OUT_IO20                 IO7.UP
			// wire CELL1.OUT_IO21                 IO8.IPOS1 IO9.IPOS3
			// wire CELL1.OUT_IO22                 IO8.INEG1 IO9.INEG3
			// wire CELL1.OUT_IO23                 IO8.INEG0 IO9.INEG2
			// wire CELL2.IMUX_CLK0                IO5.CLK
			// wire CELL2.IMUX_CLK2                IO4.CLK PICTEST1.CLK
			// wire CELL2.IMUX_CLK3                IO2.CLK
			// wire CELL2.IMUX_LSR1                IO4.LSR
			// wire CELL2.IMUX_LSR2                IO5.LSR
			// wire CELL2.IMUX_LSR3                IO3.LSR
			// wire CELL2.IMUX_CE0                 IO5.CE
			// wire CELL2.IMUX_CE2                 IO4.CE
			// wire CELL2.IMUX_CE3                 IO3.CE
			// wire CELL2.IMUX_IO0                 IO4.OPOS2 IO5.OPOS0
			// wire CELL2.IMUX_IO1                 IO2.OPOS2 IO3.OPOS0
			// wire CELL2.IMUX_IO2                 IO3.TD
			// wire CELL2.IMUX_IO3                 IO2.ONEG3 IO3.ONEG1
			// wire CELL2.IMUX_IO4                 IO4.OPOS1 IO5.OPOS3
			// wire CELL2.IMUX_IO5                 IO4.OPOS0 IO5.OPOS2
			// wire CELL2.IMUX_IO6                 PICTEST1.SCANSEL0
			// wire CELL2.IMUX_IO7                 IO5.TD
			// wire CELL2.IMUX_IO9                 PICTEST1.SCANENABLE
			// wire CELL2.IMUX_IO10                IO4.ONEG2 IO5.ONEG0
			// wire CELL2.IMUX_IO11                IO2.OPOS3 IO3.OPOS1
			// wire CELL2.IMUX_IO12                IO2.ONEG2 IO3.ONEG0
			// wire CELL2.IMUX_IO15                IO0.RUNAIL IO2.RUNAIL
			// wire CELL2.IMUX_IO19                IO4.TD
			// wire CELL2.IMUX_IO22                IO4.ONEG1 IO5.ONEG3
			// wire CELL2.IMUX_IO23                IO4.ONEG0 IO5.ONEG2
			// wire CELL2.IMUX_IO30                IO4.ONEG3 IO5.ONEG1
			// wire CELL2.IMUX_IO31                IO4.OPOS3 IO5.OPOS1
			// wire CELL2.OUT_IO0                  IO3.INFF
			// wire CELL2.OUT_IO2                  IO5.INFF
			// wire CELL2.OUT_IO3                  IO4.INFF
			// wire CELL2.OUT_IO4                  IO5.INDDCK
			// wire CELL2.OUT_IO5                  IO0.LOCK IO2.LOCK
			// wire CELL2.OUT_IO6                  IO3.INDDCK
			// wire CELL2.OUT_IO7                  PICTEST1.SCANOUT
			// wire CELL2.OUT_IO8                  IO2.INEG3 IO3.INEG1
			// wire CELL2.OUT_IO9                  IO2.INEG2 IO3.INEG0
			// wire CELL2.OUT_IO10                 IO2.IPOS2 IO3.IPOS0
			// wire CELL2.OUT_IO11                 IO3.UP
			// wire CELL2.OUT_IO12                 IO4.IPOS0 IO5.IPOS2
			// wire CELL2.OUT_IO13                 IO4.INDDCK
			// wire CELL2.OUT_IO14                 IO4.IPOS1 IO5.IPOS3
			// wire CELL2.OUT_IO15                 IO4.INEG1 IO5.INEG3
			// wire CELL2.OUT_IO16                 IO4.INEG0 IO5.INEG2
			// wire CELL2.OUT_IO17                 IO2.IPOS3 IO3.IPOS1
			// wire CELL2.OUT_IO18                 IO5.UP
			// wire CELL2.OUT_IO19                 IO4.IPOS2 IO5.IPOS0
			// wire CELL2.OUT_IO20                 IO4.UP
			// wire CELL2.OUT_IO21                 IO4.IPOS3 IO5.IPOS1
			// wire CELL2.OUT_IO22                 IO4.INEG3 IO5.INEG1
			// wire CELL2.OUT_IO23                 IO4.INEG2 IO5.INEG0
			// wire CELL3.IMUX_CLK0                IO3.CLK
			// wire CELL3.IMUX_CLK2                IO1.CLK
			// wire CELL3.IMUX_CLK3                IO0.CLK PICTEST0.CLK
			// wire CELL3.IMUX_LSR1                IO2.LSR
			// wire CELL3.IMUX_LSR2                IO0.LSR
			// wire CELL3.IMUX_LSR3                IO1.LSR
			// wire CELL3.IMUX_CE0                 IO2.CE
			// wire CELL3.IMUX_CE2                 IO1.CE
			// wire CELL3.IMUX_CE3                 IO0.CE
			// wire CELL3.IMUX_IO0                 IO2.OPOS0 IO3.OPOS2
			// wire CELL3.IMUX_IO1                 IO0.OPOS0 IO1.OPOS2
			// wire CELL3.IMUX_IO2                 IO0.TD
			// wire CELL3.IMUX_IO3                 IO0.ONEG1 IO1.ONEG3
			// wire CELL3.IMUX_IO4                 IO0.OPOS3 IO1.OPOS1
			// wire CELL3.IMUX_IO5                 IO0.OPOS2 IO1.OPOS0
			// wire CELL3.IMUX_IO6                 PICTEST0.SCANENABLE
			// wire CELL3.IMUX_IO7                 IO2.TD
			// wire CELL3.IMUX_IO9                 PICTEST0.SCANSEL1
			// wire CELL3.IMUX_IO10                IO2.ONEG0 IO3.ONEG2
			// wire CELL3.IMUX_IO11                IO0.OPOS1 IO1.OPOS3
			// wire CELL3.IMUX_IO12                IO0.ONEG0 IO1.ONEG2
			// wire CELL3.IMUX_IO15                PICTEST0.SCANSEL0
			// wire CELL3.IMUX_IO19                IO1.TD
			// wire CELL3.IMUX_IO22                IO0.ONEG3 IO1.ONEG1
			// wire CELL3.IMUX_IO23                IO0.ONEG2 IO1.ONEG0
			// wire CELL3.IMUX_IO30                IO2.ONEG1 IO3.ONEG3
			// wire CELL3.IMUX_IO31                IO2.OPOS1 IO3.OPOS3
			// wire CELL3.OUT_IO0                  IO0.INFF
			// wire CELL3.OUT_IO2                  IO2.INFF
			// wire CELL3.OUT_IO3                  IO1.INFF
			// wire CELL3.OUT_IO4                  IO2.INDDCK
			// wire CELL3.OUT_IO5                  PICTEST0.SCANOUT
			// wire CELL3.OUT_IO6                  IO0.INDDCK
			// wire CELL3.OUT_IO8                  IO0.INEG1 IO1.INEG3
			// wire CELL3.OUT_IO9                  IO0.INEG0 IO1.INEG2
			// wire CELL3.OUT_IO10                 IO0.IPOS0 IO1.IPOS2
			// wire CELL3.OUT_IO11                 IO0.UP
			// wire CELL3.OUT_IO12                 IO0.IPOS2 IO1.IPOS0
			// wire CELL3.OUT_IO13                 IO1.INDDCK
			// wire CELL3.OUT_IO14                 IO0.IPOS3 IO1.IPOS1
			// wire CELL3.OUT_IO15                 IO0.INEG3 IO1.INEG1
			// wire CELL3.OUT_IO16                 IO0.INEG2 IO1.INEG0
			// wire CELL3.OUT_IO17                 IO0.IPOS1 IO1.IPOS3
			// wire CELL3.OUT_IO18                 IO2.UP
			// wire CELL3.OUT_IO19                 IO2.IPOS0 IO3.IPOS2
			// wire CELL3.OUT_IO20                 IO1.UP
			// wire CELL3.OUT_IO21                 IO2.IPOS1 IO3.IPOS3
			// wire CELL3.OUT_IO22                 IO2.INEG1 IO3.INEG3
			// wire CELL3.OUT_IO23                 IO2.INEG0 IO3.INEG2
		}

		tile_class IO_E4 {
			cell CELL0;
			cell CELL1;

			bel IO0 {
				input CE = CELL1.IMUX_CE3;
				input CLK = CELL1.IMUX_CLK3;
				output INDDCK = CELL1.OUT_IO4;
				output INEG0 = CELL1.OUT_IO23;
				output INEG1 = CELL1.OUT_IO22;
				output INEG2 = CELL0.OUT_IO9;
				output INEG3 = CELL0.OUT_IO8;
				output INFF = CELL1.OUT_IO2;
				output IPOS0 = CELL1.OUT_IO19;
				output IPOS1 = CELL1.OUT_IO21;
				output IPOS2 = CELL0.OUT_IO10;
				output IPOS3 = CELL0.OUT_IO17;
				output LOCK = CELL0.OUT_IO1;
				input LSR = CELL0.IMUX_LSR0;
				input ONEG0 = CELL1.IMUX_IO10;
				input ONEG1 = CELL1.IMUX_IO30;
				input ONEG2 = CELL0.IMUX_IO12;
				input ONEG3 = CELL0.IMUX_IO3;
				input OPOS0 = CELL1.IMUX_IO0;
				input OPOS1 = CELL1.IMUX_IO31;
				input OPOS2 = CELL0.IMUX_IO1;
				input OPOS3 = CELL0.IMUX_IO11;
				input RUNAIL = CELL0.IMUX_IO9;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL1.IMUX_IO7;
				output UP = CELL1.OUT_IO18;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK0;
				output INDDCK = CELL0.OUT_IO6;
				output INEG0 = CELL0.OUT_IO9;
				output INEG1 = CELL0.OUT_IO8;
				output INEG2 = CELL1.OUT_IO23;
				output INEG3 = CELL1.OUT_IO22;
				output INFF = CELL0.OUT_IO0;
				output IPOS0 = CELL0.OUT_IO10;
				output IPOS1 = CELL0.OUT_IO17;
				output IPOS2 = CELL1.OUT_IO19;
				output IPOS3 = CELL1.OUT_IO21;
				input LSR = CELL1.IMUX_LSR2;
				input ONEG0 = CELL0.IMUX_IO12;
				input ONEG1 = CELL0.IMUX_IO3;
				input ONEG2 = CELL1.IMUX_IO10;
				input ONEG3 = CELL1.IMUX_IO30;
				input OPOS0 = CELL0.IMUX_IO1;
				input OPOS1 = CELL0.IMUX_IO11;
				input OPOS2 = CELL1.IMUX_IO0;
				input OPOS3 = CELL1.IMUX_IO31;
				input TD = CELL0.IMUX_IO2, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO11;
			}

			bel IO2 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK3;
				output INDDCK = CELL0.OUT_IO13;
				output INEG0 = CELL0.OUT_IO16;
				output INEG1 = CELL0.OUT_IO15;
				output INEG2 = CELL0.OUT_IO23;
				output INEG3 = CELL0.OUT_IO22;
				output INFF = CELL0.OUT_IO3;
				output IPOS0 = CELL0.OUT_IO12;
				output IPOS1 = CELL0.OUT_IO14;
				output IPOS2 = CELL0.OUT_IO19;
				output IPOS3 = CELL0.OUT_IO21;
				output LOCK = CELL0.OUT_IO1;
				input LSR = CELL0.IMUX_LSR1;
				input ONEG0 = CELL0.IMUX_IO23;
				input ONEG1 = CELL0.IMUX_IO22;
				input ONEG2 = CELL0.IMUX_IO10;
				input ONEG3 = CELL0.IMUX_IO30;
				input OPOS0 = CELL0.IMUX_IO5;
				input OPOS1 = CELL0.IMUX_IO4;
				input OPOS2 = CELL0.IMUX_IO0;
				input OPOS3 = CELL0.IMUX_IO31;
				input RUNAIL = CELL0.IMUX_IO9;
				input TD = CELL0.IMUX_IO19, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO20;
			}

			bel IO3 {
				input CE = CELL0.IMUX_CE3;
				input CLK = CELL0.IMUX_CLK1;
				output INDDCK = CELL0.OUT_IO4;
				output INEG0 = CELL0.OUT_IO23;
				output INEG1 = CELL0.OUT_IO22;
				output INEG2 = CELL0.OUT_IO16;
				output INEG3 = CELL0.OUT_IO15;
				output INFF = CELL0.OUT_IO2;
				output IPOS0 = CELL0.OUT_IO19;
				output IPOS1 = CELL0.OUT_IO21;
				output IPOS2 = CELL0.OUT_IO12;
				output IPOS3 = CELL0.OUT_IO14;
				input LSR = CELL0.IMUX_LSR2;
				input ONEG0 = CELL0.IMUX_IO10;
				input ONEG1 = CELL0.IMUX_IO30;
				input ONEG2 = CELL0.IMUX_IO23;
				input ONEG3 = CELL0.IMUX_IO22;
				input OPOS0 = CELL0.IMUX_IO0;
				input OPOS1 = CELL0.IMUX_IO31;
				input OPOS2 = CELL0.IMUX_IO5;
				input OPOS3 = CELL0.IMUX_IO4;
				input TD = CELL0.IMUX_IO7, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO18;
			}

			bel PICTEST0 {
				input CLK = CELL1.IMUX_CLK3;
				input SCANENABLE = CELL0.IMUX_IO15;
				output SCANOUT = CELL1.OUT_IO1;
				input SCANSEL0 = CELL1.IMUX_IO9;
				input SCANSEL1 = CELL0.IMUX_IO6;
			}

			// wire CELL0.IMUX_CLK0                IO1.CLK
			// wire CELL0.IMUX_CLK1                IO3.CLK
			// wire CELL0.IMUX_CLK3                IO2.CLK
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_LSR1                IO2.LSR
			// wire CELL0.IMUX_LSR2                IO3.LSR
			// wire CELL0.IMUX_CE0                 IO1.CE
			// wire CELL0.IMUX_CE1                 IO2.CE
			// wire CELL0.IMUX_CE3                 IO3.CE
			// wire CELL0.IMUX_IO0                 IO2.OPOS2 IO3.OPOS0
			// wire CELL0.IMUX_IO1                 IO0.OPOS2 IO1.OPOS0
			// wire CELL0.IMUX_IO2                 IO1.TD
			// wire CELL0.IMUX_IO3                 IO0.ONEG3 IO1.ONEG1
			// wire CELL0.IMUX_IO4                 IO2.OPOS1 IO3.OPOS3
			// wire CELL0.IMUX_IO5                 IO2.OPOS0 IO3.OPOS2
			// wire CELL0.IMUX_IO6                 PICTEST0.SCANSEL1
			// wire CELL0.IMUX_IO7                 IO3.TD
			// wire CELL0.IMUX_IO9                 IO0.RUNAIL IO2.RUNAIL
			// wire CELL0.IMUX_IO10                IO2.ONEG2 IO3.ONEG0
			// wire CELL0.IMUX_IO11                IO0.OPOS3 IO1.OPOS1
			// wire CELL0.IMUX_IO12                IO0.ONEG2 IO1.ONEG0
			// wire CELL0.IMUX_IO15                PICTEST0.SCANENABLE
			// wire CELL0.IMUX_IO19                IO2.TD
			// wire CELL0.IMUX_IO22                IO2.ONEG1 IO3.ONEG3
			// wire CELL0.IMUX_IO23                IO2.ONEG0 IO3.ONEG2
			// wire CELL0.IMUX_IO30                IO2.ONEG3 IO3.ONEG1
			// wire CELL0.IMUX_IO31                IO2.OPOS3 IO3.OPOS1
			// wire CELL0.OUT_IO0                  IO1.INFF
			// wire CELL0.OUT_IO1                  IO0.LOCK IO2.LOCK
			// wire CELL0.OUT_IO2                  IO3.INFF
			// wire CELL0.OUT_IO3                  IO2.INFF
			// wire CELL0.OUT_IO4                  IO3.INDDCK
			// wire CELL0.OUT_IO6                  IO1.INDDCK
			// wire CELL0.OUT_IO8                  IO0.INEG3 IO1.INEG1
			// wire CELL0.OUT_IO9                  IO0.INEG2 IO1.INEG0
			// wire CELL0.OUT_IO10                 IO0.IPOS2 IO1.IPOS0
			// wire CELL0.OUT_IO11                 IO1.UP
			// wire CELL0.OUT_IO12                 IO2.IPOS0 IO3.IPOS2
			// wire CELL0.OUT_IO13                 IO2.INDDCK
			// wire CELL0.OUT_IO14                 IO2.IPOS1 IO3.IPOS3
			// wire CELL0.OUT_IO15                 IO2.INEG1 IO3.INEG3
			// wire CELL0.OUT_IO16                 IO2.INEG0 IO3.INEG2
			// wire CELL0.OUT_IO17                 IO0.IPOS3 IO1.IPOS1
			// wire CELL0.OUT_IO18                 IO3.UP
			// wire CELL0.OUT_IO19                 IO2.IPOS2 IO3.IPOS0
			// wire CELL0.OUT_IO20                 IO2.UP
			// wire CELL0.OUT_IO21                 IO2.IPOS3 IO3.IPOS1
			// wire CELL0.OUT_IO22                 IO2.INEG3 IO3.INEG1
			// wire CELL0.OUT_IO23                 IO2.INEG2 IO3.INEG0
			// wire CELL0.IO_T_W                   IO0.TD IO1.TD IO2.TD IO3.TD
			// wire CELL0.IO_T_E                   IO0.TD IO1.TD IO2.TD IO3.TD
			// wire CELL1.IMUX_CLK3                IO0.CLK PICTEST0.CLK
			// wire CELL1.IMUX_LSR2                IO1.LSR
			// wire CELL1.IMUX_CE3                 IO0.CE
			// wire CELL1.IMUX_IO0                 IO0.OPOS0 IO1.OPOS2
			// wire CELL1.IMUX_IO7                 IO0.TD
			// wire CELL1.IMUX_IO9                 PICTEST0.SCANSEL0
			// wire CELL1.IMUX_IO10                IO0.ONEG0 IO1.ONEG2
			// wire CELL1.IMUX_IO30                IO0.ONEG1 IO1.ONEG3
			// wire CELL1.IMUX_IO31                IO0.OPOS1 IO1.OPOS3
			// wire CELL1.OUT_IO1                  PICTEST0.SCANOUT
			// wire CELL1.OUT_IO2                  IO0.INFF
			// wire CELL1.OUT_IO4                  IO0.INDDCK
			// wire CELL1.OUT_IO18                 IO0.UP
			// wire CELL1.OUT_IO19                 IO0.IPOS0 IO1.IPOS2
			// wire CELL1.OUT_IO21                 IO0.IPOS1 IO1.IPOS3
			// wire CELL1.OUT_IO22                 IO0.INEG1 IO1.INEG3
			// wire CELL1.OUT_IO23                 IO0.INEG0 IO1.INEG2
		}

		tile_class IO_E12 {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input CE = CELL3.IMUX_CE0;
				input CLK = CELL3.IMUX_CLK0;
				output INDDCK = CELL3.OUT_IO6;
				output INEG0 = CELL3.OUT_IO9;
				output INEG1 = CELL3.OUT_IO8;
				output INEG2 = CELL3.OUT_IO16;
				output INEG3 = CELL3.OUT_IO15;
				output INFF = CELL3.OUT_IO0;
				output IPOS0 = CELL3.OUT_IO10;
				output IPOS1 = CELL3.OUT_IO17;
				output IPOS2 = CELL3.OUT_IO12;
				output IPOS3 = CELL3.OUT_IO14;
				output LOCK = CELL2.OUT_IO5;
				input LSR = CELL3.IMUX_LSR1;
				input ONEG0 = CELL3.IMUX_IO12;
				input ONEG1 = CELL3.IMUX_IO3;
				input ONEG2 = CELL3.IMUX_IO23;
				input ONEG3 = CELL3.IMUX_IO22;
				input OPOS0 = CELL3.IMUX_IO1;
				input OPOS1 = CELL3.IMUX_IO11;
				input OPOS2 = CELL3.IMUX_IO5;
				input OPOS3 = CELL3.IMUX_IO4;
				input RUNAIL = CELL2.IMUX_IO15;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL3.IMUX_IO2;
				output UP = CELL3.OUT_IO11;
			}

			bel IO1 {
				input CE = CELL3.IMUX_CE1;
				input CLK = CELL3.IMUX_CLK1;
				output INDDCK = CELL3.OUT_IO13;
				output INEG0 = CELL3.OUT_IO16;
				output INEG1 = CELL3.OUT_IO15;
				output INEG2 = CELL3.OUT_IO9;
				output INEG3 = CELL3.OUT_IO8;
				output INFF = CELL3.OUT_IO3;
				output IPOS0 = CELL3.OUT_IO12;
				output IPOS1 = CELL3.OUT_IO14;
				output IPOS2 = CELL3.OUT_IO10;
				output IPOS3 = CELL3.OUT_IO17;
				input LSR = CELL3.IMUX_LSR0;
				input ONEG0 = CELL3.IMUX_IO23;
				input ONEG1 = CELL3.IMUX_IO22;
				input ONEG2 = CELL3.IMUX_IO12;
				input ONEG3 = CELL3.IMUX_IO3;
				input OPOS0 = CELL3.IMUX_IO5;
				input OPOS1 = CELL3.IMUX_IO4;
				input OPOS2 = CELL3.IMUX_IO1;
				input OPOS3 = CELL3.IMUX_IO11;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL3.IMUX_IO19;
				output UP = CELL3.OUT_IO20;
			}

			bel IO2 {
				input CE = CELL3.IMUX_CE3;
				input CLK = CELL2.IMUX_CLK0;
				output INDDCK = CELL3.OUT_IO4;
				output INEG0 = CELL3.OUT_IO23;
				output INEG1 = CELL3.OUT_IO22;
				output INEG2 = CELL2.OUT_IO9;
				output INEG3 = CELL2.OUT_IO8;
				output INFF = CELL3.OUT_IO2;
				output IPOS0 = CELL3.OUT_IO19;
				output IPOS1 = CELL3.OUT_IO21;
				output IPOS2 = CELL2.OUT_IO10;
				output IPOS3 = CELL2.OUT_IO17;
				output LOCK = CELL2.OUT_IO5;
				input LSR = CELL3.IMUX_LSR2;
				input ONEG0 = CELL3.IMUX_IO10;
				input ONEG1 = CELL3.IMUX_IO30;
				input ONEG2 = CELL2.IMUX_IO12;
				input ONEG3 = CELL2.IMUX_IO3;
				input OPOS0 = CELL3.IMUX_IO0;
				input OPOS1 = CELL3.IMUX_IO31;
				input OPOS2 = CELL2.IMUX_IO1;
				input OPOS3 = CELL2.IMUX_IO11;
				input RUNAIL = CELL2.IMUX_IO15;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL3.IMUX_IO7;
				output UP = CELL3.OUT_IO18;
			}

			bel IO3 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL3.IMUX_CLK3;
				output INDDCK = CELL2.OUT_IO6;
				output INEG0 = CELL2.OUT_IO9;
				output INEG1 = CELL2.OUT_IO8;
				output INEG2 = CELL3.OUT_IO23;
				output INEG3 = CELL3.OUT_IO22;
				output INFF = CELL2.OUT_IO0;
				output IPOS0 = CELL2.OUT_IO10;
				output IPOS1 = CELL2.OUT_IO17;
				output IPOS2 = CELL3.OUT_IO19;
				output IPOS3 = CELL3.OUT_IO21;
				input LSR = CELL2.IMUX_LSR0;
				input ONEG0 = CELL2.IMUX_IO12;
				input ONEG1 = CELL2.IMUX_IO3;
				input ONEG2 = CELL3.IMUX_IO10;
				input ONEG3 = CELL3.IMUX_IO30;
				input OPOS0 = CELL2.IMUX_IO1;
				input OPOS1 = CELL2.IMUX_IO11;
				input OPOS2 = CELL3.IMUX_IO0;
				input OPOS3 = CELL3.IMUX_IO31;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL2.IMUX_IO2;
				output UP = CELL2.OUT_IO11;
			}

			bel IO4 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL2.IMUX_CLK1;
				output INDDCK = CELL2.OUT_IO13;
				output INEG0 = CELL2.OUT_IO16;
				output INEG1 = CELL2.OUT_IO15;
				output INEG2 = CELL2.OUT_IO23;
				output INEG3 = CELL2.OUT_IO22;
				output INFF = CELL2.OUT_IO3;
				output IPOS0 = CELL2.OUT_IO12;
				output IPOS1 = CELL2.OUT_IO14;
				output IPOS2 = CELL2.OUT_IO19;
				output IPOS3 = CELL2.OUT_IO21;
				output LOCK = CELL1.OUT_IO7;
				input LSR = CELL2.IMUX_LSR2;
				input ONEG0 = CELL2.IMUX_IO23;
				input ONEG1 = CELL2.IMUX_IO22;
				input ONEG2 = CELL2.IMUX_IO10;
				input ONEG3 = CELL2.IMUX_IO30;
				input OPOS0 = CELL2.IMUX_IO5;
				input OPOS1 = CELL2.IMUX_IO4;
				input OPOS2 = CELL2.IMUX_IO0;
				input OPOS3 = CELL2.IMUX_IO31;
				input RUNAIL = CELL1.IMUX_IO6;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL2.IMUX_IO19;
				output UP = CELL2.OUT_IO20;
			}

			bel IO5 {
				input CE = CELL2.IMUX_CE3;
				input CLK = CELL2.IMUX_CLK3;
				output INDDCK = CELL2.OUT_IO4;
				output INEG0 = CELL2.OUT_IO23;
				output INEG1 = CELL2.OUT_IO22;
				output INEG2 = CELL2.OUT_IO16;
				output INEG3 = CELL2.OUT_IO15;
				output INFF = CELL2.OUT_IO2;
				output IPOS0 = CELL2.OUT_IO19;
				output IPOS1 = CELL2.OUT_IO21;
				output IPOS2 = CELL2.OUT_IO12;
				output IPOS3 = CELL2.OUT_IO14;
				input LSR = CELL2.IMUX_LSR1;
				input ONEG0 = CELL2.IMUX_IO10;
				input ONEG1 = CELL2.IMUX_IO30;
				input ONEG2 = CELL2.IMUX_IO23;
				input ONEG3 = CELL2.IMUX_IO22;
				input OPOS0 = CELL2.IMUX_IO0;
				input OPOS1 = CELL2.IMUX_IO31;
				input OPOS2 = CELL2.IMUX_IO5;
				input OPOS3 = CELL2.IMUX_IO4;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL2.IMUX_IO7;
				output UP = CELL2.OUT_IO18;
			}

			bel IO6 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL1.IMUX_CLK1;
				output INDDCK = CELL1.OUT_IO6;
				output INEG0 = CELL1.OUT_IO9;
				output INEG1 = CELL1.OUT_IO8;
				output INEG2 = CELL1.OUT_IO16;
				output INEG3 = CELL1.OUT_IO15;
				output INFF = CELL1.OUT_IO0;
				output IPOS0 = CELL1.OUT_IO10;
				output IPOS1 = CELL1.OUT_IO17;
				output IPOS2 = CELL1.OUT_IO12;
				output IPOS3 = CELL1.OUT_IO14;
				output LOCK = CELL1.OUT_IO7;
				input LSR = CELL1.IMUX_LSR0;
				input ONEG0 = CELL1.IMUX_IO12;
				input ONEG1 = CELL1.IMUX_IO3;
				input ONEG2 = CELL1.IMUX_IO23;
				input ONEG3 = CELL1.IMUX_IO22;
				input OPOS0 = CELL1.IMUX_IO1;
				input OPOS1 = CELL1.IMUX_IO11;
				input OPOS2 = CELL1.IMUX_IO5;
				input OPOS3 = CELL1.IMUX_IO4;
				input RUNAIL = CELL1.IMUX_IO6;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL1.IMUX_IO2;
				output UP = CELL1.OUT_IO11;
			}

			bel IO7 {
				input CE = CELL1.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK0;
				output INDDCK = CELL1.OUT_IO13;
				output INEG0 = CELL1.OUT_IO16;
				output INEG1 = CELL1.OUT_IO15;
				output INEG2 = CELL1.OUT_IO9;
				output INEG3 = CELL1.OUT_IO8;
				output INFF = CELL1.OUT_IO3;
				output IPOS0 = CELL1.OUT_IO12;
				output IPOS1 = CELL1.OUT_IO14;
				output IPOS2 = CELL1.OUT_IO10;
				output IPOS3 = CELL1.OUT_IO17;
				input LSR = CELL1.IMUX_LSR1;
				input ONEG0 = CELL1.IMUX_IO23;
				input ONEG1 = CELL1.IMUX_IO22;
				input ONEG2 = CELL1.IMUX_IO12;
				input ONEG3 = CELL1.IMUX_IO3;
				input OPOS0 = CELL1.IMUX_IO5;
				input OPOS1 = CELL1.IMUX_IO4;
				input OPOS2 = CELL1.IMUX_IO1;
				input OPOS3 = CELL1.IMUX_IO11;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL1.IMUX_IO19;
				output UP = CELL1.OUT_IO20;
			}

			bel IO8 {
				input CE = CELL1.IMUX_CE3;
				input CLK = CELL1.IMUX_CLK3;
				output INDDCK = CELL1.OUT_IO4;
				output INEG0 = CELL1.OUT_IO23;
				output INEG1 = CELL1.OUT_IO22;
				output INEG2 = CELL0.OUT_IO9;
				output INEG3 = CELL0.OUT_IO8;
				output INFF = CELL1.OUT_IO2;
				output IPOS0 = CELL1.OUT_IO19;
				output IPOS1 = CELL1.OUT_IO21;
				output IPOS2 = CELL0.OUT_IO10;
				output IPOS3 = CELL0.OUT_IO17;
				output LOCK = CELL0.OUT_IO1;
				input LSR = CELL0.IMUX_LSR0;
				input ONEG0 = CELL1.IMUX_IO10;
				input ONEG1 = CELL1.IMUX_IO30;
				input ONEG2 = CELL0.IMUX_IO12;
				input ONEG3 = CELL0.IMUX_IO3;
				input OPOS0 = CELL1.IMUX_IO0;
				input OPOS1 = CELL1.IMUX_IO31;
				input OPOS2 = CELL0.IMUX_IO1;
				input OPOS3 = CELL0.IMUX_IO11;
				input RUNAIL = CELL0.IMUX_IO9;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL1.IMUX_IO7;
				output UP = CELL1.OUT_IO18;
			}

			bel IO9 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK0;
				output INDDCK = CELL0.OUT_IO6;
				output INEG0 = CELL0.OUT_IO9;
				output INEG1 = CELL0.OUT_IO8;
				output INEG2 = CELL1.OUT_IO23;
				output INEG3 = CELL1.OUT_IO22;
				output INFF = CELL0.OUT_IO0;
				output IPOS0 = CELL0.OUT_IO10;
				output IPOS1 = CELL0.OUT_IO17;
				output IPOS2 = CELL1.OUT_IO19;
				output IPOS3 = CELL1.OUT_IO21;
				input LSR = CELL1.IMUX_LSR2;
				input ONEG0 = CELL0.IMUX_IO12;
				input ONEG1 = CELL0.IMUX_IO3;
				input ONEG2 = CELL1.IMUX_IO10;
				input ONEG3 = CELL1.IMUX_IO30;
				input OPOS0 = CELL0.IMUX_IO1;
				input OPOS1 = CELL0.IMUX_IO11;
				input OPOS2 = CELL1.IMUX_IO0;
				input OPOS3 = CELL1.IMUX_IO31;
				input TD = CELL0.IMUX_IO2, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO11;
			}

			bel IO10 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK3;
				output INDDCK = CELL0.OUT_IO13;
				output INEG0 = CELL0.OUT_IO16;
				output INEG1 = CELL0.OUT_IO15;
				output INEG2 = CELL0.OUT_IO23;
				output INEG3 = CELL0.OUT_IO22;
				output INFF = CELL0.OUT_IO3;
				output IPOS0 = CELL0.OUT_IO12;
				output IPOS1 = CELL0.OUT_IO14;
				output IPOS2 = CELL0.OUT_IO19;
				output IPOS3 = CELL0.OUT_IO21;
				output LOCK = CELL0.OUT_IO1;
				input LSR = CELL0.IMUX_LSR1;
				input ONEG0 = CELL0.IMUX_IO23;
				input ONEG1 = CELL0.IMUX_IO22;
				input ONEG2 = CELL0.IMUX_IO10;
				input ONEG3 = CELL0.IMUX_IO30;
				input OPOS0 = CELL0.IMUX_IO5;
				input OPOS1 = CELL0.IMUX_IO4;
				input OPOS2 = CELL0.IMUX_IO0;
				input OPOS3 = CELL0.IMUX_IO31;
				input RUNAIL = CELL0.IMUX_IO9;
				input TD = CELL0.IMUX_IO19, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO20;
			}

			bel IO11 {
				input CE = CELL0.IMUX_CE3;
				input CLK = CELL0.IMUX_CLK1;
				output INDDCK = CELL0.OUT_IO4;
				output INEG0 = CELL0.OUT_IO23;
				output INEG1 = CELL0.OUT_IO22;
				output INEG2 = CELL0.OUT_IO16;
				output INEG3 = CELL0.OUT_IO15;
				output INFF = CELL0.OUT_IO2;
				output IPOS0 = CELL0.OUT_IO19;
				output IPOS1 = CELL0.OUT_IO21;
				output IPOS2 = CELL0.OUT_IO12;
				output IPOS3 = CELL0.OUT_IO14;
				input LSR = CELL0.IMUX_LSR2;
				input ONEG0 = CELL0.IMUX_IO10;
				input ONEG1 = CELL0.IMUX_IO30;
				input ONEG2 = CELL0.IMUX_IO23;
				input ONEG3 = CELL0.IMUX_IO22;
				input OPOS0 = CELL0.IMUX_IO0;
				input OPOS1 = CELL0.IMUX_IO31;
				input OPOS2 = CELL0.IMUX_IO5;
				input OPOS3 = CELL0.IMUX_IO4;
				input TD = CELL0.IMUX_IO7, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO18;
			}

			bel PICTEST0 {
				input CLK = CELL3.IMUX_CLK0;
				input SCANENABLE = CELL3.IMUX_IO6;
				output SCANOUT = CELL3.OUT_IO5;
				input SCANSEL0 = CELL3.IMUX_IO15;
				input SCANSEL1 = CELL3.IMUX_IO9;
			}

			bel PICTEST1 {
				input CLK = CELL2.IMUX_CLK1;
				input SCANENABLE = CELL2.IMUX_IO9;
				output SCANOUT = CELL2.OUT_IO7;
				input SCANSEL0 = CELL2.IMUX_IO6;
				input SCANSEL1 = CELL1.IMUX_IO15;
			}

			bel PICTEST2 {
				input CLK = CELL1.IMUX_CLK3;
				input SCANENABLE = CELL0.IMUX_IO15;
				output SCANOUT = CELL1.OUT_IO1;
				input SCANSEL0 = CELL1.IMUX_IO9;
				input SCANSEL1 = CELL0.IMUX_IO6;
			}

			// wire CELL0.IMUX_CLK0                IO9.CLK
			// wire CELL0.IMUX_CLK1                IO11.CLK
			// wire CELL0.IMUX_CLK3                IO10.CLK
			// wire CELL0.IMUX_LSR0                IO8.LSR
			// wire CELL0.IMUX_LSR1                IO10.LSR
			// wire CELL0.IMUX_LSR2                IO11.LSR
			// wire CELL0.IMUX_CE0                 IO9.CE
			// wire CELL0.IMUX_CE1                 IO10.CE
			// wire CELL0.IMUX_CE3                 IO11.CE
			// wire CELL0.IMUX_IO0                 IO10.OPOS2 IO11.OPOS0
			// wire CELL0.IMUX_IO1                 IO8.OPOS2 IO9.OPOS0
			// wire CELL0.IMUX_IO2                 IO9.TD
			// wire CELL0.IMUX_IO3                 IO8.ONEG3 IO9.ONEG1
			// wire CELL0.IMUX_IO4                 IO10.OPOS1 IO11.OPOS3
			// wire CELL0.IMUX_IO5                 IO10.OPOS0 IO11.OPOS2
			// wire CELL0.IMUX_IO6                 PICTEST2.SCANSEL1
			// wire CELL0.IMUX_IO7                 IO11.TD
			// wire CELL0.IMUX_IO9                 IO8.RUNAIL IO10.RUNAIL
			// wire CELL0.IMUX_IO10                IO10.ONEG2 IO11.ONEG0
			// wire CELL0.IMUX_IO11                IO8.OPOS3 IO9.OPOS1
			// wire CELL0.IMUX_IO12                IO8.ONEG2 IO9.ONEG0
			// wire CELL0.IMUX_IO15                PICTEST2.SCANENABLE
			// wire CELL0.IMUX_IO19                IO10.TD
			// wire CELL0.IMUX_IO22                IO10.ONEG1 IO11.ONEG3
			// wire CELL0.IMUX_IO23                IO10.ONEG0 IO11.ONEG2
			// wire CELL0.IMUX_IO30                IO10.ONEG3 IO11.ONEG1
			// wire CELL0.IMUX_IO31                IO10.OPOS3 IO11.OPOS1
			// wire CELL0.OUT_IO0                  IO9.INFF
			// wire CELL0.OUT_IO1                  IO8.LOCK IO10.LOCK
			// wire CELL0.OUT_IO2                  IO11.INFF
			// wire CELL0.OUT_IO3                  IO10.INFF
			// wire CELL0.OUT_IO4                  IO11.INDDCK
			// wire CELL0.OUT_IO6                  IO9.INDDCK
			// wire CELL0.OUT_IO8                  IO8.INEG3 IO9.INEG1
			// wire CELL0.OUT_IO9                  IO8.INEG2 IO9.INEG0
			// wire CELL0.OUT_IO10                 IO8.IPOS2 IO9.IPOS0
			// wire CELL0.OUT_IO11                 IO9.UP
			// wire CELL0.OUT_IO12                 IO10.IPOS0 IO11.IPOS2
			// wire CELL0.OUT_IO13                 IO10.INDDCK
			// wire CELL0.OUT_IO14                 IO10.IPOS1 IO11.IPOS3
			// wire CELL0.OUT_IO15                 IO10.INEG1 IO11.INEG3
			// wire CELL0.OUT_IO16                 IO10.INEG0 IO11.INEG2
			// wire CELL0.OUT_IO17                 IO8.IPOS3 IO9.IPOS1
			// wire CELL0.OUT_IO18                 IO11.UP
			// wire CELL0.OUT_IO19                 IO10.IPOS2 IO11.IPOS0
			// wire CELL0.OUT_IO20                 IO10.UP
			// wire CELL0.OUT_IO21                 IO10.IPOS3 IO11.IPOS1
			// wire CELL0.OUT_IO22                 IO10.INEG3 IO11.INEG1
			// wire CELL0.OUT_IO23                 IO10.INEG2 IO11.INEG0
			// wire CELL0.IO_T_W                   IO0.TD IO1.TD IO2.TD IO3.TD IO4.TD IO5.TD IO6.TD IO7.TD IO8.TD IO9.TD IO10.TD IO11.TD
			// wire CELL0.IO_T_E                   IO0.TD IO1.TD IO2.TD IO3.TD IO4.TD IO5.TD IO6.TD IO7.TD IO8.TD IO9.TD IO10.TD IO11.TD
			// wire CELL1.IMUX_CLK0                IO7.CLK
			// wire CELL1.IMUX_CLK1                IO6.CLK
			// wire CELL1.IMUX_CLK3                IO8.CLK PICTEST2.CLK
			// wire CELL1.IMUX_LSR0                IO6.LSR
			// wire CELL1.IMUX_LSR1                IO7.LSR
			// wire CELL1.IMUX_LSR2                IO9.LSR
			// wire CELL1.IMUX_CE0                 IO6.CE
			// wire CELL1.IMUX_CE1                 IO7.CE
			// wire CELL1.IMUX_CE3                 IO8.CE
			// wire CELL1.IMUX_IO0                 IO8.OPOS0 IO9.OPOS2
			// wire CELL1.IMUX_IO1                 IO6.OPOS0 IO7.OPOS2
			// wire CELL1.IMUX_IO2                 IO6.TD
			// wire CELL1.IMUX_IO3                 IO6.ONEG1 IO7.ONEG3
			// wire CELL1.IMUX_IO4                 IO6.OPOS3 IO7.OPOS1
			// wire CELL1.IMUX_IO5                 IO6.OPOS2 IO7.OPOS0
			// wire CELL1.IMUX_IO6                 IO4.RUNAIL IO6.RUNAIL
			// wire CELL1.IMUX_IO7                 IO8.TD
			// wire CELL1.IMUX_IO9                 PICTEST2.SCANSEL0
			// wire CELL1.IMUX_IO10                IO8.ONEG0 IO9.ONEG2
			// wire CELL1.IMUX_IO11                IO6.OPOS1 IO7.OPOS3
			// wire CELL1.IMUX_IO12                IO6.ONEG0 IO7.ONEG2
			// wire CELL1.IMUX_IO15                PICTEST1.SCANSEL1
			// wire CELL1.IMUX_IO19                IO7.TD
			// wire CELL1.IMUX_IO22                IO6.ONEG3 IO7.ONEG1
			// wire CELL1.IMUX_IO23                IO6.ONEG2 IO7.ONEG0
			// wire CELL1.IMUX_IO30                IO8.ONEG1 IO9.ONEG3
			// wire CELL1.IMUX_IO31                IO8.OPOS1 IO9.OPOS3
			// wire CELL1.OUT_IO0                  IO6.INFF
			// wire CELL1.OUT_IO1                  PICTEST2.SCANOUT
			// wire CELL1.OUT_IO2                  IO8.INFF
			// wire CELL1.OUT_IO3                  IO7.INFF
			// wire CELL1.OUT_IO4                  IO8.INDDCK
			// wire CELL1.OUT_IO6                  IO6.INDDCK
			// wire CELL1.OUT_IO7                  IO4.LOCK IO6.LOCK
			// wire CELL1.OUT_IO8                  IO6.INEG1 IO7.INEG3
			// wire CELL1.OUT_IO9                  IO6.INEG0 IO7.INEG2
			// wire CELL1.OUT_IO10                 IO6.IPOS0 IO7.IPOS2
			// wire CELL1.OUT_IO11                 IO6.UP
			// wire CELL1.OUT_IO12                 IO6.IPOS2 IO7.IPOS0
			// wire CELL1.OUT_IO13                 IO7.INDDCK
			// wire CELL1.OUT_IO14                 IO6.IPOS3 IO7.IPOS1
			// wire CELL1.OUT_IO15                 IO6.INEG3 IO7.INEG1
			// wire CELL1.OUT_IO16                 IO6.INEG2 IO7.INEG0
			// wire CELL1.OUT_IO17                 IO6.IPOS1 IO7.IPOS3
			// wire CELL1.OUT_IO18                 IO8.UP
			// wire CELL1.OUT_IO19                 IO8.IPOS0 IO9.IPOS2
			// wire CELL1.OUT_IO20                 IO7.UP
			// wire CELL1.OUT_IO21                 IO8.IPOS1 IO9.IPOS3
			// wire CELL1.OUT_IO22                 IO8.INEG1 IO9.INEG3
			// wire CELL1.OUT_IO23                 IO8.INEG0 IO9.INEG2
			// wire CELL2.IMUX_CLK0                IO2.CLK
			// wire CELL2.IMUX_CLK1                IO4.CLK PICTEST1.CLK
			// wire CELL2.IMUX_CLK3                IO5.CLK
			// wire CELL2.IMUX_LSR0                IO3.LSR
			// wire CELL2.IMUX_LSR1                IO5.LSR
			// wire CELL2.IMUX_LSR2                IO4.LSR
			// wire CELL2.IMUX_CE0                 IO3.CE
			// wire CELL2.IMUX_CE1                 IO4.CE
			// wire CELL2.IMUX_CE3                 IO5.CE
			// wire CELL2.IMUX_IO0                 IO4.OPOS2 IO5.OPOS0
			// wire CELL2.IMUX_IO1                 IO2.OPOS2 IO3.OPOS0
			// wire CELL2.IMUX_IO2                 IO3.TD
			// wire CELL2.IMUX_IO3                 IO2.ONEG3 IO3.ONEG1
			// wire CELL2.IMUX_IO4                 IO4.OPOS1 IO5.OPOS3
			// wire CELL2.IMUX_IO5                 IO4.OPOS0 IO5.OPOS2
			// wire CELL2.IMUX_IO6                 PICTEST1.SCANSEL0
			// wire CELL2.IMUX_IO7                 IO5.TD
			// wire CELL2.IMUX_IO9                 PICTEST1.SCANENABLE
			// wire CELL2.IMUX_IO10                IO4.ONEG2 IO5.ONEG0
			// wire CELL2.IMUX_IO11                IO2.OPOS3 IO3.OPOS1
			// wire CELL2.IMUX_IO12                IO2.ONEG2 IO3.ONEG0
			// wire CELL2.IMUX_IO15                IO0.RUNAIL IO2.RUNAIL
			// wire CELL2.IMUX_IO19                IO4.TD
			// wire CELL2.IMUX_IO22                IO4.ONEG1 IO5.ONEG3
			// wire CELL2.IMUX_IO23                IO4.ONEG0 IO5.ONEG2
			// wire CELL2.IMUX_IO30                IO4.ONEG3 IO5.ONEG1
			// wire CELL2.IMUX_IO31                IO4.OPOS3 IO5.OPOS1
			// wire CELL2.OUT_IO0                  IO3.INFF
			// wire CELL2.OUT_IO2                  IO5.INFF
			// wire CELL2.OUT_IO3                  IO4.INFF
			// wire CELL2.OUT_IO4                  IO5.INDDCK
			// wire CELL2.OUT_IO5                  IO0.LOCK IO2.LOCK
			// wire CELL2.OUT_IO6                  IO3.INDDCK
			// wire CELL2.OUT_IO7                  PICTEST1.SCANOUT
			// wire CELL2.OUT_IO8                  IO2.INEG3 IO3.INEG1
			// wire CELL2.OUT_IO9                  IO2.INEG2 IO3.INEG0
			// wire CELL2.OUT_IO10                 IO2.IPOS2 IO3.IPOS0
			// wire CELL2.OUT_IO11                 IO3.UP
			// wire CELL2.OUT_IO12                 IO4.IPOS0 IO5.IPOS2
			// wire CELL2.OUT_IO13                 IO4.INDDCK
			// wire CELL2.OUT_IO14                 IO4.IPOS1 IO5.IPOS3
			// wire CELL2.OUT_IO15                 IO4.INEG1 IO5.INEG3
			// wire CELL2.OUT_IO16                 IO4.INEG0 IO5.INEG2
			// wire CELL2.OUT_IO17                 IO2.IPOS3 IO3.IPOS1
			// wire CELL2.OUT_IO18                 IO5.UP
			// wire CELL2.OUT_IO19                 IO4.IPOS2 IO5.IPOS0
			// wire CELL2.OUT_IO20                 IO4.UP
			// wire CELL2.OUT_IO21                 IO4.IPOS3 IO5.IPOS1
			// wire CELL2.OUT_IO22                 IO4.INEG3 IO5.INEG1
			// wire CELL2.OUT_IO23                 IO4.INEG2 IO5.INEG0
			// wire CELL3.IMUX_CLK0                IO0.CLK PICTEST0.CLK
			// wire CELL3.IMUX_CLK1                IO1.CLK
			// wire CELL3.IMUX_CLK3                IO3.CLK
			// wire CELL3.IMUX_LSR0                IO1.LSR
			// wire CELL3.IMUX_LSR1                IO0.LSR
			// wire CELL3.IMUX_LSR2                IO2.LSR
			// wire CELL3.IMUX_CE0                 IO0.CE
			// wire CELL3.IMUX_CE1                 IO1.CE
			// wire CELL3.IMUX_CE3                 IO2.CE
			// wire CELL3.IMUX_IO0                 IO2.OPOS0 IO3.OPOS2
			// wire CELL3.IMUX_IO1                 IO0.OPOS0 IO1.OPOS2
			// wire CELL3.IMUX_IO2                 IO0.TD
			// wire CELL3.IMUX_IO3                 IO0.ONEG1 IO1.ONEG3
			// wire CELL3.IMUX_IO4                 IO0.OPOS3 IO1.OPOS1
			// wire CELL3.IMUX_IO5                 IO0.OPOS2 IO1.OPOS0
			// wire CELL3.IMUX_IO6                 PICTEST0.SCANENABLE
			// wire CELL3.IMUX_IO7                 IO2.TD
			// wire CELL3.IMUX_IO9                 PICTEST0.SCANSEL1
			// wire CELL3.IMUX_IO10                IO2.ONEG0 IO3.ONEG2
			// wire CELL3.IMUX_IO11                IO0.OPOS1 IO1.OPOS3
			// wire CELL3.IMUX_IO12                IO0.ONEG0 IO1.ONEG2
			// wire CELL3.IMUX_IO15                PICTEST0.SCANSEL0
			// wire CELL3.IMUX_IO19                IO1.TD
			// wire CELL3.IMUX_IO22                IO0.ONEG3 IO1.ONEG1
			// wire CELL3.IMUX_IO23                IO0.ONEG2 IO1.ONEG0
			// wire CELL3.IMUX_IO30                IO2.ONEG1 IO3.ONEG3
			// wire CELL3.IMUX_IO31                IO2.OPOS1 IO3.OPOS3
			// wire CELL3.OUT_IO0                  IO0.INFF
			// wire CELL3.OUT_IO2                  IO2.INFF
			// wire CELL3.OUT_IO3                  IO1.INFF
			// wire CELL3.OUT_IO4                  IO2.INDDCK
			// wire CELL3.OUT_IO5                  PICTEST0.SCANOUT
			// wire CELL3.OUT_IO6                  IO0.INDDCK
			// wire CELL3.OUT_IO8                  IO0.INEG1 IO1.INEG3
			// wire CELL3.OUT_IO9                  IO0.INEG0 IO1.INEG2
			// wire CELL3.OUT_IO10                 IO0.IPOS0 IO1.IPOS2
			// wire CELL3.OUT_IO11                 IO0.UP
			// wire CELL3.OUT_IO12                 IO0.IPOS2 IO1.IPOS0
			// wire CELL3.OUT_IO13                 IO1.INDDCK
			// wire CELL3.OUT_IO14                 IO0.IPOS3 IO1.IPOS1
			// wire CELL3.OUT_IO15                 IO0.INEG3 IO1.INEG1
			// wire CELL3.OUT_IO16                 IO0.INEG2 IO1.INEG0
			// wire CELL3.OUT_IO17                 IO0.IPOS1 IO1.IPOS3
			// wire CELL3.OUT_IO18                 IO2.UP
			// wire CELL3.OUT_IO19                 IO2.IPOS0 IO3.IPOS2
			// wire CELL3.OUT_IO20                 IO1.UP
			// wire CELL3.OUT_IO21                 IO2.IPOS1 IO3.IPOS3
			// wire CELL3.OUT_IO22                 IO2.INEG1 IO3.INEG3
			// wire CELL3.OUT_IO23                 IO2.INEG0 IO3.INEG2
		}

		tile_class IO_S4 {
			cell CELL0;
			cell CELL1;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK1;
				output INDDCK = CELL0.OUT_IO6;
				output INEG0 = CELL0.OUT_IO9;
				output INEG1 = CELL0.OUT_IO8;
				output INEG2 = CELL0.OUT_IO16;
				output INEG3 = CELL0.OUT_IO15;
				output INFF = CELL0.OUT_IO0;
				output IPOS0 = CELL0.OUT_IO10;
				output IPOS1 = CELL0.OUT_IO17;
				output IPOS2 = CELL0.OUT_IO12;
				output IPOS3 = CELL0.OUT_IO14;
				output LOCK = CELL1.OUT_IO5;
				input LSR = CELL0.IMUX_LSR1;
				input ONEG0 = CELL0.IMUX_IO12;
				input ONEG1 = CELL0.IMUX_IO3;
				input ONEG2 = CELL0.IMUX_IO23;
				input ONEG3 = CELL0.IMUX_IO22;
				input OPOS0 = CELL0.IMUX_IO1;
				input OPOS1 = CELL0.IMUX_IO11;
				input OPOS2 = CELL0.IMUX_IO5;
				input OPOS3 = CELL0.IMUX_IO4;
				input RUNAIL = CELL1.IMUX_IO15;
				input TD = CELL0.IMUX_IO2, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO11;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK0;
				output INDDCK = CELL0.OUT_IO13;
				output INEG0 = CELL0.OUT_IO16;
				output INEG1 = CELL0.OUT_IO15;
				output INEG2 = CELL0.OUT_IO9;
				output INEG3 = CELL0.OUT_IO8;
				output INFF = CELL0.OUT_IO3;
				output IPOS0 = CELL0.OUT_IO12;
				output IPOS1 = CELL0.OUT_IO14;
				output IPOS2 = CELL0.OUT_IO10;
				output IPOS3 = CELL0.OUT_IO17;
				input LSR = CELL0.IMUX_LSR0;
				input ONEG0 = CELL0.IMUX_IO23;
				input ONEG1 = CELL0.IMUX_IO22;
				input ONEG2 = CELL0.IMUX_IO12;
				input ONEG3 = CELL0.IMUX_IO3;
				input OPOS0 = CELL0.IMUX_IO5;
				input OPOS1 = CELL0.IMUX_IO4;
				input OPOS2 = CELL0.IMUX_IO1;
				input OPOS3 = CELL0.IMUX_IO11;
				input TD = CELL0.IMUX_IO19, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO20;
			}

			bel IO2 {
				input CE = CELL0.IMUX_CE3;
				input CLK = CELL1.IMUX_CLK0;
				output INDDCK = CELL0.OUT_IO4;
				output INEG0 = CELL0.OUT_IO23;
				output INEG1 = CELL0.OUT_IO22;
				output INEG2 = CELL1.OUT_IO9;
				output INEG3 = CELL1.OUT_IO8;
				output INFF = CELL0.OUT_IO2;
				output IPOS0 = CELL0.OUT_IO19;
				output IPOS1 = CELL0.OUT_IO21;
				output IPOS2 = CELL1.OUT_IO10;
				output IPOS3 = CELL1.OUT_IO17;
				output LOCK = CELL1.OUT_IO5;
				input LSR = CELL0.IMUX_LSR2;
				input ONEG0 = CELL0.IMUX_IO10;
				input ONEG1 = CELL0.IMUX_IO30;
				input ONEG2 = CELL1.IMUX_IO12;
				input ONEG3 = CELL1.IMUX_IO3;
				input OPOS0 = CELL0.IMUX_IO0;
				input OPOS1 = CELL0.IMUX_IO31;
				input OPOS2 = CELL1.IMUX_IO1;
				input OPOS3 = CELL1.IMUX_IO11;
				input RUNAIL = CELL1.IMUX_IO15;
				input TD = CELL0.IMUX_IO7, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO18;
			}

			bel IO3 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK3;
				output INDDCK = CELL1.OUT_IO6;
				output INEG0 = CELL1.OUT_IO9;
				output INEG1 = CELL1.OUT_IO8;
				output INEG2 = CELL0.OUT_IO23;
				output INEG3 = CELL0.OUT_IO22;
				output INFF = CELL1.OUT_IO0;
				output IPOS0 = CELL1.OUT_IO10;
				output IPOS1 = CELL1.OUT_IO17;
				output IPOS2 = CELL0.OUT_IO19;
				output IPOS3 = CELL0.OUT_IO21;
				input LSR = CELL1.IMUX_LSR0;
				input ONEG0 = CELL1.IMUX_IO12;
				input ONEG1 = CELL1.IMUX_IO3;
				input ONEG2 = CELL0.IMUX_IO10;
				input ONEG3 = CELL0.IMUX_IO30;
				input OPOS0 = CELL1.IMUX_IO1;
				input OPOS1 = CELL1.IMUX_IO11;
				input OPOS2 = CELL0.IMUX_IO0;
				input OPOS3 = CELL0.IMUX_IO31;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL1.IMUX_IO2;
				output UP = CELL1.OUT_IO11;
			}

			bel PICTEST0 {
				input CLK = CELL0.IMUX_CLK1;
				input SCANENABLE = CELL0.IMUX_IO6;
				output SCANOUT = CELL0.OUT_IO5;
				input SCANSEL0 = CELL0.IMUX_IO15;
				input SCANSEL1 = CELL0.IMUX_IO9;
			}

			// wire CELL0.IMUX_CLK0                IO1.CLK
			// wire CELL0.IMUX_CLK1                IO0.CLK PICTEST0.CLK
			// wire CELL0.IMUX_CLK3                IO3.CLK
			// wire CELL0.IMUX_LSR0                IO1.LSR
			// wire CELL0.IMUX_LSR1                IO0.LSR
			// wire CELL0.IMUX_LSR2                IO2.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.IMUX_CE1                 IO1.CE
			// wire CELL0.IMUX_CE3                 IO2.CE
			// wire CELL0.IMUX_IO0                 IO2.OPOS0 IO3.OPOS2
			// wire CELL0.IMUX_IO1                 IO0.OPOS0 IO1.OPOS2
			// wire CELL0.IMUX_IO2                 IO0.TD
			// wire CELL0.IMUX_IO3                 IO0.ONEG1 IO1.ONEG3
			// wire CELL0.IMUX_IO4                 IO0.OPOS3 IO1.OPOS1
			// wire CELL0.IMUX_IO5                 IO0.OPOS2 IO1.OPOS0
			// wire CELL0.IMUX_IO6                 PICTEST0.SCANENABLE
			// wire CELL0.IMUX_IO7                 IO2.TD
			// wire CELL0.IMUX_IO9                 PICTEST0.SCANSEL1
			// wire CELL0.IMUX_IO10                IO2.ONEG0 IO3.ONEG2
			// wire CELL0.IMUX_IO11                IO0.OPOS1 IO1.OPOS3
			// wire CELL0.IMUX_IO12                IO0.ONEG0 IO1.ONEG2
			// wire CELL0.IMUX_IO15                PICTEST0.SCANSEL0
			// wire CELL0.IMUX_IO19                IO1.TD
			// wire CELL0.IMUX_IO22                IO0.ONEG3 IO1.ONEG1
			// wire CELL0.IMUX_IO23                IO0.ONEG2 IO1.ONEG0
			// wire CELL0.IMUX_IO30                IO2.ONEG1 IO3.ONEG3
			// wire CELL0.IMUX_IO31                IO2.OPOS1 IO3.OPOS3
			// wire CELL0.OUT_IO0                  IO0.INFF
			// wire CELL0.OUT_IO2                  IO2.INFF
			// wire CELL0.OUT_IO3                  IO1.INFF
			// wire CELL0.OUT_IO4                  IO2.INDDCK
			// wire CELL0.OUT_IO5                  PICTEST0.SCANOUT
			// wire CELL0.OUT_IO6                  IO0.INDDCK
			// wire CELL0.OUT_IO8                  IO0.INEG1 IO1.INEG3
			// wire CELL0.OUT_IO9                  IO0.INEG0 IO1.INEG2
			// wire CELL0.OUT_IO10                 IO0.IPOS0 IO1.IPOS2
			// wire CELL0.OUT_IO11                 IO0.UP
			// wire CELL0.OUT_IO12                 IO0.IPOS2 IO1.IPOS0
			// wire CELL0.OUT_IO13                 IO1.INDDCK
			// wire CELL0.OUT_IO14                 IO0.IPOS3 IO1.IPOS1
			// wire CELL0.OUT_IO15                 IO0.INEG3 IO1.INEG1
			// wire CELL0.OUT_IO16                 IO0.INEG2 IO1.INEG0
			// wire CELL0.OUT_IO17                 IO0.IPOS1 IO1.IPOS3
			// wire CELL0.OUT_IO18                 IO2.UP
			// wire CELL0.OUT_IO19                 IO2.IPOS0 IO3.IPOS2
			// wire CELL0.OUT_IO20                 IO1.UP
			// wire CELL0.OUT_IO21                 IO2.IPOS1 IO3.IPOS3
			// wire CELL0.OUT_IO22                 IO2.INEG1 IO3.INEG3
			// wire CELL0.OUT_IO23                 IO2.INEG0 IO3.INEG2
			// wire CELL0.IO_T_W                   IO0.TD IO1.TD IO2.TD IO3.TD
			// wire CELL0.IO_T_E                   IO0.TD IO1.TD IO2.TD IO3.TD
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_LSR0                IO3.LSR
			// wire CELL1.IMUX_CE0                 IO3.CE
			// wire CELL1.IMUX_IO1                 IO2.OPOS2 IO3.OPOS0
			// wire CELL1.IMUX_IO2                 IO3.TD
			// wire CELL1.IMUX_IO3                 IO2.ONEG3 IO3.ONEG1
			// wire CELL1.IMUX_IO11                IO2.OPOS3 IO3.OPOS1
			// wire CELL1.IMUX_IO12                IO2.ONEG2 IO3.ONEG0
			// wire CELL1.IMUX_IO15                IO0.RUNAIL IO2.RUNAIL
			// wire CELL1.OUT_IO0                  IO3.INFF
			// wire CELL1.OUT_IO5                  IO0.LOCK IO2.LOCK
			// wire CELL1.OUT_IO6                  IO3.INDDCK
			// wire CELL1.OUT_IO8                  IO2.INEG3 IO3.INEG1
			// wire CELL1.OUT_IO9                  IO2.INEG2 IO3.INEG0
			// wire CELL1.OUT_IO10                 IO2.IPOS2 IO3.IPOS0
			// wire CELL1.OUT_IO11                 IO3.UP
			// wire CELL1.OUT_IO17                 IO2.IPOS3 IO3.IPOS1
		}

		tile_class IO_S12 {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK1;
				output INDDCK = CELL0.OUT_IO6;
				output INEG0 = CELL0.OUT_IO9;
				output INEG1 = CELL0.OUT_IO8;
				output INEG2 = CELL0.OUT_IO16;
				output INEG3 = CELL0.OUT_IO15;
				output INFF = CELL0.OUT_IO0;
				output IPOS0 = CELL0.OUT_IO10;
				output IPOS1 = CELL0.OUT_IO17;
				output IPOS2 = CELL0.OUT_IO12;
				output IPOS3 = CELL0.OUT_IO14;
				output LOCK = CELL1.OUT_IO5;
				input LSR = CELL0.IMUX_LSR1;
				input ONEG0 = CELL0.IMUX_IO12;
				input ONEG1 = CELL0.IMUX_IO3;
				input ONEG2 = CELL0.IMUX_IO23;
				input ONEG3 = CELL0.IMUX_IO22;
				input OPOS0 = CELL0.IMUX_IO1;
				input OPOS1 = CELL0.IMUX_IO11;
				input OPOS2 = CELL0.IMUX_IO5;
				input OPOS3 = CELL0.IMUX_IO4;
				input RUNAIL = CELL1.IMUX_IO15;
				input TD = CELL0.IMUX_IO2, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO11;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK0;
				output INDDCK = CELL0.OUT_IO13;
				output INEG0 = CELL0.OUT_IO16;
				output INEG1 = CELL0.OUT_IO15;
				output INEG2 = CELL0.OUT_IO9;
				output INEG3 = CELL0.OUT_IO8;
				output INFF = CELL0.OUT_IO3;
				output IPOS0 = CELL0.OUT_IO12;
				output IPOS1 = CELL0.OUT_IO14;
				output IPOS2 = CELL0.OUT_IO10;
				output IPOS3 = CELL0.OUT_IO17;
				input LSR = CELL0.IMUX_LSR0;
				input ONEG0 = CELL0.IMUX_IO23;
				input ONEG1 = CELL0.IMUX_IO22;
				input ONEG2 = CELL0.IMUX_IO12;
				input ONEG3 = CELL0.IMUX_IO3;
				input OPOS0 = CELL0.IMUX_IO5;
				input OPOS1 = CELL0.IMUX_IO4;
				input OPOS2 = CELL0.IMUX_IO1;
				input OPOS3 = CELL0.IMUX_IO11;
				input TD = CELL0.IMUX_IO19, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO20;
			}

			bel IO2 {
				input CE = CELL0.IMUX_CE3;
				input CLK = CELL1.IMUX_CLK0;
				output INDDCK = CELL0.OUT_IO4;
				output INEG0 = CELL0.OUT_IO23;
				output INEG1 = CELL0.OUT_IO22;
				output INEG2 = CELL1.OUT_IO9;
				output INEG3 = CELL1.OUT_IO8;
				output INFF = CELL0.OUT_IO2;
				output IPOS0 = CELL0.OUT_IO19;
				output IPOS1 = CELL0.OUT_IO21;
				output IPOS2 = CELL1.OUT_IO10;
				output IPOS3 = CELL1.OUT_IO17;
				output LOCK = CELL1.OUT_IO5;
				input LSR = CELL0.IMUX_LSR2;
				input ONEG0 = CELL0.IMUX_IO10;
				input ONEG1 = CELL0.IMUX_IO30;
				input ONEG2 = CELL1.IMUX_IO12;
				input ONEG3 = CELL1.IMUX_IO3;
				input OPOS0 = CELL0.IMUX_IO0;
				input OPOS1 = CELL0.IMUX_IO31;
				input OPOS2 = CELL1.IMUX_IO1;
				input OPOS3 = CELL1.IMUX_IO11;
				input RUNAIL = CELL1.IMUX_IO15;
				input TD = CELL0.IMUX_IO7, CELL0.IO_T_W, CELL0.IO_T_E;
				output UP = CELL0.OUT_IO18;
			}

			bel IO3 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK3;
				output INDDCK = CELL1.OUT_IO6;
				output INEG0 = CELL1.OUT_IO9;
				output INEG1 = CELL1.OUT_IO8;
				output INEG2 = CELL0.OUT_IO23;
				output INEG3 = CELL0.OUT_IO22;
				output INFF = CELL1.OUT_IO0;
				output IPOS0 = CELL1.OUT_IO10;
				output IPOS1 = CELL1.OUT_IO17;
				output IPOS2 = CELL0.OUT_IO19;
				output IPOS3 = CELL0.OUT_IO21;
				input LSR = CELL1.IMUX_LSR0;
				input ONEG0 = CELL1.IMUX_IO12;
				input ONEG1 = CELL1.IMUX_IO3;
				input ONEG2 = CELL0.IMUX_IO10;
				input ONEG3 = CELL0.IMUX_IO30;
				input OPOS0 = CELL1.IMUX_IO1;
				input OPOS1 = CELL1.IMUX_IO11;
				input OPOS2 = CELL0.IMUX_IO0;
				input OPOS3 = CELL0.IMUX_IO31;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL1.IMUX_IO2;
				output UP = CELL1.OUT_IO11;
			}

			bel IO4 {
				input CE = CELL1.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK3;
				output INDDCK = CELL1.OUT_IO13;
				output INEG0 = CELL1.OUT_IO16;
				output INEG1 = CELL1.OUT_IO15;
				output INEG2 = CELL1.OUT_IO23;
				output INEG3 = CELL1.OUT_IO22;
				output INFF = CELL1.OUT_IO3;
				output IPOS0 = CELL1.OUT_IO12;
				output IPOS1 = CELL1.OUT_IO14;
				output IPOS2 = CELL1.OUT_IO19;
				output IPOS3 = CELL1.OUT_IO21;
				output LOCK = CELL2.OUT_IO7;
				input LSR = CELL1.IMUX_LSR2;
				input ONEG0 = CELL1.IMUX_IO23;
				input ONEG1 = CELL1.IMUX_IO22;
				input ONEG2 = CELL1.IMUX_IO10;
				input ONEG3 = CELL1.IMUX_IO30;
				input OPOS0 = CELL1.IMUX_IO5;
				input OPOS1 = CELL1.IMUX_IO4;
				input OPOS2 = CELL1.IMUX_IO0;
				input OPOS3 = CELL1.IMUX_IO31;
				input RUNAIL = CELL2.IMUX_IO6;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL1.IMUX_IO19;
				output UP = CELL1.OUT_IO20;
			}

			bel IO5 {
				input CE = CELL1.IMUX_CE3;
				input CLK = CELL1.IMUX_CLK1;
				output INDDCK = CELL1.OUT_IO4;
				output INEG0 = CELL1.OUT_IO23;
				output INEG1 = CELL1.OUT_IO22;
				output INEG2 = CELL1.OUT_IO16;
				output INEG3 = CELL1.OUT_IO15;
				output INFF = CELL1.OUT_IO2;
				output IPOS0 = CELL1.OUT_IO19;
				output IPOS1 = CELL1.OUT_IO21;
				output IPOS2 = CELL1.OUT_IO12;
				output IPOS3 = CELL1.OUT_IO14;
				input LSR = CELL1.IMUX_LSR1;
				input ONEG0 = CELL1.IMUX_IO10;
				input ONEG1 = CELL1.IMUX_IO30;
				input ONEG2 = CELL1.IMUX_IO23;
				input ONEG3 = CELL1.IMUX_IO22;
				input OPOS0 = CELL1.IMUX_IO0;
				input OPOS1 = CELL1.IMUX_IO31;
				input OPOS2 = CELL1.IMUX_IO5;
				input OPOS3 = CELL1.IMUX_IO4;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL1.IMUX_IO7;
				output UP = CELL1.OUT_IO18;
			}

			bel IO6 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL2.IMUX_CLK1;
				output INDDCK = CELL2.OUT_IO6;
				output INEG0 = CELL2.OUT_IO9;
				output INEG1 = CELL2.OUT_IO8;
				output INEG2 = CELL2.OUT_IO16;
				output INEG3 = CELL2.OUT_IO15;
				output INFF = CELL2.OUT_IO0;
				output IPOS0 = CELL2.OUT_IO10;
				output IPOS1 = CELL2.OUT_IO17;
				output IPOS2 = CELL2.OUT_IO12;
				output IPOS3 = CELL2.OUT_IO14;
				output LOCK = CELL2.OUT_IO7;
				input LSR = CELL2.IMUX_LSR0;
				input ONEG0 = CELL2.IMUX_IO12;
				input ONEG1 = CELL2.IMUX_IO3;
				input ONEG2 = CELL2.IMUX_IO23;
				input ONEG3 = CELL2.IMUX_IO22;
				input OPOS0 = CELL2.IMUX_IO1;
				input OPOS1 = CELL2.IMUX_IO11;
				input OPOS2 = CELL2.IMUX_IO5;
				input OPOS3 = CELL2.IMUX_IO4;
				input RUNAIL = CELL2.IMUX_IO6;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL2.IMUX_IO2;
				output UP = CELL2.OUT_IO11;
			}

			bel IO7 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL2.IMUX_CLK0;
				output INDDCK = CELL2.OUT_IO13;
				output INEG0 = CELL2.OUT_IO16;
				output INEG1 = CELL2.OUT_IO15;
				output INEG2 = CELL2.OUT_IO9;
				output INEG3 = CELL2.OUT_IO8;
				output INFF = CELL2.OUT_IO3;
				output IPOS0 = CELL2.OUT_IO12;
				output IPOS1 = CELL2.OUT_IO14;
				output IPOS2 = CELL2.OUT_IO10;
				output IPOS3 = CELL2.OUT_IO17;
				input LSR = CELL2.IMUX_LSR1;
				input ONEG0 = CELL2.IMUX_IO23;
				input ONEG1 = CELL2.IMUX_IO22;
				input ONEG2 = CELL2.IMUX_IO12;
				input ONEG3 = CELL2.IMUX_IO3;
				input OPOS0 = CELL2.IMUX_IO5;
				input OPOS1 = CELL2.IMUX_IO4;
				input OPOS2 = CELL2.IMUX_IO1;
				input OPOS3 = CELL2.IMUX_IO11;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL2.IMUX_IO19;
				output UP = CELL2.OUT_IO20;
			}

			bel IO8 {
				input CE = CELL2.IMUX_CE3;
				input CLK = CELL3.IMUX_CLK0;
				output INDDCK = CELL2.OUT_IO4;
				output INEG0 = CELL2.OUT_IO23;
				output INEG1 = CELL2.OUT_IO22;
				output INEG2 = CELL3.OUT_IO9;
				output INEG3 = CELL3.OUT_IO8;
				output INFF = CELL2.OUT_IO2;
				output IPOS0 = CELL2.OUT_IO19;
				output IPOS1 = CELL2.OUT_IO21;
				output IPOS2 = CELL3.OUT_IO10;
				output IPOS3 = CELL3.OUT_IO17;
				output LOCK = CELL3.OUT_IO1;
				input LSR = CELL3.IMUX_LSR0;
				input ONEG0 = CELL2.IMUX_IO10;
				input ONEG1 = CELL2.IMUX_IO30;
				input ONEG2 = CELL3.IMUX_IO12;
				input ONEG3 = CELL3.IMUX_IO3;
				input OPOS0 = CELL2.IMUX_IO0;
				input OPOS1 = CELL2.IMUX_IO31;
				input OPOS2 = CELL3.IMUX_IO1;
				input OPOS3 = CELL3.IMUX_IO11;
				input RUNAIL = CELL3.IMUX_IO9;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL2.IMUX_IO7;
				output UP = CELL2.OUT_IO18;
			}

			bel IO9 {
				input CE = CELL3.IMUX_CE0;
				input CLK = CELL2.IMUX_CLK3;
				output INDDCK = CELL3.OUT_IO6;
				output INEG0 = CELL3.OUT_IO9;
				output INEG1 = CELL3.OUT_IO8;
				output INEG2 = CELL2.OUT_IO23;
				output INEG3 = CELL2.OUT_IO22;
				output INFF = CELL3.OUT_IO0;
				output IPOS0 = CELL3.OUT_IO10;
				output IPOS1 = CELL3.OUT_IO17;
				output IPOS2 = CELL2.OUT_IO19;
				output IPOS3 = CELL2.OUT_IO21;
				input LSR = CELL2.IMUX_LSR2;
				input ONEG0 = CELL3.IMUX_IO12;
				input ONEG1 = CELL3.IMUX_IO3;
				input ONEG2 = CELL2.IMUX_IO10;
				input ONEG3 = CELL2.IMUX_IO30;
				input OPOS0 = CELL3.IMUX_IO1;
				input OPOS1 = CELL3.IMUX_IO11;
				input OPOS2 = CELL2.IMUX_IO0;
				input OPOS3 = CELL2.IMUX_IO31;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL3.IMUX_IO2;
				output UP = CELL3.OUT_IO11;
			}

			bel IO10 {
				input CE = CELL3.IMUX_CE1;
				input CLK = CELL3.IMUX_CLK3;
				output INDDCK = CELL3.OUT_IO13;
				output INEG0 = CELL3.OUT_IO16;
				output INEG1 = CELL3.OUT_IO15;
				output INEG2 = CELL3.OUT_IO23;
				output INEG3 = CELL3.OUT_IO22;
				output INFF = CELL3.OUT_IO3;
				output IPOS0 = CELL3.OUT_IO12;
				output IPOS1 = CELL3.OUT_IO14;
				output IPOS2 = CELL3.OUT_IO19;
				output IPOS3 = CELL3.OUT_IO21;
				output LOCK = CELL3.OUT_IO1;
				input LSR = CELL3.IMUX_LSR1;
				input ONEG0 = CELL3.IMUX_IO23;
				input ONEG1 = CELL3.IMUX_IO22;
				input ONEG2 = CELL3.IMUX_IO10;
				input ONEG3 = CELL3.IMUX_IO30;
				input OPOS0 = CELL3.IMUX_IO5;
				input OPOS1 = CELL3.IMUX_IO4;
				input OPOS2 = CELL3.IMUX_IO0;
				input OPOS3 = CELL3.IMUX_IO31;
				input RUNAIL = CELL3.IMUX_IO9;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL3.IMUX_IO19;
				output UP = CELL3.OUT_IO20;
			}

			bel IO11 {
				input CE = CELL3.IMUX_CE3;
				input CLK = CELL3.IMUX_CLK1;
				output INDDCK = CELL3.OUT_IO4;
				output INEG0 = CELL3.OUT_IO23;
				output INEG1 = CELL3.OUT_IO22;
				output INEG2 = CELL3.OUT_IO16;
				output INEG3 = CELL3.OUT_IO15;
				output INFF = CELL3.OUT_IO2;
				output IPOS0 = CELL3.OUT_IO19;
				output IPOS1 = CELL3.OUT_IO21;
				output IPOS2 = CELL3.OUT_IO12;
				output IPOS3 = CELL3.OUT_IO14;
				input LSR = CELL3.IMUX_LSR2;
				input ONEG0 = CELL3.IMUX_IO10;
				input ONEG1 = CELL3.IMUX_IO30;
				input ONEG2 = CELL3.IMUX_IO23;
				input ONEG3 = CELL3.IMUX_IO22;
				input OPOS0 = CELL3.IMUX_IO0;
				input OPOS1 = CELL3.IMUX_IO31;
				input OPOS2 = CELL3.IMUX_IO5;
				input OPOS3 = CELL3.IMUX_IO4;
				input TD = CELL0.IO_T_W, CELL0.IO_T_E, CELL3.IMUX_IO7;
				output UP = CELL3.OUT_IO18;
			}

			bel PICTEST0 {
				input CLK = CELL0.IMUX_CLK1;
				input SCANENABLE = CELL0.IMUX_IO6;
				output SCANOUT = CELL0.OUT_IO5;
				input SCANSEL0 = CELL0.IMUX_IO15;
				input SCANSEL1 = CELL0.IMUX_IO9;
			}

			bel PICTEST1 {
				input CLK = CELL1.IMUX_CLK3;
				input SCANENABLE = CELL1.IMUX_IO9;
				output SCANOUT = CELL1.OUT_IO7;
				input SCANSEL0 = CELL1.IMUX_IO6;
				input SCANSEL1 = CELL2.IMUX_IO15;
			}

			bel PICTEST2 {
				input CLK = CELL3.IMUX_CLK0;
				input SCANENABLE = CELL3.IMUX_IO15;
				output SCANOUT = CELL2.OUT_IO1;
				input SCANSEL0 = CELL2.IMUX_IO9;
				input SCANSEL1 = CELL3.IMUX_IO6;
			}

			// wire CELL0.IMUX_CLK0                IO1.CLK
			// wire CELL0.IMUX_CLK1                IO0.CLK PICTEST0.CLK
			// wire CELL0.IMUX_CLK3                IO3.CLK
			// wire CELL0.IMUX_LSR0                IO1.LSR
			// wire CELL0.IMUX_LSR1                IO0.LSR
			// wire CELL0.IMUX_LSR2                IO2.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.IMUX_CE1                 IO1.CE
			// wire CELL0.IMUX_CE3                 IO2.CE
			// wire CELL0.IMUX_IO0                 IO2.OPOS0 IO3.OPOS2
			// wire CELL0.IMUX_IO1                 IO0.OPOS0 IO1.OPOS2
			// wire CELL0.IMUX_IO2                 IO0.TD
			// wire CELL0.IMUX_IO3                 IO0.ONEG1 IO1.ONEG3
			// wire CELL0.IMUX_IO4                 IO0.OPOS3 IO1.OPOS1
			// wire CELL0.IMUX_IO5                 IO0.OPOS2 IO1.OPOS0
			// wire CELL0.IMUX_IO6                 PICTEST0.SCANENABLE
			// wire CELL0.IMUX_IO7                 IO2.TD
			// wire CELL0.IMUX_IO9                 PICTEST0.SCANSEL1
			// wire CELL0.IMUX_IO10                IO2.ONEG0 IO3.ONEG2
			// wire CELL0.IMUX_IO11                IO0.OPOS1 IO1.OPOS3
			// wire CELL0.IMUX_IO12                IO0.ONEG0 IO1.ONEG2
			// wire CELL0.IMUX_IO15                PICTEST0.SCANSEL0
			// wire CELL0.IMUX_IO19                IO1.TD
			// wire CELL0.IMUX_IO22                IO0.ONEG3 IO1.ONEG1
			// wire CELL0.IMUX_IO23                IO0.ONEG2 IO1.ONEG0
			// wire CELL0.IMUX_IO30                IO2.ONEG1 IO3.ONEG3
			// wire CELL0.IMUX_IO31                IO2.OPOS1 IO3.OPOS3
			// wire CELL0.OUT_IO0                  IO0.INFF
			// wire CELL0.OUT_IO2                  IO2.INFF
			// wire CELL0.OUT_IO3                  IO1.INFF
			// wire CELL0.OUT_IO4                  IO2.INDDCK
			// wire CELL0.OUT_IO5                  PICTEST0.SCANOUT
			// wire CELL0.OUT_IO6                  IO0.INDDCK
			// wire CELL0.OUT_IO8                  IO0.INEG1 IO1.INEG3
			// wire CELL0.OUT_IO9                  IO0.INEG0 IO1.INEG2
			// wire CELL0.OUT_IO10                 IO0.IPOS0 IO1.IPOS2
			// wire CELL0.OUT_IO11                 IO0.UP
			// wire CELL0.OUT_IO12                 IO0.IPOS2 IO1.IPOS0
			// wire CELL0.OUT_IO13                 IO1.INDDCK
			// wire CELL0.OUT_IO14                 IO0.IPOS3 IO1.IPOS1
			// wire CELL0.OUT_IO15                 IO0.INEG3 IO1.INEG1
			// wire CELL0.OUT_IO16                 IO0.INEG2 IO1.INEG0
			// wire CELL0.OUT_IO17                 IO0.IPOS1 IO1.IPOS3
			// wire CELL0.OUT_IO18                 IO2.UP
			// wire CELL0.OUT_IO19                 IO2.IPOS0 IO3.IPOS2
			// wire CELL0.OUT_IO20                 IO1.UP
			// wire CELL0.OUT_IO21                 IO2.IPOS1 IO3.IPOS3
			// wire CELL0.OUT_IO22                 IO2.INEG1 IO3.INEG3
			// wire CELL0.OUT_IO23                 IO2.INEG0 IO3.INEG2
			// wire CELL0.IO_T_W                   IO0.TD IO1.TD IO2.TD IO3.TD IO4.TD IO5.TD IO6.TD IO7.TD IO8.TD IO9.TD IO10.TD IO11.TD
			// wire CELL0.IO_T_E                   IO0.TD IO1.TD IO2.TD IO3.TD IO4.TD IO5.TD IO6.TD IO7.TD IO8.TD IO9.TD IO10.TD IO11.TD
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO5.CLK
			// wire CELL1.IMUX_CLK3                IO4.CLK PICTEST1.CLK
			// wire CELL1.IMUX_LSR0                IO3.LSR
			// wire CELL1.IMUX_LSR1                IO5.LSR
			// wire CELL1.IMUX_LSR2                IO4.LSR
			// wire CELL1.IMUX_CE0                 IO3.CE
			// wire CELL1.IMUX_CE1                 IO4.CE
			// wire CELL1.IMUX_CE3                 IO5.CE
			// wire CELL1.IMUX_IO0                 IO4.OPOS2 IO5.OPOS0
			// wire CELL1.IMUX_IO1                 IO2.OPOS2 IO3.OPOS0
			// wire CELL1.IMUX_IO2                 IO3.TD
			// wire CELL1.IMUX_IO3                 IO2.ONEG3 IO3.ONEG1
			// wire CELL1.IMUX_IO4                 IO4.OPOS1 IO5.OPOS3
			// wire CELL1.IMUX_IO5                 IO4.OPOS0 IO5.OPOS2
			// wire CELL1.IMUX_IO6                 PICTEST1.SCANSEL0
			// wire CELL1.IMUX_IO7                 IO5.TD
			// wire CELL1.IMUX_IO9                 PICTEST1.SCANENABLE
			// wire CELL1.IMUX_IO10                IO4.ONEG2 IO5.ONEG0
			// wire CELL1.IMUX_IO11                IO2.OPOS3 IO3.OPOS1
			// wire CELL1.IMUX_IO12                IO2.ONEG2 IO3.ONEG0
			// wire CELL1.IMUX_IO15                IO0.RUNAIL IO2.RUNAIL
			// wire CELL1.IMUX_IO19                IO4.TD
			// wire CELL1.IMUX_IO22                IO4.ONEG1 IO5.ONEG3
			// wire CELL1.IMUX_IO23                IO4.ONEG0 IO5.ONEG2
			// wire CELL1.IMUX_IO30                IO4.ONEG3 IO5.ONEG1
			// wire CELL1.IMUX_IO31                IO4.OPOS3 IO5.OPOS1
			// wire CELL1.OUT_IO0                  IO3.INFF
			// wire CELL1.OUT_IO2                  IO5.INFF
			// wire CELL1.OUT_IO3                  IO4.INFF
			// wire CELL1.OUT_IO4                  IO5.INDDCK
			// wire CELL1.OUT_IO5                  IO0.LOCK IO2.LOCK
			// wire CELL1.OUT_IO6                  IO3.INDDCK
			// wire CELL1.OUT_IO7                  PICTEST1.SCANOUT
			// wire CELL1.OUT_IO8                  IO2.INEG3 IO3.INEG1
			// wire CELL1.OUT_IO9                  IO2.INEG2 IO3.INEG0
			// wire CELL1.OUT_IO10                 IO2.IPOS2 IO3.IPOS0
			// wire CELL1.OUT_IO11                 IO3.UP
			// wire CELL1.OUT_IO12                 IO4.IPOS0 IO5.IPOS2
			// wire CELL1.OUT_IO13                 IO4.INDDCK
			// wire CELL1.OUT_IO14                 IO4.IPOS1 IO5.IPOS3
			// wire CELL1.OUT_IO15                 IO4.INEG1 IO5.INEG3
			// wire CELL1.OUT_IO16                 IO4.INEG0 IO5.INEG2
			// wire CELL1.OUT_IO17                 IO2.IPOS3 IO3.IPOS1
			// wire CELL1.OUT_IO18                 IO5.UP
			// wire CELL1.OUT_IO19                 IO4.IPOS2 IO5.IPOS0
			// wire CELL1.OUT_IO20                 IO4.UP
			// wire CELL1.OUT_IO21                 IO4.IPOS3 IO5.IPOS1
			// wire CELL1.OUT_IO22                 IO4.INEG3 IO5.INEG1
			// wire CELL1.OUT_IO23                 IO4.INEG2 IO5.INEG0
			// wire CELL2.IMUX_CLK0                IO7.CLK
			// wire CELL2.IMUX_CLK1                IO6.CLK
			// wire CELL2.IMUX_CLK3                IO9.CLK
			// wire CELL2.IMUX_LSR0                IO6.LSR
			// wire CELL2.IMUX_LSR1                IO7.LSR
			// wire CELL2.IMUX_LSR2                IO9.LSR
			// wire CELL2.IMUX_CE0                 IO6.CE
			// wire CELL2.IMUX_CE1                 IO7.CE
			// wire CELL2.IMUX_CE3                 IO8.CE
			// wire CELL2.IMUX_IO0                 IO8.OPOS0 IO9.OPOS2
			// wire CELL2.IMUX_IO1                 IO6.OPOS0 IO7.OPOS2
			// wire CELL2.IMUX_IO2                 IO6.TD
			// wire CELL2.IMUX_IO3                 IO6.ONEG1 IO7.ONEG3
			// wire CELL2.IMUX_IO4                 IO6.OPOS3 IO7.OPOS1
			// wire CELL2.IMUX_IO5                 IO6.OPOS2 IO7.OPOS0
			// wire CELL2.IMUX_IO6                 IO4.RUNAIL IO6.RUNAIL
			// wire CELL2.IMUX_IO7                 IO8.TD
			// wire CELL2.IMUX_IO9                 PICTEST2.SCANSEL0
			// wire CELL2.IMUX_IO10                IO8.ONEG0 IO9.ONEG2
			// wire CELL2.IMUX_IO11                IO6.OPOS1 IO7.OPOS3
			// wire CELL2.IMUX_IO12                IO6.ONEG0 IO7.ONEG2
			// wire CELL2.IMUX_IO15                PICTEST1.SCANSEL1
			// wire CELL2.IMUX_IO19                IO7.TD
			// wire CELL2.IMUX_IO22                IO6.ONEG3 IO7.ONEG1
			// wire CELL2.IMUX_IO23                IO6.ONEG2 IO7.ONEG0
			// wire CELL2.IMUX_IO30                IO8.ONEG1 IO9.ONEG3
			// wire CELL2.IMUX_IO31                IO8.OPOS1 IO9.OPOS3
			// wire CELL2.OUT_IO0                  IO6.INFF
			// wire CELL2.OUT_IO1                  PICTEST2.SCANOUT
			// wire CELL2.OUT_IO2                  IO8.INFF
			// wire CELL2.OUT_IO3                  IO7.INFF
			// wire CELL2.OUT_IO4                  IO8.INDDCK
			// wire CELL2.OUT_IO6                  IO6.INDDCK
			// wire CELL2.OUT_IO7                  IO4.LOCK IO6.LOCK
			// wire CELL2.OUT_IO8                  IO6.INEG1 IO7.INEG3
			// wire CELL2.OUT_IO9                  IO6.INEG0 IO7.INEG2
			// wire CELL2.OUT_IO10                 IO6.IPOS0 IO7.IPOS2
			// wire CELL2.OUT_IO11                 IO6.UP
			// wire CELL2.OUT_IO12                 IO6.IPOS2 IO7.IPOS0
			// wire CELL2.OUT_IO13                 IO7.INDDCK
			// wire CELL2.OUT_IO14                 IO6.IPOS3 IO7.IPOS1
			// wire CELL2.OUT_IO15                 IO6.INEG3 IO7.INEG1
			// wire CELL2.OUT_IO16                 IO6.INEG2 IO7.INEG0
			// wire CELL2.OUT_IO17                 IO6.IPOS1 IO7.IPOS3
			// wire CELL2.OUT_IO18                 IO8.UP
			// wire CELL2.OUT_IO19                 IO8.IPOS0 IO9.IPOS2
			// wire CELL2.OUT_IO20                 IO7.UP
			// wire CELL2.OUT_IO21                 IO8.IPOS1 IO9.IPOS3
			// wire CELL2.OUT_IO22                 IO8.INEG1 IO9.INEG3
			// wire CELL2.OUT_IO23                 IO8.INEG0 IO9.INEG2
			// wire CELL3.IMUX_CLK0                IO8.CLK PICTEST2.CLK
			// wire CELL3.IMUX_CLK1                IO11.CLK
			// wire CELL3.IMUX_CLK3                IO10.CLK
			// wire CELL3.IMUX_LSR0                IO8.LSR
			// wire CELL3.IMUX_LSR1                IO10.LSR
			// wire CELL3.IMUX_LSR2                IO11.LSR
			// wire CELL3.IMUX_CE0                 IO9.CE
			// wire CELL3.IMUX_CE1                 IO10.CE
			// wire CELL3.IMUX_CE3                 IO11.CE
			// wire CELL3.IMUX_IO0                 IO10.OPOS2 IO11.OPOS0
			// wire CELL3.IMUX_IO1                 IO8.OPOS2 IO9.OPOS0
			// wire CELL3.IMUX_IO2                 IO9.TD
			// wire CELL3.IMUX_IO3                 IO8.ONEG3 IO9.ONEG1
			// wire CELL3.IMUX_IO4                 IO10.OPOS1 IO11.OPOS3
			// wire CELL3.IMUX_IO5                 IO10.OPOS0 IO11.OPOS2
			// wire CELL3.IMUX_IO6                 PICTEST2.SCANSEL1
			// wire CELL3.IMUX_IO7                 IO11.TD
			// wire CELL3.IMUX_IO9                 IO8.RUNAIL IO10.RUNAIL
			// wire CELL3.IMUX_IO10                IO10.ONEG2 IO11.ONEG0
			// wire CELL3.IMUX_IO11                IO8.OPOS3 IO9.OPOS1
			// wire CELL3.IMUX_IO12                IO8.ONEG2 IO9.ONEG0
			// wire CELL3.IMUX_IO15                PICTEST2.SCANENABLE
			// wire CELL3.IMUX_IO19                IO10.TD
			// wire CELL3.IMUX_IO22                IO10.ONEG1 IO11.ONEG3
			// wire CELL3.IMUX_IO23                IO10.ONEG0 IO11.ONEG2
			// wire CELL3.IMUX_IO30                IO10.ONEG3 IO11.ONEG1
			// wire CELL3.IMUX_IO31                IO10.OPOS3 IO11.OPOS1
			// wire CELL3.OUT_IO0                  IO9.INFF
			// wire CELL3.OUT_IO1                  IO8.LOCK IO10.LOCK
			// wire CELL3.OUT_IO2                  IO11.INFF
			// wire CELL3.OUT_IO3                  IO10.INFF
			// wire CELL3.OUT_IO4                  IO11.INDDCK
			// wire CELL3.OUT_IO6                  IO9.INDDCK
			// wire CELL3.OUT_IO8                  IO8.INEG3 IO9.INEG1
			// wire CELL3.OUT_IO9                  IO8.INEG2 IO9.INEG0
			// wire CELL3.OUT_IO10                 IO8.IPOS2 IO9.IPOS0
			// wire CELL3.OUT_IO11                 IO9.UP
			// wire CELL3.OUT_IO12                 IO10.IPOS0 IO11.IPOS2
			// wire CELL3.OUT_IO13                 IO10.INDDCK
			// wire CELL3.OUT_IO14                 IO10.IPOS1 IO11.IPOS3
			// wire CELL3.OUT_IO15                 IO10.INEG1 IO11.INEG3
			// wire CELL3.OUT_IO16                 IO10.INEG0 IO11.INEG2
			// wire CELL3.OUT_IO17                 IO8.IPOS3 IO9.IPOS1
			// wire CELL3.OUT_IO18                 IO11.UP
			// wire CELL3.OUT_IO19                 IO10.IPOS2 IO11.IPOS0
			// wire CELL3.OUT_IO20                 IO10.UP
			// wire CELL3.OUT_IO21                 IO10.IPOS3 IO11.IPOS1
			// wire CELL3.OUT_IO22                 IO10.INEG3 IO11.INEG1
			// wire CELL3.OUT_IO23                 IO10.INEG2 IO11.INEG0
		}

		tile_class IO_N4 {
			cell CELL0;
			cell CELL1;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK1;
				output INDDCK = CELL0.OUT_F1;
				output INEG0 = CELL0.OUT_F2;
				output INEG1 = CELL0.OUT_OFX2;
				output INEG2 = CELL0.OUT_Q5;
				output INEG3 = CELL0.OUT_Q4;
				output INFF = CELL0.OUT_F0;
				output IPOS0 = CELL0.OUT_Q1;
				output IPOS1 = CELL0.OUT_OFX1;
				output IPOS2 = CELL0.OUT_OFX3;
				output IPOS3 = CELL0.OUT_OFX4;
				input LSR = CELL0.IMUX_LSR1;
				input ONEG0 = CELL0.IMUX_A1;
				input ONEG1 = CELL0.IMUX_B1;
				input ONEG2 = CELL0.IMUX_C4;
				input ONEG3 = CELL0.IMUX_A4;
				input OPOS0 = CELL0.IMUX_D0;
				input OPOS1 = CELL0.IMUX_C0;
				input OPOS2 = CELL0.IMUX_D3;
				input OPOS3 = CELL0.IMUX_C3;
				input TD = CELL0.IMUX_A0;
				output UP = CELL0.OUT_Q0;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK0;
				output INDDCK = CELL0.OUT_F4;
				output INEG0 = CELL0.OUT_Q5;
				output INEG1 = CELL0.OUT_Q4;
				output INEG2 = CELL0.OUT_F2;
				output INEG3 = CELL0.OUT_OFX2;
				output INFF = CELL0.OUT_Q3;
				output IPOS0 = CELL0.OUT_OFX3;
				output IPOS1 = CELL0.OUT_OFX4;
				output IPOS2 = CELL0.OUT_Q1;
				output IPOS3 = CELL0.OUT_OFX1;
				input LSR = CELL0.IMUX_LSR0;
				input ONEG0 = CELL0.IMUX_C4;
				input ONEG1 = CELL0.IMUX_A4;
				input ONEG2 = CELL0.IMUX_A1;
				input ONEG3 = CELL0.IMUX_B1;
				input OPOS0 = CELL0.IMUX_D3;
				input OPOS1 = CELL0.IMUX_C3;
				input OPOS2 = CELL0.IMUX_D0;
				input OPOS3 = CELL0.IMUX_C0;
				input TD = CELL0.IMUX_C2;
				output UP = CELL0.OUT_F3;
			}

			bel IO2 {
				input CE = CELL0.IMUX_CE3;
				input CLK = CELL1.IMUX_CLK0;
				output INDDCK = CELL0.OUT_F6;
				output INEG0 = CELL0.OUT_OFX7;
				output INEG1 = CELL0.OUT_F7;
				output INEG2 = CELL1.OUT_F2;
				output INEG3 = CELL1.OUT_OFX2;
				output INFF = CELL0.OUT_OFX5;
				output IPOS0 = CELL0.OUT_Q6;
				output IPOS1 = CELL0.OUT_Q7;
				output IPOS2 = CELL1.OUT_Q1;
				output IPOS3 = CELL1.OUT_OFX1;
				input LSR = CELL0.IMUX_LSR2;
				input ONEG0 = CELL0.IMUX_C7;
				input ONEG1 = CELL0.IMUX_D7;
				input ONEG2 = CELL1.IMUX_A1;
				input ONEG3 = CELL1.IMUX_B1;
				input OPOS0 = CELL0.IMUX_B5;
				input OPOS1 = CELL0.IMUX_C5;
				input OPOS2 = CELL1.IMUX_D0;
				input OPOS3 = CELL1.IMUX_C0;
				input TD = CELL0.IMUX_D5;
				output UP = CELL0.OUT_OFX6;
			}

			bel IO3 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK3;
				output INDDCK = CELL1.OUT_F1;
				output INEG0 = CELL1.OUT_F2;
				output INEG1 = CELL1.OUT_OFX2;
				output INEG2 = CELL0.OUT_OFX7;
				output INEG3 = CELL0.OUT_F7;
				output INFF = CELL1.OUT_F0;
				output IPOS0 = CELL1.OUT_Q1;
				output IPOS1 = CELL1.OUT_OFX1;
				output IPOS2 = CELL0.OUT_Q6;
				output IPOS3 = CELL0.OUT_Q7;
				input LSR = CELL1.IMUX_LSR0;
				input ONEG0 = CELL1.IMUX_A1;
				input ONEG1 = CELL1.IMUX_B1;
				input ONEG2 = CELL0.IMUX_C7;
				input ONEG3 = CELL0.IMUX_D7;
				input OPOS0 = CELL1.IMUX_D0;
				input OPOS1 = CELL1.IMUX_C0;
				input OPOS2 = CELL0.IMUX_B5;
				input OPOS3 = CELL0.IMUX_C5;
				input TD = CELL1.IMUX_A0;
				output UP = CELL1.OUT_Q0;
			}

			bel PICTEST0 {
				input CLK = CELL0.IMUX_CLK1;
				input SCANENABLE = CELL0.IMUX_B3;
				output SCANOUT = CELL0.OUT_OFX0;
				input SCANSEL0 = CELL0.IMUX_D1;
				input SCANSEL1 = CELL0.IMUX_B6;
			}

			// wire CELL0.IMUX_A0                  IO0.TD
			// wire CELL0.IMUX_A1                  IO0.ONEG0 IO1.ONEG2
			// wire CELL0.IMUX_A4                  IO0.ONEG3 IO1.ONEG1
			// wire CELL0.IMUX_B1                  IO0.ONEG1 IO1.ONEG3
			// wire CELL0.IMUX_B3                  PICTEST0.SCANENABLE
			// wire CELL0.IMUX_B5                  IO2.OPOS0 IO3.OPOS2
			// wire CELL0.IMUX_B6                  PICTEST0.SCANSEL1
			// wire CELL0.IMUX_C0                  IO0.OPOS1 IO1.OPOS3
			// wire CELL0.IMUX_C2                  IO1.TD
			// wire CELL0.IMUX_C3                  IO0.OPOS3 IO1.OPOS1
			// wire CELL0.IMUX_C4                  IO0.ONEG2 IO1.ONEG0
			// wire CELL0.IMUX_C5                  IO2.OPOS1 IO3.OPOS3
			// wire CELL0.IMUX_C7                  IO2.ONEG0 IO3.ONEG2
			// wire CELL0.IMUX_D0                  IO0.OPOS0 IO1.OPOS2
			// wire CELL0.IMUX_D1                  PICTEST0.SCANSEL0
			// wire CELL0.IMUX_D3                  IO0.OPOS2 IO1.OPOS0
			// wire CELL0.IMUX_D5                  IO2.TD
			// wire CELL0.IMUX_D7                  IO2.ONEG1 IO3.ONEG3
			// wire CELL0.IMUX_CLK0                IO1.CLK
			// wire CELL0.IMUX_CLK1                IO0.CLK PICTEST0.CLK
			// wire CELL0.IMUX_CLK3                IO3.CLK
			// wire CELL0.IMUX_LSR0                IO1.LSR
			// wire CELL0.IMUX_LSR1                IO0.LSR
			// wire CELL0.IMUX_LSR2                IO2.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.IMUX_CE1                 IO1.CE
			// wire CELL0.IMUX_CE3                 IO2.CE
			// wire CELL0.OUT_F0                   IO0.INFF
			// wire CELL0.OUT_F1                   IO0.INDDCK
			// wire CELL0.OUT_F2                   IO0.INEG0 IO1.INEG2
			// wire CELL0.OUT_F3                   IO1.UP
			// wire CELL0.OUT_F4                   IO1.INDDCK
			// wire CELL0.OUT_F6                   IO2.INDDCK
			// wire CELL0.OUT_F7                   IO2.INEG1 IO3.INEG3
			// wire CELL0.OUT_Q0                   IO0.UP
			// wire CELL0.OUT_Q1                   IO0.IPOS0 IO1.IPOS2
			// wire CELL0.OUT_Q3                   IO1.INFF
			// wire CELL0.OUT_Q4                   IO0.INEG3 IO1.INEG1
			// wire CELL0.OUT_Q5                   IO0.INEG2 IO1.INEG0
			// wire CELL0.OUT_Q6                   IO2.IPOS0 IO3.IPOS2
			// wire CELL0.OUT_Q7                   IO2.IPOS1 IO3.IPOS3
			// wire CELL0.OUT_OFX0                 PICTEST0.SCANOUT
			// wire CELL0.OUT_OFX1                 IO0.IPOS1 IO1.IPOS3
			// wire CELL0.OUT_OFX2                 IO0.INEG1 IO1.INEG3
			// wire CELL0.OUT_OFX3                 IO0.IPOS2 IO1.IPOS0
			// wire CELL0.OUT_OFX4                 IO0.IPOS3 IO1.IPOS1
			// wire CELL0.OUT_OFX5                 IO2.INFF
			// wire CELL0.OUT_OFX6                 IO2.UP
			// wire CELL0.OUT_OFX7                 IO2.INEG0 IO3.INEG2
			// wire CELL1.IMUX_A0                  IO3.TD
			// wire CELL1.IMUX_A1                  IO2.ONEG2 IO3.ONEG0
			// wire CELL1.IMUX_B1                  IO2.ONEG3 IO3.ONEG1
			// wire CELL1.IMUX_C0                  IO2.OPOS3 IO3.OPOS1
			// wire CELL1.IMUX_D0                  IO2.OPOS2 IO3.OPOS0
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_LSR0                IO3.LSR
			// wire CELL1.IMUX_CE0                 IO3.CE
			// wire CELL1.OUT_F0                   IO3.INFF
			// wire CELL1.OUT_F1                   IO3.INDDCK
			// wire CELL1.OUT_F2                   IO2.INEG2 IO3.INEG0
			// wire CELL1.OUT_Q0                   IO3.UP
			// wire CELL1.OUT_Q1                   IO2.IPOS2 IO3.IPOS0
			// wire CELL1.OUT_OFX1                 IO2.IPOS3 IO3.IPOS1
			// wire CELL1.OUT_OFX2                 IO2.INEG3 IO3.INEG1
		}

		tile_class IO_N8 {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK1;
				output INDDCK = CELL0.OUT_F1;
				output INEG0 = CELL0.OUT_F2;
				output INEG1 = CELL0.OUT_OFX2;
				output INEG2 = CELL0.OUT_Q5;
				output INEG3 = CELL0.OUT_Q4;
				output INFF = CELL0.OUT_F0;
				output IPOS0 = CELL0.OUT_Q1;
				output IPOS1 = CELL0.OUT_OFX1;
				output IPOS2 = CELL0.OUT_OFX3;
				output IPOS3 = CELL0.OUT_OFX4;
				input LSR = CELL0.IMUX_LSR1;
				input ONEG0 = CELL0.IMUX_A1;
				input ONEG1 = CELL0.IMUX_B1;
				input ONEG2 = CELL0.IMUX_C4;
				input ONEG3 = CELL0.IMUX_A4;
				input OPOS0 = CELL0.IMUX_D0;
				input OPOS1 = CELL0.IMUX_C0;
				input OPOS2 = CELL0.IMUX_D3;
				input OPOS3 = CELL0.IMUX_C3;
				input TD = CELL0.IMUX_A0;
				output UP = CELL0.OUT_Q0;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK0;
				output INDDCK = CELL0.OUT_F4;
				output INEG0 = CELL0.OUT_Q5;
				output INEG1 = CELL0.OUT_Q4;
				output INEG2 = CELL0.OUT_F2;
				output INEG3 = CELL0.OUT_OFX2;
				output INFF = CELL0.OUT_Q3;
				output IPOS0 = CELL0.OUT_OFX3;
				output IPOS1 = CELL0.OUT_OFX4;
				output IPOS2 = CELL0.OUT_Q1;
				output IPOS3 = CELL0.OUT_OFX1;
				input LSR = CELL0.IMUX_LSR0;
				input ONEG0 = CELL0.IMUX_C4;
				input ONEG1 = CELL0.IMUX_A4;
				input ONEG2 = CELL0.IMUX_A1;
				input ONEG3 = CELL0.IMUX_B1;
				input OPOS0 = CELL0.IMUX_D3;
				input OPOS1 = CELL0.IMUX_C3;
				input OPOS2 = CELL0.IMUX_D0;
				input OPOS3 = CELL0.IMUX_C0;
				input TD = CELL0.IMUX_C2;
				output UP = CELL0.OUT_F3;
			}

			bel IO2 {
				input CE = CELL0.IMUX_CE3;
				input CLK = CELL1.IMUX_CLK0;
				output INDDCK = CELL0.OUT_F6;
				output INEG0 = CELL0.OUT_OFX7;
				output INEG1 = CELL0.OUT_F7;
				output INEG2 = CELL1.OUT_F2;
				output INEG3 = CELL1.OUT_OFX2;
				output INFF = CELL0.OUT_OFX5;
				output IPOS0 = CELL0.OUT_Q6;
				output IPOS1 = CELL0.OUT_Q7;
				output IPOS2 = CELL1.OUT_Q1;
				output IPOS3 = CELL1.OUT_OFX1;
				input LSR = CELL0.IMUX_LSR2;
				input ONEG0 = CELL0.IMUX_C7;
				input ONEG1 = CELL0.IMUX_D7;
				input ONEG2 = CELL1.IMUX_A1;
				input ONEG3 = CELL1.IMUX_B1;
				input OPOS0 = CELL0.IMUX_B5;
				input OPOS1 = CELL0.IMUX_C5;
				input OPOS2 = CELL1.IMUX_D0;
				input OPOS3 = CELL1.IMUX_C0;
				input TD = CELL0.IMUX_D5;
				output UP = CELL0.OUT_OFX6;
			}

			bel IO3 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK3;
				output INDDCK = CELL1.OUT_F1;
				output INEG0 = CELL1.OUT_F2;
				output INEG1 = CELL1.OUT_OFX2;
				output INEG2 = CELL0.OUT_OFX7;
				output INEG3 = CELL0.OUT_F7;
				output INFF = CELL1.OUT_F0;
				output IPOS0 = CELL1.OUT_Q1;
				output IPOS1 = CELL1.OUT_OFX1;
				output IPOS2 = CELL0.OUT_Q6;
				output IPOS3 = CELL0.OUT_Q7;
				input LSR = CELL1.IMUX_LSR0;
				input ONEG0 = CELL1.IMUX_A1;
				input ONEG1 = CELL1.IMUX_B1;
				input ONEG2 = CELL0.IMUX_C7;
				input ONEG3 = CELL0.IMUX_D7;
				input OPOS0 = CELL1.IMUX_D0;
				input OPOS1 = CELL1.IMUX_C0;
				input OPOS2 = CELL0.IMUX_B5;
				input OPOS3 = CELL0.IMUX_C5;
				input TD = CELL1.IMUX_A0;
				output UP = CELL1.OUT_Q0;
			}

			bel IO4 {
				input CE = CELL1.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK3;
				output INDDCK = CELL1.OUT_F4;
				output INEG0 = CELL1.OUT_Q5;
				output INEG1 = CELL1.OUT_Q4;
				output INEG2 = CELL1.OUT_OFX7;
				output INEG3 = CELL1.OUT_F7;
				output INFF = CELL1.OUT_Q3;
				output IPOS0 = CELL1.OUT_OFX3;
				output IPOS1 = CELL1.OUT_OFX4;
				output IPOS2 = CELL1.OUT_Q6;
				output IPOS3 = CELL1.OUT_Q7;
				input LSR = CELL1.IMUX_LSR2;
				input ONEG0 = CELL1.IMUX_C4;
				input ONEG1 = CELL1.IMUX_A4;
				input ONEG2 = CELL1.IMUX_C7;
				input ONEG3 = CELL1.IMUX_D7;
				input OPOS0 = CELL1.IMUX_D3;
				input OPOS1 = CELL1.IMUX_C3;
				input OPOS2 = CELL1.IMUX_B5;
				input OPOS3 = CELL1.IMUX_C5;
				input TD = CELL1.IMUX_C2;
				output UP = CELL1.OUT_F3;
			}

			bel IO5 {
				input CE = CELL1.IMUX_CE3;
				input CLK = CELL1.IMUX_CLK1;
				output INDDCK = CELL1.OUT_F6;
				output INEG0 = CELL1.OUT_OFX7;
				output INEG1 = CELL1.OUT_F7;
				output INEG2 = CELL1.OUT_Q5;
				output INEG3 = CELL1.OUT_Q4;
				output INFF = CELL1.OUT_OFX5;
				output IPOS0 = CELL1.OUT_Q6;
				output IPOS1 = CELL1.OUT_Q7;
				output IPOS2 = CELL1.OUT_OFX3;
				output IPOS3 = CELL1.OUT_OFX4;
				input LSR = CELL1.IMUX_LSR1;
				input ONEG0 = CELL1.IMUX_C7;
				input ONEG1 = CELL1.IMUX_D7;
				input ONEG2 = CELL1.IMUX_C4;
				input ONEG3 = CELL1.IMUX_A4;
				input OPOS0 = CELL1.IMUX_B5;
				input OPOS1 = CELL1.IMUX_C5;
				input OPOS2 = CELL1.IMUX_D3;
				input OPOS3 = CELL1.IMUX_C3;
				input TD = CELL1.IMUX_D5;
				output UP = CELL1.OUT_OFX6;
			}

			bel IO6 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL2.IMUX_CLK1;
				output INDDCK = CELL2.OUT_F1;
				output INEG0 = CELL2.OUT_F2;
				output INEG1 = CELL2.OUT_OFX2;
				output INEG2 = CELL2.OUT_Q5;
				output INEG3 = CELL2.OUT_Q4;
				output INFF = CELL2.OUT_F0;
				output IPOS0 = CELL2.OUT_Q1;
				output IPOS1 = CELL2.OUT_OFX1;
				output IPOS2 = CELL2.OUT_OFX3;
				output IPOS3 = CELL2.OUT_OFX4;
				input LSR = CELL2.IMUX_LSR0;
				input ONEG0 = CELL2.IMUX_A1;
				input ONEG1 = CELL2.IMUX_B1;
				input ONEG2 = CELL2.IMUX_C4;
				input ONEG3 = CELL2.IMUX_A4;
				input OPOS0 = CELL2.IMUX_D0;
				input OPOS1 = CELL2.IMUX_C0;
				input OPOS2 = CELL2.IMUX_D3;
				input OPOS3 = CELL2.IMUX_C3;
				input TD = CELL2.IMUX_A0;
				output UP = CELL2.OUT_Q0;
			}

			bel IO7 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL2.IMUX_CLK0;
				output INDDCK = CELL2.OUT_F4;
				output INEG0 = CELL2.OUT_Q5;
				output INEG1 = CELL2.OUT_Q4;
				output INEG2 = CELL2.OUT_F2;
				output INEG3 = CELL2.OUT_OFX2;
				output INFF = CELL2.OUT_Q3;
				output IPOS0 = CELL2.OUT_OFX3;
				output IPOS1 = CELL2.OUT_OFX4;
				output IPOS2 = CELL2.OUT_Q1;
				output IPOS3 = CELL2.OUT_OFX1;
				input LSR = CELL2.IMUX_LSR1;
				input ONEG0 = CELL2.IMUX_C4;
				input ONEG1 = CELL2.IMUX_A4;
				input ONEG2 = CELL2.IMUX_A1;
				input ONEG3 = CELL2.IMUX_B1;
				input OPOS0 = CELL2.IMUX_D3;
				input OPOS1 = CELL2.IMUX_C3;
				input OPOS2 = CELL2.IMUX_D0;
				input OPOS3 = CELL2.IMUX_C0;
				input TD = CELL2.IMUX_C2;
				output UP = CELL2.OUT_F3;
			}

			bel PICTEST0 {
				input CLK = CELL0.IMUX_CLK1;
				input SCANENABLE = CELL0.IMUX_B3;
				output SCANOUT = CELL0.OUT_OFX0;
				input SCANSEL0 = CELL0.IMUX_D1;
				input SCANSEL1 = CELL0.IMUX_B6;
			}

			bel PICTEST1 {
				input CLK = CELL1.IMUX_CLK3;
				input SCANENABLE = CELL1.IMUX_B6;
				output SCANOUT = CELL1.OUT_Q2;
				input SCANSEL0 = CELL1.IMUX_B3;
				input SCANSEL1 = CELL2.IMUX_D1;
			}

			// wire CELL0.IMUX_A0                  IO0.TD
			// wire CELL0.IMUX_A1                  IO0.ONEG0 IO1.ONEG2
			// wire CELL0.IMUX_A4                  IO0.ONEG3 IO1.ONEG1
			// wire CELL0.IMUX_B1                  IO0.ONEG1 IO1.ONEG3
			// wire CELL0.IMUX_B3                  PICTEST0.SCANENABLE
			// wire CELL0.IMUX_B5                  IO2.OPOS0 IO3.OPOS2
			// wire CELL0.IMUX_B6                  PICTEST0.SCANSEL1
			// wire CELL0.IMUX_C0                  IO0.OPOS1 IO1.OPOS3
			// wire CELL0.IMUX_C2                  IO1.TD
			// wire CELL0.IMUX_C3                  IO0.OPOS3 IO1.OPOS1
			// wire CELL0.IMUX_C4                  IO0.ONEG2 IO1.ONEG0
			// wire CELL0.IMUX_C5                  IO2.OPOS1 IO3.OPOS3
			// wire CELL0.IMUX_C7                  IO2.ONEG0 IO3.ONEG2
			// wire CELL0.IMUX_D0                  IO0.OPOS0 IO1.OPOS2
			// wire CELL0.IMUX_D1                  PICTEST0.SCANSEL0
			// wire CELL0.IMUX_D3                  IO0.OPOS2 IO1.OPOS0
			// wire CELL0.IMUX_D5                  IO2.TD
			// wire CELL0.IMUX_D7                  IO2.ONEG1 IO3.ONEG3
			// wire CELL0.IMUX_CLK0                IO1.CLK
			// wire CELL0.IMUX_CLK1                IO0.CLK PICTEST0.CLK
			// wire CELL0.IMUX_CLK3                IO3.CLK
			// wire CELL0.IMUX_LSR0                IO1.LSR
			// wire CELL0.IMUX_LSR1                IO0.LSR
			// wire CELL0.IMUX_LSR2                IO2.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.IMUX_CE1                 IO1.CE
			// wire CELL0.IMUX_CE3                 IO2.CE
			// wire CELL0.OUT_F0                   IO0.INFF
			// wire CELL0.OUT_F1                   IO0.INDDCK
			// wire CELL0.OUT_F2                   IO0.INEG0 IO1.INEG2
			// wire CELL0.OUT_F3                   IO1.UP
			// wire CELL0.OUT_F4                   IO1.INDDCK
			// wire CELL0.OUT_F6                   IO2.INDDCK
			// wire CELL0.OUT_F7                   IO2.INEG1 IO3.INEG3
			// wire CELL0.OUT_Q0                   IO0.UP
			// wire CELL0.OUT_Q1                   IO0.IPOS0 IO1.IPOS2
			// wire CELL0.OUT_Q3                   IO1.INFF
			// wire CELL0.OUT_Q4                   IO0.INEG3 IO1.INEG1
			// wire CELL0.OUT_Q5                   IO0.INEG2 IO1.INEG0
			// wire CELL0.OUT_Q6                   IO2.IPOS0 IO3.IPOS2
			// wire CELL0.OUT_Q7                   IO2.IPOS1 IO3.IPOS3
			// wire CELL0.OUT_OFX0                 PICTEST0.SCANOUT
			// wire CELL0.OUT_OFX1                 IO0.IPOS1 IO1.IPOS3
			// wire CELL0.OUT_OFX2                 IO0.INEG1 IO1.INEG3
			// wire CELL0.OUT_OFX3                 IO0.IPOS2 IO1.IPOS0
			// wire CELL0.OUT_OFX4                 IO0.IPOS3 IO1.IPOS1
			// wire CELL0.OUT_OFX5                 IO2.INFF
			// wire CELL0.OUT_OFX6                 IO2.UP
			// wire CELL0.OUT_OFX7                 IO2.INEG0 IO3.INEG2
			// wire CELL1.IMUX_A0                  IO3.TD
			// wire CELL1.IMUX_A1                  IO2.ONEG2 IO3.ONEG0
			// wire CELL1.IMUX_A4                  IO4.ONEG1 IO5.ONEG3
			// wire CELL1.IMUX_B1                  IO2.ONEG3 IO3.ONEG1
			// wire CELL1.IMUX_B3                  PICTEST1.SCANSEL0
			// wire CELL1.IMUX_B5                  IO4.OPOS2 IO5.OPOS0
			// wire CELL1.IMUX_B6                  PICTEST1.SCANENABLE
			// wire CELL1.IMUX_C0                  IO2.OPOS3 IO3.OPOS1
			// wire CELL1.IMUX_C2                  IO4.TD
			// wire CELL1.IMUX_C3                  IO4.OPOS1 IO5.OPOS3
			// wire CELL1.IMUX_C4                  IO4.ONEG0 IO5.ONEG2
			// wire CELL1.IMUX_C5                  IO4.OPOS3 IO5.OPOS1
			// wire CELL1.IMUX_C7                  IO4.ONEG2 IO5.ONEG0
			// wire CELL1.IMUX_D0                  IO2.OPOS2 IO3.OPOS0
			// wire CELL1.IMUX_D3                  IO4.OPOS0 IO5.OPOS2
			// wire CELL1.IMUX_D5                  IO5.TD
			// wire CELL1.IMUX_D7                  IO4.ONEG3 IO5.ONEG1
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO5.CLK
			// wire CELL1.IMUX_CLK3                IO4.CLK PICTEST1.CLK
			// wire CELL1.IMUX_LSR0                IO3.LSR
			// wire CELL1.IMUX_LSR1                IO5.LSR
			// wire CELL1.IMUX_LSR2                IO4.LSR
			// wire CELL1.IMUX_CE0                 IO3.CE
			// wire CELL1.IMUX_CE1                 IO4.CE
			// wire CELL1.IMUX_CE3                 IO5.CE
			// wire CELL1.OUT_F0                   IO3.INFF
			// wire CELL1.OUT_F1                   IO3.INDDCK
			// wire CELL1.OUT_F2                   IO2.INEG2 IO3.INEG0
			// wire CELL1.OUT_F3                   IO4.UP
			// wire CELL1.OUT_F4                   IO4.INDDCK
			// wire CELL1.OUT_F6                   IO5.INDDCK
			// wire CELL1.OUT_F7                   IO4.INEG3 IO5.INEG1
			// wire CELL1.OUT_Q0                   IO3.UP
			// wire CELL1.OUT_Q1                   IO2.IPOS2 IO3.IPOS0
			// wire CELL1.OUT_Q2                   PICTEST1.SCANOUT
			// wire CELL1.OUT_Q3                   IO4.INFF
			// wire CELL1.OUT_Q4                   IO4.INEG1 IO5.INEG3
			// wire CELL1.OUT_Q5                   IO4.INEG0 IO5.INEG2
			// wire CELL1.OUT_Q6                   IO4.IPOS2 IO5.IPOS0
			// wire CELL1.OUT_Q7                   IO4.IPOS3 IO5.IPOS1
			// wire CELL1.OUT_OFX1                 IO2.IPOS3 IO3.IPOS1
			// wire CELL1.OUT_OFX2                 IO2.INEG3 IO3.INEG1
			// wire CELL1.OUT_OFX3                 IO4.IPOS0 IO5.IPOS2
			// wire CELL1.OUT_OFX4                 IO4.IPOS1 IO5.IPOS3
			// wire CELL1.OUT_OFX5                 IO5.INFF
			// wire CELL1.OUT_OFX6                 IO5.UP
			// wire CELL1.OUT_OFX7                 IO4.INEG2 IO5.INEG0
			// wire CELL2.IMUX_A0                  IO6.TD
			// wire CELL2.IMUX_A1                  IO6.ONEG0 IO7.ONEG2
			// wire CELL2.IMUX_A4                  IO6.ONEG3 IO7.ONEG1
			// wire CELL2.IMUX_B1                  IO6.ONEG1 IO7.ONEG3
			// wire CELL2.IMUX_C0                  IO6.OPOS1 IO7.OPOS3
			// wire CELL2.IMUX_C2                  IO7.TD
			// wire CELL2.IMUX_C3                  IO6.OPOS3 IO7.OPOS1
			// wire CELL2.IMUX_C4                  IO6.ONEG2 IO7.ONEG0
			// wire CELL2.IMUX_D0                  IO6.OPOS0 IO7.OPOS2
			// wire CELL2.IMUX_D1                  PICTEST1.SCANSEL1
			// wire CELL2.IMUX_D3                  IO6.OPOS2 IO7.OPOS0
			// wire CELL2.IMUX_CLK0                IO7.CLK
			// wire CELL2.IMUX_CLK1                IO6.CLK
			// wire CELL2.IMUX_LSR0                IO6.LSR
			// wire CELL2.IMUX_LSR1                IO7.LSR
			// wire CELL2.IMUX_CE0                 IO6.CE
			// wire CELL2.IMUX_CE1                 IO7.CE
			// wire CELL2.OUT_F0                   IO6.INFF
			// wire CELL2.OUT_F1                   IO6.INDDCK
			// wire CELL2.OUT_F2                   IO6.INEG0 IO7.INEG2
			// wire CELL2.OUT_F3                   IO7.UP
			// wire CELL2.OUT_F4                   IO7.INDDCK
			// wire CELL2.OUT_Q0                   IO6.UP
			// wire CELL2.OUT_Q1                   IO6.IPOS0 IO7.IPOS2
			// wire CELL2.OUT_Q3                   IO7.INFF
			// wire CELL2.OUT_Q4                   IO6.INEG3 IO7.INEG1
			// wire CELL2.OUT_Q5                   IO6.INEG2 IO7.INEG0
			// wire CELL2.OUT_OFX1                 IO6.IPOS1 IO7.IPOS3
			// wire CELL2.OUT_OFX2                 IO6.INEG1 IO7.INEG3
			// wire CELL2.OUT_OFX3                 IO6.IPOS2 IO7.IPOS0
			// wire CELL2.OUT_OFX4                 IO6.IPOS3 IO7.IPOS1
		}

		tile_class IO_N12 {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input CE = CELL0.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK1;
				output INDDCK = CELL0.OUT_F1;
				output INEG0 = CELL0.OUT_F2;
				output INEG1 = CELL0.OUT_OFX2;
				output INEG2 = CELL0.OUT_Q5;
				output INEG3 = CELL0.OUT_Q4;
				output INFF = CELL0.OUT_F0;
				output IPOS0 = CELL0.OUT_Q1;
				output IPOS1 = CELL0.OUT_OFX1;
				output IPOS2 = CELL0.OUT_OFX3;
				output IPOS3 = CELL0.OUT_OFX4;
				input LSR = CELL0.IMUX_LSR1;
				input ONEG0 = CELL0.IMUX_A1;
				input ONEG1 = CELL0.IMUX_B1;
				input ONEG2 = CELL0.IMUX_C4;
				input ONEG3 = CELL0.IMUX_A4;
				input OPOS0 = CELL0.IMUX_D0;
				input OPOS1 = CELL0.IMUX_C0;
				input OPOS2 = CELL0.IMUX_D3;
				input OPOS3 = CELL0.IMUX_C3;
				input TD = CELL0.IMUX_A0;
				output UP = CELL0.OUT_Q0;
			}

			bel IO1 {
				input CE = CELL0.IMUX_CE1;
				input CLK = CELL0.IMUX_CLK0;
				output INDDCK = CELL0.OUT_F4;
				output INEG0 = CELL0.OUT_Q5;
				output INEG1 = CELL0.OUT_Q4;
				output INEG2 = CELL0.OUT_F2;
				output INEG3 = CELL0.OUT_OFX2;
				output INFF = CELL0.OUT_Q3;
				output IPOS0 = CELL0.OUT_OFX3;
				output IPOS1 = CELL0.OUT_OFX4;
				output IPOS2 = CELL0.OUT_Q1;
				output IPOS3 = CELL0.OUT_OFX1;
				input LSR = CELL0.IMUX_LSR0;
				input ONEG0 = CELL0.IMUX_C4;
				input ONEG1 = CELL0.IMUX_A4;
				input ONEG2 = CELL0.IMUX_A1;
				input ONEG3 = CELL0.IMUX_B1;
				input OPOS0 = CELL0.IMUX_D3;
				input OPOS1 = CELL0.IMUX_C3;
				input OPOS2 = CELL0.IMUX_D0;
				input OPOS3 = CELL0.IMUX_C0;
				input TD = CELL0.IMUX_C2;
				output UP = CELL0.OUT_F3;
			}

			bel IO2 {
				input CE = CELL0.IMUX_CE3;
				input CLK = CELL1.IMUX_CLK0;
				output INDDCK = CELL0.OUT_F6;
				output INEG0 = CELL0.OUT_OFX7;
				output INEG1 = CELL0.OUT_F7;
				output INEG2 = CELL1.OUT_F2;
				output INEG3 = CELL1.OUT_OFX2;
				output INFF = CELL0.OUT_OFX5;
				output IPOS0 = CELL0.OUT_Q6;
				output IPOS1 = CELL0.OUT_Q7;
				output IPOS2 = CELL1.OUT_Q1;
				output IPOS3 = CELL1.OUT_OFX1;
				input LSR = CELL0.IMUX_LSR2;
				input ONEG0 = CELL0.IMUX_C7;
				input ONEG1 = CELL0.IMUX_D7;
				input ONEG2 = CELL1.IMUX_A1;
				input ONEG3 = CELL1.IMUX_B1;
				input OPOS0 = CELL0.IMUX_B5;
				input OPOS1 = CELL0.IMUX_C5;
				input OPOS2 = CELL1.IMUX_D0;
				input OPOS3 = CELL1.IMUX_C0;
				input TD = CELL0.IMUX_D5;
				output UP = CELL0.OUT_OFX6;
			}

			bel IO3 {
				input CE = CELL1.IMUX_CE0;
				input CLK = CELL0.IMUX_CLK3;
				output INDDCK = CELL1.OUT_F1;
				output INEG0 = CELL1.OUT_F2;
				output INEG1 = CELL1.OUT_OFX2;
				output INEG2 = CELL0.OUT_OFX7;
				output INEG3 = CELL0.OUT_F7;
				output INFF = CELL1.OUT_F0;
				output IPOS0 = CELL1.OUT_Q1;
				output IPOS1 = CELL1.OUT_OFX1;
				output IPOS2 = CELL0.OUT_Q6;
				output IPOS3 = CELL0.OUT_Q7;
				input LSR = CELL1.IMUX_LSR0;
				input ONEG0 = CELL1.IMUX_A1;
				input ONEG1 = CELL1.IMUX_B1;
				input ONEG2 = CELL0.IMUX_C7;
				input ONEG3 = CELL0.IMUX_D7;
				input OPOS0 = CELL1.IMUX_D0;
				input OPOS1 = CELL1.IMUX_C0;
				input OPOS2 = CELL0.IMUX_B5;
				input OPOS3 = CELL0.IMUX_C5;
				input TD = CELL1.IMUX_A0;
				output UP = CELL1.OUT_Q0;
			}

			bel IO4 {
				input CE = CELL1.IMUX_CE1;
				input CLK = CELL1.IMUX_CLK3;
				output INDDCK = CELL1.OUT_F4;
				output INEG0 = CELL1.OUT_Q5;
				output INEG1 = CELL1.OUT_Q4;
				output INEG2 = CELL1.OUT_OFX7;
				output INEG3 = CELL1.OUT_F7;
				output INFF = CELL1.OUT_Q3;
				output IPOS0 = CELL1.OUT_OFX3;
				output IPOS1 = CELL1.OUT_OFX4;
				output IPOS2 = CELL1.OUT_Q6;
				output IPOS3 = CELL1.OUT_Q7;
				input LSR = CELL1.IMUX_LSR2;
				input ONEG0 = CELL1.IMUX_C4;
				input ONEG1 = CELL1.IMUX_A4;
				input ONEG2 = CELL1.IMUX_C7;
				input ONEG3 = CELL1.IMUX_D7;
				input OPOS0 = CELL1.IMUX_D3;
				input OPOS1 = CELL1.IMUX_C3;
				input OPOS2 = CELL1.IMUX_B5;
				input OPOS3 = CELL1.IMUX_C5;
				input TD = CELL1.IMUX_C2;
				output UP = CELL1.OUT_F3;
			}

			bel IO5 {
				input CE = CELL1.IMUX_CE3;
				input CLK = CELL1.IMUX_CLK1;
				output INDDCK = CELL1.OUT_F6;
				output INEG0 = CELL1.OUT_OFX7;
				output INEG1 = CELL1.OUT_F7;
				output INEG2 = CELL1.OUT_Q5;
				output INEG3 = CELL1.OUT_Q4;
				output INFF = CELL1.OUT_OFX5;
				output IPOS0 = CELL1.OUT_Q6;
				output IPOS1 = CELL1.OUT_Q7;
				output IPOS2 = CELL1.OUT_OFX3;
				output IPOS3 = CELL1.OUT_OFX4;
				input LSR = CELL1.IMUX_LSR1;
				input ONEG0 = CELL1.IMUX_C7;
				input ONEG1 = CELL1.IMUX_D7;
				input ONEG2 = CELL1.IMUX_C4;
				input ONEG3 = CELL1.IMUX_A4;
				input OPOS0 = CELL1.IMUX_B5;
				input OPOS1 = CELL1.IMUX_C5;
				input OPOS2 = CELL1.IMUX_D3;
				input OPOS3 = CELL1.IMUX_C3;
				input TD = CELL1.IMUX_D5;
				output UP = CELL1.OUT_OFX6;
			}

			bel IO6 {
				input CE = CELL2.IMUX_CE0;
				input CLK = CELL2.IMUX_CLK1;
				output INDDCK = CELL2.OUT_F1;
				output INEG0 = CELL2.OUT_F2;
				output INEG1 = CELL2.OUT_OFX2;
				output INEG2 = CELL2.OUT_Q5;
				output INEG3 = CELL2.OUT_Q4;
				output INFF = CELL2.OUT_F0;
				output IPOS0 = CELL2.OUT_Q1;
				output IPOS1 = CELL2.OUT_OFX1;
				output IPOS2 = CELL2.OUT_OFX3;
				output IPOS3 = CELL2.OUT_OFX4;
				input LSR = CELL2.IMUX_LSR0;
				input ONEG0 = CELL2.IMUX_A1;
				input ONEG1 = CELL2.IMUX_B1;
				input ONEG2 = CELL2.IMUX_C4;
				input ONEG3 = CELL2.IMUX_A4;
				input OPOS0 = CELL2.IMUX_D0;
				input OPOS1 = CELL2.IMUX_C0;
				input OPOS2 = CELL2.IMUX_D3;
				input OPOS3 = CELL2.IMUX_C3;
				input TD = CELL2.IMUX_A0;
				output UP = CELL2.OUT_Q0;
			}

			bel IO7 {
				input CE = CELL2.IMUX_CE1;
				input CLK = CELL2.IMUX_CLK0;
				output INDDCK = CELL2.OUT_F4;
				output INEG0 = CELL2.OUT_Q5;
				output INEG1 = CELL2.OUT_Q4;
				output INEG2 = CELL2.OUT_F2;
				output INEG3 = CELL2.OUT_OFX2;
				output INFF = CELL2.OUT_Q3;
				output IPOS0 = CELL2.OUT_OFX3;
				output IPOS1 = CELL2.OUT_OFX4;
				output IPOS2 = CELL2.OUT_Q1;
				output IPOS3 = CELL2.OUT_OFX1;
				input LSR = CELL2.IMUX_LSR1;
				input ONEG0 = CELL2.IMUX_C4;
				input ONEG1 = CELL2.IMUX_A4;
				input ONEG2 = CELL2.IMUX_A1;
				input ONEG3 = CELL2.IMUX_B1;
				input OPOS0 = CELL2.IMUX_D3;
				input OPOS1 = CELL2.IMUX_C3;
				input OPOS2 = CELL2.IMUX_D0;
				input OPOS3 = CELL2.IMUX_C0;
				input TD = CELL2.IMUX_C2;
				output UP = CELL2.OUT_F3;
			}

			bel IO8 {
				input CE = CELL2.IMUX_CE3;
				input CLK = CELL3.IMUX_CLK0;
				output INDDCK = CELL2.OUT_F6;
				output INEG0 = CELL2.OUT_OFX7;
				output INEG1 = CELL2.OUT_F7;
				output INEG2 = CELL3.OUT_F2;
				output INEG3 = CELL3.OUT_OFX2;
				output INFF = CELL2.OUT_OFX5;
				output IPOS0 = CELL2.OUT_Q6;
				output IPOS1 = CELL2.OUT_Q7;
				output IPOS2 = CELL3.OUT_Q1;
				output IPOS3 = CELL3.OUT_OFX1;
				input LSR = CELL3.IMUX_LSR0;
				input ONEG0 = CELL2.IMUX_C7;
				input ONEG1 = CELL2.IMUX_D7;
				input ONEG2 = CELL3.IMUX_A1;
				input ONEG3 = CELL3.IMUX_B1;
				input OPOS0 = CELL2.IMUX_B5;
				input OPOS1 = CELL2.IMUX_C5;
				input OPOS2 = CELL3.IMUX_D0;
				input OPOS3 = CELL3.IMUX_C0;
				input TD = CELL2.IMUX_D5;
				output UP = CELL2.OUT_OFX6;
			}

			bel IO9 {
				input CE = CELL3.IMUX_CE0;
				input CLK = CELL2.IMUX_CLK3;
				output INDDCK = CELL3.OUT_F1;
				output INEG0 = CELL3.OUT_F2;
				output INEG1 = CELL3.OUT_OFX2;
				output INEG2 = CELL2.OUT_OFX7;
				output INEG3 = CELL2.OUT_F7;
				output INFF = CELL3.OUT_F0;
				output IPOS0 = CELL3.OUT_Q1;
				output IPOS1 = CELL3.OUT_OFX1;
				output IPOS2 = CELL2.OUT_Q6;
				output IPOS3 = CELL2.OUT_Q7;
				input LSR = CELL2.IMUX_LSR2;
				input ONEG0 = CELL3.IMUX_A1;
				input ONEG1 = CELL3.IMUX_B1;
				input ONEG2 = CELL2.IMUX_C7;
				input ONEG3 = CELL2.IMUX_D7;
				input OPOS0 = CELL3.IMUX_D0;
				input OPOS1 = CELL3.IMUX_C0;
				input OPOS2 = CELL2.IMUX_B5;
				input OPOS3 = CELL2.IMUX_C5;
				input TD = CELL3.IMUX_A0;
				output UP = CELL3.OUT_Q0;
			}

			bel IO10 {
				input CE = CELL3.IMUX_CE1;
				input CLK = CELL3.IMUX_CLK3;
				output INDDCK = CELL3.OUT_F4;
				output INEG0 = CELL3.OUT_Q5;
				output INEG1 = CELL3.OUT_Q4;
				output INEG2 = CELL3.OUT_OFX7;
				output INEG3 = CELL3.OUT_F7;
				output INFF = CELL3.OUT_Q3;
				output IPOS0 = CELL3.OUT_OFX3;
				output IPOS1 = CELL3.OUT_OFX4;
				output IPOS2 = CELL3.OUT_Q6;
				output IPOS3 = CELL3.OUT_Q7;
				input LSR = CELL3.IMUX_LSR1;
				input ONEG0 = CELL3.IMUX_C4;
				input ONEG1 = CELL3.IMUX_A4;
				input ONEG2 = CELL3.IMUX_C7;
				input ONEG3 = CELL3.IMUX_D7;
				input OPOS0 = CELL3.IMUX_D3;
				input OPOS1 = CELL3.IMUX_C3;
				input OPOS2 = CELL3.IMUX_B5;
				input OPOS3 = CELL3.IMUX_C5;
				input TD = CELL3.IMUX_C2;
				output UP = CELL3.OUT_F3;
			}

			bel IO11 {
				input CE = CELL3.IMUX_CE3;
				input CLK = CELL3.IMUX_CLK1;
				output INDDCK = CELL3.OUT_F6;
				output INEG0 = CELL3.OUT_OFX7;
				output INEG1 = CELL3.OUT_F7;
				output INEG2 = CELL3.OUT_Q5;
				output INEG3 = CELL3.OUT_Q4;
				output INFF = CELL3.OUT_OFX5;
				output IPOS0 = CELL3.OUT_Q6;
				output IPOS1 = CELL3.OUT_Q7;
				output IPOS2 = CELL3.OUT_OFX3;
				output IPOS3 = CELL3.OUT_OFX4;
				input LSR = CELL3.IMUX_LSR2;
				input ONEG0 = CELL3.IMUX_C7;
				input ONEG1 = CELL3.IMUX_D7;
				input ONEG2 = CELL3.IMUX_C4;
				input ONEG3 = CELL3.IMUX_A4;
				input OPOS0 = CELL3.IMUX_B5;
				input OPOS1 = CELL3.IMUX_C5;
				input OPOS2 = CELL3.IMUX_D3;
				input OPOS3 = CELL3.IMUX_C3;
				input TD = CELL3.IMUX_D5;
				output UP = CELL3.OUT_OFX6;
			}

			bel PICTEST0 {
				input CLK = CELL0.IMUX_CLK1;
				input SCANENABLE = CELL0.IMUX_B3;
				output SCANOUT = CELL0.OUT_OFX0;
				input SCANSEL0 = CELL0.IMUX_D1;
				input SCANSEL1 = CELL0.IMUX_B6;
			}

			bel PICTEST1 {
				input CLK = CELL1.IMUX_CLK3;
				input SCANENABLE = CELL1.IMUX_B6;
				output SCANOUT = CELL1.OUT_Q2;
				input SCANSEL0 = CELL1.IMUX_B3;
				input SCANSEL1 = CELL2.IMUX_D1;
			}

			bel PICTEST2 {
				input CLK = CELL3.IMUX_CLK0;
				input SCANENABLE = CELL3.IMUX_D1;
				output SCANOUT = CELL2.OUT_F5;
				input SCANSEL0 = CELL2.IMUX_B6;
				input SCANSEL1 = CELL3.IMUX_B3;
			}

			// wire CELL0.IMUX_A0                  IO0.TD
			// wire CELL0.IMUX_A1                  IO0.ONEG0 IO1.ONEG2
			// wire CELL0.IMUX_A4                  IO0.ONEG3 IO1.ONEG1
			// wire CELL0.IMUX_B1                  IO0.ONEG1 IO1.ONEG3
			// wire CELL0.IMUX_B3                  PICTEST0.SCANENABLE
			// wire CELL0.IMUX_B5                  IO2.OPOS0 IO3.OPOS2
			// wire CELL0.IMUX_B6                  PICTEST0.SCANSEL1
			// wire CELL0.IMUX_C0                  IO0.OPOS1 IO1.OPOS3
			// wire CELL0.IMUX_C2                  IO1.TD
			// wire CELL0.IMUX_C3                  IO0.OPOS3 IO1.OPOS1
			// wire CELL0.IMUX_C4                  IO0.ONEG2 IO1.ONEG0
			// wire CELL0.IMUX_C5                  IO2.OPOS1 IO3.OPOS3
			// wire CELL0.IMUX_C7                  IO2.ONEG0 IO3.ONEG2
			// wire CELL0.IMUX_D0                  IO0.OPOS0 IO1.OPOS2
			// wire CELL0.IMUX_D1                  PICTEST0.SCANSEL0
			// wire CELL0.IMUX_D3                  IO0.OPOS2 IO1.OPOS0
			// wire CELL0.IMUX_D5                  IO2.TD
			// wire CELL0.IMUX_D7                  IO2.ONEG1 IO3.ONEG3
			// wire CELL0.IMUX_CLK0                IO1.CLK
			// wire CELL0.IMUX_CLK1                IO0.CLK PICTEST0.CLK
			// wire CELL0.IMUX_CLK3                IO3.CLK
			// wire CELL0.IMUX_LSR0                IO1.LSR
			// wire CELL0.IMUX_LSR1                IO0.LSR
			// wire CELL0.IMUX_LSR2                IO2.LSR
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.IMUX_CE1                 IO1.CE
			// wire CELL0.IMUX_CE3                 IO2.CE
			// wire CELL0.OUT_F0                   IO0.INFF
			// wire CELL0.OUT_F1                   IO0.INDDCK
			// wire CELL0.OUT_F2                   IO0.INEG0 IO1.INEG2
			// wire CELL0.OUT_F3                   IO1.UP
			// wire CELL0.OUT_F4                   IO1.INDDCK
			// wire CELL0.OUT_F6                   IO2.INDDCK
			// wire CELL0.OUT_F7                   IO2.INEG1 IO3.INEG3
			// wire CELL0.OUT_Q0                   IO0.UP
			// wire CELL0.OUT_Q1                   IO0.IPOS0 IO1.IPOS2
			// wire CELL0.OUT_Q3                   IO1.INFF
			// wire CELL0.OUT_Q4                   IO0.INEG3 IO1.INEG1
			// wire CELL0.OUT_Q5                   IO0.INEG2 IO1.INEG0
			// wire CELL0.OUT_Q6                   IO2.IPOS0 IO3.IPOS2
			// wire CELL0.OUT_Q7                   IO2.IPOS1 IO3.IPOS3
			// wire CELL0.OUT_OFX0                 PICTEST0.SCANOUT
			// wire CELL0.OUT_OFX1                 IO0.IPOS1 IO1.IPOS3
			// wire CELL0.OUT_OFX2                 IO0.INEG1 IO1.INEG3
			// wire CELL0.OUT_OFX3                 IO0.IPOS2 IO1.IPOS0
			// wire CELL0.OUT_OFX4                 IO0.IPOS3 IO1.IPOS1
			// wire CELL0.OUT_OFX5                 IO2.INFF
			// wire CELL0.OUT_OFX6                 IO2.UP
			// wire CELL0.OUT_OFX7                 IO2.INEG0 IO3.INEG2
			// wire CELL1.IMUX_A0                  IO3.TD
			// wire CELL1.IMUX_A1                  IO2.ONEG2 IO3.ONEG0
			// wire CELL1.IMUX_A4                  IO4.ONEG1 IO5.ONEG3
			// wire CELL1.IMUX_B1                  IO2.ONEG3 IO3.ONEG1
			// wire CELL1.IMUX_B3                  PICTEST1.SCANSEL0
			// wire CELL1.IMUX_B5                  IO4.OPOS2 IO5.OPOS0
			// wire CELL1.IMUX_B6                  PICTEST1.SCANENABLE
			// wire CELL1.IMUX_C0                  IO2.OPOS3 IO3.OPOS1
			// wire CELL1.IMUX_C2                  IO4.TD
			// wire CELL1.IMUX_C3                  IO4.OPOS1 IO5.OPOS3
			// wire CELL1.IMUX_C4                  IO4.ONEG0 IO5.ONEG2
			// wire CELL1.IMUX_C5                  IO4.OPOS3 IO5.OPOS1
			// wire CELL1.IMUX_C7                  IO4.ONEG2 IO5.ONEG0
			// wire CELL1.IMUX_D0                  IO2.OPOS2 IO3.OPOS0
			// wire CELL1.IMUX_D3                  IO4.OPOS0 IO5.OPOS2
			// wire CELL1.IMUX_D5                  IO5.TD
			// wire CELL1.IMUX_D7                  IO4.ONEG3 IO5.ONEG1
			// wire CELL1.IMUX_CLK0                IO2.CLK
			// wire CELL1.IMUX_CLK1                IO5.CLK
			// wire CELL1.IMUX_CLK3                IO4.CLK PICTEST1.CLK
			// wire CELL1.IMUX_LSR0                IO3.LSR
			// wire CELL1.IMUX_LSR1                IO5.LSR
			// wire CELL1.IMUX_LSR2                IO4.LSR
			// wire CELL1.IMUX_CE0                 IO3.CE
			// wire CELL1.IMUX_CE1                 IO4.CE
			// wire CELL1.IMUX_CE3                 IO5.CE
			// wire CELL1.OUT_F0                   IO3.INFF
			// wire CELL1.OUT_F1                   IO3.INDDCK
			// wire CELL1.OUT_F2                   IO2.INEG2 IO3.INEG0
			// wire CELL1.OUT_F3                   IO4.UP
			// wire CELL1.OUT_F4                   IO4.INDDCK
			// wire CELL1.OUT_F6                   IO5.INDDCK
			// wire CELL1.OUT_F7                   IO4.INEG3 IO5.INEG1
			// wire CELL1.OUT_Q0                   IO3.UP
			// wire CELL1.OUT_Q1                   IO2.IPOS2 IO3.IPOS0
			// wire CELL1.OUT_Q2                   PICTEST1.SCANOUT
			// wire CELL1.OUT_Q3                   IO4.INFF
			// wire CELL1.OUT_Q4                   IO4.INEG1 IO5.INEG3
			// wire CELL1.OUT_Q5                   IO4.INEG0 IO5.INEG2
			// wire CELL1.OUT_Q6                   IO4.IPOS2 IO5.IPOS0
			// wire CELL1.OUT_Q7                   IO4.IPOS3 IO5.IPOS1
			// wire CELL1.OUT_OFX1                 IO2.IPOS3 IO3.IPOS1
			// wire CELL1.OUT_OFX2                 IO2.INEG3 IO3.INEG1
			// wire CELL1.OUT_OFX3                 IO4.IPOS0 IO5.IPOS2
			// wire CELL1.OUT_OFX4                 IO4.IPOS1 IO5.IPOS3
			// wire CELL1.OUT_OFX5                 IO5.INFF
			// wire CELL1.OUT_OFX6                 IO5.UP
			// wire CELL1.OUT_OFX7                 IO4.INEG2 IO5.INEG0
			// wire CELL2.IMUX_A0                  IO6.TD
			// wire CELL2.IMUX_A1                  IO6.ONEG0 IO7.ONEG2
			// wire CELL2.IMUX_A4                  IO6.ONEG3 IO7.ONEG1
			// wire CELL2.IMUX_B1                  IO6.ONEG1 IO7.ONEG3
			// wire CELL2.IMUX_B5                  IO8.OPOS0 IO9.OPOS2
			// wire CELL2.IMUX_B6                  PICTEST2.SCANSEL0
			// wire CELL2.IMUX_C0                  IO6.OPOS1 IO7.OPOS3
			// wire CELL2.IMUX_C2                  IO7.TD
			// wire CELL2.IMUX_C3                  IO6.OPOS3 IO7.OPOS1
			// wire CELL2.IMUX_C4                  IO6.ONEG2 IO7.ONEG0
			// wire CELL2.IMUX_C5                  IO8.OPOS1 IO9.OPOS3
			// wire CELL2.IMUX_C7                  IO8.ONEG0 IO9.ONEG2
			// wire CELL2.IMUX_D0                  IO6.OPOS0 IO7.OPOS2
			// wire CELL2.IMUX_D1                  PICTEST1.SCANSEL1
			// wire CELL2.IMUX_D3                  IO6.OPOS2 IO7.OPOS0
			// wire CELL2.IMUX_D5                  IO8.TD
			// wire CELL2.IMUX_D7                  IO8.ONEG1 IO9.ONEG3
			// wire CELL2.IMUX_CLK0                IO7.CLK
			// wire CELL2.IMUX_CLK1                IO6.CLK
			// wire CELL2.IMUX_CLK3                IO9.CLK
			// wire CELL2.IMUX_LSR0                IO6.LSR
			// wire CELL2.IMUX_LSR1                IO7.LSR
			// wire CELL2.IMUX_LSR2                IO9.LSR
			// wire CELL2.IMUX_CE0                 IO6.CE
			// wire CELL2.IMUX_CE1                 IO7.CE
			// wire CELL2.IMUX_CE3                 IO8.CE
			// wire CELL2.OUT_F0                   IO6.INFF
			// wire CELL2.OUT_F1                   IO6.INDDCK
			// wire CELL2.OUT_F2                   IO6.INEG0 IO7.INEG2
			// wire CELL2.OUT_F3                   IO7.UP
			// wire CELL2.OUT_F4                   IO7.INDDCK
			// wire CELL2.OUT_F5                   PICTEST2.SCANOUT
			// wire CELL2.OUT_F6                   IO8.INDDCK
			// wire CELL2.OUT_F7                   IO8.INEG1 IO9.INEG3
			// wire CELL2.OUT_Q0                   IO6.UP
			// wire CELL2.OUT_Q1                   IO6.IPOS0 IO7.IPOS2
			// wire CELL2.OUT_Q3                   IO7.INFF
			// wire CELL2.OUT_Q4                   IO6.INEG3 IO7.INEG1
			// wire CELL2.OUT_Q5                   IO6.INEG2 IO7.INEG0
			// wire CELL2.OUT_Q6                   IO8.IPOS0 IO9.IPOS2
			// wire CELL2.OUT_Q7                   IO8.IPOS1 IO9.IPOS3
			// wire CELL2.OUT_OFX1                 IO6.IPOS1 IO7.IPOS3
			// wire CELL2.OUT_OFX2                 IO6.INEG1 IO7.INEG3
			// wire CELL2.OUT_OFX3                 IO6.IPOS2 IO7.IPOS0
			// wire CELL2.OUT_OFX4                 IO6.IPOS3 IO7.IPOS1
			// wire CELL2.OUT_OFX5                 IO8.INFF
			// wire CELL2.OUT_OFX6                 IO8.UP
			// wire CELL2.OUT_OFX7                 IO8.INEG0 IO9.INEG2
			// wire CELL3.IMUX_A0                  IO9.TD
			// wire CELL3.IMUX_A1                  IO8.ONEG2 IO9.ONEG0
			// wire CELL3.IMUX_A4                  IO10.ONEG1 IO11.ONEG3
			// wire CELL3.IMUX_B1                  IO8.ONEG3 IO9.ONEG1
			// wire CELL3.IMUX_B3                  PICTEST2.SCANSEL1
			// wire CELL3.IMUX_B5                  IO10.OPOS2 IO11.OPOS0
			// wire CELL3.IMUX_C0                  IO8.OPOS3 IO9.OPOS1
			// wire CELL3.IMUX_C2                  IO10.TD
			// wire CELL3.IMUX_C3                  IO10.OPOS1 IO11.OPOS3
			// wire CELL3.IMUX_C4                  IO10.ONEG0 IO11.ONEG2
			// wire CELL3.IMUX_C5                  IO10.OPOS3 IO11.OPOS1
			// wire CELL3.IMUX_C7                  IO10.ONEG2 IO11.ONEG0
			// wire CELL3.IMUX_D0                  IO8.OPOS2 IO9.OPOS0
			// wire CELL3.IMUX_D1                  PICTEST2.SCANENABLE
			// wire CELL3.IMUX_D3                  IO10.OPOS0 IO11.OPOS2
			// wire CELL3.IMUX_D5                  IO11.TD
			// wire CELL3.IMUX_D7                  IO10.ONEG3 IO11.ONEG1
			// wire CELL3.IMUX_CLK0                IO8.CLK PICTEST2.CLK
			// wire CELL3.IMUX_CLK1                IO11.CLK
			// wire CELL3.IMUX_CLK3                IO10.CLK
			// wire CELL3.IMUX_LSR0                IO8.LSR
			// wire CELL3.IMUX_LSR1                IO10.LSR
			// wire CELL3.IMUX_LSR2                IO11.LSR
			// wire CELL3.IMUX_CE0                 IO9.CE
			// wire CELL3.IMUX_CE1                 IO10.CE
			// wire CELL3.IMUX_CE3                 IO11.CE
			// wire CELL3.OUT_F0                   IO9.INFF
			// wire CELL3.OUT_F1                   IO9.INDDCK
			// wire CELL3.OUT_F2                   IO8.INEG2 IO9.INEG0
			// wire CELL3.OUT_F3                   IO10.UP
			// wire CELL3.OUT_F4                   IO10.INDDCK
			// wire CELL3.OUT_F6                   IO11.INDDCK
			// wire CELL3.OUT_F7                   IO10.INEG3 IO11.INEG1
			// wire CELL3.OUT_Q0                   IO9.UP
			// wire CELL3.OUT_Q1                   IO8.IPOS2 IO9.IPOS0
			// wire CELL3.OUT_Q3                   IO10.INFF
			// wire CELL3.OUT_Q4                   IO10.INEG1 IO11.INEG3
			// wire CELL3.OUT_Q5                   IO10.INEG0 IO11.INEG2
			// wire CELL3.OUT_Q6                   IO10.IPOS2 IO11.IPOS0
			// wire CELL3.OUT_Q7                   IO10.IPOS3 IO11.IPOS1
			// wire CELL3.OUT_OFX1                 IO8.IPOS3 IO9.IPOS1
			// wire CELL3.OUT_OFX2                 IO8.INEG3 IO9.INEG1
			// wire CELL3.OUT_OFX3                 IO10.IPOS0 IO11.IPOS2
			// wire CELL3.OUT_OFX4                 IO10.IPOS1 IO11.IPOS3
			// wire CELL3.OUT_OFX5                 IO11.INFF
			// wire CELL3.OUT_OFX6                 IO11.UP
			// wire CELL3.OUT_OFX7                 IO10.INEG2 IO11.INEG0
		}
	}

	tile_slot BEL {
		bel_slot SLICE0: legacy;
		bel_slot SLICE1: legacy;
		bel_slot SLICE2: legacy;
		bel_slot SLICE3: legacy;
		bel_slot IO_INT: legacy;
		bel_slot DQS0: legacy;
		bel_slot DQS1: legacy;
		bel_slot DQSTEST: legacy;
		bel_slot DQSDLL: legacy;
		bel_slot DQSDLLTEST: legacy;
		bel_slot SERDES: legacy;
		bel_slot SERDES_CENTER: legacy;
		bel_slot SERDES_CORNER: legacy;
		bel_slot MACO: legacy;
		bel_slot MACO_INT: legacy;
		bel_slot MIPI: legacy;
		bel_slot CLKTEST_MIPI: legacy;
		bel_slot CIBTEST_SEL: legacy;
		bel_slot EBR0: legacy;
		bel_slot EBR1: legacy;
		bel_slot EBR2: legacy;
		bel_slot EBR3: legacy;
		bel_slot EBR_INT: legacy;
		bel_slot DSP0: legacy;
		bel_slot DSP1: legacy;
		bel_slot PLL0: legacy;
		bel_slot PLL1: legacy;
		bel_slot PLL_SMI: legacy;
		bel_slot PLLREFCS0: legacy;
		bel_slot PLLREFCS1: legacy;
		bel_slot DLL0: legacy;
		bel_slot DLL1: legacy;
		bel_slot DLL2: legacy;
		bel_slot DLL3: legacy;
		bel_slot DLL_DCNTL0: legacy;
		bel_slot DLL_DCNTL1: legacy;
		bel_slot PROMON: legacy;
		bel_slot RNET: legacy;
		bel_slot DDRDLL: legacy;
		bel_slot DTR: legacy;
		bel_slot DLLDEL0: legacy;
		bel_slot DLLDEL1: legacy;
		bel_slot DLLDEL2: legacy;
		bel_slot DLLDEL3: legacy;
		bel_slot DLLDEL4: legacy;
		bel_slot DLLDEL5: legacy;
		bel_slot DLLDEL6: legacy;
		bel_slot DLLDEL7: legacy;
		bel_slot ECLK_ALT_ROOT: legacy;
		bel_slot SPLL: legacy;
		bel_slot SYSBUS: legacy;
		bel_slot START: legacy;
		bel_slot OSC: legacy;
		bel_slot JTAG: legacy;
		bel_slot RDBK: legacy;
		bel_slot GSR: legacy;
		bel_slot TSALL: legacy;
		bel_slot SED: legacy;
		bel_slot M0: legacy;
		bel_slot M1: legacy;
		bel_slot M2: legacy;
		bel_slot M3: legacy;
		bel_slot RESETN: legacy;
		bel_slot RDCFGN: legacy;
		bel_slot CCLK: legacy;
		bel_slot TCK: legacy;
		bel_slot TMS: legacy;
		bel_slot TDI: legacy;
		bel_slot SPIM: legacy;
		bel_slot SSPI: legacy;
		bel_slot WAKEUP: legacy;
		bel_slot STF: legacy;
		bel_slot AMBOOT: legacy;
		bel_slot PERREG: legacy;
		bel_slot PCNTR: legacy;
		bel_slot EFB: legacy;
		bel_slot ESB: legacy;
		bel_slot I2C: legacy;
		bel_slot NVCMTEST: legacy;
		bel_slot PMU: legacy;
		bel_slot PMUTEST: legacy;
		bel_slot CFGTEST: legacy;
		bel_slot PVTTEST: legacy;
		bel_slot PVTCAL: legacy;
		bel_slot TESTIN: legacy;
		bel_slot TESTOUT: legacy;
		bel_slot DTS: legacy;

		tile_class PLC {
			cell CELL0;

			bel SLICE0 {
				input A0 = IMUX_A0;
				input A1 = IMUX_A1;
				input B0 = IMUX_B0;
				input B1 = IMUX_B1;
				input C0 = IMUX_C0;
				input C1 = IMUX_C1;
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input D0 = IMUX_D0;
				input D1 = IMUX_D1;
				output F0 = OUT_F0;
				output F1 = OUT_F1;
				input LSR = IMUX_LSR0;
				input M0 = IMUX_M0;
				input M1 = IMUX_M1;
				output OFX0 = OUT_OFX0;
				output OFX1 = OUT_OFX1;
				output Q0 = OUT_Q0;
				output Q1 = OUT_Q1;
			}

			bel SLICE1 {
				input A0 = IMUX_A2;
				input A1 = IMUX_A3;
				input B0 = IMUX_B2;
				input B1 = IMUX_B3;
				input C0 = IMUX_C2;
				input C1 = IMUX_C3;
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input D0 = IMUX_D2;
				input D1 = IMUX_D3;
				output F0 = OUT_F2;
				output F1 = OUT_F3;
				input LSR = IMUX_LSR1;
				input M0 = IMUX_M2;
				input M1 = IMUX_M3;
				output OFX0 = OUT_OFX2;
				output OFX1 = OUT_OFX3;
				output Q0 = OUT_Q2;
				output Q1 = OUT_Q3;
			}

			bel SLICE2 {
				input A0 = IMUX_A4;
				input A1 = IMUX_A5;
				input B0 = IMUX_B4;
				input B1 = IMUX_B5;
				input C0 = IMUX_C4;
				input C1 = IMUX_C5;
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				input D0 = IMUX_D4;
				input D1 = IMUX_D5;
				output F0 = OUT_F4;
				output F1 = OUT_F5;
				input LSR = IMUX_LSR2;
				input M0 = IMUX_M4;
				input M1 = IMUX_M5;
				output OFX0 = OUT_OFX4;
				output OFX1 = OUT_OFX5;
				output Q0 = OUT_Q4;
				output Q1 = OUT_Q5;
			}

			bel SLICE3 {
				input A0 = IMUX_A6;
				input A1 = IMUX_A7;
				input B0 = IMUX_B6;
				input B1 = IMUX_B7;
				input C0 = IMUX_C6;
				input C1 = IMUX_C7;
				input CE = IMUX_CE3;
				input CLK = IMUX_CLK3;
				input D0 = IMUX_D6;
				input D1 = IMUX_D7;
				output F0 = OUT_F6;
				output F1 = OUT_F7;
				input FXB = OUT_OFX3_W;
				input LSR = IMUX_LSR3;
				input M0 = IMUX_M6;
				input M1 = IMUX_M7;
				output OFX0 = OUT_OFX6;
				output OFX1 = OUT_OFX7;
				output Q0 = OUT_Q6;
				output Q1 = OUT_Q7;
			}

			// wire IMUX_A0                        SLICE0.A0
			// wire IMUX_A1                        SLICE0.A1
			// wire IMUX_A2                        SLICE1.A0
			// wire IMUX_A3                        SLICE1.A1
			// wire IMUX_A4                        SLICE2.A0
			// wire IMUX_A5                        SLICE2.A1
			// wire IMUX_A6                        SLICE3.A0
			// wire IMUX_A7                        SLICE3.A1
			// wire IMUX_B0                        SLICE0.B0
			// wire IMUX_B1                        SLICE0.B1
			// wire IMUX_B2                        SLICE1.B0
			// wire IMUX_B3                        SLICE1.B1
			// wire IMUX_B4                        SLICE2.B0
			// wire IMUX_B5                        SLICE2.B1
			// wire IMUX_B6                        SLICE3.B0
			// wire IMUX_B7                        SLICE3.B1
			// wire IMUX_C0                        SLICE0.C0
			// wire IMUX_C1                        SLICE0.C1
			// wire IMUX_C2                        SLICE1.C0
			// wire IMUX_C3                        SLICE1.C1
			// wire IMUX_C4                        SLICE2.C0
			// wire IMUX_C5                        SLICE2.C1
			// wire IMUX_C6                        SLICE3.C0
			// wire IMUX_C7                        SLICE3.C1
			// wire IMUX_D0                        SLICE0.D0
			// wire IMUX_D1                        SLICE0.D1
			// wire IMUX_D2                        SLICE1.D0
			// wire IMUX_D3                        SLICE1.D1
			// wire IMUX_D4                        SLICE2.D0
			// wire IMUX_D5                        SLICE2.D1
			// wire IMUX_D6                        SLICE3.D0
			// wire IMUX_D7                        SLICE3.D1
			// wire IMUX_M0                        SLICE0.M0
			// wire IMUX_M1                        SLICE0.M1
			// wire IMUX_M2                        SLICE1.M0
			// wire IMUX_M3                        SLICE1.M1
			// wire IMUX_M4                        SLICE2.M0
			// wire IMUX_M5                        SLICE2.M1
			// wire IMUX_M6                        SLICE3.M0
			// wire IMUX_M7                        SLICE3.M1
			// wire IMUX_CLK0                      SLICE0.CLK
			// wire IMUX_CLK1                      SLICE1.CLK
			// wire IMUX_CLK2                      SLICE2.CLK
			// wire IMUX_CLK3                      SLICE3.CLK
			// wire IMUX_LSR0                      SLICE0.LSR
			// wire IMUX_LSR1                      SLICE1.LSR
			// wire IMUX_LSR2                      SLICE2.LSR
			// wire IMUX_LSR3                      SLICE3.LSR
			// wire IMUX_CE0                       SLICE0.CE
			// wire IMUX_CE1                       SLICE1.CE
			// wire IMUX_CE2                       SLICE2.CE
			// wire IMUX_CE3                       SLICE3.CE
			// wire OUT_F0                         SLICE0.F0
			// wire OUT_F1                         SLICE0.F1
			// wire OUT_F2                         SLICE1.F0
			// wire OUT_F3                         SLICE1.F1
			// wire OUT_F4                         SLICE2.F0
			// wire OUT_F5                         SLICE2.F1
			// wire OUT_F6                         SLICE3.F0
			// wire OUT_F7                         SLICE3.F1
			// wire OUT_Q0                         SLICE0.Q0
			// wire OUT_Q1                         SLICE0.Q1
			// wire OUT_Q2                         SLICE1.Q0
			// wire OUT_Q3                         SLICE1.Q1
			// wire OUT_Q4                         SLICE2.Q0
			// wire OUT_Q5                         SLICE2.Q1
			// wire OUT_Q6                         SLICE3.Q0
			// wire OUT_Q7                         SLICE3.Q1
			// wire OUT_OFX0                       SLICE0.OFX0
			// wire OUT_OFX1                       SLICE0.OFX1
			// wire OUT_OFX2                       SLICE1.OFX0
			// wire OUT_OFX3                       SLICE1.OFX1
			// wire OUT_OFX3_W                     SLICE3.FXB
			// wire OUT_OFX4                       SLICE2.OFX0
			// wire OUT_OFX5                       SLICE2.OFX1
			// wire OUT_OFX6                       SLICE3.OFX0
			// wire OUT_OFX7                       SLICE3.OFX1
		}

		tile_class EBR_W {
			cell CELL0;
			cell CELL1;

			bel EBR0 {
				input ADA0 = CELL1.IMUX_C3;
				input ADA1 = CELL1.IMUX_B3;
				output ADA10 = CELL0.IMUX_EBR_ADA10;
				output ADA11 = CELL0.IMUX_EBR_ADA11;
				output ADA12 = CELL0.IMUX_EBR_ADA12;
				output ADA13 = CELL0.IMUX_EBR_ADA13;
				input ADA2 = CELL0.IMUX_C2;
				output ADA3 = CELL0.IMUX_EBR_ADA3;
				output ADA4 = CELL0.IMUX_EBR_ADA4;
				output ADA5 = CELL0.IMUX_EBR_ADA5;
				output ADA6 = CELL0.IMUX_EBR_ADA6;
				output ADA7 = CELL0.IMUX_EBR_ADA7;
				output ADA8 = CELL0.IMUX_EBR_ADA8;
				output ADA9 = CELL0.IMUX_EBR_ADA9;
				input ADB0 = CELL1.IMUX_C4;
				input ADB1 = CELL1.IMUX_D4;
				output ADB10 = CELL0.IMUX_EBR_ADB10;
				output ADB11 = CELL0.IMUX_EBR_ADB11;
				output ADB12 = CELL0.IMUX_EBR_ADB12;
				output ADB13 = CELL0.IMUX_EBR_ADB13;
				input ADB2 = CELL0.IMUX_C7;
				output ADB3 = CELL0.IMUX_EBR_ADB3;
				output ADB4 = CELL0.IMUX_EBR_ADB4;
				output ADB5 = CELL0.IMUX_EBR_ADB5;
				output ADB6 = CELL0.IMUX_EBR_ADB6;
				output ADB7 = CELL0.IMUX_EBR_ADB7;
				output ADB8 = CELL0.IMUX_EBR_ADB8;
				output ADB9 = CELL0.IMUX_EBR_ADB9;
				output AE = CELL0.OUT_EBR_AE;
				output AF = CELL0.OUT_EBR_AF;
				output CEA = CELL0.IMUX_EBR_CEA;
				output CEB = CELL0.IMUX_EBR_CEB;
				output CLKA = CELL0.IMUX_EBR_CLKA;
				output CLKB = CELL0.IMUX_EBR_CLKB;
				input CSA0 = CELL0.IMUX_CE1;
				input CSA1 = CELL1.IMUX_CE2;
				input CSA2 = CELL0.IMUX_CE3;
				input CSB0 = CELL1.IMUX_CE1;
				input CSB1 = CELL1.IMUX_CE3;
				input CSB2 = CELL0.IMUX_CE0;
				output DIA0 = CELL0.IMUX_EBR_DIA0;
				output DIA1 = CELL0.IMUX_EBR_DIA1;
				output DIA10 = CELL0.IMUX_EBR_DIA10;
				output DIA11 = CELL0.IMUX_EBR_DIA11;
				output DIA12 = CELL0.IMUX_EBR_DIA12;
				output DIA13 = CELL0.IMUX_EBR_DIA13;
				output DIA14 = CELL0.IMUX_EBR_DIA14;
				output DIA15 = CELL0.IMUX_EBR_DIA15;
				output DIA16 = CELL0.IMUX_EBR_DIA16;
				output DIA17 = CELL0.IMUX_EBR_DIA17;
				output DIA2 = CELL0.IMUX_EBR_DIA2;
				output DIA3 = CELL0.IMUX_EBR_DIA3;
				output DIA4 = CELL0.IMUX_EBR_DIA4;
				output DIA5 = CELL0.IMUX_EBR_DIA5;
				output DIA6 = CELL0.IMUX_EBR_DIA6;
				output DIA7 = CELL0.IMUX_EBR_DIA7;
				output DIA8 = CELL0.IMUX_EBR_DIA8;
				output DIA9 = CELL0.IMUX_EBR_DIA9;
				output DIB0 = CELL0.IMUX_EBR_DIB0;
				output DIB1 = CELL0.IMUX_EBR_DIB1;
				output DIB10 = CELL0.IMUX_EBR_DIB10;
				output DIB11 = CELL0.IMUX_EBR_DIB11;
				output DIB12 = CELL0.IMUX_EBR_DIB12;
				output DIB13 = CELL0.IMUX_EBR_DIB13;
				output DIB14 = CELL0.IMUX_EBR_DIB14;
				output DIB15 = CELL0.IMUX_EBR_DIB15;
				output DIB16 = CELL0.IMUX_EBR_DIB16;
				output DIB17 = CELL0.IMUX_EBR_DIB17;
				output DIB2 = CELL0.IMUX_EBR_DIB2;
				output DIB3 = CELL0.IMUX_EBR_DIB3;
				output DIB4 = CELL0.IMUX_EBR_DIB4;
				output DIB5 = CELL0.IMUX_EBR_DIB5;
				output DIB6 = CELL0.IMUX_EBR_DIB6;
				output DIB7 = CELL0.IMUX_EBR_DIB7;
				output DIB8 = CELL0.IMUX_EBR_DIB8;
				output DIB9 = CELL0.IMUX_EBR_DIB9;
				output DOA0 = CELL0.OUT_EBR_DOA0;
				output DOA1 = CELL0.OUT_EBR_DOA1;
				output DOA10 = CELL0.OUT_EBR_DOA10;
				output DOA11 = CELL0.OUT_EBR_DOA11;
				output DOA12 = CELL0.OUT_EBR_DOA12;
				output DOA13 = CELL0.OUT_EBR_DOA13;
				output DOA14 = CELL0.OUT_EBR_DOA14;
				output DOA15 = CELL0.OUT_EBR_DOA15;
				output DOA16 = CELL0.OUT_EBR_DOA16;
				output DOA17 = CELL0.OUT_EBR_DOA17;
				output DOA2 = CELL0.OUT_EBR_DOA2;
				output DOA3 = CELL0.OUT_EBR_DOA3;
				output DOA4 = CELL0.OUT_EBR_DOA4;
				output DOA5 = CELL0.OUT_EBR_DOA5;
				output DOA6 = CELL0.OUT_EBR_DOA6;
				output DOA7 = CELL0.OUT_EBR_DOA7;
				output DOA8 = CELL0.OUT_EBR_DOA8;
				output DOA9 = CELL0.OUT_EBR_DOA9;
				output DOB0 = CELL0.OUT_EBR_DOB0;
				output DOB1 = CELL0.OUT_EBR_DOB1;
				output DOB10 = CELL0.OUT_EBR_DOB10;
				output DOB11 = CELL0.OUT_EBR_DOB11;
				output DOB12 = CELL0.OUT_EBR_DOB12;
				output DOB13 = CELL0.OUT_EBR_DOB13;
				output DOB14 = CELL0.OUT_EBR_DOB14;
				output DOB15 = CELL0.OUT_EBR_DOB15;
				output DOB16 = CELL0.OUT_EBR_DOB16;
				output DOB17 = CELL0.OUT_EBR_DOB17;
				output DOB2 = CELL0.OUT_EBR_DOB2;
				output DOB3 = CELL0.OUT_EBR_DOB3;
				output DOB4 = CELL0.OUT_EBR_DOB4;
				output DOB5 = CELL0.OUT_EBR_DOB5;
				output DOB6 = CELL0.OUT_EBR_DOB6;
				output DOB7 = CELL0.OUT_EBR_DOB7;
				output DOB8 = CELL0.OUT_EBR_DOB8;
				output DOB9 = CELL0.OUT_EBR_DOB9;
				output EF = CELL0.OUT_EBR_EF;
				output FF = CELL0.OUT_EBR_FF;
				output RSTA = CELL0.IMUX_EBR_RSTA;
				output RSTB = CELL0.IMUX_EBR_RSTB;
				output WEA = CELL0.IMUX_EBR_WEA;
				output WEB = CELL0.IMUX_EBR_WEB;
			}

			switchbox EBR_INT {
				mux CELL0.OUT_F0 = CELL0.OUT_EBR_DOA17 | CELL0.EBR_W17_1 | CELL0.EBR_E17_1;
				mux CELL0.OUT_F1 = CELL0.OUT_EBR_DOA1 | CELL0.EBR_W1_1 | CELL0.EBR_E1_1;
				mux CELL0.OUT_F2 = CELL0.OUT_EBR_DOA3 | CELL0.EBR_W3_1 | CELL0.EBR_E3_1;
				mux CELL0.OUT_F3 = CELL0.OUT_EBR_DOA0 | CELL0.EBR_W0_1 | CELL0.EBR_E0_1;
				mux CELL0.OUT_F4 = CELL0.OUT_EBR_DOB15 | CELL0.EBR_W33_1 | CELL0.EBR_E33_1;
				mux CELL0.OUT_F5 = CELL0.OUT_EBR_DOB3 | CELL0.EBR_W21_1 | CELL0.EBR_E21_1;
				mux CELL0.OUT_F6 = CELL0.OUT_EBR_DOB2 | CELL0.EBR_W20_1 | CELL0.EBR_E20_1;
				mux CELL0.OUT_F7 = CELL0.OUT_EBR_DOB0 | CELL0.EBR_W18_1 | CELL0.EBR_E18_1;
				mux CELL0.OUT_Q0 = CELL0.OUT_EBR_DOA15 | CELL0.EBR_W15_1 | CELL0.EBR_E15_1;
				mux CELL0.OUT_Q1 = CELL0.OUT_EBR_DOA14 | CELL0.EBR_W14_1 | CELL0.EBR_E14_1;
				mux CELL0.OUT_Q2 = CELL0.OUT_EBR_DOA2 | CELL0.EBR_W2_1 | CELL0.EBR_E2_1;
				mux CELL0.OUT_Q3 = CELL0.OUT_EBR_DOB17 | CELL0.EBR_W35_1 | CELL0.EBR_E35_1;
				mux CELL0.OUT_Q4 = CELL0.OUT_EBR_DOB14 | CELL0.EBR_W32_1 | CELL0.EBR_E32_1;
				mux CELL0.OUT_Q5 = CELL0.OUT_EBR_DOB13 | CELL0.EBR_W31_1 | CELL0.EBR_E31_1;
				mux CELL0.OUT_Q6 = CELL0.OUT_EBR_DOB1 | CELL0.EBR_W19_1 | CELL0.EBR_E19_1;
				mux CELL0.OUT_Q7 = CELL0.OUT_EBR_FF | CELL0.EBR_W37_1 | CELL0.EBR_E37_1;
				mux CELL0.OUT_OFX0 = CELL0.OUT_EBR_DOA16 | CELL0.EBR_W16_1 | CELL0.EBR_E16_1;
				mux CELL0.OUT_OFX1 = CELL0.OUT_EBR_DOA13 | CELL0.EBR_W13_1 | CELL0.EBR_E13_1;
				mux CELL0.OUT_OFX2 = CELL0.EBR_W46_1 | CELL0.EBR_E46_1;
				mux CELL0.OUT_OFX3 = CELL0.EBR_W43_1 | CELL0.EBR_E43_1;
				mux CELL0.OUT_OFX4 = CELL0.OUT_EBR_DOB16 | CELL0.EBR_W34_1 | CELL0.EBR_E34_1;
				mux CELL0.OUT_OFX5 = CELL0.EBR_W44_1 | CELL0.EBR_E44_1;
				mux CELL0.OUT_OFX6 = CELL0.EBR_W45_1 | CELL0.EBR_E45_1;
				mux CELL0.OUT_OFX7 = CELL0.OUT_EBR_AF | CELL0.EBR_W38_1 | CELL0.EBR_E38_1;
				mux CELL0.IMUX_EBR_DIA0 = CELL0.IMUX_A0 | CELL0.EBR_W11_1 | CELL0.EBR_E11_1;
				mux CELL0.IMUX_EBR_DIA1 = CELL0.IMUX_B0 | CELL0.EBR_W12_1 | CELL0.EBR_E12_1;
				mux CELL0.IMUX_EBR_DIA2 = CELL0.IMUX_C0 | CELL0.EBR_W13_1 | CELL0.EBR_E13_1;
				mux CELL0.IMUX_EBR_DIA3 = CELL0.IMUX_D0 | CELL0.EBR_W14_1 | CELL0.EBR_E14_1;
				mux CELL0.IMUX_EBR_DIA4 = CELL0.EBR_W15_1 | CELL0.EBR_E15_1 | CELL1.IMUX_A2;
				mux CELL0.IMUX_EBR_DIA5 = CELL0.EBR_W16_1 | CELL0.EBR_E16_1 | CELL1.IMUX_C1;
				mux CELL0.IMUX_EBR_DIA6 = CELL0.EBR_W17_1 | CELL0.EBR_E17_1 | CELL1.IMUX_B1;
				mux CELL0.IMUX_EBR_DIA7 = CELL0.EBR_W18_1 | CELL0.EBR_E18_1 | CELL1.IMUX_A1;
				mux CELL0.IMUX_EBR_DIA8 = CELL0.EBR_W19_1 | CELL0.EBR_E19_1 | CELL1.IMUX_B2;
				mux CELL0.IMUX_EBR_DIA9 = CELL0.IMUX_B5 | CELL0.EBR_E20_1;
				mux CELL0.IMUX_EBR_DIA10 = CELL0.IMUX_C1 | CELL0.EBR_E21_1;
				mux CELL0.IMUX_EBR_DIA11 = CELL0.IMUX_A1 | CELL0.EBR_E22_1;
				mux CELL0.IMUX_EBR_DIA12 = CELL0.IMUX_A2 | CELL0.EBR_E23_1;
				mux CELL0.IMUX_EBR_DIA13 = CELL0.EBR_E24_1 | CELL1.IMUX_C0;
				mux CELL0.IMUX_EBR_DIA14 = CELL0.IMUX_A7 | CELL0.EBR_E25_1;
				mux CELL0.IMUX_EBR_DIA15 = CELL0.EBR_E26_1 | CELL1.IMUX_C2;
				mux CELL0.IMUX_EBR_DIA16 = CELL0.EBR_E27_1 | CELL1.IMUX_D0;
				mux CELL0.IMUX_EBR_DIA17 = CELL0.EBR_E28_1 | CELL1.IMUX_D1;
				mux CELL0.IMUX_EBR_DIB0 = CELL0.IMUX_D1 | CELL0.EBR_W35_1 | CELL0.EBR_E43_1;
				mux CELL0.IMUX_EBR_DIB1 = CELL0.EBR_W36_1 | CELL0.EBR_E44_1 | CELL1.IMUX_D2;
				mux CELL0.IMUX_EBR_DIB2 = CELL0.IMUX_D2 | CELL0.EBR_W37_1 | CELL0.EBR_E45_1;
				mux CELL0.IMUX_EBR_DIB3 = CELL0.IMUX_B2 | CELL0.EBR_W38_1 | CELL0.EBR_E46_1;
				mux CELL0.IMUX_EBR_DIB4 = CELL0.EBR_W39_1 | CELL0.EBR_E47_1 | CELL1.IMUX_D6;
				mux CELL0.IMUX_EBR_DIB5 = CELL0.EBR_W40_1 | CELL0.EBR_E48_1 | CELL1.IMUX_D7;
				mux CELL0.IMUX_EBR_DIB6 = CELL0.EBR_W41_1 | CELL0.EBR_E49_1 | CELL1.IMUX_C7;
				mux CELL0.IMUX_EBR_DIB7 = CELL0.EBR_W42_1 | CELL0.EBR_E50_1 | CELL1.IMUX_B7;
				mux CELL0.IMUX_EBR_DIB8 = CELL0.EBR_W43_1 | CELL0.EBR_E51_1 | CELL1.IMUX_A7;
				mux CELL0.IMUX_EBR_DIB9 = CELL0.IMUX_D3 | CELL0.EBR_E52_1;
				mux CELL0.IMUX_EBR_DIB10 = CELL0.IMUX_B3 | CELL0.EBR_E53_1;
				mux CELL0.IMUX_EBR_DIB11 = CELL0.IMUX_A6 | CELL0.EBR_E54_1;
				mux CELL0.IMUX_EBR_DIB12 = CELL0.IMUX_A5 | CELL0.EBR_E55_1;
				mux CELL0.IMUX_EBR_DIB13 = CELL0.IMUX_D6 | CELL0.EBR_E56_1;
				mux CELL0.IMUX_EBR_DIB14 = CELL0.IMUX_D7 | CELL0.EBR_E57_1;
				mux CELL0.IMUX_EBR_DIB15 = CELL0.EBR_E58_1 | CELL1.IMUX_B0;
				mux CELL0.IMUX_EBR_DIB16 = CELL0.EBR_E59_1 | CELL1.IMUX_D3;
				mux CELL0.IMUX_EBR_DIB17 = CELL0.EBR_E60_1 | CELL1.IMUX_B4;
				mux CELL0.IMUX_EBR_ADA3 = CELL0.IMUX_C3 | CELL0.EBR_W0_1 | CELL0.EBR_E0_1;
				mux CELL0.IMUX_EBR_ADA4 = CELL0.EBR_W1_1 | CELL0.EBR_E1_1 | CELL1.IMUX_A0;
				mux CELL0.IMUX_EBR_ADA5 = CELL0.IMUX_B1 | CELL0.EBR_W2_1 | CELL0.EBR_E2_1;
				mux CELL0.IMUX_EBR_ADA6 = CELL0.IMUX_A3 | CELL0.EBR_W3_1 | CELL0.EBR_E3_1;
				mux CELL0.IMUX_EBR_ADA7 = CELL0.IMUX_A4 | CELL0.EBR_W4_1 | CELL0.EBR_E4_1;
				mux CELL0.IMUX_EBR_ADA8 = CELL0.IMUX_B4 | CELL0.EBR_W5_1 | CELL0.EBR_E5_1;
				mux CELL0.IMUX_EBR_ADA9 = CELL0.IMUX_C4 | CELL0.EBR_W6_1 | CELL0.EBR_E6_1;
				mux CELL0.IMUX_EBR_ADA10 = CELL0.EBR_W7_1 | CELL0.EBR_E7_1 | CELL1.IMUX_A3;
				mux CELL0.IMUX_EBR_ADA11 = CELL0.EBR_W8_1 | CELL0.EBR_E8_1 | CELL1.IMUX_A4;
				mux CELL0.IMUX_EBR_ADA12 = CELL0.EBR_W9_1 | CELL0.EBR_E9_1 | CELL1.IMUX_D5;
				mux CELL0.IMUX_EBR_ADA13 = CELL0.EBR_W10_1 | CELL0.EBR_E10_1 | CELL1.IMUX_C5;
				mux CELL0.IMUX_EBR_ADB3 = CELL0.IMUX_D4 | CELL0.EBR_W24_1 | CELL0.EBR_E32_1;
				mux CELL0.IMUX_EBR_ADB4 = CELL0.IMUX_D5 | CELL0.EBR_W25_1 | CELL0.EBR_E33_1;
				mux CELL0.IMUX_EBR_ADB5 = CELL0.IMUX_C5 | CELL0.EBR_W26_1 | CELL0.EBR_E34_1;
				mux CELL0.IMUX_EBR_ADB6 = CELL0.IMUX_C6 | CELL0.EBR_W27_1 | CELL0.EBR_E35_1;
				mux CELL0.IMUX_EBR_ADB7 = CELL0.IMUX_B6 | CELL0.EBR_W28_1 | CELL0.EBR_E36_1;
				mux CELL0.IMUX_EBR_ADB8 = CELL0.IMUX_B7 | CELL0.EBR_W29_1 | CELL0.EBR_E37_1;
				mux CELL0.IMUX_EBR_ADB9 = CELL0.EBR_W30_1 | CELL0.EBR_E38_1 | CELL1.IMUX_B5;
				mux CELL0.IMUX_EBR_ADB10 = CELL0.EBR_W31_1 | CELL0.EBR_E39_1 | CELL1.IMUX_A5;
				mux CELL0.IMUX_EBR_ADB11 = CELL0.EBR_W32_1 | CELL0.EBR_E40_1 | CELL1.IMUX_A6;
				mux CELL0.IMUX_EBR_ADB12 = CELL0.EBR_W33_1 | CELL0.EBR_E62_1 | CELL1.IMUX_B6;
				mux CELL0.IMUX_EBR_ADB13 = CELL0.EBR_W34_1 | CELL0.EBR_E63_1 | CELL1.IMUX_C6;
				mux CELL0.IMUX_EBR_CLKA = CELL0.IMUX_CLK2 | CELL0.EBR_W20_1 | CELL0.EBR_E29_1;
				mux CELL0.IMUX_EBR_CLKB = CELL0.EBR_W44_1 | CELL0.EBR_E61_1 | CELL1.IMUX_CLK1;
				mux CELL0.IMUX_EBR_RSTA = CELL0.IMUX_LSR3 | CELL0.EBR_W22_1 | CELL0.EBR_E31_1;
				mux CELL0.IMUX_EBR_RSTB = CELL0.EBR_W46_1 | CELL0.EBR_E42_1 | CELL1.IMUX_LSR1;
				mux CELL0.IMUX_EBR_CEA = CELL0.IMUX_CE2 | CELL0.EBR_W23_1 | CELL0.EBR_E30_1;
				mux CELL0.IMUX_EBR_CEB = CELL0.EBR_W47_1 | CELL0.EBR_E41_1 | CELL1.IMUX_CE0;
				mux CELL0.IMUX_EBR_WEA = CELL0.IMUX_LSR2 | CELL0.EBR_W21_1 | CELL0.EBR_E30_1;
				mux CELL0.IMUX_EBR_WEB = CELL0.EBR_W45_1 | CELL0.EBR_E41_1 | CELL1.IMUX_LSR0;
				mux CELL0.EBR_W0_0 = CELL0.IMUX_C3 | CELL0.OUT_EBR_DOA0 | CELL0.EBR_W0_1;
				mux CELL0.EBR_W1_0 = CELL0.IMUX_A2 | CELL0.OUT_EBR_DOA1 | CELL0.EBR_W1_1;
				mux CELL0.EBR_W2_0 = CELL0.IMUX_A1 | CELL0.OUT_EBR_DOA2 | CELL0.EBR_W2_1;
				mux CELL0.EBR_W3_0 = CELL0.IMUX_C1 | CELL0.OUT_EBR_DOA3 | CELL0.EBR_W3_1;
				mux CELL0.EBR_W4_0 = CELL0.OUT_EBR_DOA4 | CELL0.EBR_W4_1 | CELL1.IMUX_C0;
				mux CELL0.EBR_W5_0 = CELL0.OUT_EBR_DOA5 | CELL0.EBR_W5_1 | CELL1.IMUX_C5;
				mux CELL0.EBR_W6_0 = CELL0.OUT_EBR_DOA6 | CELL0.EBR_W6_1 | CELL1.IMUX_D5;
				mux CELL0.EBR_W7_0 = CELL0.OUT_EBR_DOA7 | CELL0.EBR_W7_1 | CELL1.IMUX_B4;
				mux CELL0.EBR_W8_0 = CELL0.OUT_EBR_DOA8 | CELL0.EBR_W8_1 | CELL1.IMUX_D3;
				mux CELL0.EBR_W9_0 = CELL0.OUT_EBR_DOA9 | CELL0.EBR_W9_1 | CELL1.IMUX_A4;
				mux CELL0.EBR_W10_0 = CELL0.OUT_EBR_DOA10 | CELL0.EBR_W10_1 | CELL1.IMUX_A3;
				mux CELL0.EBR_W11_0 = CELL0.OUT_EBR_DOA11 | CELL0.EBR_W11_1 | CELL1.IMUX_B2;
				mux CELL0.EBR_W12_0 = CELL0.OUT_EBR_DOA12 | CELL0.EBR_W12_1 | CELL1.IMUX_A1;
				mux CELL0.EBR_W13_0 = CELL0.IMUX_B5 | CELL0.OUT_EBR_DOA13 | CELL0.EBR_W13_1;
				mux CELL0.EBR_W14_0 = CELL0.IMUX_D0 | CELL0.OUT_EBR_DOA14 | CELL0.EBR_W14_1;
				mux CELL0.EBR_W15_0 = CELL0.IMUX_C0 | CELL0.OUT_EBR_DOA15 | CELL0.EBR_W15_1;
				mux CELL0.EBR_W16_0 = CELL0.IMUX_B0 | CELL0.OUT_EBR_DOA16 | CELL0.EBR_W16_1;
				mux CELL0.EBR_W17_0 = CELL0.IMUX_A0 | CELL0.OUT_EBR_DOA17 | CELL0.EBR_W17_1;
				mux CELL0.EBR_W18_0 = CELL0.IMUX_D4 | CELL0.OUT_EBR_DOB0 | CELL0.EBR_W18_1;
				mux CELL0.EBR_W19_0 = CELL0.IMUX_C4 | CELL0.OUT_EBR_DOB1 | CELL0.EBR_W19_1;
				mux CELL0.EBR_W20_0 = CELL0.IMUX_B4 | CELL0.OUT_EBR_DOB2 | CELL0.EBR_W20_1;
				mux CELL0.EBR_W21_0 = CELL0.IMUX_A4 | CELL0.OUT_EBR_DOB3 | CELL0.EBR_W21_1;
				mux CELL0.EBR_W22_0 = CELL0.OUT_EBR_DOB4 | CELL0.EBR_W22_1 | CELL1.IMUX_A7;
				mux CELL0.EBR_W23_0 = CELL0.OUT_EBR_DOB5 | CELL0.EBR_W23_1 | CELL1.IMUX_B7;
				mux CELL0.EBR_W24_0 = CELL0.OUT_EBR_DOB6 | CELL0.EBR_W24_1 | CELL1.IMUX_C7;
				mux CELL0.EBR_W25_0 = CELL0.OUT_EBR_DOB7 | CELL0.EBR_W25_1 | CELL1.IMUX_D7;
				mux CELL0.EBR_W26_0 = CELL0.OUT_EBR_DOB8 | CELL0.EBR_W26_1 | CELL1.IMUX_D6;
				mux CELL0.EBR_W27_0 = CELL0.OUT_EBR_DOB9 | CELL0.EBR_W27_1 | CELL1.IMUX_D1;
				mux CELL0.EBR_W28_0 = CELL0.OUT_EBR_DOB10 | CELL0.EBR_W28_1 | CELL1.IMUX_D0;
				mux CELL0.EBR_W29_0 = CELL0.OUT_EBR_DOB11 | CELL0.EBR_W29_1 | CELL1.IMUX_C2;
				mux CELL0.EBR_W30_0 = CELL0.IMUX_A7 | CELL0.OUT_EBR_DOB12 | CELL0.EBR_W30_1;
				mux CELL0.EBR_W31_0 = CELL0.OUT_EBR_DOB13 | CELL0.EBR_W31_1 | CELL1.IMUX_D2;
				mux CELL0.EBR_W32_0 = CELL0.IMUX_D1 | CELL0.OUT_EBR_DOB14 | CELL0.EBR_W32_1;
				mux CELL0.EBR_W33_0 = CELL0.IMUX_A3 | CELL0.OUT_EBR_DOB15 | CELL0.EBR_W33_1;
				mux CELL0.EBR_W34_0 = CELL0.IMUX_B1 | CELL0.OUT_EBR_DOB16 | CELL0.EBR_W34_1;
				mux CELL0.EBR_W35_0 = CELL0.OUT_EBR_DOB17 | CELL0.EBR_W35_1 | CELL1.IMUX_A0;
				mux CELL0.EBR_W36_0 = CELL0.IMUX_D5 | CELL0.OUT_EBR_AE | CELL0.EBR_W36_1;
				mux CELL0.EBR_W37_0 = CELL0.IMUX_C5 | CELL0.OUT_EBR_FF | CELL0.EBR_W37_1;
				mux CELL0.EBR_W38_0 = CELL0.OUT_EBR_AF | CELL0.EBR_W38_1 | CELL1.IMUX_C1;
				mux CELL0.EBR_W39_0 = CELL0.OUT_EBR_EF | CELL0.EBR_W39_1 | CELL1.IMUX_B1;
				mux CELL0.EBR_W40_0 = CELL0.IMUX_C6 | CELL0.EBR_W40_1;
				mux CELL0.EBR_W41_0 = CELL0.IMUX_B6 | CELL0.EBR_W41_1;
				mux CELL0.EBR_W42_0 = CELL0.EBR_W42_1 | CELL1.IMUX_B6;
				mux CELL0.EBR_W43_0 = CELL0.IMUX_LSR2 | CELL0.EBR_W43_1;
				mux CELL0.EBR_W44_0 = CELL0.IMUX_LSR3 | CELL0.EBR_W44_1;
				mux CELL0.EBR_W45_0 = CELL0.EBR_W45_1 | CELL1.IMUX_C6;
				mux CELL0.EBR_W46_0 = CELL0.IMUX_B7 | CELL0.EBR_W46_1;
				mux CELL0.EBR_W47_0 = CELL0.EBR_W47_1 | CELL1.IMUX_A2;
				mux CELL0.EBR_E0_0 = CELL0.IMUX_C3 | CELL0.OUT_EBR_DOA0 | CELL0.EBR_E0_1;
				mux CELL0.EBR_E1_0 = CELL0.OUT_EBR_DOB17 | CELL0.EBR_E1_1 | CELL1.IMUX_A0;
				mux CELL0.EBR_E2_0 = CELL0.IMUX_B1 | CELL0.OUT_EBR_DOB16 | CELL0.EBR_E2_1;
				mux CELL0.EBR_E3_0 = CELL0.IMUX_A3 | CELL0.OUT_EBR_DOB15 | CELL0.EBR_E3_1;
				mux CELL0.EBR_E4_0 = CELL0.IMUX_A4 | CELL0.OUT_EBR_DOB3 | CELL0.EBR_E4_1;
				mux CELL0.EBR_E5_0 = CELL0.IMUX_B4 | CELL0.OUT_EBR_DOB2 | CELL0.EBR_E5_1;
				mux CELL0.EBR_E6_0 = CELL0.IMUX_C4 | CELL0.OUT_EBR_DOB1 | CELL0.EBR_E6_1;
				mux CELL0.EBR_E7_0 = CELL0.OUT_EBR_DOA10 | CELL0.EBR_E7_1 | CELL1.IMUX_A3;
				mux CELL0.EBR_E8_0 = CELL0.OUT_EBR_DOA9 | CELL0.EBR_E8_1 | CELL1.IMUX_A4;
				mux CELL0.EBR_E9_0 = CELL0.OUT_EBR_DOA6 | CELL0.EBR_E9_1 | CELL1.IMUX_D5;
				mux CELL0.EBR_E10_0 = CELL0.OUT_EBR_DOA5 | CELL0.EBR_E10_1 | CELL1.IMUX_C5;
				mux CELL0.EBR_E11_0 = CELL0.IMUX_A0 | CELL0.OUT_EBR_DOA17 | CELL0.EBR_E11_1;
				mux CELL0.EBR_E12_0 = CELL0.IMUX_B0 | CELL0.OUT_EBR_DOA16 | CELL0.EBR_E12_1;
				mux CELL0.EBR_E13_0 = CELL0.IMUX_C0 | CELL0.OUT_EBR_DOA15 | CELL0.EBR_E13_1;
				mux CELL0.EBR_E14_0 = CELL0.IMUX_D0 | CELL0.OUT_EBR_DOA14 | CELL0.EBR_E14_1;
				mux CELL0.EBR_E15_0 = CELL0.EBR_E15_1 | CELL1.IMUX_A2;
				mux CELL0.EBR_E16_0 = CELL0.EBR_E16_1 | CELL1.IMUX_C1;
				mux CELL0.EBR_E17_0 = CELL0.OUT_EBR_FF | CELL0.EBR_E17_1 | CELL1.IMUX_B1;
				mux CELL0.EBR_E18_0 = CELL0.OUT_EBR_DOA12 | CELL0.EBR_E18_1 | CELL1.IMUX_A1;
				mux CELL0.EBR_E19_0 = CELL0.OUT_EBR_DOA11 | CELL0.EBR_E19_1 | CELL1.IMUX_B2;
				mux CELL0.EBR_E20_0 = CELL0.IMUX_B5 | CELL0.OUT_EBR_DOB14 | CELL0.EBR_E20_1;
				mux CELL0.EBR_E21_0 = CELL0.IMUX_C1 | CELL0.OUT_EBR_DOB13 | CELL0.EBR_E21_1;
				mux CELL0.EBR_E22_0 = CELL0.IMUX_A1 | CELL0.EBR_E22_1;
				mux CELL0.EBR_E23_0 = CELL0.IMUX_A2 | CELL0.EBR_E23_1;
				mux CELL0.EBR_E24_0 = CELL0.EBR_E24_1 | CELL1.IMUX_C0;
				mux CELL0.EBR_E25_0 = CELL0.IMUX_A7 | CELL0.EBR_E25_1;
				mux CELL0.EBR_E26_0 = CELL0.EBR_E26_1 | CELL1.IMUX_C2;
				mux CELL0.EBR_E27_0 = CELL0.EBR_E27_1 | CELL1.IMUX_D0;
				mux CELL0.EBR_E28_0 = CELL0.EBR_E28_1 | CELL1.IMUX_D1;
				mux CELL0.EBR_E29_0 = CELL0.IMUX_CLK2 | CELL0.EBR_E29_1;
				mux CELL0.EBR_E30_0 = CELL0.IMUX_LSR2 | CELL0.EBR_E30_1;
				mux CELL0.EBR_E31_0 = CELL0.IMUX_LSR3 | CELL0.EBR_E31_1;
				mux CELL0.EBR_E32_0 = CELL0.IMUX_D4 | CELL0.OUT_EBR_DOB0 | CELL0.EBR_E32_1;
				mux CELL0.EBR_E33_0 = CELL0.IMUX_D5 | CELL0.OUT_EBR_AE | CELL0.EBR_E33_1;
				mux CELL0.EBR_E34_0 = CELL0.IMUX_C5 | CELL0.OUT_EBR_EF | CELL0.EBR_E34_1;
				mux CELL0.EBR_E35_0 = CELL0.IMUX_C6 | CELL0.OUT_EBR_AF | CELL0.EBR_E35_1;
				mux CELL0.EBR_E36_0 = CELL0.IMUX_B6 | CELL0.EBR_E36_1;
				mux CELL0.EBR_E37_0 = CELL0.IMUX_B7 | CELL0.EBR_E37_1;
				mux CELL0.EBR_E38_0 = CELL0.OUT_EBR_DOA4 | CELL0.EBR_E38_1 | CELL1.IMUX_B5;
				mux CELL0.EBR_E39_0 = CELL0.OUT_EBR_DOB12 | CELL0.EBR_E39_1 | CELL1.IMUX_A5;
				mux CELL0.EBR_E40_0 = CELL0.OUT_EBR_DOB11 | CELL0.EBR_E40_1 | CELL1.IMUX_A6;
				mux CELL0.EBR_E41_0 = CELL0.OUT_EBR_DOB10 | CELL0.EBR_E41_1 | CELL1.IMUX_LSR0;
				mux CELL0.EBR_E42_0 = CELL0.OUT_EBR_DOB9 | CELL0.EBR_E42_1 | CELL1.IMUX_LSR1;
				mux CELL0.EBR_E43_0 = CELL0.IMUX_D1 | CELL0.OUT_EBR_DOA13 | CELL0.EBR_E43_1;
				mux CELL0.EBR_E44_0 = CELL0.OUT_EBR_DOA3 | CELL0.EBR_E44_1 | CELL1.IMUX_D2;
				mux CELL0.EBR_E45_0 = CELL0.IMUX_D2 | CELL0.OUT_EBR_DOA2 | CELL0.EBR_E45_1;
				mux CELL0.EBR_E46_0 = CELL0.IMUX_B2 | CELL0.OUT_EBR_DOA1 | CELL0.EBR_E46_1;
				mux CELL0.EBR_E47_0 = CELL0.OUT_EBR_DOB8 | CELL0.EBR_E47_1 | CELL1.IMUX_D6;
				mux CELL0.EBR_E48_0 = CELL0.OUT_EBR_DOB7 | CELL0.EBR_E48_1 | CELL1.IMUX_D7;
				mux CELL0.EBR_E49_0 = CELL0.OUT_EBR_DOB6 | CELL0.EBR_E49_1 | CELL1.IMUX_C7;
				mux CELL0.EBR_E50_0 = CELL0.OUT_EBR_DOB5 | CELL0.EBR_E50_1 | CELL1.IMUX_B7;
				mux CELL0.EBR_E51_0 = CELL0.OUT_EBR_DOB4 | CELL0.EBR_E51_1 | CELL1.IMUX_A7;
				mux CELL0.EBR_E52_0 = CELL0.IMUX_D3 | CELL0.EBR_E52_1;
				mux CELL0.EBR_E53_0 = CELL0.IMUX_B3 | CELL0.EBR_E53_1;
				mux CELL0.EBR_E54_0 = CELL0.IMUX_A6 | CELL0.EBR_E54_1;
				mux CELL0.EBR_E55_0 = CELL0.IMUX_A5 | CELL0.EBR_E55_1;
				mux CELL0.EBR_E56_0 = CELL0.IMUX_D6 | CELL0.EBR_E56_1;
				mux CELL0.EBR_E57_0 = CELL0.IMUX_D7 | CELL0.EBR_E57_1;
				mux CELL0.EBR_E58_0 = CELL0.EBR_E58_1 | CELL1.IMUX_B0;
				mux CELL0.EBR_E59_0 = CELL0.OUT_EBR_DOA8 | CELL0.EBR_E59_1 | CELL1.IMUX_D3;
				mux CELL0.EBR_E60_0 = CELL0.OUT_EBR_DOA7 | CELL0.EBR_E60_1 | CELL1.IMUX_B4;
				mux CELL0.EBR_E61_0 = CELL0.EBR_E61_1 | CELL1.IMUX_CLK1;
				mux CELL0.EBR_E62_0 = CELL0.EBR_E62_1 | CELL1.IMUX_B6;
				mux CELL0.EBR_E63_0 = CELL0.EBR_E63_1 | CELL1.IMUX_C6;
				mux CELL1.OUT_F0 = CELL0.OUT_EBR_EF | CELL0.EBR_W39_1 | CELL0.EBR_E39_1;
				mux CELL1.OUT_F1 = CELL0.OUT_EBR_DOA10 | CELL0.EBR_W10_1 | CELL0.EBR_E10_1;
				mux CELL1.OUT_F2 = CELL0.OUT_EBR_DOA8 | CELL0.EBR_W8_1 | CELL0.EBR_E8_1;
				mux CELL1.OUT_F3 = CELL0.OUT_EBR_DOA5 | CELL0.EBR_W5_1 | CELL0.EBR_E5_1;
				mux CELL1.OUT_F4 = CELL0.OUT_EBR_DOA4 | CELL0.EBR_W4_1 | CELL0.EBR_E4_1;
				mux CELL1.OUT_F5 = CELL0.OUT_EBR_DOB9 | CELL0.EBR_W27_1 | CELL0.EBR_E27_1;
				mux CELL1.OUT_F6 = CELL0.OUT_EBR_DOB8 | CELL0.EBR_W26_1 | CELL0.EBR_E26_1;
				mux CELL1.OUT_F7 = CELL0.OUT_EBR_DOB5 | CELL0.EBR_W23_1 | CELL0.EBR_E23_1;
				mux CELL1.OUT_Q0 = CELL0.OUT_EBR_DOA12 | CELL0.EBR_W12_1 | CELL0.EBR_E12_1;
				mux CELL1.OUT_Q1 = CELL0.OUT_EBR_DOA11 | CELL0.EBR_W11_1 | CELL0.EBR_E11_1;
				mux CELL1.OUT_Q2 = CELL0.OUT_EBR_DOA7 | CELL0.EBR_W7_1 | CELL0.EBR_E7_1;
				mux CELL1.OUT_Q3 = CELL0.OUT_EBR_DOA6 | CELL0.EBR_W6_1 | CELL0.EBR_E6_1;
				mux CELL1.OUT_Q4 = CELL0.OUT_EBR_DOB12 | CELL0.EBR_W30_1 | CELL0.EBR_E30_1;
				mux CELL1.OUT_Q5 = CELL0.OUT_EBR_DOB10 | CELL0.EBR_W28_1 | CELL0.EBR_E28_1;
				mux CELL1.OUT_Q6 = CELL0.OUT_EBR_DOB7 | CELL0.EBR_W25_1 | CELL0.EBR_E25_1;
				mux CELL1.OUT_Q7 = CELL0.OUT_EBR_DOB6 | CELL0.EBR_W24_1 | CELL0.EBR_E24_1;
				mux CELL1.OUT_OFX0 = CELL0.OUT_EBR_AE | CELL0.EBR_W36_1 | CELL0.EBR_E36_1;
				mux CELL1.OUT_OFX1 = CELL0.EBR_W41_1 | CELL0.EBR_E41_1;
				mux CELL1.OUT_OFX2 = CELL0.OUT_EBR_DOA9 | CELL0.EBR_W9_1 | CELL0.EBR_E9_1;
				mux CELL1.OUT_OFX3 = CELL0.EBR_W40_1 | CELL0.EBR_E40_1;
				mux CELL1.OUT_OFX4 = CELL0.EBR_W42_1 | CELL0.EBR_E42_1;
				mux CELL1.OUT_OFX5 = CELL0.EBR_W47_1 | CELL0.EBR_E47_1;
				mux CELL1.OUT_OFX6 = CELL0.OUT_EBR_DOB11 | CELL0.EBR_W29_1 | CELL0.EBR_E29_1;
				mux CELL1.OUT_OFX7 = CELL0.OUT_EBR_DOB4 | CELL0.EBR_W22_1 | CELL0.EBR_E22_1;
			}

			// wire CELL0.IMUX_C2                  EBR0.ADA2
			// wire CELL0.IMUX_C7                  EBR0.ADB2
			// wire CELL0.IMUX_CE0                 EBR0.CSB2
			// wire CELL0.IMUX_CE1                 EBR0.CSA0
			// wire CELL0.IMUX_CE3                 EBR0.CSA2
			// wire CELL0.IMUX_EBR_DIA0            EBR0.DIA0
			// wire CELL0.IMUX_EBR_DIA1            EBR0.DIA1
			// wire CELL0.IMUX_EBR_DIA2            EBR0.DIA2
			// wire CELL0.IMUX_EBR_DIA3            EBR0.DIA3
			// wire CELL0.IMUX_EBR_DIA4            EBR0.DIA4
			// wire CELL0.IMUX_EBR_DIA5            EBR0.DIA5
			// wire CELL0.IMUX_EBR_DIA6            EBR0.DIA6
			// wire CELL0.IMUX_EBR_DIA7            EBR0.DIA7
			// wire CELL0.IMUX_EBR_DIA8            EBR0.DIA8
			// wire CELL0.IMUX_EBR_DIA9            EBR0.DIA9
			// wire CELL0.IMUX_EBR_DIA10           EBR0.DIA10
			// wire CELL0.IMUX_EBR_DIA11           EBR0.DIA11
			// wire CELL0.IMUX_EBR_DIA12           EBR0.DIA12
			// wire CELL0.IMUX_EBR_DIA13           EBR0.DIA13
			// wire CELL0.IMUX_EBR_DIA14           EBR0.DIA14
			// wire CELL0.IMUX_EBR_DIA15           EBR0.DIA15
			// wire CELL0.IMUX_EBR_DIA16           EBR0.DIA16
			// wire CELL0.IMUX_EBR_DIA17           EBR0.DIA17
			// wire CELL0.IMUX_EBR_DIB0            EBR0.DIB0
			// wire CELL0.IMUX_EBR_DIB1            EBR0.DIB1
			// wire CELL0.IMUX_EBR_DIB2            EBR0.DIB2
			// wire CELL0.IMUX_EBR_DIB3            EBR0.DIB3
			// wire CELL0.IMUX_EBR_DIB4            EBR0.DIB4
			// wire CELL0.IMUX_EBR_DIB5            EBR0.DIB5
			// wire CELL0.IMUX_EBR_DIB6            EBR0.DIB6
			// wire CELL0.IMUX_EBR_DIB7            EBR0.DIB7
			// wire CELL0.IMUX_EBR_DIB8            EBR0.DIB8
			// wire CELL0.IMUX_EBR_DIB9            EBR0.DIB9
			// wire CELL0.IMUX_EBR_DIB10           EBR0.DIB10
			// wire CELL0.IMUX_EBR_DIB11           EBR0.DIB11
			// wire CELL0.IMUX_EBR_DIB12           EBR0.DIB12
			// wire CELL0.IMUX_EBR_DIB13           EBR0.DIB13
			// wire CELL0.IMUX_EBR_DIB14           EBR0.DIB14
			// wire CELL0.IMUX_EBR_DIB15           EBR0.DIB15
			// wire CELL0.IMUX_EBR_DIB16           EBR0.DIB16
			// wire CELL0.IMUX_EBR_DIB17           EBR0.DIB17
			// wire CELL0.IMUX_EBR_ADA3            EBR0.ADA3
			// wire CELL0.IMUX_EBR_ADA4            EBR0.ADA4
			// wire CELL0.IMUX_EBR_ADA5            EBR0.ADA5
			// wire CELL0.IMUX_EBR_ADA6            EBR0.ADA6
			// wire CELL0.IMUX_EBR_ADA7            EBR0.ADA7
			// wire CELL0.IMUX_EBR_ADA8            EBR0.ADA8
			// wire CELL0.IMUX_EBR_ADA9            EBR0.ADA9
			// wire CELL0.IMUX_EBR_ADA10           EBR0.ADA10
			// wire CELL0.IMUX_EBR_ADA11           EBR0.ADA11
			// wire CELL0.IMUX_EBR_ADA12           EBR0.ADA12
			// wire CELL0.IMUX_EBR_ADA13           EBR0.ADA13
			// wire CELL0.IMUX_EBR_ADB3            EBR0.ADB3
			// wire CELL0.IMUX_EBR_ADB4            EBR0.ADB4
			// wire CELL0.IMUX_EBR_ADB5            EBR0.ADB5
			// wire CELL0.IMUX_EBR_ADB6            EBR0.ADB6
			// wire CELL0.IMUX_EBR_ADB7            EBR0.ADB7
			// wire CELL0.IMUX_EBR_ADB8            EBR0.ADB8
			// wire CELL0.IMUX_EBR_ADB9            EBR0.ADB9
			// wire CELL0.IMUX_EBR_ADB10           EBR0.ADB10
			// wire CELL0.IMUX_EBR_ADB11           EBR0.ADB11
			// wire CELL0.IMUX_EBR_ADB12           EBR0.ADB12
			// wire CELL0.IMUX_EBR_ADB13           EBR0.ADB13
			// wire CELL0.IMUX_EBR_CLKA            EBR0.CLKA
			// wire CELL0.IMUX_EBR_CLKB            EBR0.CLKB
			// wire CELL0.IMUX_EBR_RSTA            EBR0.RSTA
			// wire CELL0.IMUX_EBR_RSTB            EBR0.RSTB
			// wire CELL0.IMUX_EBR_CEA             EBR0.CEA
			// wire CELL0.IMUX_EBR_CEB             EBR0.CEB
			// wire CELL0.IMUX_EBR_WEA             EBR0.WEA
			// wire CELL0.IMUX_EBR_WEB             EBR0.WEB
			// wire CELL0.OUT_EBR_DOA0             EBR0.DOA0
			// wire CELL0.OUT_EBR_DOA1             EBR0.DOA1
			// wire CELL0.OUT_EBR_DOA2             EBR0.DOA2
			// wire CELL0.OUT_EBR_DOA3             EBR0.DOA3
			// wire CELL0.OUT_EBR_DOA4             EBR0.DOA4
			// wire CELL0.OUT_EBR_DOA5             EBR0.DOA5
			// wire CELL0.OUT_EBR_DOA6             EBR0.DOA6
			// wire CELL0.OUT_EBR_DOA7             EBR0.DOA7
			// wire CELL0.OUT_EBR_DOA8             EBR0.DOA8
			// wire CELL0.OUT_EBR_DOA9             EBR0.DOA9
			// wire CELL0.OUT_EBR_DOA10            EBR0.DOA10
			// wire CELL0.OUT_EBR_DOA11            EBR0.DOA11
			// wire CELL0.OUT_EBR_DOA12            EBR0.DOA12
			// wire CELL0.OUT_EBR_DOA13            EBR0.DOA13
			// wire CELL0.OUT_EBR_DOA14            EBR0.DOA14
			// wire CELL0.OUT_EBR_DOA15            EBR0.DOA15
			// wire CELL0.OUT_EBR_DOA16            EBR0.DOA16
			// wire CELL0.OUT_EBR_DOA17            EBR0.DOA17
			// wire CELL0.OUT_EBR_DOB0             EBR0.DOB0
			// wire CELL0.OUT_EBR_DOB1             EBR0.DOB1
			// wire CELL0.OUT_EBR_DOB2             EBR0.DOB2
			// wire CELL0.OUT_EBR_DOB3             EBR0.DOB3
			// wire CELL0.OUT_EBR_DOB4             EBR0.DOB4
			// wire CELL0.OUT_EBR_DOB5             EBR0.DOB5
			// wire CELL0.OUT_EBR_DOB6             EBR0.DOB6
			// wire CELL0.OUT_EBR_DOB7             EBR0.DOB7
			// wire CELL0.OUT_EBR_DOB8             EBR0.DOB8
			// wire CELL0.OUT_EBR_DOB9             EBR0.DOB9
			// wire CELL0.OUT_EBR_DOB10            EBR0.DOB10
			// wire CELL0.OUT_EBR_DOB11            EBR0.DOB11
			// wire CELL0.OUT_EBR_DOB12            EBR0.DOB12
			// wire CELL0.OUT_EBR_DOB13            EBR0.DOB13
			// wire CELL0.OUT_EBR_DOB14            EBR0.DOB14
			// wire CELL0.OUT_EBR_DOB15            EBR0.DOB15
			// wire CELL0.OUT_EBR_DOB16            EBR0.DOB16
			// wire CELL0.OUT_EBR_DOB17            EBR0.DOB17
			// wire CELL0.OUT_EBR_AE               EBR0.AE
			// wire CELL0.OUT_EBR_FF               EBR0.FF
			// wire CELL0.OUT_EBR_AF               EBR0.AF
			// wire CELL0.OUT_EBR_EF               EBR0.EF
			// wire CELL1.IMUX_B3                  EBR0.ADA1
			// wire CELL1.IMUX_C3                  EBR0.ADA0
			// wire CELL1.IMUX_C4                  EBR0.ADB0
			// wire CELL1.IMUX_D4                  EBR0.ADB1
			// wire CELL1.IMUX_CE1                 EBR0.CSB0
			// wire CELL1.IMUX_CE2                 EBR0.CSA1
			// wire CELL1.IMUX_CE3                 EBR0.CSB1
		}

		tile_class EBR_E {
			cell CELL0;
			cell CELL1;

			bel EBR0 {
				input ADA0 = CELL1.IMUX_C3;
				input ADA1 = CELL1.IMUX_B3;
				output ADA10 = CELL0.IMUX_EBR_ADA10;
				output ADA11 = CELL0.IMUX_EBR_ADA11;
				output ADA12 = CELL0.IMUX_EBR_ADA12;
				output ADA13 = CELL0.IMUX_EBR_ADA13;
				input ADA2 = CELL0.IMUX_C2;
				output ADA3 = CELL0.IMUX_EBR_ADA3;
				output ADA4 = CELL0.IMUX_EBR_ADA4;
				output ADA5 = CELL0.IMUX_EBR_ADA5;
				output ADA6 = CELL0.IMUX_EBR_ADA6;
				output ADA7 = CELL0.IMUX_EBR_ADA7;
				output ADA8 = CELL0.IMUX_EBR_ADA8;
				output ADA9 = CELL0.IMUX_EBR_ADA9;
				input ADB0 = CELL1.IMUX_C4;
				input ADB1 = CELL1.IMUX_D4;
				output ADB10 = CELL0.IMUX_EBR_ADB10;
				output ADB11 = CELL0.IMUX_EBR_ADB11;
				output ADB12 = CELL0.IMUX_EBR_ADB12;
				output ADB13 = CELL0.IMUX_EBR_ADB13;
				input ADB2 = CELL0.IMUX_C7;
				output ADB3 = CELL0.IMUX_EBR_ADB3;
				output ADB4 = CELL0.IMUX_EBR_ADB4;
				output ADB5 = CELL0.IMUX_EBR_ADB5;
				output ADB6 = CELL0.IMUX_EBR_ADB6;
				output ADB7 = CELL0.IMUX_EBR_ADB7;
				output ADB8 = CELL0.IMUX_EBR_ADB8;
				output ADB9 = CELL0.IMUX_EBR_ADB9;
				output AE = CELL0.OUT_EBR_AE;
				output AF = CELL0.OUT_EBR_AF;
				output CEA = CELL0.IMUX_EBR_CEA;
				output CEB = CELL0.IMUX_EBR_CEB;
				output CLKA = CELL0.IMUX_EBR_CLKA;
				output CLKB = CELL0.IMUX_EBR_CLKB;
				input CSA0 = CELL0.IMUX_CE1;
				input CSA1 = CELL1.IMUX_CE2;
				input CSA2 = CELL0.IMUX_CE3;
				input CSB0 = CELL1.IMUX_CE1;
				input CSB1 = CELL1.IMUX_CE3;
				input CSB2 = CELL0.IMUX_CE0;
				output DIA0 = CELL0.IMUX_EBR_DIA0;
				output DIA1 = CELL0.IMUX_EBR_DIA1;
				output DIA10 = CELL0.IMUX_EBR_DIA10;
				output DIA11 = CELL0.IMUX_EBR_DIA11;
				output DIA12 = CELL0.IMUX_EBR_DIA12;
				output DIA13 = CELL0.IMUX_EBR_DIA13;
				output DIA14 = CELL0.IMUX_EBR_DIA14;
				output DIA15 = CELL0.IMUX_EBR_DIA15;
				output DIA16 = CELL0.IMUX_EBR_DIA16;
				output DIA17 = CELL0.IMUX_EBR_DIA17;
				output DIA2 = CELL0.IMUX_EBR_DIA2;
				output DIA3 = CELL0.IMUX_EBR_DIA3;
				output DIA4 = CELL0.IMUX_EBR_DIA4;
				output DIA5 = CELL0.IMUX_EBR_DIA5;
				output DIA6 = CELL0.IMUX_EBR_DIA6;
				output DIA7 = CELL0.IMUX_EBR_DIA7;
				output DIA8 = CELL0.IMUX_EBR_DIA8;
				output DIA9 = CELL0.IMUX_EBR_DIA9;
				output DIB0 = CELL0.IMUX_EBR_DIB0;
				output DIB1 = CELL0.IMUX_EBR_DIB1;
				output DIB10 = CELL0.IMUX_EBR_DIB10;
				output DIB11 = CELL0.IMUX_EBR_DIB11;
				output DIB12 = CELL0.IMUX_EBR_DIB12;
				output DIB13 = CELL0.IMUX_EBR_DIB13;
				output DIB14 = CELL0.IMUX_EBR_DIB14;
				output DIB15 = CELL0.IMUX_EBR_DIB15;
				output DIB16 = CELL0.IMUX_EBR_DIB16;
				output DIB17 = CELL0.IMUX_EBR_DIB17;
				output DIB2 = CELL0.IMUX_EBR_DIB2;
				output DIB3 = CELL0.IMUX_EBR_DIB3;
				output DIB4 = CELL0.IMUX_EBR_DIB4;
				output DIB5 = CELL0.IMUX_EBR_DIB5;
				output DIB6 = CELL0.IMUX_EBR_DIB6;
				output DIB7 = CELL0.IMUX_EBR_DIB7;
				output DIB8 = CELL0.IMUX_EBR_DIB8;
				output DIB9 = CELL0.IMUX_EBR_DIB9;
				output DOA0 = CELL0.OUT_EBR_DOA0;
				output DOA1 = CELL0.OUT_EBR_DOA1;
				output DOA10 = CELL0.OUT_EBR_DOA10;
				output DOA11 = CELL0.OUT_EBR_DOA11;
				output DOA12 = CELL0.OUT_EBR_DOA12;
				output DOA13 = CELL0.OUT_EBR_DOA13;
				output DOA14 = CELL0.OUT_EBR_DOA14;
				output DOA15 = CELL0.OUT_EBR_DOA15;
				output DOA16 = CELL0.OUT_EBR_DOA16;
				output DOA17 = CELL0.OUT_EBR_DOA17;
				output DOA2 = CELL0.OUT_EBR_DOA2;
				output DOA3 = CELL0.OUT_EBR_DOA3;
				output DOA4 = CELL0.OUT_EBR_DOA4;
				output DOA5 = CELL0.OUT_EBR_DOA5;
				output DOA6 = CELL0.OUT_EBR_DOA6;
				output DOA7 = CELL0.OUT_EBR_DOA7;
				output DOA8 = CELL0.OUT_EBR_DOA8;
				output DOA9 = CELL0.OUT_EBR_DOA9;
				output DOB0 = CELL0.OUT_EBR_DOB0;
				output DOB1 = CELL0.OUT_EBR_DOB1;
				output DOB10 = CELL0.OUT_EBR_DOB10;
				output DOB11 = CELL0.OUT_EBR_DOB11;
				output DOB12 = CELL0.OUT_EBR_DOB12;
				output DOB13 = CELL0.OUT_EBR_DOB13;
				output DOB14 = CELL0.OUT_EBR_DOB14;
				output DOB15 = CELL0.OUT_EBR_DOB15;
				output DOB16 = CELL0.OUT_EBR_DOB16;
				output DOB17 = CELL0.OUT_EBR_DOB17;
				output DOB2 = CELL0.OUT_EBR_DOB2;
				output DOB3 = CELL0.OUT_EBR_DOB3;
				output DOB4 = CELL0.OUT_EBR_DOB4;
				output DOB5 = CELL0.OUT_EBR_DOB5;
				output DOB6 = CELL0.OUT_EBR_DOB6;
				output DOB7 = CELL0.OUT_EBR_DOB7;
				output DOB8 = CELL0.OUT_EBR_DOB8;
				output DOB9 = CELL0.OUT_EBR_DOB9;
				output EF = CELL0.OUT_EBR_EF;
				output FF = CELL0.OUT_EBR_FF;
				output RSTA = CELL0.IMUX_EBR_RSTA;
				output RSTB = CELL0.IMUX_EBR_RSTB;
				output WEA = CELL0.IMUX_EBR_WEA;
				output WEB = CELL0.IMUX_EBR_WEB;
			}

			switchbox EBR_INT {
				mux CELL0.OUT_F0 = CELL0.OUT_EBR_DOA17 | CELL0.EBR_W17_1 | CELL0.EBR_E17_1;
				mux CELL0.OUT_F1 = CELL0.OUT_EBR_DOA1 | CELL0.EBR_W1_1 | CELL0.EBR_E1_1;
				mux CELL0.OUT_F2 = CELL0.OUT_EBR_DOA3 | CELL0.EBR_W3_1 | CELL0.EBR_E3_1;
				mux CELL0.OUT_F3 = CELL0.OUT_EBR_DOA0 | CELL0.EBR_W0_1 | CELL0.EBR_E0_1;
				mux CELL0.OUT_F4 = CELL0.OUT_EBR_DOB15 | CELL0.EBR_W33_1 | CELL0.EBR_E33_1;
				mux CELL0.OUT_F5 = CELL0.OUT_EBR_DOB3 | CELL0.EBR_W21_1 | CELL0.EBR_E21_1;
				mux CELL0.OUT_F6 = CELL0.OUT_EBR_DOB2 | CELL0.EBR_W20_1 | CELL0.EBR_E20_1;
				mux CELL0.OUT_F7 = CELL0.OUT_EBR_DOB0 | CELL0.EBR_W18_1 | CELL0.EBR_E18_1;
				mux CELL0.OUT_Q0 = CELL0.OUT_EBR_DOA15 | CELL0.EBR_W15_1 | CELL0.EBR_E15_1;
				mux CELL0.OUT_Q1 = CELL0.OUT_EBR_DOA14 | CELL0.EBR_W14_1 | CELL0.EBR_E14_1;
				mux CELL0.OUT_Q2 = CELL0.OUT_EBR_DOA2 | CELL0.EBR_W2_1 | CELL0.EBR_E2_1;
				mux CELL0.OUT_Q3 = CELL0.OUT_EBR_DOB17 | CELL0.EBR_W35_1 | CELL0.EBR_E35_1;
				mux CELL0.OUT_Q4 = CELL0.OUT_EBR_DOB14 | CELL0.EBR_W32_1 | CELL0.EBR_E32_1;
				mux CELL0.OUT_Q5 = CELL0.OUT_EBR_DOB13 | CELL0.EBR_W31_1 | CELL0.EBR_E31_1;
				mux CELL0.OUT_Q6 = CELL0.OUT_EBR_DOB1 | CELL0.EBR_W19_1 | CELL0.EBR_E19_1;
				mux CELL0.OUT_Q7 = CELL0.OUT_EBR_FF | CELL0.EBR_W37_1 | CELL0.EBR_E37_1;
				mux CELL0.OUT_OFX0 = CELL0.OUT_EBR_DOA16 | CELL0.EBR_W16_1 | CELL0.EBR_E16_1;
				mux CELL0.OUT_OFX1 = CELL0.OUT_EBR_DOA13 | CELL0.EBR_W13_1 | CELL0.EBR_E13_1;
				mux CELL0.OUT_OFX2 = CELL0.EBR_W46_1 | CELL0.EBR_E46_1;
				mux CELL0.OUT_OFX3 = CELL0.EBR_W43_1 | CELL0.EBR_E43_1;
				mux CELL0.OUT_OFX4 = CELL0.OUT_EBR_DOB16 | CELL0.EBR_W34_1 | CELL0.EBR_E34_1;
				mux CELL0.OUT_OFX5 = CELL0.EBR_W44_1 | CELL0.EBR_E44_1;
				mux CELL0.OUT_OFX6 = CELL0.EBR_W45_1 | CELL0.EBR_E45_1;
				mux CELL0.OUT_OFX7 = CELL0.OUT_EBR_AF | CELL0.EBR_W38_1 | CELL0.EBR_E38_1;
				mux CELL0.IMUX_EBR_DIA0 = CELL0.IMUX_A0 | CELL0.EBR_W11_1 | CELL0.EBR_E11_1;
				mux CELL0.IMUX_EBR_DIA1 = CELL0.IMUX_B0 | CELL0.EBR_W12_1 | CELL0.EBR_E12_1;
				mux CELL0.IMUX_EBR_DIA2 = CELL0.IMUX_C0 | CELL0.EBR_W13_1 | CELL0.EBR_E13_1;
				mux CELL0.IMUX_EBR_DIA3 = CELL0.IMUX_D0 | CELL0.EBR_W14_1 | CELL0.EBR_E14_1;
				mux CELL0.IMUX_EBR_DIA4 = CELL0.EBR_W15_1 | CELL0.EBR_E15_1 | CELL1.IMUX_A2;
				mux CELL0.IMUX_EBR_DIA5 = CELL0.EBR_W16_1 | CELL0.EBR_E16_1 | CELL1.IMUX_C1;
				mux CELL0.IMUX_EBR_DIA6 = CELL0.EBR_W17_1 | CELL0.EBR_E17_1 | CELL1.IMUX_B1;
				mux CELL0.IMUX_EBR_DIA7 = CELL0.EBR_W18_1 | CELL0.EBR_E18_1 | CELL1.IMUX_A1;
				mux CELL0.IMUX_EBR_DIA8 = CELL0.EBR_W19_1 | CELL0.EBR_E19_1 | CELL1.IMUX_B2;
				mux CELL0.IMUX_EBR_DIA9 = CELL0.IMUX_B5 | CELL0.EBR_W20_1;
				mux CELL0.IMUX_EBR_DIA10 = CELL0.IMUX_C1 | CELL0.EBR_W21_1;
				mux CELL0.IMUX_EBR_DIA11 = CELL0.IMUX_A1 | CELL0.EBR_W22_1;
				mux CELL0.IMUX_EBR_DIA12 = CELL0.IMUX_A2 | CELL0.EBR_W23_1;
				mux CELL0.IMUX_EBR_DIA13 = CELL0.EBR_W24_1 | CELL1.IMUX_C0;
				mux CELL0.IMUX_EBR_DIA14 = CELL0.IMUX_A7 | CELL0.EBR_W25_1;
				mux CELL0.IMUX_EBR_DIA15 = CELL0.EBR_W26_1 | CELL1.IMUX_C2;
				mux CELL0.IMUX_EBR_DIA16 = CELL0.EBR_W27_1 | CELL1.IMUX_D0;
				mux CELL0.IMUX_EBR_DIA17 = CELL0.EBR_W28_1 | CELL1.IMUX_D1;
				mux CELL0.IMUX_EBR_DIB0 = CELL0.IMUX_D1 | CELL0.EBR_W43_1 | CELL0.EBR_E35_1;
				mux CELL0.IMUX_EBR_DIB1 = CELL0.EBR_W44_1 | CELL0.EBR_E36_1 | CELL1.IMUX_D2;
				mux CELL0.IMUX_EBR_DIB2 = CELL0.IMUX_D2 | CELL0.EBR_W45_1 | CELL0.EBR_E37_1;
				mux CELL0.IMUX_EBR_DIB3 = CELL0.IMUX_B2 | CELL0.EBR_W46_1 | CELL0.EBR_E38_1;
				mux CELL0.IMUX_EBR_DIB4 = CELL0.EBR_W47_1 | CELL0.EBR_E39_1 | CELL1.IMUX_D6;
				mux CELL0.IMUX_EBR_DIB5 = CELL0.EBR_W48_1 | CELL0.EBR_E40_1 | CELL1.IMUX_D7;
				mux CELL0.IMUX_EBR_DIB6 = CELL0.EBR_W49_1 | CELL0.EBR_E41_1 | CELL1.IMUX_C7;
				mux CELL0.IMUX_EBR_DIB7 = CELL0.EBR_W50_1 | CELL0.EBR_E42_1 | CELL1.IMUX_B7;
				mux CELL0.IMUX_EBR_DIB8 = CELL0.EBR_W51_1 | CELL0.EBR_E43_1 | CELL1.IMUX_A7;
				mux CELL0.IMUX_EBR_DIB9 = CELL0.IMUX_D3 | CELL0.EBR_W52_1;
				mux CELL0.IMUX_EBR_DIB10 = CELL0.IMUX_B3 | CELL0.EBR_W53_1;
				mux CELL0.IMUX_EBR_DIB11 = CELL0.IMUX_A6 | CELL0.EBR_W54_1;
				mux CELL0.IMUX_EBR_DIB12 = CELL0.IMUX_A5 | CELL0.EBR_W55_1;
				mux CELL0.IMUX_EBR_DIB13 = CELL0.IMUX_D6 | CELL0.EBR_W56_1;
				mux CELL0.IMUX_EBR_DIB14 = CELL0.IMUX_D7 | CELL0.EBR_W57_1;
				mux CELL0.IMUX_EBR_DIB15 = CELL0.EBR_W58_1 | CELL1.IMUX_B0;
				mux CELL0.IMUX_EBR_DIB16 = CELL0.EBR_W59_1 | CELL1.IMUX_D3;
				mux CELL0.IMUX_EBR_DIB17 = CELL0.EBR_W60_1 | CELL1.IMUX_B4;
				mux CELL0.IMUX_EBR_ADA3 = CELL0.IMUX_C3 | CELL0.EBR_W0_1 | CELL0.EBR_E0_1;
				mux CELL0.IMUX_EBR_ADA4 = CELL0.EBR_W1_1 | CELL0.EBR_E1_1 | CELL1.IMUX_A0;
				mux CELL0.IMUX_EBR_ADA5 = CELL0.IMUX_B1 | CELL0.EBR_W2_1 | CELL0.EBR_E2_1;
				mux CELL0.IMUX_EBR_ADA6 = CELL0.IMUX_A3 | CELL0.EBR_W3_1 | CELL0.EBR_E3_1;
				mux CELL0.IMUX_EBR_ADA7 = CELL0.IMUX_A4 | CELL0.EBR_W4_1 | CELL0.EBR_E4_1;
				mux CELL0.IMUX_EBR_ADA8 = CELL0.IMUX_B4 | CELL0.EBR_W5_1 | CELL0.EBR_E5_1;
				mux CELL0.IMUX_EBR_ADA9 = CELL0.IMUX_C4 | CELL0.EBR_W6_1 | CELL0.EBR_E6_1;
				mux CELL0.IMUX_EBR_ADA10 = CELL0.EBR_W7_1 | CELL0.EBR_E7_1 | CELL1.IMUX_A3;
				mux CELL0.IMUX_EBR_ADA11 = CELL0.EBR_W8_1 | CELL0.EBR_E8_1 | CELL1.IMUX_A4;
				mux CELL0.IMUX_EBR_ADA12 = CELL0.EBR_W9_1 | CELL0.EBR_E9_1 | CELL1.IMUX_D5;
				mux CELL0.IMUX_EBR_ADA13 = CELL0.EBR_W10_1 | CELL0.EBR_E10_1 | CELL1.IMUX_C5;
				mux CELL0.IMUX_EBR_ADB3 = CELL0.IMUX_D4 | CELL0.EBR_W32_1 | CELL0.EBR_E24_1;
				mux CELL0.IMUX_EBR_ADB4 = CELL0.IMUX_D5 | CELL0.EBR_W33_1 | CELL0.EBR_E25_1;
				mux CELL0.IMUX_EBR_ADB5 = CELL0.IMUX_C5 | CELL0.EBR_W34_1 | CELL0.EBR_E26_1;
				mux CELL0.IMUX_EBR_ADB6 = CELL0.IMUX_C6 | CELL0.EBR_W35_1 | CELL0.EBR_E27_1;
				mux CELL0.IMUX_EBR_ADB7 = CELL0.IMUX_B6 | CELL0.EBR_W36_1 | CELL0.EBR_E28_1;
				mux CELL0.IMUX_EBR_ADB8 = CELL0.IMUX_B7 | CELL0.EBR_W37_1 | CELL0.EBR_E29_1;
				mux CELL0.IMUX_EBR_ADB9 = CELL0.EBR_W38_1 | CELL0.EBR_E30_1 | CELL1.IMUX_B5;
				mux CELL0.IMUX_EBR_ADB10 = CELL0.EBR_W39_1 | CELL0.EBR_E31_1 | CELL1.IMUX_A5;
				mux CELL0.IMUX_EBR_ADB11 = CELL0.EBR_W40_1 | CELL0.EBR_E32_1 | CELL1.IMUX_A6;
				mux CELL0.IMUX_EBR_ADB12 = CELL0.EBR_W62_1 | CELL0.EBR_E33_1 | CELL1.IMUX_B6;
				mux CELL0.IMUX_EBR_ADB13 = CELL0.EBR_W63_1 | CELL0.EBR_E34_1 | CELL1.IMUX_C6;
				mux CELL0.IMUX_EBR_CLKA = CELL0.IMUX_CLK2 | CELL0.EBR_W29_1 | CELL0.EBR_E20_1;
				mux CELL0.IMUX_EBR_CLKB = CELL0.EBR_W61_1 | CELL0.EBR_E44_1 | CELL1.IMUX_CLK1;
				mux CELL0.IMUX_EBR_RSTA = CELL0.IMUX_LSR3 | CELL0.EBR_W31_1 | CELL0.EBR_E22_1;
				mux CELL0.IMUX_EBR_RSTB = CELL0.EBR_W42_1 | CELL0.EBR_E46_1 | CELL1.IMUX_LSR1;
				mux CELL0.IMUX_EBR_CEA = CELL0.IMUX_CE2 | CELL0.EBR_W30_1 | CELL0.EBR_E23_1;
				mux CELL0.IMUX_EBR_CEB = CELL0.EBR_W41_1 | CELL0.EBR_E47_1 | CELL1.IMUX_CE0;
				mux CELL0.IMUX_EBR_WEA = CELL0.IMUX_LSR2 | CELL0.EBR_W30_1 | CELL0.EBR_E21_1;
				mux CELL0.IMUX_EBR_WEB = CELL0.EBR_W41_1 | CELL0.EBR_E45_1 | CELL1.IMUX_LSR0;
				mux CELL0.EBR_W0_0 = CELL0.IMUX_C3 | CELL0.OUT_EBR_DOA0 | CELL0.EBR_W0_1;
				mux CELL0.EBR_W1_0 = CELL0.OUT_EBR_DOB17 | CELL0.EBR_W1_1 | CELL1.IMUX_A0;
				mux CELL0.EBR_W2_0 = CELL0.IMUX_B1 | CELL0.OUT_EBR_DOB16 | CELL0.EBR_W2_1;
				mux CELL0.EBR_W3_0 = CELL0.IMUX_A3 | CELL0.OUT_EBR_DOB15 | CELL0.EBR_W3_1;
				mux CELL0.EBR_W4_0 = CELL0.IMUX_A4 | CELL0.OUT_EBR_DOB3 | CELL0.EBR_W4_1;
				mux CELL0.EBR_W5_0 = CELL0.IMUX_B4 | CELL0.OUT_EBR_DOB2 | CELL0.EBR_W5_1;
				mux CELL0.EBR_W6_0 = CELL0.IMUX_C4 | CELL0.OUT_EBR_DOB1 | CELL0.EBR_W6_1;
				mux CELL0.EBR_W7_0 = CELL0.OUT_EBR_DOA10 | CELL0.EBR_W7_1 | CELL1.IMUX_A3;
				mux CELL0.EBR_W8_0 = CELL0.OUT_EBR_DOA9 | CELL0.EBR_W8_1 | CELL1.IMUX_A4;
				mux CELL0.EBR_W9_0 = CELL0.OUT_EBR_DOA6 | CELL0.EBR_W9_1 | CELL1.IMUX_D5;
				mux CELL0.EBR_W10_0 = CELL0.OUT_EBR_DOA5 | CELL0.EBR_W10_1 | CELL1.IMUX_C5;
				mux CELL0.EBR_W11_0 = CELL0.IMUX_A0 | CELL0.OUT_EBR_DOA17 | CELL0.EBR_W11_1;
				mux CELL0.EBR_W12_0 = CELL0.IMUX_B0 | CELL0.OUT_EBR_DOA16 | CELL0.EBR_W12_1;
				mux CELL0.EBR_W13_0 = CELL0.IMUX_C0 | CELL0.OUT_EBR_DOA15 | CELL0.EBR_W13_1;
				mux CELL0.EBR_W14_0 = CELL0.IMUX_D0 | CELL0.OUT_EBR_DOA14 | CELL0.EBR_W14_1;
				mux CELL0.EBR_W15_0 = CELL0.EBR_W15_1 | CELL1.IMUX_A2;
				mux CELL0.EBR_W16_0 = CELL0.EBR_W16_1 | CELL1.IMUX_C1;
				mux CELL0.EBR_W17_0 = CELL0.OUT_EBR_FF | CELL0.EBR_W17_1 | CELL1.IMUX_B1;
				mux CELL0.EBR_W18_0 = CELL0.OUT_EBR_DOA12 | CELL0.EBR_W18_1 | CELL1.IMUX_A1;
				mux CELL0.EBR_W19_0 = CELL0.OUT_EBR_DOA11 | CELL0.EBR_W19_1 | CELL1.IMUX_B2;
				mux CELL0.EBR_W20_0 = CELL0.IMUX_B5 | CELL0.OUT_EBR_DOB14 | CELL0.EBR_W20_1;
				mux CELL0.EBR_W21_0 = CELL0.IMUX_C1 | CELL0.OUT_EBR_DOB13 | CELL0.EBR_W21_1;
				mux CELL0.EBR_W22_0 = CELL0.IMUX_A1 | CELL0.EBR_W22_1;
				mux CELL0.EBR_W23_0 = CELL0.IMUX_A2 | CELL0.EBR_W23_1;
				mux CELL0.EBR_W24_0 = CELL0.EBR_W24_1 | CELL1.IMUX_C0;
				mux CELL0.EBR_W25_0 = CELL0.IMUX_A7 | CELL0.EBR_W25_1;
				mux CELL0.EBR_W26_0 = CELL0.EBR_W26_1 | CELL1.IMUX_C2;
				mux CELL0.EBR_W27_0 = CELL0.EBR_W27_1 | CELL1.IMUX_D0;
				mux CELL0.EBR_W28_0 = CELL0.EBR_W28_1 | CELL1.IMUX_D1;
				mux CELL0.EBR_W29_0 = CELL0.IMUX_CLK2 | CELL0.EBR_W29_1;
				mux CELL0.EBR_W30_0 = CELL0.IMUX_LSR2 | CELL0.EBR_W30_1;
				mux CELL0.EBR_W31_0 = CELL0.IMUX_LSR3 | CELL0.EBR_W31_1;
				mux CELL0.EBR_W32_0 = CELL0.IMUX_D4 | CELL0.OUT_EBR_DOB0 | CELL0.EBR_W32_1;
				mux CELL0.EBR_W33_0 = CELL0.IMUX_D5 | CELL0.OUT_EBR_AE | CELL0.EBR_W33_1;
				mux CELL0.EBR_W34_0 = CELL0.IMUX_C5 | CELL0.OUT_EBR_EF | CELL0.EBR_W34_1;
				mux CELL0.EBR_W35_0 = CELL0.IMUX_C6 | CELL0.OUT_EBR_AF | CELL0.EBR_W35_1;
				mux CELL0.EBR_W36_0 = CELL0.IMUX_B6 | CELL0.EBR_W36_1;
				mux CELL0.EBR_W37_0 = CELL0.IMUX_B7 | CELL0.EBR_W37_1;
				mux CELL0.EBR_W38_0 = CELL0.OUT_EBR_DOA4 | CELL0.EBR_W38_1 | CELL1.IMUX_B5;
				mux CELL0.EBR_W39_0 = CELL0.OUT_EBR_DOB12 | CELL0.EBR_W39_1 | CELL1.IMUX_A5;
				mux CELL0.EBR_W40_0 = CELL0.OUT_EBR_DOB11 | CELL0.EBR_W40_1 | CELL1.IMUX_A6;
				mux CELL0.EBR_W41_0 = CELL0.OUT_EBR_DOB10 | CELL0.EBR_W41_1 | CELL1.IMUX_LSR0;
				mux CELL0.EBR_W42_0 = CELL0.OUT_EBR_DOB9 | CELL0.EBR_W42_1 | CELL1.IMUX_LSR1;
				mux CELL0.EBR_W43_0 = CELL0.IMUX_D1 | CELL0.OUT_EBR_DOA13 | CELL0.EBR_W43_1;
				mux CELL0.EBR_W44_0 = CELL0.OUT_EBR_DOA3 | CELL0.EBR_W44_1 | CELL1.IMUX_D2;
				mux CELL0.EBR_W45_0 = CELL0.IMUX_D2 | CELL0.OUT_EBR_DOA2 | CELL0.EBR_W45_1;
				mux CELL0.EBR_W46_0 = CELL0.IMUX_B2 | CELL0.OUT_EBR_DOA1 | CELL0.EBR_W46_1;
				mux CELL0.EBR_W47_0 = CELL0.OUT_EBR_DOB8 | CELL0.EBR_W47_1 | CELL1.IMUX_D6;
				mux CELL0.EBR_W48_0 = CELL0.OUT_EBR_DOB7 | CELL0.EBR_W48_1 | CELL1.IMUX_D7;
				mux CELL0.EBR_W49_0 = CELL0.OUT_EBR_DOB6 | CELL0.EBR_W49_1 | CELL1.IMUX_C7;
				mux CELL0.EBR_W50_0 = CELL0.OUT_EBR_DOB5 | CELL0.EBR_W50_1 | CELL1.IMUX_B7;
				mux CELL0.EBR_W51_0 = CELL0.OUT_EBR_DOB4 | CELL0.EBR_W51_1 | CELL1.IMUX_A7;
				mux CELL0.EBR_W52_0 = CELL0.IMUX_D3 | CELL0.EBR_W52_1;
				mux CELL0.EBR_W53_0 = CELL0.IMUX_B3 | CELL0.EBR_W53_1;
				mux CELL0.EBR_W54_0 = CELL0.IMUX_A6 | CELL0.EBR_W54_1;
				mux CELL0.EBR_W55_0 = CELL0.IMUX_A5 | CELL0.EBR_W55_1;
				mux CELL0.EBR_W56_0 = CELL0.IMUX_D6 | CELL0.EBR_W56_1;
				mux CELL0.EBR_W57_0 = CELL0.IMUX_D7 | CELL0.EBR_W57_1;
				mux CELL0.EBR_W58_0 = CELL0.EBR_W58_1 | CELL1.IMUX_B0;
				mux CELL0.EBR_W59_0 = CELL0.OUT_EBR_DOA8 | CELL0.EBR_W59_1 | CELL1.IMUX_D3;
				mux CELL0.EBR_W60_0 = CELL0.OUT_EBR_DOA7 | CELL0.EBR_W60_1 | CELL1.IMUX_B4;
				mux CELL0.EBR_W61_0 = CELL0.EBR_W61_1 | CELL1.IMUX_CLK1;
				mux CELL0.EBR_W62_0 = CELL0.EBR_W62_1 | CELL1.IMUX_B6;
				mux CELL0.EBR_W63_0 = CELL0.EBR_W63_1 | CELL1.IMUX_C6;
				mux CELL0.EBR_E0_0 = CELL0.IMUX_C3 | CELL0.OUT_EBR_DOA0 | CELL0.EBR_E0_1;
				mux CELL0.EBR_E1_0 = CELL0.IMUX_A2 | CELL0.OUT_EBR_DOA1 | CELL0.EBR_E1_1;
				mux CELL0.EBR_E2_0 = CELL0.IMUX_A1 | CELL0.OUT_EBR_DOA2 | CELL0.EBR_E2_1;
				mux CELL0.EBR_E3_0 = CELL0.IMUX_C1 | CELL0.OUT_EBR_DOA3 | CELL0.EBR_E3_1;
				mux CELL0.EBR_E4_0 = CELL0.OUT_EBR_DOA4 | CELL0.EBR_E4_1 | CELL1.IMUX_C0;
				mux CELL0.EBR_E5_0 = CELL0.OUT_EBR_DOA5 | CELL0.EBR_E5_1 | CELL1.IMUX_C5;
				mux CELL0.EBR_E6_0 = CELL0.OUT_EBR_DOA6 | CELL0.EBR_E6_1 | CELL1.IMUX_D5;
				mux CELL0.EBR_E7_0 = CELL0.OUT_EBR_DOA7 | CELL0.EBR_E7_1 | CELL1.IMUX_B4;
				mux CELL0.EBR_E8_0 = CELL0.OUT_EBR_DOA8 | CELL0.EBR_E8_1 | CELL1.IMUX_D3;
				mux CELL0.EBR_E9_0 = CELL0.OUT_EBR_DOA9 | CELL0.EBR_E9_1 | CELL1.IMUX_A4;
				mux CELL0.EBR_E10_0 = CELL0.OUT_EBR_DOA10 | CELL0.EBR_E10_1 | CELL1.IMUX_A3;
				mux CELL0.EBR_E11_0 = CELL0.OUT_EBR_DOA11 | CELL0.EBR_E11_1 | CELL1.IMUX_B2;
				mux CELL0.EBR_E12_0 = CELL0.OUT_EBR_DOA12 | CELL0.EBR_E12_1 | CELL1.IMUX_A1;
				mux CELL0.EBR_E13_0 = CELL0.IMUX_B5 | CELL0.OUT_EBR_DOA13 | CELL0.EBR_E13_1;
				mux CELL0.EBR_E14_0 = CELL0.IMUX_D0 | CELL0.OUT_EBR_DOA14 | CELL0.EBR_E14_1;
				mux CELL0.EBR_E15_0 = CELL0.IMUX_C0 | CELL0.OUT_EBR_DOA15 | CELL0.EBR_E15_1;
				mux CELL0.EBR_E16_0 = CELL0.IMUX_B0 | CELL0.OUT_EBR_DOA16 | CELL0.EBR_E16_1;
				mux CELL0.EBR_E17_0 = CELL0.IMUX_A0 | CELL0.OUT_EBR_DOA17 | CELL0.EBR_E17_1;
				mux CELL0.EBR_E18_0 = CELL0.IMUX_D4 | CELL0.OUT_EBR_DOB0 | CELL0.EBR_E18_1;
				mux CELL0.EBR_E19_0 = CELL0.IMUX_C4 | CELL0.OUT_EBR_DOB1 | CELL0.EBR_E19_1;
				mux CELL0.EBR_E20_0 = CELL0.IMUX_B4 | CELL0.OUT_EBR_DOB2 | CELL0.EBR_E20_1;
				mux CELL0.EBR_E21_0 = CELL0.IMUX_A4 | CELL0.OUT_EBR_DOB3 | CELL0.EBR_E21_1;
				mux CELL0.EBR_E22_0 = CELL0.OUT_EBR_DOB4 | CELL0.EBR_E22_1 | CELL1.IMUX_A7;
				mux CELL0.EBR_E23_0 = CELL0.OUT_EBR_DOB5 | CELL0.EBR_E23_1 | CELL1.IMUX_B7;
				mux CELL0.EBR_E24_0 = CELL0.OUT_EBR_DOB6 | CELL0.EBR_E24_1 | CELL1.IMUX_C7;
				mux CELL0.EBR_E25_0 = CELL0.OUT_EBR_DOB7 | CELL0.EBR_E25_1 | CELL1.IMUX_D7;
				mux CELL0.EBR_E26_0 = CELL0.OUT_EBR_DOB8 | CELL0.EBR_E26_1 | CELL1.IMUX_D6;
				mux CELL0.EBR_E27_0 = CELL0.OUT_EBR_DOB9 | CELL0.EBR_E27_1 | CELL1.IMUX_D1;
				mux CELL0.EBR_E28_0 = CELL0.OUT_EBR_DOB10 | CELL0.EBR_E28_1 | CELL1.IMUX_D0;
				mux CELL0.EBR_E29_0 = CELL0.OUT_EBR_DOB11 | CELL0.EBR_E29_1 | CELL1.IMUX_C2;
				mux CELL0.EBR_E30_0 = CELL0.IMUX_A7 | CELL0.OUT_EBR_DOB12 | CELL0.EBR_E30_1;
				mux CELL0.EBR_E31_0 = CELL0.OUT_EBR_DOB13 | CELL0.EBR_E31_1 | CELL1.IMUX_D2;
				mux CELL0.EBR_E32_0 = CELL0.IMUX_D1 | CELL0.OUT_EBR_DOB14 | CELL0.EBR_E32_1;
				mux CELL0.EBR_E33_0 = CELL0.IMUX_A3 | CELL0.OUT_EBR_DOB15 | CELL0.EBR_E33_1;
				mux CELL0.EBR_E34_0 = CELL0.IMUX_B1 | CELL0.OUT_EBR_DOB16 | CELL0.EBR_E34_1;
				mux CELL0.EBR_E35_0 = CELL0.OUT_EBR_DOB17 | CELL0.EBR_E35_1 | CELL1.IMUX_A0;
				mux CELL0.EBR_E36_0 = CELL0.IMUX_D5 | CELL0.OUT_EBR_AE | CELL0.EBR_E36_1;
				mux CELL0.EBR_E37_0 = CELL0.IMUX_C5 | CELL0.OUT_EBR_FF | CELL0.EBR_E37_1;
				mux CELL0.EBR_E38_0 = CELL0.OUT_EBR_AF | CELL0.EBR_E38_1 | CELL1.IMUX_C1;
				mux CELL0.EBR_E39_0 = CELL0.OUT_EBR_EF | CELL0.EBR_E39_1 | CELL1.IMUX_B1;
				mux CELL0.EBR_E40_0 = CELL0.IMUX_C6 | CELL0.EBR_E40_1;
				mux CELL0.EBR_E41_0 = CELL0.IMUX_B6 | CELL0.EBR_E41_1;
				mux CELL0.EBR_E42_0 = CELL0.EBR_E42_1 | CELL1.IMUX_B6;
				mux CELL0.EBR_E43_0 = CELL0.IMUX_LSR2 | CELL0.EBR_E43_1;
				mux CELL0.EBR_E44_0 = CELL0.IMUX_LSR3 | CELL0.EBR_E44_1;
				mux CELL0.EBR_E45_0 = CELL0.EBR_E45_1 | CELL1.IMUX_C6;
				mux CELL0.EBR_E46_0 = CELL0.IMUX_B7 | CELL0.EBR_E46_1;
				mux CELL0.EBR_E47_0 = CELL0.EBR_E47_1 | CELL1.IMUX_A2;
				mux CELL1.OUT_F0 = CELL0.OUT_EBR_EF | CELL0.EBR_W39_1 | CELL0.EBR_E39_1;
				mux CELL1.OUT_F1 = CELL0.OUT_EBR_DOA10 | CELL0.EBR_W10_1 | CELL0.EBR_E10_1;
				mux CELL1.OUT_F2 = CELL0.OUT_EBR_DOA8 | CELL0.EBR_W8_1 | CELL0.EBR_E8_1;
				mux CELL1.OUT_F3 = CELL0.OUT_EBR_DOA5 | CELL0.EBR_W5_1 | CELL0.EBR_E5_1;
				mux CELL1.OUT_F4 = CELL0.OUT_EBR_DOA4 | CELL0.EBR_W4_1 | CELL0.EBR_E4_1;
				mux CELL1.OUT_F5 = CELL0.OUT_EBR_DOB9 | CELL0.EBR_W27_1 | CELL0.EBR_E27_1;
				mux CELL1.OUT_F6 = CELL0.OUT_EBR_DOB8 | CELL0.EBR_W26_1 | CELL0.EBR_E26_1;
				mux CELL1.OUT_F7 = CELL0.OUT_EBR_DOB5 | CELL0.EBR_W23_1 | CELL0.EBR_E23_1;
				mux CELL1.OUT_Q0 = CELL0.OUT_EBR_DOA12 | CELL0.EBR_W12_1 | CELL0.EBR_E12_1;
				mux CELL1.OUT_Q1 = CELL0.OUT_EBR_DOA11 | CELL0.EBR_W11_1 | CELL0.EBR_E11_1;
				mux CELL1.OUT_Q2 = CELL0.OUT_EBR_DOA7 | CELL0.EBR_W7_1 | CELL0.EBR_E7_1;
				mux CELL1.OUT_Q3 = CELL0.OUT_EBR_DOA6 | CELL0.EBR_W6_1 | CELL0.EBR_E6_1;
				mux CELL1.OUT_Q4 = CELL0.OUT_EBR_DOB12 | CELL0.EBR_W30_1 | CELL0.EBR_E30_1;
				mux CELL1.OUT_Q5 = CELL0.OUT_EBR_DOB10 | CELL0.EBR_W28_1 | CELL0.EBR_E28_1;
				mux CELL1.OUT_Q6 = CELL0.OUT_EBR_DOB7 | CELL0.EBR_W25_1 | CELL0.EBR_E25_1;
				mux CELL1.OUT_Q7 = CELL0.OUT_EBR_DOB6 | CELL0.EBR_W24_1 | CELL0.EBR_E24_1;
				mux CELL1.OUT_OFX0 = CELL0.OUT_EBR_AE | CELL0.EBR_W36_1 | CELL0.EBR_E36_1;
				mux CELL1.OUT_OFX1 = CELL0.EBR_W41_1 | CELL0.EBR_E41_1;
				mux CELL1.OUT_OFX2 = CELL0.OUT_EBR_DOA9 | CELL0.EBR_W9_1 | CELL0.EBR_E9_1;
				mux CELL1.OUT_OFX3 = CELL0.EBR_W40_1 | CELL0.EBR_E40_1;
				mux CELL1.OUT_OFX4 = CELL0.EBR_W42_1 | CELL0.EBR_E42_1;
				mux CELL1.OUT_OFX5 = CELL0.EBR_W47_1 | CELL0.EBR_E47_1;
				mux CELL1.OUT_OFX6 = CELL0.OUT_EBR_DOB11 | CELL0.EBR_W29_1 | CELL0.EBR_E29_1;
				mux CELL1.OUT_OFX7 = CELL0.OUT_EBR_DOB4 | CELL0.EBR_W22_1 | CELL0.EBR_E22_1;
			}

			// wire CELL0.IMUX_C2                  EBR0.ADA2
			// wire CELL0.IMUX_C7                  EBR0.ADB2
			// wire CELL0.IMUX_CE0                 EBR0.CSB2
			// wire CELL0.IMUX_CE1                 EBR0.CSA0
			// wire CELL0.IMUX_CE3                 EBR0.CSA2
			// wire CELL0.IMUX_EBR_DIA0            EBR0.DIA0
			// wire CELL0.IMUX_EBR_DIA1            EBR0.DIA1
			// wire CELL0.IMUX_EBR_DIA2            EBR0.DIA2
			// wire CELL0.IMUX_EBR_DIA3            EBR0.DIA3
			// wire CELL0.IMUX_EBR_DIA4            EBR0.DIA4
			// wire CELL0.IMUX_EBR_DIA5            EBR0.DIA5
			// wire CELL0.IMUX_EBR_DIA6            EBR0.DIA6
			// wire CELL0.IMUX_EBR_DIA7            EBR0.DIA7
			// wire CELL0.IMUX_EBR_DIA8            EBR0.DIA8
			// wire CELL0.IMUX_EBR_DIA9            EBR0.DIA9
			// wire CELL0.IMUX_EBR_DIA10           EBR0.DIA10
			// wire CELL0.IMUX_EBR_DIA11           EBR0.DIA11
			// wire CELL0.IMUX_EBR_DIA12           EBR0.DIA12
			// wire CELL0.IMUX_EBR_DIA13           EBR0.DIA13
			// wire CELL0.IMUX_EBR_DIA14           EBR0.DIA14
			// wire CELL0.IMUX_EBR_DIA15           EBR0.DIA15
			// wire CELL0.IMUX_EBR_DIA16           EBR0.DIA16
			// wire CELL0.IMUX_EBR_DIA17           EBR0.DIA17
			// wire CELL0.IMUX_EBR_DIB0            EBR0.DIB0
			// wire CELL0.IMUX_EBR_DIB1            EBR0.DIB1
			// wire CELL0.IMUX_EBR_DIB2            EBR0.DIB2
			// wire CELL0.IMUX_EBR_DIB3            EBR0.DIB3
			// wire CELL0.IMUX_EBR_DIB4            EBR0.DIB4
			// wire CELL0.IMUX_EBR_DIB5            EBR0.DIB5
			// wire CELL0.IMUX_EBR_DIB6            EBR0.DIB6
			// wire CELL0.IMUX_EBR_DIB7            EBR0.DIB7
			// wire CELL0.IMUX_EBR_DIB8            EBR0.DIB8
			// wire CELL0.IMUX_EBR_DIB9            EBR0.DIB9
			// wire CELL0.IMUX_EBR_DIB10           EBR0.DIB10
			// wire CELL0.IMUX_EBR_DIB11           EBR0.DIB11
			// wire CELL0.IMUX_EBR_DIB12           EBR0.DIB12
			// wire CELL0.IMUX_EBR_DIB13           EBR0.DIB13
			// wire CELL0.IMUX_EBR_DIB14           EBR0.DIB14
			// wire CELL0.IMUX_EBR_DIB15           EBR0.DIB15
			// wire CELL0.IMUX_EBR_DIB16           EBR0.DIB16
			// wire CELL0.IMUX_EBR_DIB17           EBR0.DIB17
			// wire CELL0.IMUX_EBR_ADA3            EBR0.ADA3
			// wire CELL0.IMUX_EBR_ADA4            EBR0.ADA4
			// wire CELL0.IMUX_EBR_ADA5            EBR0.ADA5
			// wire CELL0.IMUX_EBR_ADA6            EBR0.ADA6
			// wire CELL0.IMUX_EBR_ADA7            EBR0.ADA7
			// wire CELL0.IMUX_EBR_ADA8            EBR0.ADA8
			// wire CELL0.IMUX_EBR_ADA9            EBR0.ADA9
			// wire CELL0.IMUX_EBR_ADA10           EBR0.ADA10
			// wire CELL0.IMUX_EBR_ADA11           EBR0.ADA11
			// wire CELL0.IMUX_EBR_ADA12           EBR0.ADA12
			// wire CELL0.IMUX_EBR_ADA13           EBR0.ADA13
			// wire CELL0.IMUX_EBR_ADB3            EBR0.ADB3
			// wire CELL0.IMUX_EBR_ADB4            EBR0.ADB4
			// wire CELL0.IMUX_EBR_ADB5            EBR0.ADB5
			// wire CELL0.IMUX_EBR_ADB6            EBR0.ADB6
			// wire CELL0.IMUX_EBR_ADB7            EBR0.ADB7
			// wire CELL0.IMUX_EBR_ADB8            EBR0.ADB8
			// wire CELL0.IMUX_EBR_ADB9            EBR0.ADB9
			// wire CELL0.IMUX_EBR_ADB10           EBR0.ADB10
			// wire CELL0.IMUX_EBR_ADB11           EBR0.ADB11
			// wire CELL0.IMUX_EBR_ADB12           EBR0.ADB12
			// wire CELL0.IMUX_EBR_ADB13           EBR0.ADB13
			// wire CELL0.IMUX_EBR_CLKA            EBR0.CLKA
			// wire CELL0.IMUX_EBR_CLKB            EBR0.CLKB
			// wire CELL0.IMUX_EBR_RSTA            EBR0.RSTA
			// wire CELL0.IMUX_EBR_RSTB            EBR0.RSTB
			// wire CELL0.IMUX_EBR_CEA             EBR0.CEA
			// wire CELL0.IMUX_EBR_CEB             EBR0.CEB
			// wire CELL0.IMUX_EBR_WEA             EBR0.WEA
			// wire CELL0.IMUX_EBR_WEB             EBR0.WEB
			// wire CELL0.OUT_EBR_DOA0             EBR0.DOA0
			// wire CELL0.OUT_EBR_DOA1             EBR0.DOA1
			// wire CELL0.OUT_EBR_DOA2             EBR0.DOA2
			// wire CELL0.OUT_EBR_DOA3             EBR0.DOA3
			// wire CELL0.OUT_EBR_DOA4             EBR0.DOA4
			// wire CELL0.OUT_EBR_DOA5             EBR0.DOA5
			// wire CELL0.OUT_EBR_DOA6             EBR0.DOA6
			// wire CELL0.OUT_EBR_DOA7             EBR0.DOA7
			// wire CELL0.OUT_EBR_DOA8             EBR0.DOA8
			// wire CELL0.OUT_EBR_DOA9             EBR0.DOA9
			// wire CELL0.OUT_EBR_DOA10            EBR0.DOA10
			// wire CELL0.OUT_EBR_DOA11            EBR0.DOA11
			// wire CELL0.OUT_EBR_DOA12            EBR0.DOA12
			// wire CELL0.OUT_EBR_DOA13            EBR0.DOA13
			// wire CELL0.OUT_EBR_DOA14            EBR0.DOA14
			// wire CELL0.OUT_EBR_DOA15            EBR0.DOA15
			// wire CELL0.OUT_EBR_DOA16            EBR0.DOA16
			// wire CELL0.OUT_EBR_DOA17            EBR0.DOA17
			// wire CELL0.OUT_EBR_DOB0             EBR0.DOB0
			// wire CELL0.OUT_EBR_DOB1             EBR0.DOB1
			// wire CELL0.OUT_EBR_DOB2             EBR0.DOB2
			// wire CELL0.OUT_EBR_DOB3             EBR0.DOB3
			// wire CELL0.OUT_EBR_DOB4             EBR0.DOB4
			// wire CELL0.OUT_EBR_DOB5             EBR0.DOB5
			// wire CELL0.OUT_EBR_DOB6             EBR0.DOB6
			// wire CELL0.OUT_EBR_DOB7             EBR0.DOB7
			// wire CELL0.OUT_EBR_DOB8             EBR0.DOB8
			// wire CELL0.OUT_EBR_DOB9             EBR0.DOB9
			// wire CELL0.OUT_EBR_DOB10            EBR0.DOB10
			// wire CELL0.OUT_EBR_DOB11            EBR0.DOB11
			// wire CELL0.OUT_EBR_DOB12            EBR0.DOB12
			// wire CELL0.OUT_EBR_DOB13            EBR0.DOB13
			// wire CELL0.OUT_EBR_DOB14            EBR0.DOB14
			// wire CELL0.OUT_EBR_DOB15            EBR0.DOB15
			// wire CELL0.OUT_EBR_DOB16            EBR0.DOB16
			// wire CELL0.OUT_EBR_DOB17            EBR0.DOB17
			// wire CELL0.OUT_EBR_AE               EBR0.AE
			// wire CELL0.OUT_EBR_FF               EBR0.FF
			// wire CELL0.OUT_EBR_AF               EBR0.AF
			// wire CELL0.OUT_EBR_EF               EBR0.EF
			// wire CELL1.IMUX_B3                  EBR0.ADA1
			// wire CELL1.IMUX_C3                  EBR0.ADA0
			// wire CELL1.IMUX_C4                  EBR0.ADB0
			// wire CELL1.IMUX_D4                  EBR0.ADB1
			// wire CELL1.IMUX_CE1                 EBR0.CSB0
			// wire CELL1.IMUX_CE2                 EBR0.CSA1
			// wire CELL1.IMUX_CE3                 EBR0.CSB1
		}

		tile_class CONFIG {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;

			bel SERDES_CENTER {
				input FFC_CK_CORE_TX = CELL11.IMUX_CLK0;
			}

			bel SYSBUS {
				input DMARDDATA0 = CELL4.IMUX_A0;
				input DMARDDATA1 = CELL4.IMUX_A1;
				input DMARDDATA10 = CELL4.IMUX_B2;
				input DMARDDATA11 = CELL4.IMUX_B3;
				input DMARDDATA12 = CELL4.IMUX_B4;
				input DMARDDATA13 = CELL4.IMUX_B5;
				input DMARDDATA14 = CELL4.IMUX_B6;
				input DMARDDATA15 = CELL4.IMUX_B7;
				input DMARDDATA16 = CELL4.IMUX_C0;
				input DMARDDATA17 = CELL4.IMUX_C1;
				input DMARDDATA18 = CELL4.IMUX_C2;
				input DMARDDATA19 = CELL4.IMUX_C3;
				input DMARDDATA2 = CELL4.IMUX_A2;
				input DMARDDATA20 = CELL4.IMUX_C4;
				input DMARDDATA21 = CELL4.IMUX_C5;
				input DMARDDATA22 = CELL4.IMUX_C6;
				input DMARDDATA23 = CELL4.IMUX_C7;
				input DMARDDATA24 = CELL4.IMUX_D0;
				input DMARDDATA25 = CELL4.IMUX_D1;
				input DMARDDATA26 = CELL4.IMUX_D2;
				input DMARDDATA27 = CELL4.IMUX_D3;
				input DMARDDATA28 = CELL5.IMUX_A0;
				input DMARDDATA29 = CELL5.IMUX_A1;
				input DMARDDATA3 = CELL4.IMUX_A3;
				input DMARDDATA30 = CELL5.IMUX_A2;
				input DMARDDATA31 = CELL5.IMUX_A3;
				input DMARDDATA4 = CELL4.IMUX_A4;
				input DMARDDATA5 = CELL4.IMUX_A5;
				input DMARDDATA6 = CELL4.IMUX_A6;
				input DMARDDATA7 = CELL4.IMUX_A7;
				input DMARDDATA8 = CELL4.IMUX_B0;
				input DMARDDATA9 = CELL4.IMUX_B1;
				input DMARDPARITY0 = CELL5.IMUX_A4;
				input DMARDPARITY1 = CELL5.IMUX_A5;
				input DMARDPARITY2 = CELL5.IMUX_A6;
				input DMARDPARITY3 = CELL5.IMUX_A7;
				input DMARETRY = CELL5.IMUX_B0;
				input DMATA = CELL5.IMUX_B1;
				input DMATEA = CELL5.IMUX_B2;
				input DMATRICTL = CELL5.IMUX_B3;
				input DMATRIDATA = CELL5.IMUX_B4;
				output FMACK = CELL4.OUT_F1;
				input FMADDR0 = CELL6.IMUX_A2;
				input FMADDR1 = CELL6.IMUX_A1;
				input FMADDR10 = CELL5.IMUX_C4;
				input FMADDR11 = CELL5.IMUX_C3;
				input FMADDR12 = CELL5.IMUX_C2;
				input FMADDR13 = CELL5.IMUX_C1;
				input FMADDR14 = CELL5.IMUX_C0;
				input FMADDR15 = CELL5.IMUX_B7;
				input FMADDR16 = CELL5.IMUX_B6;
				input FMADDR17 = CELL5.IMUX_B5;
				input FMADDR2 = CELL6.IMUX_A0;
				input FMADDR3 = CELL5.IMUX_D3;
				input FMADDR4 = CELL5.IMUX_D2;
				input FMADDR5 = CELL5.IMUX_D1;
				input FMADDR6 = CELL5.IMUX_D0;
				input FMADDR7 = CELL5.IMUX_C7;
				input FMADDR8 = CELL5.IMUX_C6;
				input FMADDR9 = CELL5.IMUX_C5;
				input FMBURST = CELL6.IMUX_A3;
				input FMCLK = CELL4.IMUX_CLK0;
				output FMERR = CELL4.OUT_F2;
				input FMIRQ = CELL4.IMUX_LSR0;
				input FMLOCK = CELL6.IMUX_A4;
				output FMRDATA0 = CELL5.OUT_Q7;
				output FMRDATA1 = CELL5.OUT_Q6;
				output FMRDATA10 = CELL5.OUT_F5;
				output FMRDATA11 = CELL5.OUT_F4;
				output FMRDATA12 = CELL5.OUT_F3;
				output FMRDATA13 = CELL5.OUT_F2;
				output FMRDATA14 = CELL5.OUT_F1;
				output FMRDATA15 = CELL5.OUT_F0;
				output FMRDATA16 = CELL4.OUT_OFX6;
				output FMRDATA17 = CELL4.OUT_OFX5;
				output FMRDATA18 = CELL4.OUT_OFX4;
				output FMRDATA19 = CELL4.OUT_OFX3;
				output FMRDATA2 = CELL5.OUT_Q5;
				output FMRDATA20 = CELL4.OUT_OFX2;
				output FMRDATA21 = CELL4.OUT_OFX1;
				output FMRDATA22 = CELL4.OUT_OFX0;
				output FMRDATA23 = CELL4.OUT_Q7;
				output FMRDATA24 = CELL4.OUT_Q6;
				output FMRDATA25 = CELL4.OUT_Q5;
				output FMRDATA26 = CELL4.OUT_Q4;
				output FMRDATA27 = CELL4.OUT_Q3;
				output FMRDATA28 = CELL4.OUT_Q2;
				output FMRDATA29 = CELL4.OUT_Q1;
				output FMRDATA3 = CELL5.OUT_Q4;
				output FMRDATA30 = CELL4.OUT_Q0;
				output FMRDATA31 = CELL4.OUT_F7;
				output FMRDATA32 = CELL4.OUT_F6;
				output FMRDATA33 = CELL4.OUT_F5;
				output FMRDATA34 = CELL4.OUT_F4;
				output FMRDATA35 = CELL4.OUT_F3;
				output FMRDATA4 = CELL5.OUT_Q3;
				output FMRDATA5 = CELL5.OUT_Q2;
				output FMRDATA6 = CELL5.OUT_Q1;
				output FMRDATA7 = CELL5.OUT_Q0;
				output FMRDATA8 = CELL5.OUT_F7;
				output FMRDATA9 = CELL5.OUT_F6;
				input FMRDY = CELL6.IMUX_A5;
				output FMRETRY = CELL5.OUT_OFX0;
				input FMRSTN = CELL4.IMUX_LSR2;
				input FMSIZE0 = CELL6.IMUX_A7;
				input FMSIZE1 = CELL6.IMUX_A6;
				input FMWDATA0 = CELL7.IMUX_B7;
				input FMWDATA1 = CELL7.IMUX_B6;
				input FMWDATA10 = CELL7.IMUX_A5;
				input FMWDATA11 = CELL7.IMUX_A4;
				input FMWDATA12 = CELL7.IMUX_A3;
				input FMWDATA13 = CELL7.IMUX_A2;
				input FMWDATA14 = CELL7.IMUX_A1;
				input FMWDATA15 = CELL7.IMUX_A0;
				input FMWDATA16 = CELL6.IMUX_D3;
				input FMWDATA17 = CELL6.IMUX_D2;
				input FMWDATA18 = CELL6.IMUX_D1;
				input FMWDATA19 = CELL6.IMUX_D0;
				input FMWDATA2 = CELL7.IMUX_B5;
				input FMWDATA20 = CELL6.IMUX_C7;
				input FMWDATA21 = CELL6.IMUX_C6;
				input FMWDATA22 = CELL6.IMUX_C5;
				input FMWDATA23 = CELL6.IMUX_C4;
				input FMWDATA24 = CELL6.IMUX_C3;
				input FMWDATA25 = CELL6.IMUX_C2;
				input FMWDATA26 = CELL6.IMUX_C1;
				input FMWDATA27 = CELL6.IMUX_C0;
				input FMWDATA28 = CELL6.IMUX_B7;
				input FMWDATA29 = CELL6.IMUX_B6;
				input FMWDATA3 = CELL7.IMUX_B4;
				input FMWDATA30 = CELL6.IMUX_B5;
				input FMWDATA31 = CELL6.IMUX_B4;
				input FMWDATA32 = CELL6.IMUX_B3;
				input FMWDATA33 = CELL6.IMUX_B2;
				input FMWDATA34 = CELL6.IMUX_B1;
				input FMWDATA35 = CELL6.IMUX_B0;
				input FMWDATA4 = CELL7.IMUX_B3;
				input FMWDATA5 = CELL7.IMUX_B2;
				input FMWDATA6 = CELL7.IMUX_B1;
				input FMWDATA7 = CELL7.IMUX_B0;
				input FMWDATA8 = CELL7.IMUX_A7;
				input FMWDATA9 = CELL7.IMUX_A6;
				input FMWRN = CELL7.IMUX_C0;
				input FSACK = CELL7.IMUX_C1;
				output FSADDR0 = CELL6.OUT_Q3;
				output FSADDR1 = CELL6.OUT_Q2;
				output FSADDR10 = CELL6.OUT_F1;
				output FSADDR11 = CELL6.OUT_F0;
				output FSADDR12 = CELL5.OUT_OFX6;
				output FSADDR13 = CELL5.OUT_OFX5;
				output FSADDR14 = CELL5.OUT_OFX4;
				output FSADDR15 = CELL5.OUT_OFX3;
				output FSADDR16 = CELL5.OUT_OFX2;
				output FSADDR17 = CELL5.OUT_OFX1;
				output FSADDR2 = CELL6.OUT_Q1;
				output FSADDR3 = CELL6.OUT_Q0;
				output FSADDR4 = CELL6.OUT_F7;
				output FSADDR5 = CELL6.OUT_F6;
				output FSADDR6 = CELL6.OUT_F5;
				output FSADDR7 = CELL6.OUT_F4;
				output FSADDR8 = CELL6.OUT_F3;
				output FSADDR9 = CELL6.OUT_F2;
				input FSCLK = CELL5.IMUX_CLK0;
				input FSERR = CELL7.IMUX_C2;
				input FSIRQ = CELL5.IMUX_LSR0;
				input FSRDATA0 = CELL8.IMUX_D2;
				input FSRDATA1 = CELL8.IMUX_D1;
				input FSRDATA10 = CELL8.IMUX_C0;
				input FSRDATA11 = CELL8.IMUX_B7;
				input FSRDATA12 = CELL8.IMUX_B6;
				input FSRDATA13 = CELL8.IMUX_B5;
				input FSRDATA14 = CELL8.IMUX_B4;
				input FSRDATA15 = CELL8.IMUX_B3;
				input FSRDATA16 = CELL8.IMUX_B2;
				input FSRDATA17 = CELL8.IMUX_B1;
				input FSRDATA18 = CELL8.IMUX_B0;
				input FSRDATA19 = CELL8.IMUX_A7;
				input FSRDATA2 = CELL8.IMUX_D0;
				input FSRDATA20 = CELL8.IMUX_A6;
				input FSRDATA21 = CELL8.IMUX_A5;
				input FSRDATA22 = CELL8.IMUX_A4;
				input FSRDATA23 = CELL8.IMUX_A3;
				input FSRDATA24 = CELL8.IMUX_A2;
				input FSRDATA25 = CELL8.IMUX_A1;
				input FSRDATA26 = CELL8.IMUX_A0;
				input FSRDATA27 = CELL7.IMUX_D3;
				input FSRDATA28 = CELL7.IMUX_D2;
				input FSRDATA29 = CELL7.IMUX_D1;
				input FSRDATA3 = CELL8.IMUX_C7;
				input FSRDATA30 = CELL7.IMUX_D0;
				input FSRDATA31 = CELL7.IMUX_C7;
				input FSRDATA32 = CELL7.IMUX_C6;
				input FSRDATA33 = CELL7.IMUX_C5;
				input FSRDATA34 = CELL7.IMUX_C4;
				input FSRDATA35 = CELL7.IMUX_C3;
				input FSRDATA4 = CELL8.IMUX_C6;
				input FSRDATA5 = CELL8.IMUX_C5;
				input FSRDATA6 = CELL8.IMUX_C4;
				input FSRDATA7 = CELL8.IMUX_C3;
				input FSRDATA8 = CELL8.IMUX_C2;
				input FSRDATA9 = CELL8.IMUX_C1;
				output FSRDY = CELL6.OUT_Q4;
				input FSRETRY = CELL8.IMUX_D3;
				input FSRSTN = CELL5.IMUX_LSR2;
				output FSSIZE0 = CELL6.OUT_Q6;
				output FSSIZE1 = CELL6.OUT_Q5;
				output FSWDATA0 = CELL8.OUT_F4;
				output FSWDATA1 = CELL8.OUT_F3;
				output FSWDATA10 = CELL7.OUT_OFX1;
				output FSWDATA11 = CELL7.OUT_OFX0;
				output FSWDATA12 = CELL7.OUT_Q7;
				output FSWDATA13 = CELL7.OUT_Q6;
				output FSWDATA14 = CELL7.OUT_Q5;
				output FSWDATA15 = CELL7.OUT_Q4;
				output FSWDATA16 = CELL7.OUT_Q3;
				output FSWDATA17 = CELL7.OUT_Q2;
				output FSWDATA18 = CELL7.OUT_Q1;
				output FSWDATA19 = CELL7.OUT_Q0;
				output FSWDATA2 = CELL8.OUT_F2;
				output FSWDATA20 = CELL7.OUT_F7;
				output FSWDATA21 = CELL7.OUT_F6;
				output FSWDATA22 = CELL7.OUT_F5;
				output FSWDATA23 = CELL7.OUT_F4;
				output FSWDATA24 = CELL7.OUT_F3;
				output FSWDATA25 = CELL7.OUT_F2;
				output FSWDATA26 = CELL7.OUT_F1;
				output FSWDATA27 = CELL7.OUT_F0;
				output FSWDATA28 = CELL6.OUT_OFX6;
				output FSWDATA29 = CELL6.OUT_OFX5;
				output FSWDATA3 = CELL8.OUT_F1;
				output FSWDATA30 = CELL6.OUT_OFX4;
				output FSWDATA31 = CELL6.OUT_OFX3;
				output FSWDATA32 = CELL6.OUT_OFX2;
				output FSWDATA33 = CELL6.OUT_OFX1;
				output FSWDATA34 = CELL6.OUT_OFX0;
				output FSWDATA35 = CELL6.OUT_Q7;
				output FSWDATA4 = CELL8.OUT_F0;
				output FSWDATA5 = CELL7.OUT_OFX6;
				output FSWDATA6 = CELL7.OUT_OFX5;
				output FSWDATA7 = CELL7.OUT_OFX4;
				output FSWDATA8 = CELL7.OUT_OFX3;
				output FSWDATA9 = CELL7.OUT_OFX2;
				output FSWRN = CELL8.OUT_F5;
				output HCLKCIB = CELL8.OUT_F6;
				input MPIRSTN = CELL6.IMUX_LSR0;
				output SMIADDR0 = CELL10.OUT_F7;
				output SMIADDR1 = CELL10.OUT_F6;
				output SMIADDR2 = CELL10.OUT_F5;
				output SMIADDR3 = CELL10.OUT_F4;
				output SMIADDR4 = CELL10.OUT_F3;
				output SMIADDR5 = CELL10.OUT_F2;
				output SMIADDR6 = CELL10.OUT_F1;
				output SMIADDR7 = CELL10.OUT_F0;
				output SMIADDR8 = CELL9.OUT_OFX6;
				output SMIADDR9 = CELL9.OUT_OFX5;
				output SMICLK = CELL10.OUT_Q0;
				output SMIRD = CELL10.OUT_Q1;
				input SMIRDATA0 = CELL11.IMUX_C2;
				input SMIRDATA1 = CELL11.IMUX_C1;
				input SMIRDATA10 = CELL11.IMUX_B0;
				input SMIRDATA11 = CELL11.IMUX_A7;
				input SMIRDATA12 = CELL11.IMUX_A6;
				input SMIRDATA13 = CELL11.IMUX_A5;
				input SMIRDATA14 = CELL11.IMUX_A4;
				input SMIRDATA15 = CELL11.IMUX_A3;
				input SMIRDATA16 = CELL11.IMUX_A2;
				input SMIRDATA17 = CELL11.IMUX_A1;
				input SMIRDATA18 = CELL11.IMUX_A0;
				input SMIRDATA19 = CELL10.IMUX_D3;
				input SMIRDATA2 = CELL11.IMUX_C0;
				input SMIRDATA20 = CELL10.IMUX_D2;
				input SMIRDATA21 = CELL10.IMUX_D1;
				input SMIRDATA22 = CELL10.IMUX_D0;
				input SMIRDATA23 = CELL10.IMUX_C7;
				input SMIRDATA24 = CELL10.IMUX_C6;
				input SMIRDATA25 = CELL10.IMUX_C5;
				input SMIRDATA26 = CELL10.IMUX_C4;
				input SMIRDATA27 = CELL10.IMUX_C3;
				input SMIRDATA28 = CELL10.IMUX_C2;
				input SMIRDATA29 = CELL10.IMUX_C1;
				input SMIRDATA3 = CELL11.IMUX_B7;
				input SMIRDATA30 = CELL10.IMUX_C0;
				input SMIRDATA31 = CELL10.IMUX_B7;
				input SMIRDATA32 = CELL10.IMUX_B6;
				input SMIRDATA33 = CELL10.IMUX_B5;
				input SMIRDATA34 = CELL10.IMUX_B4;
				input SMIRDATA35 = CELL10.IMUX_B3;
				input SMIRDATA36 = CELL10.IMUX_B2;
				input SMIRDATA37 = CELL10.IMUX_B1;
				input SMIRDATA38 = CELL10.IMUX_B0;
				input SMIRDATA39 = CELL10.IMUX_A7;
				input SMIRDATA4 = CELL11.IMUX_B6;
				input SMIRDATA40 = CELL10.IMUX_A6;
				input SMIRDATA41 = CELL10.IMUX_A5;
				input SMIRDATA42 = CELL10.IMUX_A4;
				input SMIRDATA43 = CELL10.IMUX_A3;
				input SMIRDATA44 = CELL10.IMUX_A2;
				input SMIRDATA45 = CELL10.IMUX_A1;
				input SMIRDATA46 = CELL10.IMUX_A0;
				input SMIRDATA47 = CELL9.IMUX_D3;
				input SMIRDATA48 = CELL9.IMUX_D2;
				input SMIRDATA49 = CELL9.IMUX_D1;
				input SMIRDATA5 = CELL11.IMUX_B5;
				input SMIRDATA50 = CELL9.IMUX_D0;
				input SMIRDATA51 = CELL9.IMUX_C7;
				input SMIRDATA52 = CELL9.IMUX_C6;
				input SMIRDATA53 = CELL9.IMUX_C5;
				input SMIRDATA54 = CELL9.IMUX_C4;
				input SMIRDATA55 = CELL9.IMUX_C3;
				input SMIRDATA56 = CELL9.IMUX_C2;
				input SMIRDATA57 = CELL9.IMUX_C1;
				input SMIRDATA58 = CELL9.IMUX_C0;
				input SMIRDATA59 = CELL9.IMUX_B7;
				input SMIRDATA6 = CELL11.IMUX_B4;
				input SMIRDATA60 = CELL9.IMUX_B6;
				input SMIRDATA61 = CELL9.IMUX_B5;
				input SMIRDATA62 = CELL9.IMUX_B4;
				input SMIRDATA63 = CELL9.IMUX_B3;
				input SMIRDATA7 = CELL11.IMUX_B3;
				input SMIRDATA8 = CELL11.IMUX_B2;
				input SMIRDATA9 = CELL11.IMUX_B1;
				output SMIRSTN = CELL10.OUT_Q2;
				output SMIWDATA = CELL10.OUT_Q3;
				output SMIWR = CELL10.OUT_Q4;
				output SYSBDEBUG0 = CELL11.OUT_Q5;
				output SYSBDEBUG1 = CELL11.OUT_Q4;
				output SYSBDEBUG10 = CELL11.OUT_F3;
				output SYSBDEBUG11 = CELL11.OUT_F2;
				output SYSBDEBUG12 = CELL11.OUT_F1;
				output SYSBDEBUG13 = CELL11.OUT_F0;
				output SYSBDEBUG14 = CELL10.OUT_OFX6;
				output SYSBDEBUG15 = CELL10.OUT_OFX5;
				output SYSBDEBUG16 = CELL10.OUT_OFX4;
				output SYSBDEBUG17 = CELL10.OUT_OFX3;
				output SYSBDEBUG18 = CELL10.OUT_OFX2;
				output SYSBDEBUG19 = CELL10.OUT_OFX1;
				output SYSBDEBUG2 = CELL11.OUT_Q3;
				output SYSBDEBUG20 = CELL10.OUT_OFX0;
				output SYSBDEBUG21 = CELL10.OUT_Q7;
				output SYSBDEBUG22 = CELL10.OUT_Q6;
				output SYSBDEBUG23 = CELL10.OUT_Q5;
				output SYSBDEBUG3 = CELL11.OUT_Q2;
				output SYSBDEBUG4 = CELL11.OUT_Q1;
				output SYSBDEBUG5 = CELL11.OUT_Q0;
				output SYSBDEBUG6 = CELL11.OUT_F7;
				output SYSBDEBUG7 = CELL11.OUT_F6;
				output SYSBDEBUG8 = CELL11.OUT_F5;
				output SYSBDEBUG9 = CELL11.OUT_F4;
				input SYSRSTN = CELL7.IMUX_LSR0;
				input USERIRQI = CELL11.IMUX_LSR0;
				output USERIRQO = CELL11.OUT_OFX1;
				input USRCLK = CELL6.IMUX_CLK0;
			}

			bel START {
				input STARTCLK = CELL7.IMUX_CLK0;
			}

			bel OSC {
				output CFGCLK = CELL4.OUT_F0;
			}

			bel JTAG {
				output JCE1 = CELL8.OUT_Q6;
				output JCE2 = CELL8.OUT_Q5;
				output JCE3 = CELL8.OUT_Q4;
				output JCE4 = CELL8.OUT_Q3;
				output JCE5 = CELL8.OUT_Q2;
				output JCE6 = CELL8.OUT_Q1;
				output JCE7 = CELL8.OUT_Q0;
				output JCE8 = CELL8.OUT_F7;
				output JRSTN = CELL8.OUT_Q7;
				output JRTI1 = CELL9.OUT_F0;
				output JRTI2 = CELL8.OUT_OFX6;
				output JRTI3 = CELL8.OUT_OFX5;
				output JRTI4 = CELL8.OUT_OFX4;
				output JRTI5 = CELL8.OUT_OFX3;
				output JRTI6 = CELL8.OUT_OFX2;
				output JRTI7 = CELL8.OUT_OFX1;
				output JRTI8 = CELL8.OUT_OFX0;
				output JSHIFT = CELL9.OUT_Q2;
				output JTCK = CELL9.OUT_Q3;
				output JTDI = CELL9.OUT_Q4;
				input JTDO1 = CELL9.IMUX_A7;
				input JTDO2 = CELL9.IMUX_A6;
				input JTDO3 = CELL9.IMUX_A5;
				input JTDO4 = CELL9.IMUX_A4;
				input JTDO5 = CELL9.IMUX_A3;
				input JTDO6 = CELL9.IMUX_A2;
				input JTDO7 = CELL9.IMUX_A1;
				input JTDO8 = CELL9.IMUX_A0;
				output JUPDATE = CELL9.OUT_Q5;
				output PSRCAP = CELL9.OUT_Q6;
				output PSRENABLE1 = CELL9.OUT_Q7;
				output PSRENABLE2 = CELL9.OUT_OFX0;
				output PSRENABLE3 = CELL9.OUT_OFX1;
				input PSROUT1 = CELL9.IMUX_B0;
				input PSROUT2 = CELL9.IMUX_B1;
				input PSROUT3 = CELL9.IMUX_B2;
				output PSRSFTN = CELL9.OUT_OFX2;
				output SCANENABLE1 = CELL9.OUT_Q0;
				output SCANENABLE2 = CELL9.OUT_F7;
				output SCANENABLE3 = CELL9.OUT_F6;
				output SCANENABLE4 = CELL9.OUT_F5;
				output SCANENABLE5 = CELL9.OUT_F4;
				output SCANENABLE6 = CELL9.OUT_F3;
				output SCANENABLE7 = CELL9.OUT_F2;
				output SCANENABLE8 = CELL9.OUT_F1;
				output SCANI = CELL9.OUT_Q1;
				output TCK = CELL11.OUT_Q6;
				output TDI = CELL11.OUT_Q7;
				input TDO = CELL11.IMUX_C4;
				output TMS = CELL11.OUT_OFX0;
				output TRESET = CELL9.OUT_OFX3;
			}

			bel RDBK {
				input FFRDCFG = CELL9.IMUX_LSR0;
				input FFRDCFGCLK = CELL9.IMUX_CLK0;
				output RDDATA = CELL9.OUT_OFX4;
			}

			bel GSR {
				input CLK = CELL12.IMUX_CLK1;
				input USR = CELL6.IMUX_D7;
			}

			// wire CELL4.IMUX_A0                  SYSBUS.DMARDDATA0
			// wire CELL4.IMUX_A1                  SYSBUS.DMARDDATA1
			// wire CELL4.IMUX_A2                  SYSBUS.DMARDDATA2
			// wire CELL4.IMUX_A3                  SYSBUS.DMARDDATA3
			// wire CELL4.IMUX_A4                  SYSBUS.DMARDDATA4
			// wire CELL4.IMUX_A5                  SYSBUS.DMARDDATA5
			// wire CELL4.IMUX_A6                  SYSBUS.DMARDDATA6
			// wire CELL4.IMUX_A7                  SYSBUS.DMARDDATA7
			// wire CELL4.IMUX_B0                  SYSBUS.DMARDDATA8
			// wire CELL4.IMUX_B1                  SYSBUS.DMARDDATA9
			// wire CELL4.IMUX_B2                  SYSBUS.DMARDDATA10
			// wire CELL4.IMUX_B3                  SYSBUS.DMARDDATA11
			// wire CELL4.IMUX_B4                  SYSBUS.DMARDDATA12
			// wire CELL4.IMUX_B5                  SYSBUS.DMARDDATA13
			// wire CELL4.IMUX_B6                  SYSBUS.DMARDDATA14
			// wire CELL4.IMUX_B7                  SYSBUS.DMARDDATA15
			// wire CELL4.IMUX_C0                  SYSBUS.DMARDDATA16
			// wire CELL4.IMUX_C1                  SYSBUS.DMARDDATA17
			// wire CELL4.IMUX_C2                  SYSBUS.DMARDDATA18
			// wire CELL4.IMUX_C3                  SYSBUS.DMARDDATA19
			// wire CELL4.IMUX_C4                  SYSBUS.DMARDDATA20
			// wire CELL4.IMUX_C5                  SYSBUS.DMARDDATA21
			// wire CELL4.IMUX_C6                  SYSBUS.DMARDDATA22
			// wire CELL4.IMUX_C7                  SYSBUS.DMARDDATA23
			// wire CELL4.IMUX_D0                  SYSBUS.DMARDDATA24
			// wire CELL4.IMUX_D1                  SYSBUS.DMARDDATA25
			// wire CELL4.IMUX_D2                  SYSBUS.DMARDDATA26
			// wire CELL4.IMUX_D3                  SYSBUS.DMARDDATA27
			// wire CELL4.IMUX_CLK0                SYSBUS.FMCLK
			// wire CELL4.IMUX_LSR0                SYSBUS.FMIRQ
			// wire CELL4.IMUX_LSR2                SYSBUS.FMRSTN
			// wire CELL4.OUT_F0                   OSC.CFGCLK
			// wire CELL4.OUT_F1                   SYSBUS.FMACK
			// wire CELL4.OUT_F2                   SYSBUS.FMERR
			// wire CELL4.OUT_F3                   SYSBUS.FMRDATA35
			// wire CELL4.OUT_F4                   SYSBUS.FMRDATA34
			// wire CELL4.OUT_F5                   SYSBUS.FMRDATA33
			// wire CELL4.OUT_F6                   SYSBUS.FMRDATA32
			// wire CELL4.OUT_F7                   SYSBUS.FMRDATA31
			// wire CELL4.OUT_Q0                   SYSBUS.FMRDATA30
			// wire CELL4.OUT_Q1                   SYSBUS.FMRDATA29
			// wire CELL4.OUT_Q2                   SYSBUS.FMRDATA28
			// wire CELL4.OUT_Q3                   SYSBUS.FMRDATA27
			// wire CELL4.OUT_Q4                   SYSBUS.FMRDATA26
			// wire CELL4.OUT_Q5                   SYSBUS.FMRDATA25
			// wire CELL4.OUT_Q6                   SYSBUS.FMRDATA24
			// wire CELL4.OUT_Q7                   SYSBUS.FMRDATA23
			// wire CELL4.OUT_OFX0                 SYSBUS.FMRDATA22
			// wire CELL4.OUT_OFX1                 SYSBUS.FMRDATA21
			// wire CELL4.OUT_OFX2                 SYSBUS.FMRDATA20
			// wire CELL4.OUT_OFX3                 SYSBUS.FMRDATA19
			// wire CELL4.OUT_OFX4                 SYSBUS.FMRDATA18
			// wire CELL4.OUT_OFX5                 SYSBUS.FMRDATA17
			// wire CELL4.OUT_OFX6                 SYSBUS.FMRDATA16
			// wire CELL5.IMUX_A0                  SYSBUS.DMARDDATA28
			// wire CELL5.IMUX_A1                  SYSBUS.DMARDDATA29
			// wire CELL5.IMUX_A2                  SYSBUS.DMARDDATA30
			// wire CELL5.IMUX_A3                  SYSBUS.DMARDDATA31
			// wire CELL5.IMUX_A4                  SYSBUS.DMARDPARITY0
			// wire CELL5.IMUX_A5                  SYSBUS.DMARDPARITY1
			// wire CELL5.IMUX_A6                  SYSBUS.DMARDPARITY2
			// wire CELL5.IMUX_A7                  SYSBUS.DMARDPARITY3
			// wire CELL5.IMUX_B0                  SYSBUS.DMARETRY
			// wire CELL5.IMUX_B1                  SYSBUS.DMATA
			// wire CELL5.IMUX_B2                  SYSBUS.DMATEA
			// wire CELL5.IMUX_B3                  SYSBUS.DMATRICTL
			// wire CELL5.IMUX_B4                  SYSBUS.DMATRIDATA
			// wire CELL5.IMUX_B5                  SYSBUS.FMADDR17
			// wire CELL5.IMUX_B6                  SYSBUS.FMADDR16
			// wire CELL5.IMUX_B7                  SYSBUS.FMADDR15
			// wire CELL5.IMUX_C0                  SYSBUS.FMADDR14
			// wire CELL5.IMUX_C1                  SYSBUS.FMADDR13
			// wire CELL5.IMUX_C2                  SYSBUS.FMADDR12
			// wire CELL5.IMUX_C3                  SYSBUS.FMADDR11
			// wire CELL5.IMUX_C4                  SYSBUS.FMADDR10
			// wire CELL5.IMUX_C5                  SYSBUS.FMADDR9
			// wire CELL5.IMUX_C6                  SYSBUS.FMADDR8
			// wire CELL5.IMUX_C7                  SYSBUS.FMADDR7
			// wire CELL5.IMUX_D0                  SYSBUS.FMADDR6
			// wire CELL5.IMUX_D1                  SYSBUS.FMADDR5
			// wire CELL5.IMUX_D2                  SYSBUS.FMADDR4
			// wire CELL5.IMUX_D3                  SYSBUS.FMADDR3
			// wire CELL5.IMUX_CLK0                SYSBUS.FSCLK
			// wire CELL5.IMUX_LSR0                SYSBUS.FSIRQ
			// wire CELL5.IMUX_LSR2                SYSBUS.FSRSTN
			// wire CELL5.OUT_F0                   SYSBUS.FMRDATA15
			// wire CELL5.OUT_F1                   SYSBUS.FMRDATA14
			// wire CELL5.OUT_F2                   SYSBUS.FMRDATA13
			// wire CELL5.OUT_F3                   SYSBUS.FMRDATA12
			// wire CELL5.OUT_F4                   SYSBUS.FMRDATA11
			// wire CELL5.OUT_F5                   SYSBUS.FMRDATA10
			// wire CELL5.OUT_F6                   SYSBUS.FMRDATA9
			// wire CELL5.OUT_F7                   SYSBUS.FMRDATA8
			// wire CELL5.OUT_Q0                   SYSBUS.FMRDATA7
			// wire CELL5.OUT_Q1                   SYSBUS.FMRDATA6
			// wire CELL5.OUT_Q2                   SYSBUS.FMRDATA5
			// wire CELL5.OUT_Q3                   SYSBUS.FMRDATA4
			// wire CELL5.OUT_Q4                   SYSBUS.FMRDATA3
			// wire CELL5.OUT_Q5                   SYSBUS.FMRDATA2
			// wire CELL5.OUT_Q6                   SYSBUS.FMRDATA1
			// wire CELL5.OUT_Q7                   SYSBUS.FMRDATA0
			// wire CELL5.OUT_OFX0                 SYSBUS.FMRETRY
			// wire CELL5.OUT_OFX1                 SYSBUS.FSADDR17
			// wire CELL5.OUT_OFX2                 SYSBUS.FSADDR16
			// wire CELL5.OUT_OFX3                 SYSBUS.FSADDR15
			// wire CELL5.OUT_OFX4                 SYSBUS.FSADDR14
			// wire CELL5.OUT_OFX5                 SYSBUS.FSADDR13
			// wire CELL5.OUT_OFX6                 SYSBUS.FSADDR12
			// wire CELL6.IMUX_A0                  SYSBUS.FMADDR2
			// wire CELL6.IMUX_A1                  SYSBUS.FMADDR1
			// wire CELL6.IMUX_A2                  SYSBUS.FMADDR0
			// wire CELL6.IMUX_A3                  SYSBUS.FMBURST
			// wire CELL6.IMUX_A4                  SYSBUS.FMLOCK
			// wire CELL6.IMUX_A5                  SYSBUS.FMRDY
			// wire CELL6.IMUX_A6                  SYSBUS.FMSIZE1
			// wire CELL6.IMUX_A7                  SYSBUS.FMSIZE0
			// wire CELL6.IMUX_B0                  SYSBUS.FMWDATA35
			// wire CELL6.IMUX_B1                  SYSBUS.FMWDATA34
			// wire CELL6.IMUX_B2                  SYSBUS.FMWDATA33
			// wire CELL6.IMUX_B3                  SYSBUS.FMWDATA32
			// wire CELL6.IMUX_B4                  SYSBUS.FMWDATA31
			// wire CELL6.IMUX_B5                  SYSBUS.FMWDATA30
			// wire CELL6.IMUX_B6                  SYSBUS.FMWDATA29
			// wire CELL6.IMUX_B7                  SYSBUS.FMWDATA28
			// wire CELL6.IMUX_C0                  SYSBUS.FMWDATA27
			// wire CELL6.IMUX_C1                  SYSBUS.FMWDATA26
			// wire CELL6.IMUX_C2                  SYSBUS.FMWDATA25
			// wire CELL6.IMUX_C3                  SYSBUS.FMWDATA24
			// wire CELL6.IMUX_C4                  SYSBUS.FMWDATA23
			// wire CELL6.IMUX_C5                  SYSBUS.FMWDATA22
			// wire CELL6.IMUX_C6                  SYSBUS.FMWDATA21
			// wire CELL6.IMUX_C7                  SYSBUS.FMWDATA20
			// wire CELL6.IMUX_D0                  SYSBUS.FMWDATA19
			// wire CELL6.IMUX_D1                  SYSBUS.FMWDATA18
			// wire CELL6.IMUX_D2                  SYSBUS.FMWDATA17
			// wire CELL6.IMUX_D3                  SYSBUS.FMWDATA16
			// wire CELL6.IMUX_D7                  GSR.USR
			// wire CELL6.IMUX_CLK0                SYSBUS.USRCLK
			// wire CELL6.IMUX_LSR0                SYSBUS.MPIRSTN
			// wire CELL6.OUT_F0                   SYSBUS.FSADDR11
			// wire CELL6.OUT_F1                   SYSBUS.FSADDR10
			// wire CELL6.OUT_F2                   SYSBUS.FSADDR9
			// wire CELL6.OUT_F3                   SYSBUS.FSADDR8
			// wire CELL6.OUT_F4                   SYSBUS.FSADDR7
			// wire CELL6.OUT_F5                   SYSBUS.FSADDR6
			// wire CELL6.OUT_F6                   SYSBUS.FSADDR5
			// wire CELL6.OUT_F7                   SYSBUS.FSADDR4
			// wire CELL6.OUT_Q0                   SYSBUS.FSADDR3
			// wire CELL6.OUT_Q1                   SYSBUS.FSADDR2
			// wire CELL6.OUT_Q2                   SYSBUS.FSADDR1
			// wire CELL6.OUT_Q3                   SYSBUS.FSADDR0
			// wire CELL6.OUT_Q4                   SYSBUS.FSRDY
			// wire CELL6.OUT_Q5                   SYSBUS.FSSIZE1
			// wire CELL6.OUT_Q6                   SYSBUS.FSSIZE0
			// wire CELL6.OUT_Q7                   SYSBUS.FSWDATA35
			// wire CELL6.OUT_OFX0                 SYSBUS.FSWDATA34
			// wire CELL6.OUT_OFX1                 SYSBUS.FSWDATA33
			// wire CELL6.OUT_OFX2                 SYSBUS.FSWDATA32
			// wire CELL6.OUT_OFX3                 SYSBUS.FSWDATA31
			// wire CELL6.OUT_OFX4                 SYSBUS.FSWDATA30
			// wire CELL6.OUT_OFX5                 SYSBUS.FSWDATA29
			// wire CELL6.OUT_OFX6                 SYSBUS.FSWDATA28
			// wire CELL7.IMUX_A0                  SYSBUS.FMWDATA15
			// wire CELL7.IMUX_A1                  SYSBUS.FMWDATA14
			// wire CELL7.IMUX_A2                  SYSBUS.FMWDATA13
			// wire CELL7.IMUX_A3                  SYSBUS.FMWDATA12
			// wire CELL7.IMUX_A4                  SYSBUS.FMWDATA11
			// wire CELL7.IMUX_A5                  SYSBUS.FMWDATA10
			// wire CELL7.IMUX_A6                  SYSBUS.FMWDATA9
			// wire CELL7.IMUX_A7                  SYSBUS.FMWDATA8
			// wire CELL7.IMUX_B0                  SYSBUS.FMWDATA7
			// wire CELL7.IMUX_B1                  SYSBUS.FMWDATA6
			// wire CELL7.IMUX_B2                  SYSBUS.FMWDATA5
			// wire CELL7.IMUX_B3                  SYSBUS.FMWDATA4
			// wire CELL7.IMUX_B4                  SYSBUS.FMWDATA3
			// wire CELL7.IMUX_B5                  SYSBUS.FMWDATA2
			// wire CELL7.IMUX_B6                  SYSBUS.FMWDATA1
			// wire CELL7.IMUX_B7                  SYSBUS.FMWDATA0
			// wire CELL7.IMUX_C0                  SYSBUS.FMWRN
			// wire CELL7.IMUX_C1                  SYSBUS.FSACK
			// wire CELL7.IMUX_C2                  SYSBUS.FSERR
			// wire CELL7.IMUX_C3                  SYSBUS.FSRDATA35
			// wire CELL7.IMUX_C4                  SYSBUS.FSRDATA34
			// wire CELL7.IMUX_C5                  SYSBUS.FSRDATA33
			// wire CELL7.IMUX_C6                  SYSBUS.FSRDATA32
			// wire CELL7.IMUX_C7                  SYSBUS.FSRDATA31
			// wire CELL7.IMUX_D0                  SYSBUS.FSRDATA30
			// wire CELL7.IMUX_D1                  SYSBUS.FSRDATA29
			// wire CELL7.IMUX_D2                  SYSBUS.FSRDATA28
			// wire CELL7.IMUX_D3                  SYSBUS.FSRDATA27
			// wire CELL7.IMUX_CLK0                START.STARTCLK
			// wire CELL7.IMUX_LSR0                SYSBUS.SYSRSTN
			// wire CELL7.OUT_F0                   SYSBUS.FSWDATA27
			// wire CELL7.OUT_F1                   SYSBUS.FSWDATA26
			// wire CELL7.OUT_F2                   SYSBUS.FSWDATA25
			// wire CELL7.OUT_F3                   SYSBUS.FSWDATA24
			// wire CELL7.OUT_F4                   SYSBUS.FSWDATA23
			// wire CELL7.OUT_F5                   SYSBUS.FSWDATA22
			// wire CELL7.OUT_F6                   SYSBUS.FSWDATA21
			// wire CELL7.OUT_F7                   SYSBUS.FSWDATA20
			// wire CELL7.OUT_Q0                   SYSBUS.FSWDATA19
			// wire CELL7.OUT_Q1                   SYSBUS.FSWDATA18
			// wire CELL7.OUT_Q2                   SYSBUS.FSWDATA17
			// wire CELL7.OUT_Q3                   SYSBUS.FSWDATA16
			// wire CELL7.OUT_Q4                   SYSBUS.FSWDATA15
			// wire CELL7.OUT_Q5                   SYSBUS.FSWDATA14
			// wire CELL7.OUT_Q6                   SYSBUS.FSWDATA13
			// wire CELL7.OUT_Q7                   SYSBUS.FSWDATA12
			// wire CELL7.OUT_OFX0                 SYSBUS.FSWDATA11
			// wire CELL7.OUT_OFX1                 SYSBUS.FSWDATA10
			// wire CELL7.OUT_OFX2                 SYSBUS.FSWDATA9
			// wire CELL7.OUT_OFX3                 SYSBUS.FSWDATA8
			// wire CELL7.OUT_OFX4                 SYSBUS.FSWDATA7
			// wire CELL7.OUT_OFX5                 SYSBUS.FSWDATA6
			// wire CELL7.OUT_OFX6                 SYSBUS.FSWDATA5
			// wire CELL8.IMUX_A0                  SYSBUS.FSRDATA26
			// wire CELL8.IMUX_A1                  SYSBUS.FSRDATA25
			// wire CELL8.IMUX_A2                  SYSBUS.FSRDATA24
			// wire CELL8.IMUX_A3                  SYSBUS.FSRDATA23
			// wire CELL8.IMUX_A4                  SYSBUS.FSRDATA22
			// wire CELL8.IMUX_A5                  SYSBUS.FSRDATA21
			// wire CELL8.IMUX_A6                  SYSBUS.FSRDATA20
			// wire CELL8.IMUX_A7                  SYSBUS.FSRDATA19
			// wire CELL8.IMUX_B0                  SYSBUS.FSRDATA18
			// wire CELL8.IMUX_B1                  SYSBUS.FSRDATA17
			// wire CELL8.IMUX_B2                  SYSBUS.FSRDATA16
			// wire CELL8.IMUX_B3                  SYSBUS.FSRDATA15
			// wire CELL8.IMUX_B4                  SYSBUS.FSRDATA14
			// wire CELL8.IMUX_B5                  SYSBUS.FSRDATA13
			// wire CELL8.IMUX_B6                  SYSBUS.FSRDATA12
			// wire CELL8.IMUX_B7                  SYSBUS.FSRDATA11
			// wire CELL8.IMUX_C0                  SYSBUS.FSRDATA10
			// wire CELL8.IMUX_C1                  SYSBUS.FSRDATA9
			// wire CELL8.IMUX_C2                  SYSBUS.FSRDATA8
			// wire CELL8.IMUX_C3                  SYSBUS.FSRDATA7
			// wire CELL8.IMUX_C4                  SYSBUS.FSRDATA6
			// wire CELL8.IMUX_C5                  SYSBUS.FSRDATA5
			// wire CELL8.IMUX_C6                  SYSBUS.FSRDATA4
			// wire CELL8.IMUX_C7                  SYSBUS.FSRDATA3
			// wire CELL8.IMUX_D0                  SYSBUS.FSRDATA2
			// wire CELL8.IMUX_D1                  SYSBUS.FSRDATA1
			// wire CELL8.IMUX_D2                  SYSBUS.FSRDATA0
			// wire CELL8.IMUX_D3                  SYSBUS.FSRETRY
			// wire CELL8.OUT_F0                   SYSBUS.FSWDATA4
			// wire CELL8.OUT_F1                   SYSBUS.FSWDATA3
			// wire CELL8.OUT_F2                   SYSBUS.FSWDATA2
			// wire CELL8.OUT_F3                   SYSBUS.FSWDATA1
			// wire CELL8.OUT_F4                   SYSBUS.FSWDATA0
			// wire CELL8.OUT_F5                   SYSBUS.FSWRN
			// wire CELL8.OUT_F6                   SYSBUS.HCLKCIB
			// wire CELL8.OUT_F7                   JTAG.JCE8
			// wire CELL8.OUT_Q0                   JTAG.JCE7
			// wire CELL8.OUT_Q1                   JTAG.JCE6
			// wire CELL8.OUT_Q2                   JTAG.JCE5
			// wire CELL8.OUT_Q3                   JTAG.JCE4
			// wire CELL8.OUT_Q4                   JTAG.JCE3
			// wire CELL8.OUT_Q5                   JTAG.JCE2
			// wire CELL8.OUT_Q6                   JTAG.JCE1
			// wire CELL8.OUT_Q7                   JTAG.JRSTN
			// wire CELL8.OUT_OFX0                 JTAG.JRTI8
			// wire CELL8.OUT_OFX1                 JTAG.JRTI7
			// wire CELL8.OUT_OFX2                 JTAG.JRTI6
			// wire CELL8.OUT_OFX3                 JTAG.JRTI5
			// wire CELL8.OUT_OFX4                 JTAG.JRTI4
			// wire CELL8.OUT_OFX5                 JTAG.JRTI3
			// wire CELL8.OUT_OFX6                 JTAG.JRTI2
			// wire CELL9.IMUX_A0                  JTAG.JTDO8
			// wire CELL9.IMUX_A1                  JTAG.JTDO7
			// wire CELL9.IMUX_A2                  JTAG.JTDO6
			// wire CELL9.IMUX_A3                  JTAG.JTDO5
			// wire CELL9.IMUX_A4                  JTAG.JTDO4
			// wire CELL9.IMUX_A5                  JTAG.JTDO3
			// wire CELL9.IMUX_A6                  JTAG.JTDO2
			// wire CELL9.IMUX_A7                  JTAG.JTDO1
			// wire CELL9.IMUX_B0                  JTAG.PSROUT1
			// wire CELL9.IMUX_B1                  JTAG.PSROUT2
			// wire CELL9.IMUX_B2                  JTAG.PSROUT3
			// wire CELL9.IMUX_B3                  SYSBUS.SMIRDATA63
			// wire CELL9.IMUX_B4                  SYSBUS.SMIRDATA62
			// wire CELL9.IMUX_B5                  SYSBUS.SMIRDATA61
			// wire CELL9.IMUX_B6                  SYSBUS.SMIRDATA60
			// wire CELL9.IMUX_B7                  SYSBUS.SMIRDATA59
			// wire CELL9.IMUX_C0                  SYSBUS.SMIRDATA58
			// wire CELL9.IMUX_C1                  SYSBUS.SMIRDATA57
			// wire CELL9.IMUX_C2                  SYSBUS.SMIRDATA56
			// wire CELL9.IMUX_C3                  SYSBUS.SMIRDATA55
			// wire CELL9.IMUX_C4                  SYSBUS.SMIRDATA54
			// wire CELL9.IMUX_C5                  SYSBUS.SMIRDATA53
			// wire CELL9.IMUX_C6                  SYSBUS.SMIRDATA52
			// wire CELL9.IMUX_C7                  SYSBUS.SMIRDATA51
			// wire CELL9.IMUX_D0                  SYSBUS.SMIRDATA50
			// wire CELL9.IMUX_D1                  SYSBUS.SMIRDATA49
			// wire CELL9.IMUX_D2                  SYSBUS.SMIRDATA48
			// wire CELL9.IMUX_D3                  SYSBUS.SMIRDATA47
			// wire CELL9.IMUX_CLK0                RDBK.FFRDCFGCLK
			// wire CELL9.IMUX_LSR0                RDBK.FFRDCFG
			// wire CELL9.OUT_F0                   JTAG.JRTI1
			// wire CELL9.OUT_F1                   JTAG.SCANENABLE8
			// wire CELL9.OUT_F2                   JTAG.SCANENABLE7
			// wire CELL9.OUT_F3                   JTAG.SCANENABLE6
			// wire CELL9.OUT_F4                   JTAG.SCANENABLE5
			// wire CELL9.OUT_F5                   JTAG.SCANENABLE4
			// wire CELL9.OUT_F6                   JTAG.SCANENABLE3
			// wire CELL9.OUT_F7                   JTAG.SCANENABLE2
			// wire CELL9.OUT_Q0                   JTAG.SCANENABLE1
			// wire CELL9.OUT_Q1                   JTAG.SCANI
			// wire CELL9.OUT_Q2                   JTAG.JSHIFT
			// wire CELL9.OUT_Q3                   JTAG.JTCK
			// wire CELL9.OUT_Q4                   JTAG.JTDI
			// wire CELL9.OUT_Q5                   JTAG.JUPDATE
			// wire CELL9.OUT_Q6                   JTAG.PSRCAP
			// wire CELL9.OUT_Q7                   JTAG.PSRENABLE1
			// wire CELL9.OUT_OFX0                 JTAG.PSRENABLE2
			// wire CELL9.OUT_OFX1                 JTAG.PSRENABLE3
			// wire CELL9.OUT_OFX2                 JTAG.PSRSFTN
			// wire CELL9.OUT_OFX3                 JTAG.TRESET
			// wire CELL9.OUT_OFX4                 RDBK.RDDATA
			// wire CELL9.OUT_OFX5                 SYSBUS.SMIADDR9
			// wire CELL9.OUT_OFX6                 SYSBUS.SMIADDR8
			// wire CELL10.IMUX_A0                 SYSBUS.SMIRDATA46
			// wire CELL10.IMUX_A1                 SYSBUS.SMIRDATA45
			// wire CELL10.IMUX_A2                 SYSBUS.SMIRDATA44
			// wire CELL10.IMUX_A3                 SYSBUS.SMIRDATA43
			// wire CELL10.IMUX_A4                 SYSBUS.SMIRDATA42
			// wire CELL10.IMUX_A5                 SYSBUS.SMIRDATA41
			// wire CELL10.IMUX_A6                 SYSBUS.SMIRDATA40
			// wire CELL10.IMUX_A7                 SYSBUS.SMIRDATA39
			// wire CELL10.IMUX_B0                 SYSBUS.SMIRDATA38
			// wire CELL10.IMUX_B1                 SYSBUS.SMIRDATA37
			// wire CELL10.IMUX_B2                 SYSBUS.SMIRDATA36
			// wire CELL10.IMUX_B3                 SYSBUS.SMIRDATA35
			// wire CELL10.IMUX_B4                 SYSBUS.SMIRDATA34
			// wire CELL10.IMUX_B5                 SYSBUS.SMIRDATA33
			// wire CELL10.IMUX_B6                 SYSBUS.SMIRDATA32
			// wire CELL10.IMUX_B7                 SYSBUS.SMIRDATA31
			// wire CELL10.IMUX_C0                 SYSBUS.SMIRDATA30
			// wire CELL10.IMUX_C1                 SYSBUS.SMIRDATA29
			// wire CELL10.IMUX_C2                 SYSBUS.SMIRDATA28
			// wire CELL10.IMUX_C3                 SYSBUS.SMIRDATA27
			// wire CELL10.IMUX_C4                 SYSBUS.SMIRDATA26
			// wire CELL10.IMUX_C5                 SYSBUS.SMIRDATA25
			// wire CELL10.IMUX_C6                 SYSBUS.SMIRDATA24
			// wire CELL10.IMUX_C7                 SYSBUS.SMIRDATA23
			// wire CELL10.IMUX_D0                 SYSBUS.SMIRDATA22
			// wire CELL10.IMUX_D1                 SYSBUS.SMIRDATA21
			// wire CELL10.IMUX_D2                 SYSBUS.SMIRDATA20
			// wire CELL10.IMUX_D3                 SYSBUS.SMIRDATA19
			// wire CELL10.OUT_F0                  SYSBUS.SMIADDR7
			// wire CELL10.OUT_F1                  SYSBUS.SMIADDR6
			// wire CELL10.OUT_F2                  SYSBUS.SMIADDR5
			// wire CELL10.OUT_F3                  SYSBUS.SMIADDR4
			// wire CELL10.OUT_F4                  SYSBUS.SMIADDR3
			// wire CELL10.OUT_F5                  SYSBUS.SMIADDR2
			// wire CELL10.OUT_F6                  SYSBUS.SMIADDR1
			// wire CELL10.OUT_F7                  SYSBUS.SMIADDR0
			// wire CELL10.OUT_Q0                  SYSBUS.SMICLK
			// wire CELL10.OUT_Q1                  SYSBUS.SMIRD
			// wire CELL10.OUT_Q2                  SYSBUS.SMIRSTN
			// wire CELL10.OUT_Q3                  SYSBUS.SMIWDATA
			// wire CELL10.OUT_Q4                  SYSBUS.SMIWR
			// wire CELL10.OUT_Q5                  SYSBUS.SYSBDEBUG23
			// wire CELL10.OUT_Q6                  SYSBUS.SYSBDEBUG22
			// wire CELL10.OUT_Q7                  SYSBUS.SYSBDEBUG21
			// wire CELL10.OUT_OFX0                SYSBUS.SYSBDEBUG20
			// wire CELL10.OUT_OFX1                SYSBUS.SYSBDEBUG19
			// wire CELL10.OUT_OFX2                SYSBUS.SYSBDEBUG18
			// wire CELL10.OUT_OFX3                SYSBUS.SYSBDEBUG17
			// wire CELL10.OUT_OFX4                SYSBUS.SYSBDEBUG16
			// wire CELL10.OUT_OFX5                SYSBUS.SYSBDEBUG15
			// wire CELL10.OUT_OFX6                SYSBUS.SYSBDEBUG14
			// wire CELL11.IMUX_A0                 SYSBUS.SMIRDATA18
			// wire CELL11.IMUX_A1                 SYSBUS.SMIRDATA17
			// wire CELL11.IMUX_A2                 SYSBUS.SMIRDATA16
			// wire CELL11.IMUX_A3                 SYSBUS.SMIRDATA15
			// wire CELL11.IMUX_A4                 SYSBUS.SMIRDATA14
			// wire CELL11.IMUX_A5                 SYSBUS.SMIRDATA13
			// wire CELL11.IMUX_A6                 SYSBUS.SMIRDATA12
			// wire CELL11.IMUX_A7                 SYSBUS.SMIRDATA11
			// wire CELL11.IMUX_B0                 SYSBUS.SMIRDATA10
			// wire CELL11.IMUX_B1                 SYSBUS.SMIRDATA9
			// wire CELL11.IMUX_B2                 SYSBUS.SMIRDATA8
			// wire CELL11.IMUX_B3                 SYSBUS.SMIRDATA7
			// wire CELL11.IMUX_B4                 SYSBUS.SMIRDATA6
			// wire CELL11.IMUX_B5                 SYSBUS.SMIRDATA5
			// wire CELL11.IMUX_B6                 SYSBUS.SMIRDATA4
			// wire CELL11.IMUX_B7                 SYSBUS.SMIRDATA3
			// wire CELL11.IMUX_C0                 SYSBUS.SMIRDATA2
			// wire CELL11.IMUX_C1                 SYSBUS.SMIRDATA1
			// wire CELL11.IMUX_C2                 SYSBUS.SMIRDATA0
			// wire CELL11.IMUX_C4                 JTAG.TDO
			// wire CELL11.IMUX_CLK0               SERDES_CENTER.FFC_CK_CORE_TX
			// wire CELL11.IMUX_LSR0               SYSBUS.USERIRQI
			// wire CELL11.OUT_F0                  SYSBUS.SYSBDEBUG13
			// wire CELL11.OUT_F1                  SYSBUS.SYSBDEBUG12
			// wire CELL11.OUT_F2                  SYSBUS.SYSBDEBUG11
			// wire CELL11.OUT_F3                  SYSBUS.SYSBDEBUG10
			// wire CELL11.OUT_F4                  SYSBUS.SYSBDEBUG9
			// wire CELL11.OUT_F5                  SYSBUS.SYSBDEBUG8
			// wire CELL11.OUT_F6                  SYSBUS.SYSBDEBUG7
			// wire CELL11.OUT_F7                  SYSBUS.SYSBDEBUG6
			// wire CELL11.OUT_Q0                  SYSBUS.SYSBDEBUG5
			// wire CELL11.OUT_Q1                  SYSBUS.SYSBDEBUG4
			// wire CELL11.OUT_Q2                  SYSBUS.SYSBDEBUG3
			// wire CELL11.OUT_Q3                  SYSBUS.SYSBDEBUG2
			// wire CELL11.OUT_Q4                  SYSBUS.SYSBDEBUG1
			// wire CELL11.OUT_Q5                  SYSBUS.SYSBDEBUG0
			// wire CELL11.OUT_Q6                  JTAG.TCK
			// wire CELL11.OUT_Q7                  JTAG.TDI
			// wire CELL11.OUT_OFX0                JTAG.TMS
			// wire CELL11.OUT_OFX1                SYSBUS.USERIRQO
			// wire CELL12.IMUX_CLK1               GSR.CLK
		}

		tile_class IO_INT_W {
			cell CELL0;

			switchbox IO_INT {
				mux OUT_F0 = OUT_IO22 | IO_W30_8 | IO_E30_8;
				mux OUT_F1 = OUT_IO20 | IO_W28_8 | IO_E28_8;
				mux OUT_F2 = OUT_IO2 | IO_W7_8 | IO_E7_8;
				mux OUT_F3 = OUT_IO13 | IO_W21_8 | IO_E21_8;
				mux OUT_F4 = OUT_IO1 | IO_W4_8 | IO_E4_8;
				mux OUT_F5 = OUT_IO9 | IO_W17_8 | IO_E17_8;
				mux OUT_F6 = OUT_IO6 | IO_W14_8 | IO_E14_8;
				mux OUT_F7 = OUT_IO4 | IO_W12_8 | IO_E12_8;
				mux OUT_Q0 = OUT_IO21 | IO_W29_8 | IO_E29_8;
				mux OUT_Q1 = OUT_IO19 | IO_W27_8 | IO_E27_8;
				mux OUT_Q2 = OUT_IO16 | IO_W24_8 | IO_E24_8;
				mux OUT_Q3 = OUT_IO15 | IO_W23_8 | IO_E23_8;
				mux OUT_Q4 = OUT_IO11 | IO_W19_8 | IO_E19_8;
				mux OUT_Q5 = OUT_IO10 | IO_W18_8 | IO_E18_8;
				mux OUT_Q6 = OUT_IO5 | IO_W13_8 | IO_E13_8;
				mux OUT_Q7 = OUT_IO0 | IO_W0_8 | IO_E0_8;
				mux OUT_OFX0 = OUT_IO23 | IO_W31_8 | IO_E31_8;
				mux OUT_OFX1 = OUT_IO18 | IO_W26_8 | IO_E26_8;
				mux OUT_OFX2 = OUT_IO17 | IO_W25_8 | IO_E25_8;
				mux OUT_OFX3 = OUT_IO14 | IO_W22_8 | IO_E22_8;
				mux OUT_OFX4 = OUT_IO12 | IO_W20_8 | IO_E20_8;
				mux OUT_OFX5 = OUT_IO8 | IO_W16_8 | IO_E16_8;
				mux OUT_OFX6 = OUT_IO7 | IO_W15_8 | IO_E15_8;
				mux OUT_OFX7 = OUT_IO3 | IO_W11_8 | IO_E11_8;
				mux IMUX_IO0 = IMUX_B7 | IO_W0_8 | IO_E0_8;
				mux IMUX_IO1 = IMUX_D7 | IO_W1_8 | IO_E1_8;
				mux IMUX_IO2 = IMUX_D6 | IO_W2_8 | IO_E2_8;
				mux IMUX_IO3 = IMUX_B5 | IO_W3_8 | IO_E3_8;
				mux IMUX_IO4 = IMUX_C4 | IO_W4_8 | IO_E4_8;
				mux IMUX_IO5 = IMUX_A4 | IO_W5_8 | IO_E5_8;
				mux IMUX_IO6 = IMUX_D3 | IO_W6_8 | IO_E6_8;
				mux IMUX_IO7 = IMUX_C2 | IO_W7_8 | IO_E7_8;
				mux IMUX_IO9 = IMUX_D1 | IO_W9_8 | IO_E9_8;
				mux IMUX_IO10 = IMUX_B0 | IO_W10_8 | IO_E10_8;
				mux IMUX_IO11 = IMUX_A7 | IO_W11_8 | IO_E11_8;
				mux IMUX_IO12 = IMUX_C7 | IO_W12_8 | IO_E12_8;
				mux IMUX_IO15 = IMUX_A6 | IO_W15_8 | IO_E15_8;
				mux IMUX_IO19 = IMUX_D4 | IO_W19_8 | IO_E19_8;
				mux IMUX_IO20 = IMUX_B4 | IO_W20_8 | IO_E20_8;
				mux IMUX_IO22 = IMUX_B3 | IO_W22_8 | IO_E22_8;
				mux IMUX_IO23 = IMUX_C3 | IO_W23_8 | IO_E23_8;
				mux IMUX_IO25 = IMUX_B2 | IO_W25_8 | IO_E25_8;
				mux IMUX_IO27 = IMUX_B1 | IO_W27_8 | IO_E27_8;
				mux IMUX_IO30 = IMUX_C0 | IO_W30_8 | IO_E30_8;
				mux IMUX_IO31 = IMUX_A0 | IO_W31_8 | IO_E31_8;
				mux IO_W0_0 = IMUX_D2 | OUT_IO16 | IO_W24_8;
				mux IO_W1_0 = IMUX_B2 | OUT_IO17 | IO_W25_8;
				mux IO_W2_0 = IMUX_A2 | OUT_IO18 | IO_W26_8;
				mux IO_W3_0 = IMUX_B1 | OUT_IO19 | IO_W27_8;
				mux IO_W4_0 = IMUX_C1 | OUT_IO20 | IO_W28_8;
				mux IO_W5_0 = IMUX_D0 | OUT_IO21 | IO_W29_8;
				mux IO_W6_0 = IMUX_C0 | OUT_IO22 | IO_W30_8;
				mux IO_W7_0 = IMUX_A0 | OUT_IO23 | IO_W31_8;
				mux IO_W8_0 = IMUX_A5 | OUT_IO8 | IO_W16_8;
				mux IO_W9_0 = IMUX_C5 | OUT_IO9 | IO_W17_8;
				mux IO_W10_0 = IMUX_D5 | OUT_IO10 | IO_W18_8;
				mux IO_W11_0 = IMUX_D4 | OUT_IO11 | IO_W19_8;
				mux IO_W12_0 = IMUX_B4 | OUT_IO12 | IO_W20_8;
				mux IO_W13_0 = IMUX_A3 | OUT_IO13 | IO_W21_8;
				mux IO_W14_0 = IMUX_B3 | OUT_IO14 | IO_W22_8;
				mux IO_W15_0 = IMUX_C3 | OUT_IO15 | IO_W23_8;
				mux IO_W16_0 = IMUX_B7 | OUT_IO0 | IO_W0_8;
				mux IO_W17_0 = IMUX_D7 | IO_W1_8;
				mux IO_W18_0 = IMUX_D6 | IO_W2_8;
				mux IO_W19_0 = IMUX_B5 | IO_W3_8;
				mux IO_W20_0 = IMUX_C4 | OUT_IO1 | IO_W4_8;
				mux IO_W21_0 = IMUX_A4 | IO_W5_8;
				mux IO_W22_0 = IMUX_D3 | IO_W6_8;
				mux IO_W23_0 = IMUX_C2 | OUT_IO2 | IO_W7_8;
				mux IO_W24_0 = IMUX_A1 | IO_W8_8;
				mux IO_W25_0 = IMUX_D1 | IO_W9_8;
				mux IO_W26_0 = IMUX_B0 | IO_W10_8;
				mux IO_W27_0 = IMUX_A7 | OUT_IO3 | IO_W11_8;
				mux IO_W28_0 = IMUX_C7 | OUT_IO4 | IO_W12_8;
				mux IO_W29_0 = IMUX_C6 | OUT_IO5 | IO_W13_8;
				mux IO_W30_0 = IMUX_B6 | OUT_IO6 | IO_W14_8;
				mux IO_W31_0 = IMUX_A6 | OUT_IO7 | IO_W15_8;
				mux IO_E0_0 = IMUX_D2 | OUT_IO16 | IO_E24_8;
				mux IO_E1_0 = IMUX_B2 | OUT_IO17 | IO_E25_8;
				mux IO_E2_0 = IMUX_A2 | OUT_IO18 | IO_E26_8;
				mux IO_E3_0 = IMUX_B1 | OUT_IO19 | IO_E27_8;
				mux IO_E4_0 = IMUX_C1 | OUT_IO20 | IO_E28_8;
				mux IO_E5_0 = IMUX_D0 | OUT_IO21 | IO_E29_8;
				mux IO_E6_0 = IMUX_C0 | OUT_IO22 | IO_E30_8;
				mux IO_E7_0 = IMUX_A0 | OUT_IO23 | IO_E31_8;
				mux IO_E8_0 = IMUX_A5 | OUT_IO8 | IO_E16_8;
				mux IO_E9_0 = IMUX_C5 | OUT_IO9 | IO_E17_8;
				mux IO_E10_0 = IMUX_D5 | OUT_IO10 | IO_E18_8;
				mux IO_E11_0 = IMUX_D4 | OUT_IO11 | IO_E19_8;
				mux IO_E12_0 = IMUX_B4 | OUT_IO12 | IO_E20_8;
				mux IO_E13_0 = IMUX_A3 | OUT_IO13 | IO_E21_8;
				mux IO_E14_0 = IMUX_B3 | OUT_IO14 | IO_E22_8;
				mux IO_E15_0 = IMUX_C3 | OUT_IO15 | IO_E23_8;
				mux IO_E16_0 = IMUX_B7 | OUT_IO0 | IO_E0_8;
				mux IO_E17_0 = IMUX_D7 | IO_E1_8;
				mux IO_E18_0 = IMUX_D6 | IO_E2_8;
				mux IO_E19_0 = IMUX_B5 | IO_E3_8;
				mux IO_E20_0 = IMUX_C4 | OUT_IO1 | IO_E4_8;
				mux IO_E21_0 = IMUX_A4 | IO_E5_8;
				mux IO_E22_0 = IMUX_D3 | IO_E6_8;
				mux IO_E23_0 = IMUX_C2 | OUT_IO2 | IO_E7_8;
				mux IO_E24_0 = IMUX_A1 | IO_E8_8;
				mux IO_E25_0 = IMUX_D1 | IO_E9_8;
				mux IO_E26_0 = IMUX_B0 | IO_E10_8;
				mux IO_E27_0 = IMUX_A7 | OUT_IO3 | IO_E11_8;
				mux IO_E28_0 = IMUX_C7 | OUT_IO4 | IO_E12_8;
				mux IO_E29_0 = IMUX_C6 | OUT_IO5 | IO_E13_8;
				mux IO_E30_0 = IMUX_B6 | OUT_IO6 | IO_E14_8;
				mux IO_E31_0 = IMUX_A6 | OUT_IO7 | IO_E15_8;
			}
		}

		tile_class IO_INT_E {
			cell CELL0;

			switchbox IO_INT {
				mux OUT_F0 = OUT_IO4 | IO_W12_8 | IO_E12_8;
				mux OUT_F1 = OUT_IO6 | IO_W14_8 | IO_E14_8;
				mux OUT_F2 = OUT_IO9 | IO_W17_8 | IO_E17_8;
				mux OUT_F3 = OUT_IO1 | IO_W4_8 | IO_E4_8;
				mux OUT_F4 = OUT_IO13 | IO_W21_8 | IO_E21_8;
				mux OUT_F5 = OUT_IO2 | IO_W7_8 | IO_E7_8;
				mux OUT_F6 = OUT_IO20 | IO_W28_8 | IO_E28_8;
				mux OUT_F7 = OUT_IO22 | IO_W30_8 | IO_E30_8;
				mux OUT_Q0 = OUT_IO0 | IO_W0_8 | IO_E0_8;
				mux OUT_Q1 = OUT_IO5 | IO_W13_8 | IO_E13_8;
				mux OUT_Q2 = OUT_IO10 | IO_W18_8 | IO_E18_8;
				mux OUT_Q3 = OUT_IO11 | IO_W19_8 | IO_E19_8;
				mux OUT_Q4 = OUT_IO15 | IO_W23_8 | IO_E23_8;
				mux OUT_Q5 = OUT_IO16 | IO_W24_8 | IO_E24_8;
				mux OUT_Q6 = OUT_IO19 | IO_W27_8 | IO_E27_8;
				mux OUT_Q7 = OUT_IO21 | IO_W29_8 | IO_E29_8;
				mux OUT_OFX0 = OUT_IO3 | IO_W11_8 | IO_E11_8;
				mux OUT_OFX1 = OUT_IO7 | IO_W15_8 | IO_E15_8;
				mux OUT_OFX2 = OUT_IO8 | IO_W16_8 | IO_E16_8;
				mux OUT_OFX3 = OUT_IO12 | IO_W20_8 | IO_E20_8;
				mux OUT_OFX4 = OUT_IO14 | IO_W22_8 | IO_E22_8;
				mux OUT_OFX5 = OUT_IO17 | IO_W25_8 | IO_E25_8;
				mux OUT_OFX6 = OUT_IO18 | IO_W26_8 | IO_E26_8;
				mux OUT_OFX7 = OUT_IO23 | IO_W31_8 | IO_E31_8;
				mux IMUX_IO0 = IMUX_B0 | IO_W0_8 | IO_E0_8;
				mux IMUX_IO1 = IMUX_D0 | IO_W1_8 | IO_E1_8;
				mux IMUX_IO2 = IMUX_D1 | IO_W2_8 | IO_E2_8;
				mux IMUX_IO3 = IMUX_B2 | IO_W3_8 | IO_E3_8;
				mux IMUX_IO4 = IMUX_C3 | IO_W4_8 | IO_E4_8;
				mux IMUX_IO5 = IMUX_A3 | IO_W5_8 | IO_E5_8;
				mux IMUX_IO6 = IMUX_D4 | IO_W6_8 | IO_E6_8;
				mux IMUX_IO7 = IMUX_C5 | IO_W7_8 | IO_E7_8;
				mux IMUX_IO9 = IMUX_D6 | IO_W9_8 | IO_E9_8;
				mux IMUX_IO10 = IMUX_B7 | IO_W10_8 | IO_E10_8;
				mux IMUX_IO11 = IMUX_A0 | IO_W11_8 | IO_E11_8;
				mux IMUX_IO12 = IMUX_C0 | IO_W12_8 | IO_E12_8;
				mux IMUX_IO15 = IMUX_A1 | IO_W15_8 | IO_E15_8;
				mux IMUX_IO19 = IMUX_D3 | IO_W19_8 | IO_E19_8;
				mux IMUX_IO20 = IMUX_B3 | IO_W20_8 | IO_E20_8;
				mux IMUX_IO22 = IMUX_B4 | IO_W22_8 | IO_E22_8;
				mux IMUX_IO23 = IMUX_C4 | IO_W23_8 | IO_E23_8;
				mux IMUX_IO25 = IMUX_B5 | IO_W25_8 | IO_E25_8;
				mux IMUX_IO27 = IMUX_B6 | IO_W27_8 | IO_E27_8;
				mux IMUX_IO30 = IMUX_C7 | IO_W30_8 | IO_E30_8;
				mux IMUX_IO31 = IMUX_A7 | IO_W31_8 | IO_E31_8;
				mux IO_W0_0 = IMUX_D5 | OUT_IO16 | IO_W24_8;
				mux IO_W1_0 = IMUX_B5 | OUT_IO17 | IO_W25_8;
				mux IO_W2_0 = IMUX_A5 | OUT_IO18 | IO_W26_8;
				mux IO_W3_0 = IMUX_B6 | OUT_IO19 | IO_W27_8;
				mux IO_W4_0 = IMUX_C6 | OUT_IO20 | IO_W28_8;
				mux IO_W5_0 = IMUX_D7 | OUT_IO21 | IO_W29_8;
				mux IO_W6_0 = IMUX_C7 | OUT_IO22 | IO_W30_8;
				mux IO_W7_0 = IMUX_A7 | OUT_IO23 | IO_W31_8;
				mux IO_W8_0 = IMUX_A2 | OUT_IO8 | IO_W16_8;
				mux IO_W9_0 = IMUX_C2 | OUT_IO9 | IO_W17_8;
				mux IO_W10_0 = IMUX_D2 | OUT_IO10 | IO_W18_8;
				mux IO_W11_0 = IMUX_D3 | OUT_IO11 | IO_W19_8;
				mux IO_W12_0 = IMUX_B3 | OUT_IO12 | IO_W20_8;
				mux IO_W13_0 = IMUX_A4 | OUT_IO13 | IO_W21_8;
				mux IO_W14_0 = IMUX_B4 | OUT_IO14 | IO_W22_8;
				mux IO_W15_0 = IMUX_C4 | OUT_IO15 | IO_W23_8;
				mux IO_W16_0 = IMUX_B0 | OUT_IO0 | IO_W0_8;
				mux IO_W17_0 = IMUX_D0 | IO_W1_8;
				mux IO_W18_0 = IMUX_D1 | IO_W2_8;
				mux IO_W19_0 = IMUX_B2 | IO_W3_8;
				mux IO_W20_0 = IMUX_C3 | OUT_IO1 | IO_W4_8;
				mux IO_W21_0 = IMUX_A3 | IO_W5_8;
				mux IO_W22_0 = IMUX_D4 | IO_W6_8;
				mux IO_W23_0 = IMUX_C5 | OUT_IO2 | IO_W7_8;
				mux IO_W24_0 = IMUX_A6 | IO_W8_8;
				mux IO_W25_0 = IMUX_D6 | IO_W9_8;
				mux IO_W26_0 = IMUX_B7 | IO_W10_8;
				mux IO_W27_0 = IMUX_A0 | OUT_IO3 | IO_W11_8;
				mux IO_W28_0 = IMUX_C0 | OUT_IO4 | IO_W12_8;
				mux IO_W29_0 = IMUX_C1 | OUT_IO5 | IO_W13_8;
				mux IO_W30_0 = IMUX_B1 | OUT_IO6 | IO_W14_8;
				mux IO_W31_0 = IMUX_A1 | OUT_IO7 | IO_W15_8;
				mux IO_E0_0 = IMUX_D5 | OUT_IO16 | IO_E24_8;
				mux IO_E1_0 = IMUX_B5 | OUT_IO17 | IO_E25_8;
				mux IO_E2_0 = IMUX_A5 | OUT_IO18 | IO_E26_8;
				mux IO_E3_0 = IMUX_B6 | OUT_IO19 | IO_E27_8;
				mux IO_E4_0 = IMUX_C6 | OUT_IO20 | IO_E28_8;
				mux IO_E5_0 = IMUX_D7 | OUT_IO21 | IO_E29_8;
				mux IO_E6_0 = IMUX_C7 | OUT_IO22 | IO_E30_8;
				mux IO_E7_0 = IMUX_A7 | OUT_IO23 | IO_E31_8;
				mux IO_E8_0 = IMUX_A2 | OUT_IO8 | IO_E16_8;
				mux IO_E9_0 = IMUX_C2 | OUT_IO9 | IO_E17_8;
				mux IO_E10_0 = IMUX_D2 | OUT_IO10 | IO_E18_8;
				mux IO_E11_0 = IMUX_D3 | OUT_IO11 | IO_E19_8;
				mux IO_E12_0 = IMUX_B3 | OUT_IO12 | IO_E20_8;
				mux IO_E13_0 = IMUX_A4 | OUT_IO13 | IO_E21_8;
				mux IO_E14_0 = IMUX_B4 | OUT_IO14 | IO_E22_8;
				mux IO_E15_0 = IMUX_C4 | OUT_IO15 | IO_E23_8;
				mux IO_E16_0 = IMUX_B0 | OUT_IO0 | IO_E0_8;
				mux IO_E17_0 = IMUX_D0 | IO_E1_8;
				mux IO_E18_0 = IMUX_D1 | IO_E2_8;
				mux IO_E19_0 = IMUX_B2 | IO_E3_8;
				mux IO_E20_0 = IMUX_C3 | OUT_IO1 | IO_E4_8;
				mux IO_E21_0 = IMUX_A3 | IO_E5_8;
				mux IO_E22_0 = IMUX_D4 | IO_E6_8;
				mux IO_E23_0 = IMUX_C5 | OUT_IO2 | IO_E7_8;
				mux IO_E24_0 = IMUX_A6 | IO_E8_8;
				mux IO_E25_0 = IMUX_D6 | IO_E9_8;
				mux IO_E26_0 = IMUX_B7 | IO_E10_8;
				mux IO_E27_0 = IMUX_A0 | OUT_IO3 | IO_E11_8;
				mux IO_E28_0 = IMUX_C0 | OUT_IO4 | IO_E12_8;
				mux IO_E29_0 = IMUX_C1 | OUT_IO5 | IO_E13_8;
				mux IO_E30_0 = IMUX_B1 | OUT_IO6 | IO_E14_8;
				mux IO_E31_0 = IMUX_A1 | OUT_IO7 | IO_E15_8;
			}
		}

		tile_class IO_INT_S {
			cell CELL0;

			switchbox IO_INT {
				mux OUT_F0 = OUT_IO6 | IO_W14_8 | IO_E14_8;
				mux OUT_F1 = OUT_IO8 | IO_W16_8 | IO_E16_8;
				mux OUT_F2 = OUT_IO7 | IO_W15_8 | IO_E15_8;
				mux OUT_F3 = OUT_IO12 | IO_W20_8 | IO_E20_8;
				mux OUT_F4 = OUT_IO15 | IO_W23_8 | IO_E23_8;
				mux OUT_F5 = OUT_IO18 | IO_W26_8 | IO_E26_8;
				mux OUT_F6 = OUT_IO4 | IO_W12_8 | IO_E12_8;
				mux OUT_F7 = OUT_IO23 | IO_W31_8 | IO_E31_8;
				mux OUT_Q0 = OUT_IO5 | IO_W13_8 | IO_E13_8;
				mux OUT_Q1 = OUT_IO10 | IO_W18_8 | IO_E18_8;
				mux OUT_Q2 = OUT_IO20 | IO_W28_8 | IO_E28_8;
				mux OUT_Q3 = OUT_IO3 | IO_W11_8 | IO_E11_8;
				mux OUT_Q4 = OUT_IO16 | IO_W24_8 | IO_E24_8;
				mux OUT_Q5 = OUT_IO14 | IO_W22_8 | IO_E22_8;
				mux OUT_Q6 = OUT_IO19 | IO_W27_8 | IO_E27_8;
				mux OUT_Q7 = OUT_IO22 | IO_W30_8 | IO_E30_8;
				mux OUT_OFX0 = OUT_IO11 | IO_W19_8 | IO_E19_8;
				mux OUT_OFX1 = OUT_IO17 | IO_W25_8 | IO_E25_8;
				mux OUT_OFX2 = OUT_IO9 | IO_W17_8 | IO_E17_8;
				mux OUT_OFX3 = OUT_IO13 | IO_W21_8 | IO_E21_8;
				mux OUT_OFX4 = OUT_IO0 | IO_W0_8 | IO_E0_8;
				mux OUT_OFX5 = OUT_IO2 | IO_W7_8 | IO_E7_8;
				mux OUT_OFX6 = OUT_IO1 | IO_W4_8 | IO_E4_8;
				mux OUT_OFX7 = OUT_IO21 | IO_W29_8 | IO_E29_8;
				mux IMUX_IO0 = IMUX_A4 | IO_W0_8 | IO_E0_8;
				mux IMUX_IO1 = IMUX_C1 | IO_W1_8 | IO_E1_8;
				mux IMUX_IO2 = IMUX_C0 | IO_W2_8 | IO_E2_8;
				mux IMUX_IO3 = IMUX_A2 | IO_W3_8 | IO_E3_8;
				mux IMUX_IO4 = IMUX_B5 | IO_W4_8 | IO_E4_8;
				mux IMUX_IO5 = IMUX_D2 | IO_W5_8 | IO_E5_8;
				mux IMUX_IO6 = IMUX_D5 | IO_W6_8 | IO_E6_8;
				mux IMUX_IO7 = IMUX_C5 | IO_W7_8 | IO_E7_8;
				mux IMUX_IO9 = IMUX_A5 | IO_W9_8 | IO_E9_8;
				mux IMUX_IO10 = IMUX_C6 | IO_W10_8 | IO_E10_8;
				mux IMUX_IO11 = IMUX_A3 | IO_W11_8 | IO_E11_8;
				mux IMUX_IO12 = IMUX_D6 | IO_W12_8 | IO_E12_8;
				mux IMUX_IO13 = IMUX_A0 | IO_W13_8 | IO_E13_8;
				mux IMUX_IO15 = IMUX_B2 | IO_W15_8 | IO_E15_8;
				mux IMUX_IO19 = IMUX_B0 | IO_W19_8 | IO_E19_8;
				mux IMUX_IO22 = IMUX_D4 | IO_W22_8 | IO_E22_8;
				mux IMUX_IO23 = IMUX_B4 | IO_W23_8 | IO_E23_8;
				mux IMUX_IO25 = IMUX_B1 | IO_W25_8 | IO_E25_8;
				mux IMUX_IO30 = IMUX_B7 | IO_W30_8 | IO_E30_8;
				mux IMUX_IO31 = IMUX_A7 | IO_W31_8 | IO_E31_8;
				mux IO_W0_0 = IMUX_C4 | OUT_IO16 | IO_W24_8;
				mux IO_W1_0 = IMUX_B1 | OUT_IO17 | IO_W25_8;
				mux IO_W2_0 = IMUX_A6 | OUT_IO18 | IO_W26_8;
				mux IO_W3_0 = IMUX_B6 | OUT_IO19 | IO_W27_8;
				mux IO_W4_0 = IMUX_D3 | OUT_IO20 | IO_W28_8;
				mux IO_W5_0 = IMUX_D7 | OUT_IO21 | IO_W29_8;
				mux IO_W6_0 = IMUX_B7 | OUT_IO22 | IO_W30_8;
				mux IO_W7_0 = IMUX_A7 | OUT_IO23 | IO_W31_8;
				mux IO_W8_0 = IMUX_A1 | OUT_IO8 | IO_W16_8;
				mux IO_W9_0 = IMUX_C2 | OUT_IO9 | IO_W17_8;
				mux IO_W10_0 = IMUX_D0 | OUT_IO10 | IO_W18_8;
				mux IO_W11_0 = IMUX_B0 | OUT_IO11 | IO_W19_8;
				mux IO_W12_0 = IMUX_B3 | OUT_IO12 | IO_W20_8;
				mux IO_W13_0 = IMUX_C3 | OUT_IO13 | IO_W21_8;
				mux IO_W14_0 = IMUX_D4 | OUT_IO14 | IO_W22_8;
				mux IO_W15_0 = IMUX_B4 | OUT_IO15 | IO_W23_8;
				mux IO_W16_0 = IMUX_A4 | OUT_IO0 | IO_W0_8;
				mux IO_W17_0 = IMUX_C1 | IO_W1_8;
				mux IO_W18_0 = IMUX_C0 | IO_W2_8;
				mux IO_W19_0 = IMUX_A2 | IO_W3_8;
				mux IO_W20_0 = IMUX_B5 | OUT_IO1 | IO_W4_8;
				mux IO_W21_0 = IMUX_D2 | IO_W5_8;
				mux IO_W22_0 = IMUX_D5 | IO_W6_8;
				mux IO_W23_0 = IMUX_C5 | OUT_IO2 | IO_W7_8;
				mux IO_W24_0 = IMUX_C7 | IO_W8_8;
				mux IO_W25_0 = IMUX_A5 | IO_W9_8;
				mux IO_W26_0 = IMUX_C6 | IO_W10_8;
				mux IO_W27_0 = IMUX_A3 | OUT_IO3 | IO_W11_8;
				mux IO_W28_0 = IMUX_D6 | OUT_IO4 | IO_W12_8;
				mux IO_W29_0 = IMUX_A0 | OUT_IO5 | IO_W13_8;
				mux IO_W30_0 = IMUX_D1 | OUT_IO6 | IO_W14_8;
				mux IO_W31_0 = IMUX_B2 | OUT_IO7 | IO_W15_8;
				mux IO_E0_0 = IMUX_C4 | OUT_IO16 | IO_E24_8;
				mux IO_E1_0 = IMUX_B1 | OUT_IO17 | IO_E25_8;
				mux IO_E2_0 = IMUX_A6 | OUT_IO18 | IO_E26_8;
				mux IO_E3_0 = IMUX_B6 | OUT_IO19 | IO_E27_8;
				mux IO_E4_0 = IMUX_D3 | OUT_IO20 | IO_E28_8;
				mux IO_E5_0 = IMUX_D7 | OUT_IO21 | IO_E29_8;
				mux IO_E6_0 = IMUX_B7 | OUT_IO22 | IO_E30_8;
				mux IO_E7_0 = IMUX_A7 | OUT_IO23 | IO_E31_8;
				mux IO_E8_0 = IMUX_A1 | OUT_IO8 | IO_E16_8;
				mux IO_E9_0 = IMUX_C2 | OUT_IO9 | IO_E17_8;
				mux IO_E10_0 = IMUX_D0 | OUT_IO10 | IO_E18_8;
				mux IO_E11_0 = IMUX_B0 | OUT_IO11 | IO_E19_8;
				mux IO_E12_0 = IMUX_B3 | OUT_IO12 | IO_E20_8;
				mux IO_E13_0 = IMUX_C3 | OUT_IO13 | IO_E21_8;
				mux IO_E14_0 = IMUX_D4 | OUT_IO14 | IO_E22_8;
				mux IO_E15_0 = IMUX_B4 | OUT_IO15 | IO_E23_8;
				mux IO_E16_0 = IMUX_A4 | OUT_IO0 | IO_E0_8;
				mux IO_E17_0 = IMUX_C1 | IO_E1_8;
				mux IO_E18_0 = IMUX_C0 | IO_E2_8;
				mux IO_E19_0 = IMUX_A2 | IO_E3_8;
				mux IO_E20_0 = IMUX_B5 | OUT_IO1 | IO_E4_8;
				mux IO_E21_0 = IMUX_D2 | IO_E5_8;
				mux IO_E22_0 = IMUX_D5 | IO_E6_8;
				mux IO_E23_0 = IMUX_C5 | OUT_IO2 | IO_E7_8;
				mux IO_E24_0 = IMUX_C7 | IO_E8_8;
				mux IO_E25_0 = IMUX_A5 | IO_E9_8;
				mux IO_E26_0 = IMUX_C6 | IO_E10_8;
				mux IO_E27_0 = IMUX_A3 | OUT_IO3 | IO_E11_8;
				mux IO_E28_0 = IMUX_D6 | OUT_IO4 | IO_E12_8;
				mux IO_E29_0 = IMUX_A0 | OUT_IO5 | IO_E13_8;
				mux IO_E30_0 = IMUX_D1 | OUT_IO6 | IO_E14_8;
				mux IO_E31_0 = IMUX_B2 | OUT_IO7 | IO_E15_8;
			}
		}

		tile_class SERDES_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;

			bel SERDES {
				output BS4PAD_0 = CELL4.OUT_OFX0;
				output BS4PAD_1 = CELL4.OUT_OFX1;
				output BS4PAD_2 = CELL4.OUT_OFX2;
				output BS4PAD_3 = CELL4.OUT_OFX3;
				output FB_RXD_0_0 = CELL2.OUT_F6;
				output FB_RXD_0_1 = CELL2.OUT_F7;
				output FB_RXD_0_10 = CELL1.OUT_Q0;
				output FB_RXD_0_11 = CELL1.OUT_Q1;
				output FB_RXD_0_12 = CELL1.OUT_Q2;
				output FB_RXD_0_13 = CELL1.OUT_Q3;
				output FB_RXD_0_14 = CELL1.OUT_Q4;
				output FB_RXD_0_15 = CELL1.OUT_Q5;
				output FB_RXD_0_16 = CELL1.OUT_Q6;
				output FB_RXD_0_17 = CELL1.OUT_Q7;
				output FB_RXD_0_18 = CELL1.OUT_F0;
				output FB_RXD_0_19 = CELL1.OUT_F1;
				output FB_RXD_0_2 = CELL1.OUT_OFX0;
				output FB_RXD_0_20 = CELL1.OUT_F2;
				output FB_RXD_0_21 = CELL1.OUT_F3;
				output FB_RXD_0_22 = CELL1.OUT_F4;
				output FB_RXD_0_23 = CELL1.OUT_F5;
				output FB_RXD_0_3 = CELL1.OUT_OFX1;
				output FB_RXD_0_4 = CELL1.OUT_OFX2;
				output FB_RXD_0_5 = CELL1.OUT_OFX3;
				output FB_RXD_0_6 = CELL1.OUT_OFX4;
				output FB_RXD_0_7 = CELL1.OUT_OFX5;
				output FB_RXD_0_8 = CELL1.OUT_OFX6;
				output FB_RXD_0_9 = CELL1.OUT_OFX7;
				output FB_RXD_1_0 = CELL3.OUT_Q0;
				output FB_RXD_1_1 = CELL3.OUT_Q1;
				output FB_RXD_1_10 = CELL3.OUT_F2;
				output FB_RXD_1_11 = CELL3.OUT_F3;
				output FB_RXD_1_12 = CELL3.OUT_F4;
				output FB_RXD_1_13 = CELL3.OUT_F5;
				output FB_RXD_1_14 = CELL3.OUT_F6;
				output FB_RXD_1_15 = CELL3.OUT_F7;
				output FB_RXD_1_16 = CELL2.OUT_OFX0;
				output FB_RXD_1_17 = CELL2.OUT_OFX1;
				output FB_RXD_1_18 = CELL2.OUT_OFX2;
				output FB_RXD_1_19 = CELL2.OUT_OFX3;
				output FB_RXD_1_2 = CELL3.OUT_Q2;
				output FB_RXD_1_20 = CELL2.OUT_OFX4;
				output FB_RXD_1_21 = CELL2.OUT_OFX5;
				output FB_RXD_1_22 = CELL2.OUT_OFX6;
				output FB_RXD_1_23 = CELL2.OUT_OFX7;
				output FB_RXD_1_3 = CELL3.OUT_Q3;
				output FB_RXD_1_4 = CELL3.OUT_Q4;
				output FB_RXD_1_5 = CELL3.OUT_Q5;
				output FB_RXD_1_6 = CELL3.OUT_Q6;
				output FB_RXD_1_7 = CELL3.OUT_Q7;
				output FB_RXD_1_8 = CELL3.OUT_F0;
				output FB_RXD_1_9 = CELL3.OUT_F1;
				output FB_RXD_2_0 = CELL5.OUT_Q7;
				output FB_RXD_2_1 = CELL5.OUT_F0;
				output FB_RXD_2_10 = CELL4.OUT_Q0;
				output FB_RXD_2_11 = CELL4.OUT_Q1;
				output FB_RXD_2_12 = CELL4.OUT_Q2;
				output FB_RXD_2_13 = CELL4.OUT_Q3;
				output FB_RXD_2_14 = CELL4.OUT_Q4;
				output FB_RXD_2_15 = CELL4.OUT_Q5;
				output FB_RXD_2_16 = CELL4.OUT_Q6;
				output FB_RXD_2_17 = CELL4.OUT_Q7;
				output FB_RXD_2_18 = CELL4.OUT_F0;
				output FB_RXD_2_19 = CELL4.OUT_F1;
				output FB_RXD_2_2 = CELL5.OUT_F1;
				output FB_RXD_2_20 = CELL4.OUT_F2;
				output FB_RXD_2_21 = CELL4.OUT_F3;
				output FB_RXD_2_22 = CELL4.OUT_F4;
				output FB_RXD_2_23 = CELL4.OUT_F5;
				output FB_RXD_2_3 = CELL5.OUT_F2;
				output FB_RXD_2_4 = CELL5.OUT_F3;
				output FB_RXD_2_5 = CELL5.OUT_F4;
				output FB_RXD_2_6 = CELL5.OUT_F5;
				output FB_RXD_2_7 = CELL5.OUT_F6;
				output FB_RXD_2_8 = CELL5.OUT_F7;
				output FB_RXD_2_9 = CELL4.OUT_OFX7;
				output FB_RXD_3_0 = CELL6.OUT_OFX2;
				output FB_RXD_3_1 = CELL6.OUT_OFX3;
				output FB_RXD_3_10 = CELL6.OUT_Q4;
				output FB_RXD_3_11 = CELL6.OUT_Q5;
				output FB_RXD_3_12 = CELL6.OUT_Q6;
				output FB_RXD_3_13 = CELL6.OUT_Q7;
				output FB_RXD_3_14 = CELL6.OUT_F0;
				output FB_RXD_3_15 = CELL6.OUT_F1;
				output FB_RXD_3_16 = CELL6.OUT_F2;
				output FB_RXD_3_17 = CELL6.OUT_F3;
				output FB_RXD_3_18 = CELL6.OUT_F4;
				output FB_RXD_3_19 = CELL6.OUT_F5;
				output FB_RXD_3_2 = CELL6.OUT_OFX4;
				output FB_RXD_3_20 = CELL5.OUT_Q3;
				output FB_RXD_3_21 = CELL5.OUT_Q4;
				output FB_RXD_3_22 = CELL5.OUT_Q5;
				output FB_RXD_3_23 = CELL5.OUT_Q6;
				output FB_RXD_3_3 = CELL6.OUT_OFX5;
				output FB_RXD_3_4 = CELL6.OUT_OFX6;
				output FB_RXD_3_5 = CELL6.OUT_OFX7;
				output FB_RXD_3_6 = CELL6.OUT_Q0;
				output FB_RXD_3_7 = CELL6.OUT_Q1;
				output FB_RXD_3_8 = CELL6.OUT_Q2;
				output FB_RXD_3_9 = CELL6.OUT_Q3;
				input FFC_AB_RESET = CELL1.IMUX_CE0;
				input FFC_ALIGN_EN_0 = CELL1.IMUX_D4;
				input FFC_ALIGN_EN_1 = CELL2.IMUX_D4;
				input FFC_ALIGN_EN_2 = CELL5.IMUX_D4;
				input FFC_ALIGN_EN_3 = CELL6.IMUX_D4;
				input FFC_CD_RESET = CELL6.IMUX_CE0;
				input FFC_CK_CORE_RX = CELL4.IMUX_CLK2;
				input FFC_EN_CGA_0 = CELL1.IMUX_D5;
				input FFC_EN_CGA_1 = CELL2.IMUX_D5;
				input FFC_EN_CGA_2 = CELL5.IMUX_D5;
				input FFC_EN_CGA_3 = CELL6.IMUX_D5;
				input FFC_FB_LB_0 = CELL1.IMUX_D3;
				input FFC_FB_LB_1 = CELL2.IMUX_D3;
				input FFC_FB_LB_2 = CELL5.IMUX_D3;
				input FFC_FB_LB_3 = CELL6.IMUX_D3;
				input FFC_LANE_RX_RST0 = CELL1.IMUX_CE1;
				input FFC_LANE_RX_RST1 = CELL2.IMUX_CE1;
				input FFC_LANE_RX_RST2 = CELL5.IMUX_CE1;
				input FFC_LANE_RX_RST3 = CELL6.IMUX_CE1;
				input FFC_LANE_TX_RST0 = CELL1.IMUX_CE2;
				input FFC_LANE_TX_RST1 = CELL2.IMUX_CE2;
				input FFC_LANE_TX_RST2 = CELL5.IMUX_CE2;
				input FFC_LANE_TX_RST3 = CELL6.IMUX_CE2;
				input FFC_MACRO_RST = CELL4.IMUX_CE0;
				input FFC_PCIE_CT_0 = CELL1.IMUX_D1;
				input FFC_PCIE_CT_1 = CELL2.IMUX_D1;
				input FFC_PCIE_CT_2 = CELL5.IMUX_D1;
				input FFC_PCIE_CT_3 = CELL6.IMUX_D1;
				input FFC_PCIE_EI_EN_0 = CELL1.IMUX_D7;
				input FFC_PCIE_EI_EN_1 = CELL2.IMUX_D7;
				input FFC_PCIE_EI_EN_2 = CELL5.IMUX_D7;
				input FFC_PCIE_EI_EN_3 = CELL6.IMUX_D7;
				input FFC_PCIE_RX_0 = CELL4.IMUX_D7;
				input FFC_PCIE_RX_1 = CELL4.IMUX_D6;
				input FFC_PCIE_RX_2 = CELL4.IMUX_D1;
				input FFC_PCIE_RX_3 = CELL4.IMUX_D0;
				input FFC_PCIE_TX_0 = CELL1.IMUX_D0;
				input FFC_PCIE_TX_1 = CELL2.IMUX_D0;
				input FFC_PCIE_TX_2 = CELL5.IMUX_D0;
				input FFC_PCIE_TX_3 = CELL6.IMUX_D0;
				input FFC_QUAD_RST = CELL4.IMUX_LSR3;
				input FFC_SB_INV_RX_0 = CELL1.IMUX_D2;
				input FFC_SB_INV_RX_1 = CELL2.IMUX_D2;
				input FFC_SB_INV_RX_2 = CELL5.IMUX_D2;
				input FFC_SB_INV_RX_3 = CELL6.IMUX_D2;
				input FFC_SD_0 = CELL1.IMUX_D6;
				input FFC_SD_1 = CELL2.IMUX_D6;
				input FFC_SD_2 = CELL5.IMUX_D6;
				input FFC_SD_3 = CELL6.IMUX_D6;
				output FFS_AB_ALIGNED = CELL2.OUT_Q6;
				output FFS_AB_FAILED = CELL2.OUT_Q5;
				output FFS_AB_STATUS = CELL2.OUT_Q7;
				output FFS_CC_ORUN_0 = CELL2.OUT_F1;
				output FFS_CC_ORUN_1 = CELL3.OUT_OFX3;
				output FFS_CC_ORUN_2 = CELL5.OUT_OFX7;
				output FFS_CC_ORUN_3 = CELL6.OUT_OFX1;
				output FFS_CC_URUN_0 = CELL2.OUT_F0;
				output FFS_CC_URUN_1 = CELL3.OUT_OFX2;
				output FFS_CC_URUN_2 = CELL5.OUT_OFX6;
				output FFS_CC_URUN_3 = CELL6.OUT_OFX0;
				output FFS_CD_ALIGNED = CELL5.OUT_OFX4;
				output FFS_CD_FAILED = CELL5.OUT_OFX3;
				output FFS_CD_STATUS = CELL5.OUT_OFX5;
				output FFS_LS_STATUS_0 = CELL2.OUT_F3;
				output FFS_LS_STATUS_1 = CELL3.OUT_OFX5;
				output FFS_LS_STATUS_2 = CELL5.OUT_Q0;
				output FFS_LS_STATUS_3 = CELL5.OUT_OFX0;
				output FFS_PCIE_CON_0 = CELL2.OUT_F5;
				output FFS_PCIE_CON_1 = CELL3.OUT_OFX7;
				output FFS_PCIE_CON_2 = CELL5.OUT_Q2;
				output FFS_PCIE_CON_3 = CELL5.OUT_OFX2;
				output FFS_PCIE_DONE_0 = CELL2.OUT_F4;
				output FFS_PCIE_DONE_1 = CELL3.OUT_OFX6;
				output FFS_PCIE_DONE_2 = CELL5.OUT_Q1;
				output FFS_PCIE_DONE_3 = CELL5.OUT_OFX1;
				output FFS_RLOS_LO0 = CELL2.OUT_Q4;
				output FFS_RLOS_LO1 = CELL2.OUT_Q3;
				output FFS_RLOS_LO2 = CELL4.OUT_OFX6;
				output FFS_RLOS_LO3 = CELL4.OUT_OFX5;
				input FF_RCLK0 = CELL1.IMUX_CLK2;
				input FF_RCLK1 = CELL2.IMUX_CLK2;
				input FF_RCLK2 = CELL5.IMUX_CLK2;
				input FF_RCLK3 = CELL6.IMUX_CLK2;
				output FF_RXCLK0 = CELL1.OUT_F6;
				output FF_RXCLK1 = CELL2.OUT_Q0;
				output FF_RXCLK2 = CELL4.OUT_F6;
				output FF_RXCLK3 = CELL6.OUT_F6;
				output FF_SYSCLK0 = CELL1.OUT_F7;
				output FF_SYSCLK1 = CELL2.OUT_Q1;
				output FF_SYSCLK2 = CELL4.OUT_F7;
				output FF_SYSCLK3 = CELL6.OUT_F7;
				input FF_TCLK0 = CELL1.IMUX_CLK3;
				input FF_TCLK1 = CELL2.IMUX_CLK3;
				input FF_TCLK2 = CELL5.IMUX_CLK3;
				input FF_TCLK3 = CELL6.IMUX_CLK3;
				input FF_TXD_0_0 = CELL1.IMUX_C0;
				input FF_TXD_0_1 = CELL1.IMUX_C1;
				input FF_TXD_0_10 = CELL1.IMUX_B2;
				input FF_TXD_0_11 = CELL1.IMUX_B3;
				input FF_TXD_0_12 = CELL1.IMUX_B4;
				input FF_TXD_0_13 = CELL1.IMUX_B5;
				input FF_TXD_0_14 = CELL1.IMUX_B6;
				input FF_TXD_0_15 = CELL1.IMUX_B7;
				input FF_TXD_0_16 = CELL1.IMUX_A0;
				input FF_TXD_0_17 = CELL1.IMUX_A1;
				input FF_TXD_0_18 = CELL1.IMUX_A2;
				input FF_TXD_0_19 = CELL1.IMUX_A3;
				input FF_TXD_0_2 = CELL1.IMUX_C2;
				input FF_TXD_0_20 = CELL1.IMUX_A4;
				input FF_TXD_0_21 = CELL1.IMUX_A5;
				input FF_TXD_0_22 = CELL1.IMUX_A6;
				input FF_TXD_0_23 = CELL1.IMUX_A7;
				input FF_TXD_0_3 = CELL1.IMUX_C3;
				input FF_TXD_0_4 = CELL1.IMUX_C4;
				input FF_TXD_0_5 = CELL1.IMUX_C5;
				input FF_TXD_0_6 = CELL1.IMUX_C6;
				input FF_TXD_0_7 = CELL1.IMUX_C7;
				input FF_TXD_0_8 = CELL1.IMUX_B0;
				input FF_TXD_0_9 = CELL1.IMUX_B1;
				input FF_TXD_1_0 = CELL2.IMUX_C0;
				input FF_TXD_1_1 = CELL2.IMUX_C1;
				input FF_TXD_1_10 = CELL2.IMUX_B2;
				input FF_TXD_1_11 = CELL2.IMUX_B3;
				input FF_TXD_1_12 = CELL2.IMUX_B4;
				input FF_TXD_1_13 = CELL2.IMUX_B5;
				input FF_TXD_1_14 = CELL2.IMUX_B6;
				input FF_TXD_1_15 = CELL2.IMUX_B7;
				input FF_TXD_1_16 = CELL2.IMUX_A0;
				input FF_TXD_1_17 = CELL2.IMUX_A1;
				input FF_TXD_1_18 = CELL2.IMUX_A2;
				input FF_TXD_1_19 = CELL2.IMUX_A3;
				input FF_TXD_1_2 = CELL2.IMUX_C2;
				input FF_TXD_1_20 = CELL2.IMUX_A4;
				input FF_TXD_1_21 = CELL2.IMUX_A5;
				input FF_TXD_1_22 = CELL2.IMUX_A6;
				input FF_TXD_1_23 = CELL2.IMUX_A7;
				input FF_TXD_1_3 = CELL2.IMUX_C3;
				input FF_TXD_1_4 = CELL2.IMUX_C4;
				input FF_TXD_1_5 = CELL2.IMUX_C5;
				input FF_TXD_1_6 = CELL2.IMUX_C6;
				input FF_TXD_1_7 = CELL2.IMUX_C7;
				input FF_TXD_1_8 = CELL2.IMUX_B0;
				input FF_TXD_1_9 = CELL2.IMUX_B1;
				input FF_TXD_2_0 = CELL5.IMUX_C0;
				input FF_TXD_2_1 = CELL5.IMUX_C1;
				input FF_TXD_2_10 = CELL5.IMUX_B2;
				input FF_TXD_2_11 = CELL5.IMUX_B3;
				input FF_TXD_2_12 = CELL5.IMUX_B4;
				input FF_TXD_2_13 = CELL5.IMUX_B5;
				input FF_TXD_2_14 = CELL5.IMUX_B6;
				input FF_TXD_2_15 = CELL5.IMUX_B7;
				input FF_TXD_2_16 = CELL5.IMUX_A0;
				input FF_TXD_2_17 = CELL5.IMUX_A1;
				input FF_TXD_2_18 = CELL5.IMUX_A2;
				input FF_TXD_2_19 = CELL5.IMUX_A3;
				input FF_TXD_2_2 = CELL5.IMUX_C2;
				input FF_TXD_2_20 = CELL5.IMUX_A4;
				input FF_TXD_2_21 = CELL5.IMUX_A5;
				input FF_TXD_2_22 = CELL5.IMUX_A6;
				input FF_TXD_2_23 = CELL5.IMUX_A7;
				input FF_TXD_2_3 = CELL5.IMUX_C3;
				input FF_TXD_2_4 = CELL5.IMUX_C4;
				input FF_TXD_2_5 = CELL5.IMUX_C5;
				input FF_TXD_2_6 = CELL5.IMUX_C6;
				input FF_TXD_2_7 = CELL5.IMUX_C7;
				input FF_TXD_2_8 = CELL5.IMUX_B0;
				input FF_TXD_2_9 = CELL5.IMUX_B1;
				input FF_TXD_3_0 = CELL6.IMUX_C0;
				input FF_TXD_3_1 = CELL6.IMUX_C1;
				input FF_TXD_3_10 = CELL6.IMUX_B2;
				input FF_TXD_3_11 = CELL6.IMUX_B3;
				input FF_TXD_3_12 = CELL6.IMUX_B4;
				input FF_TXD_3_13 = CELL6.IMUX_B5;
				input FF_TXD_3_14 = CELL6.IMUX_B6;
				input FF_TXD_3_15 = CELL6.IMUX_B7;
				input FF_TXD_3_16 = CELL6.IMUX_A0;
				input FF_TXD_3_17 = CELL6.IMUX_A1;
				input FF_TXD_3_18 = CELL6.IMUX_A2;
				input FF_TXD_3_19 = CELL6.IMUX_A3;
				input FF_TXD_3_2 = CELL6.IMUX_C2;
				input FF_TXD_3_20 = CELL6.IMUX_A4;
				input FF_TXD_3_21 = CELL6.IMUX_A5;
				input FF_TXD_3_22 = CELL6.IMUX_A6;
				input FF_TXD_3_23 = CELL6.IMUX_A7;
				input FF_TXD_3_3 = CELL6.IMUX_C3;
				input FF_TXD_3_4 = CELL6.IMUX_C4;
				input FF_TXD_3_5 = CELL6.IMUX_C5;
				input FF_TXD_3_6 = CELL6.IMUX_C6;
				input FF_TXD_3_7 = CELL6.IMUX_C7;
				input FF_TXD_3_8 = CELL6.IMUX_B0;
				input FF_TXD_3_9 = CELL6.IMUX_B1;
			}

			// wire CELL1.IMUX_A0                  SERDES.FF_TXD_0_16
			// wire CELL1.IMUX_A1                  SERDES.FF_TXD_0_17
			// wire CELL1.IMUX_A2                  SERDES.FF_TXD_0_18
			// wire CELL1.IMUX_A3                  SERDES.FF_TXD_0_19
			// wire CELL1.IMUX_A4                  SERDES.FF_TXD_0_20
			// wire CELL1.IMUX_A5                  SERDES.FF_TXD_0_21
			// wire CELL1.IMUX_A6                  SERDES.FF_TXD_0_22
			// wire CELL1.IMUX_A7                  SERDES.FF_TXD_0_23
			// wire CELL1.IMUX_B0                  SERDES.FF_TXD_0_8
			// wire CELL1.IMUX_B1                  SERDES.FF_TXD_0_9
			// wire CELL1.IMUX_B2                  SERDES.FF_TXD_0_10
			// wire CELL1.IMUX_B3                  SERDES.FF_TXD_0_11
			// wire CELL1.IMUX_B4                  SERDES.FF_TXD_0_12
			// wire CELL1.IMUX_B5                  SERDES.FF_TXD_0_13
			// wire CELL1.IMUX_B6                  SERDES.FF_TXD_0_14
			// wire CELL1.IMUX_B7                  SERDES.FF_TXD_0_15
			// wire CELL1.IMUX_C0                  SERDES.FF_TXD_0_0
			// wire CELL1.IMUX_C1                  SERDES.FF_TXD_0_1
			// wire CELL1.IMUX_C2                  SERDES.FF_TXD_0_2
			// wire CELL1.IMUX_C3                  SERDES.FF_TXD_0_3
			// wire CELL1.IMUX_C4                  SERDES.FF_TXD_0_4
			// wire CELL1.IMUX_C5                  SERDES.FF_TXD_0_5
			// wire CELL1.IMUX_C6                  SERDES.FF_TXD_0_6
			// wire CELL1.IMUX_C7                  SERDES.FF_TXD_0_7
			// wire CELL1.IMUX_D0                  SERDES.FFC_PCIE_TX_0
			// wire CELL1.IMUX_D1                  SERDES.FFC_PCIE_CT_0
			// wire CELL1.IMUX_D2                  SERDES.FFC_SB_INV_RX_0
			// wire CELL1.IMUX_D3                  SERDES.FFC_FB_LB_0
			// wire CELL1.IMUX_D4                  SERDES.FFC_ALIGN_EN_0
			// wire CELL1.IMUX_D5                  SERDES.FFC_EN_CGA_0
			// wire CELL1.IMUX_D6                  SERDES.FFC_SD_0
			// wire CELL1.IMUX_D7                  SERDES.FFC_PCIE_EI_EN_0
			// wire CELL1.IMUX_CLK2                SERDES.FF_RCLK0
			// wire CELL1.IMUX_CLK3                SERDES.FF_TCLK0
			// wire CELL1.IMUX_CE0                 SERDES.FFC_AB_RESET
			// wire CELL1.IMUX_CE1                 SERDES.FFC_LANE_RX_RST0
			// wire CELL1.IMUX_CE2                 SERDES.FFC_LANE_TX_RST0
			// wire CELL1.OUT_F0                   SERDES.FB_RXD_0_18
			// wire CELL1.OUT_F1                   SERDES.FB_RXD_0_19
			// wire CELL1.OUT_F2                   SERDES.FB_RXD_0_20
			// wire CELL1.OUT_F3                   SERDES.FB_RXD_0_21
			// wire CELL1.OUT_F4                   SERDES.FB_RXD_0_22
			// wire CELL1.OUT_F5                   SERDES.FB_RXD_0_23
			// wire CELL1.OUT_F6                   SERDES.FF_RXCLK0
			// wire CELL1.OUT_F7                   SERDES.FF_SYSCLK0
			// wire CELL1.OUT_Q0                   SERDES.FB_RXD_0_10
			// wire CELL1.OUT_Q1                   SERDES.FB_RXD_0_11
			// wire CELL1.OUT_Q2                   SERDES.FB_RXD_0_12
			// wire CELL1.OUT_Q3                   SERDES.FB_RXD_0_13
			// wire CELL1.OUT_Q4                   SERDES.FB_RXD_0_14
			// wire CELL1.OUT_Q5                   SERDES.FB_RXD_0_15
			// wire CELL1.OUT_Q6                   SERDES.FB_RXD_0_16
			// wire CELL1.OUT_Q7                   SERDES.FB_RXD_0_17
			// wire CELL1.OUT_OFX0                 SERDES.FB_RXD_0_2
			// wire CELL1.OUT_OFX1                 SERDES.FB_RXD_0_3
			// wire CELL1.OUT_OFX2                 SERDES.FB_RXD_0_4
			// wire CELL1.OUT_OFX3                 SERDES.FB_RXD_0_5
			// wire CELL1.OUT_OFX4                 SERDES.FB_RXD_0_6
			// wire CELL1.OUT_OFX5                 SERDES.FB_RXD_0_7
			// wire CELL1.OUT_OFX6                 SERDES.FB_RXD_0_8
			// wire CELL1.OUT_OFX7                 SERDES.FB_RXD_0_9
			// wire CELL2.IMUX_A0                  SERDES.FF_TXD_1_16
			// wire CELL2.IMUX_A1                  SERDES.FF_TXD_1_17
			// wire CELL2.IMUX_A2                  SERDES.FF_TXD_1_18
			// wire CELL2.IMUX_A3                  SERDES.FF_TXD_1_19
			// wire CELL2.IMUX_A4                  SERDES.FF_TXD_1_20
			// wire CELL2.IMUX_A5                  SERDES.FF_TXD_1_21
			// wire CELL2.IMUX_A6                  SERDES.FF_TXD_1_22
			// wire CELL2.IMUX_A7                  SERDES.FF_TXD_1_23
			// wire CELL2.IMUX_B0                  SERDES.FF_TXD_1_8
			// wire CELL2.IMUX_B1                  SERDES.FF_TXD_1_9
			// wire CELL2.IMUX_B2                  SERDES.FF_TXD_1_10
			// wire CELL2.IMUX_B3                  SERDES.FF_TXD_1_11
			// wire CELL2.IMUX_B4                  SERDES.FF_TXD_1_12
			// wire CELL2.IMUX_B5                  SERDES.FF_TXD_1_13
			// wire CELL2.IMUX_B6                  SERDES.FF_TXD_1_14
			// wire CELL2.IMUX_B7                  SERDES.FF_TXD_1_15
			// wire CELL2.IMUX_C0                  SERDES.FF_TXD_1_0
			// wire CELL2.IMUX_C1                  SERDES.FF_TXD_1_1
			// wire CELL2.IMUX_C2                  SERDES.FF_TXD_1_2
			// wire CELL2.IMUX_C3                  SERDES.FF_TXD_1_3
			// wire CELL2.IMUX_C4                  SERDES.FF_TXD_1_4
			// wire CELL2.IMUX_C5                  SERDES.FF_TXD_1_5
			// wire CELL2.IMUX_C6                  SERDES.FF_TXD_1_6
			// wire CELL2.IMUX_C7                  SERDES.FF_TXD_1_7
			// wire CELL2.IMUX_D0                  SERDES.FFC_PCIE_TX_1
			// wire CELL2.IMUX_D1                  SERDES.FFC_PCIE_CT_1
			// wire CELL2.IMUX_D2                  SERDES.FFC_SB_INV_RX_1
			// wire CELL2.IMUX_D3                  SERDES.FFC_FB_LB_1
			// wire CELL2.IMUX_D4                  SERDES.FFC_ALIGN_EN_1
			// wire CELL2.IMUX_D5                  SERDES.FFC_EN_CGA_1
			// wire CELL2.IMUX_D6                  SERDES.FFC_SD_1
			// wire CELL2.IMUX_D7                  SERDES.FFC_PCIE_EI_EN_1
			// wire CELL2.IMUX_CLK2                SERDES.FF_RCLK1
			// wire CELL2.IMUX_CLK3                SERDES.FF_TCLK1
			// wire CELL2.IMUX_CE1                 SERDES.FFC_LANE_RX_RST1
			// wire CELL2.IMUX_CE2                 SERDES.FFC_LANE_TX_RST1
			// wire CELL2.OUT_F0                   SERDES.FFS_CC_URUN_0
			// wire CELL2.OUT_F1                   SERDES.FFS_CC_ORUN_0
			// wire CELL2.OUT_F3                   SERDES.FFS_LS_STATUS_0
			// wire CELL2.OUT_F4                   SERDES.FFS_PCIE_DONE_0
			// wire CELL2.OUT_F5                   SERDES.FFS_PCIE_CON_0
			// wire CELL2.OUT_F6                   SERDES.FB_RXD_0_0
			// wire CELL2.OUT_F7                   SERDES.FB_RXD_0_1
			// wire CELL2.OUT_Q0                   SERDES.FF_RXCLK1
			// wire CELL2.OUT_Q1                   SERDES.FF_SYSCLK1
			// wire CELL2.OUT_Q3                   SERDES.FFS_RLOS_LO1
			// wire CELL2.OUT_Q4                   SERDES.FFS_RLOS_LO0
			// wire CELL2.OUT_Q5                   SERDES.FFS_AB_FAILED
			// wire CELL2.OUT_Q6                   SERDES.FFS_AB_ALIGNED
			// wire CELL2.OUT_Q7                   SERDES.FFS_AB_STATUS
			// wire CELL2.OUT_OFX0                 SERDES.FB_RXD_1_16
			// wire CELL2.OUT_OFX1                 SERDES.FB_RXD_1_17
			// wire CELL2.OUT_OFX2                 SERDES.FB_RXD_1_18
			// wire CELL2.OUT_OFX3                 SERDES.FB_RXD_1_19
			// wire CELL2.OUT_OFX4                 SERDES.FB_RXD_1_20
			// wire CELL2.OUT_OFX5                 SERDES.FB_RXD_1_21
			// wire CELL2.OUT_OFX6                 SERDES.FB_RXD_1_22
			// wire CELL2.OUT_OFX7                 SERDES.FB_RXD_1_23
			// wire CELL3.OUT_F0                   SERDES.FB_RXD_1_8
			// wire CELL3.OUT_F1                   SERDES.FB_RXD_1_9
			// wire CELL3.OUT_F2                   SERDES.FB_RXD_1_10
			// wire CELL3.OUT_F3                   SERDES.FB_RXD_1_11
			// wire CELL3.OUT_F4                   SERDES.FB_RXD_1_12
			// wire CELL3.OUT_F5                   SERDES.FB_RXD_1_13
			// wire CELL3.OUT_F6                   SERDES.FB_RXD_1_14
			// wire CELL3.OUT_F7                   SERDES.FB_RXD_1_15
			// wire CELL3.OUT_Q0                   SERDES.FB_RXD_1_0
			// wire CELL3.OUT_Q1                   SERDES.FB_RXD_1_1
			// wire CELL3.OUT_Q2                   SERDES.FB_RXD_1_2
			// wire CELL3.OUT_Q3                   SERDES.FB_RXD_1_3
			// wire CELL3.OUT_Q4                   SERDES.FB_RXD_1_4
			// wire CELL3.OUT_Q5                   SERDES.FB_RXD_1_5
			// wire CELL3.OUT_Q6                   SERDES.FB_RXD_1_6
			// wire CELL3.OUT_Q7                   SERDES.FB_RXD_1_7
			// wire CELL3.OUT_OFX2                 SERDES.FFS_CC_URUN_1
			// wire CELL3.OUT_OFX3                 SERDES.FFS_CC_ORUN_1
			// wire CELL3.OUT_OFX5                 SERDES.FFS_LS_STATUS_1
			// wire CELL3.OUT_OFX6                 SERDES.FFS_PCIE_DONE_1
			// wire CELL3.OUT_OFX7                 SERDES.FFS_PCIE_CON_1
			// wire CELL4.IMUX_D0                  SERDES.FFC_PCIE_RX_3
			// wire CELL4.IMUX_D1                  SERDES.FFC_PCIE_RX_2
			// wire CELL4.IMUX_D6                  SERDES.FFC_PCIE_RX_1
			// wire CELL4.IMUX_D7                  SERDES.FFC_PCIE_RX_0
			// wire CELL4.IMUX_CLK2                SERDES.FFC_CK_CORE_RX
			// wire CELL4.IMUX_LSR3                SERDES.FFC_QUAD_RST
			// wire CELL4.IMUX_CE0                 SERDES.FFC_MACRO_RST
			// wire CELL4.OUT_F0                   SERDES.FB_RXD_2_18
			// wire CELL4.OUT_F1                   SERDES.FB_RXD_2_19
			// wire CELL4.OUT_F2                   SERDES.FB_RXD_2_20
			// wire CELL4.OUT_F3                   SERDES.FB_RXD_2_21
			// wire CELL4.OUT_F4                   SERDES.FB_RXD_2_22
			// wire CELL4.OUT_F5                   SERDES.FB_RXD_2_23
			// wire CELL4.OUT_F6                   SERDES.FF_RXCLK2
			// wire CELL4.OUT_F7                   SERDES.FF_SYSCLK2
			// wire CELL4.OUT_Q0                   SERDES.FB_RXD_2_10
			// wire CELL4.OUT_Q1                   SERDES.FB_RXD_2_11
			// wire CELL4.OUT_Q2                   SERDES.FB_RXD_2_12
			// wire CELL4.OUT_Q3                   SERDES.FB_RXD_2_13
			// wire CELL4.OUT_Q4                   SERDES.FB_RXD_2_14
			// wire CELL4.OUT_Q5                   SERDES.FB_RXD_2_15
			// wire CELL4.OUT_Q6                   SERDES.FB_RXD_2_16
			// wire CELL4.OUT_Q7                   SERDES.FB_RXD_2_17
			// wire CELL4.OUT_OFX0                 SERDES.BS4PAD_0
			// wire CELL4.OUT_OFX1                 SERDES.BS4PAD_1
			// wire CELL4.OUT_OFX2                 SERDES.BS4PAD_2
			// wire CELL4.OUT_OFX3                 SERDES.BS4PAD_3
			// wire CELL4.OUT_OFX5                 SERDES.FFS_RLOS_LO3
			// wire CELL4.OUT_OFX6                 SERDES.FFS_RLOS_LO2
			// wire CELL4.OUT_OFX7                 SERDES.FB_RXD_2_9
			// wire CELL5.IMUX_A0                  SERDES.FF_TXD_2_16
			// wire CELL5.IMUX_A1                  SERDES.FF_TXD_2_17
			// wire CELL5.IMUX_A2                  SERDES.FF_TXD_2_18
			// wire CELL5.IMUX_A3                  SERDES.FF_TXD_2_19
			// wire CELL5.IMUX_A4                  SERDES.FF_TXD_2_20
			// wire CELL5.IMUX_A5                  SERDES.FF_TXD_2_21
			// wire CELL5.IMUX_A6                  SERDES.FF_TXD_2_22
			// wire CELL5.IMUX_A7                  SERDES.FF_TXD_2_23
			// wire CELL5.IMUX_B0                  SERDES.FF_TXD_2_8
			// wire CELL5.IMUX_B1                  SERDES.FF_TXD_2_9
			// wire CELL5.IMUX_B2                  SERDES.FF_TXD_2_10
			// wire CELL5.IMUX_B3                  SERDES.FF_TXD_2_11
			// wire CELL5.IMUX_B4                  SERDES.FF_TXD_2_12
			// wire CELL5.IMUX_B5                  SERDES.FF_TXD_2_13
			// wire CELL5.IMUX_B6                  SERDES.FF_TXD_2_14
			// wire CELL5.IMUX_B7                  SERDES.FF_TXD_2_15
			// wire CELL5.IMUX_C0                  SERDES.FF_TXD_2_0
			// wire CELL5.IMUX_C1                  SERDES.FF_TXD_2_1
			// wire CELL5.IMUX_C2                  SERDES.FF_TXD_2_2
			// wire CELL5.IMUX_C3                  SERDES.FF_TXD_2_3
			// wire CELL5.IMUX_C4                  SERDES.FF_TXD_2_4
			// wire CELL5.IMUX_C5                  SERDES.FF_TXD_2_5
			// wire CELL5.IMUX_C6                  SERDES.FF_TXD_2_6
			// wire CELL5.IMUX_C7                  SERDES.FF_TXD_2_7
			// wire CELL5.IMUX_D0                  SERDES.FFC_PCIE_TX_2
			// wire CELL5.IMUX_D1                  SERDES.FFC_PCIE_CT_2
			// wire CELL5.IMUX_D2                  SERDES.FFC_SB_INV_RX_2
			// wire CELL5.IMUX_D3                  SERDES.FFC_FB_LB_2
			// wire CELL5.IMUX_D4                  SERDES.FFC_ALIGN_EN_2
			// wire CELL5.IMUX_D5                  SERDES.FFC_EN_CGA_2
			// wire CELL5.IMUX_D6                  SERDES.FFC_SD_2
			// wire CELL5.IMUX_D7                  SERDES.FFC_PCIE_EI_EN_2
			// wire CELL5.IMUX_CLK2                SERDES.FF_RCLK2
			// wire CELL5.IMUX_CLK3                SERDES.FF_TCLK2
			// wire CELL5.IMUX_CE1                 SERDES.FFC_LANE_RX_RST2
			// wire CELL5.IMUX_CE2                 SERDES.FFC_LANE_TX_RST2
			// wire CELL5.OUT_F0                   SERDES.FB_RXD_2_1
			// wire CELL5.OUT_F1                   SERDES.FB_RXD_2_2
			// wire CELL5.OUT_F2                   SERDES.FB_RXD_2_3
			// wire CELL5.OUT_F3                   SERDES.FB_RXD_2_4
			// wire CELL5.OUT_F4                   SERDES.FB_RXD_2_5
			// wire CELL5.OUT_F5                   SERDES.FB_RXD_2_6
			// wire CELL5.OUT_F6                   SERDES.FB_RXD_2_7
			// wire CELL5.OUT_F7                   SERDES.FB_RXD_2_8
			// wire CELL5.OUT_Q0                   SERDES.FFS_LS_STATUS_2
			// wire CELL5.OUT_Q1                   SERDES.FFS_PCIE_DONE_2
			// wire CELL5.OUT_Q2                   SERDES.FFS_PCIE_CON_2
			// wire CELL5.OUT_Q3                   SERDES.FB_RXD_3_20
			// wire CELL5.OUT_Q4                   SERDES.FB_RXD_3_21
			// wire CELL5.OUT_Q5                   SERDES.FB_RXD_3_22
			// wire CELL5.OUT_Q6                   SERDES.FB_RXD_3_23
			// wire CELL5.OUT_Q7                   SERDES.FB_RXD_2_0
			// wire CELL5.OUT_OFX0                 SERDES.FFS_LS_STATUS_3
			// wire CELL5.OUT_OFX1                 SERDES.FFS_PCIE_DONE_3
			// wire CELL5.OUT_OFX2                 SERDES.FFS_PCIE_CON_3
			// wire CELL5.OUT_OFX3                 SERDES.FFS_CD_FAILED
			// wire CELL5.OUT_OFX4                 SERDES.FFS_CD_ALIGNED
			// wire CELL5.OUT_OFX5                 SERDES.FFS_CD_STATUS
			// wire CELL5.OUT_OFX6                 SERDES.FFS_CC_URUN_2
			// wire CELL5.OUT_OFX7                 SERDES.FFS_CC_ORUN_2
			// wire CELL6.IMUX_A0                  SERDES.FF_TXD_3_16
			// wire CELL6.IMUX_A1                  SERDES.FF_TXD_3_17
			// wire CELL6.IMUX_A2                  SERDES.FF_TXD_3_18
			// wire CELL6.IMUX_A3                  SERDES.FF_TXD_3_19
			// wire CELL6.IMUX_A4                  SERDES.FF_TXD_3_20
			// wire CELL6.IMUX_A5                  SERDES.FF_TXD_3_21
			// wire CELL6.IMUX_A6                  SERDES.FF_TXD_3_22
			// wire CELL6.IMUX_A7                  SERDES.FF_TXD_3_23
			// wire CELL6.IMUX_B0                  SERDES.FF_TXD_3_8
			// wire CELL6.IMUX_B1                  SERDES.FF_TXD_3_9
			// wire CELL6.IMUX_B2                  SERDES.FF_TXD_3_10
			// wire CELL6.IMUX_B3                  SERDES.FF_TXD_3_11
			// wire CELL6.IMUX_B4                  SERDES.FF_TXD_3_12
			// wire CELL6.IMUX_B5                  SERDES.FF_TXD_3_13
			// wire CELL6.IMUX_B6                  SERDES.FF_TXD_3_14
			// wire CELL6.IMUX_B7                  SERDES.FF_TXD_3_15
			// wire CELL6.IMUX_C0                  SERDES.FF_TXD_3_0
			// wire CELL6.IMUX_C1                  SERDES.FF_TXD_3_1
			// wire CELL6.IMUX_C2                  SERDES.FF_TXD_3_2
			// wire CELL6.IMUX_C3                  SERDES.FF_TXD_3_3
			// wire CELL6.IMUX_C4                  SERDES.FF_TXD_3_4
			// wire CELL6.IMUX_C5                  SERDES.FF_TXD_3_5
			// wire CELL6.IMUX_C6                  SERDES.FF_TXD_3_6
			// wire CELL6.IMUX_C7                  SERDES.FF_TXD_3_7
			// wire CELL6.IMUX_D0                  SERDES.FFC_PCIE_TX_3
			// wire CELL6.IMUX_D1                  SERDES.FFC_PCIE_CT_3
			// wire CELL6.IMUX_D2                  SERDES.FFC_SB_INV_RX_3
			// wire CELL6.IMUX_D3                  SERDES.FFC_FB_LB_3
			// wire CELL6.IMUX_D4                  SERDES.FFC_ALIGN_EN_3
			// wire CELL6.IMUX_D5                  SERDES.FFC_EN_CGA_3
			// wire CELL6.IMUX_D6                  SERDES.FFC_SD_3
			// wire CELL6.IMUX_D7                  SERDES.FFC_PCIE_EI_EN_3
			// wire CELL6.IMUX_CLK2                SERDES.FF_RCLK3
			// wire CELL6.IMUX_CLK3                SERDES.FF_TCLK3
			// wire CELL6.IMUX_CE0                 SERDES.FFC_CD_RESET
			// wire CELL6.IMUX_CE1                 SERDES.FFC_LANE_RX_RST3
			// wire CELL6.IMUX_CE2                 SERDES.FFC_LANE_TX_RST3
			// wire CELL6.OUT_F0                   SERDES.FB_RXD_3_14
			// wire CELL6.OUT_F1                   SERDES.FB_RXD_3_15
			// wire CELL6.OUT_F2                   SERDES.FB_RXD_3_16
			// wire CELL6.OUT_F3                   SERDES.FB_RXD_3_17
			// wire CELL6.OUT_F4                   SERDES.FB_RXD_3_18
			// wire CELL6.OUT_F5                   SERDES.FB_RXD_3_19
			// wire CELL6.OUT_F6                   SERDES.FF_RXCLK3
			// wire CELL6.OUT_F7                   SERDES.FF_SYSCLK3
			// wire CELL6.OUT_Q0                   SERDES.FB_RXD_3_6
			// wire CELL6.OUT_Q1                   SERDES.FB_RXD_3_7
			// wire CELL6.OUT_Q2                   SERDES.FB_RXD_3_8
			// wire CELL6.OUT_Q3                   SERDES.FB_RXD_3_9
			// wire CELL6.OUT_Q4                   SERDES.FB_RXD_3_10
			// wire CELL6.OUT_Q5                   SERDES.FB_RXD_3_11
			// wire CELL6.OUT_Q6                   SERDES.FB_RXD_3_12
			// wire CELL6.OUT_Q7                   SERDES.FB_RXD_3_13
			// wire CELL6.OUT_OFX0                 SERDES.FFS_CC_URUN_3
			// wire CELL6.OUT_OFX1                 SERDES.FFS_CC_ORUN_3
			// wire CELL6.OUT_OFX2                 SERDES.FB_RXD_3_0
			// wire CELL6.OUT_OFX3                 SERDES.FB_RXD_3_1
			// wire CELL6.OUT_OFX4                 SERDES.FB_RXD_3_2
			// wire CELL6.OUT_OFX5                 SERDES.FB_RXD_3_3
			// wire CELL6.OUT_OFX6                 SERDES.FB_RXD_3_4
			// wire CELL6.OUT_OFX7                 SERDES.FB_RXD_3_5
		}

		tile_class SERDES_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;

			bel SERDES {
				output BS4PAD_0 = CELL2.OUT_OFX7;
				output BS4PAD_1 = CELL2.OUT_OFX6;
				output BS4PAD_2 = CELL2.OUT_OFX5;
				output BS4PAD_3 = CELL2.OUT_OFX4;
				output FB_RXD_0_0 = CELL4.OUT_F1;
				output FB_RXD_0_1 = CELL4.OUT_F0;
				output FB_RXD_0_10 = CELL5.OUT_Q7;
				output FB_RXD_0_11 = CELL5.OUT_Q6;
				output FB_RXD_0_12 = CELL5.OUT_Q5;
				output FB_RXD_0_13 = CELL5.OUT_Q4;
				output FB_RXD_0_14 = CELL5.OUT_Q3;
				output FB_RXD_0_15 = CELL5.OUT_Q2;
				output FB_RXD_0_16 = CELL5.OUT_Q1;
				output FB_RXD_0_17 = CELL5.OUT_Q0;
				output FB_RXD_0_18 = CELL5.OUT_F7;
				output FB_RXD_0_19 = CELL5.OUT_F6;
				output FB_RXD_0_2 = CELL5.OUT_OFX7;
				output FB_RXD_0_20 = CELL5.OUT_F5;
				output FB_RXD_0_21 = CELL5.OUT_F4;
				output FB_RXD_0_22 = CELL5.OUT_F3;
				output FB_RXD_0_23 = CELL5.OUT_F2;
				output FB_RXD_0_3 = CELL5.OUT_OFX6;
				output FB_RXD_0_4 = CELL5.OUT_OFX5;
				output FB_RXD_0_5 = CELL5.OUT_OFX4;
				output FB_RXD_0_6 = CELL5.OUT_OFX3;
				output FB_RXD_0_7 = CELL5.OUT_OFX2;
				output FB_RXD_0_8 = CELL5.OUT_OFX1;
				output FB_RXD_0_9 = CELL5.OUT_OFX0;
				output FB_RXD_1_0 = CELL3.OUT_Q7;
				output FB_RXD_1_1 = CELL3.OUT_Q6;
				output FB_RXD_1_10 = CELL3.OUT_F5;
				output FB_RXD_1_11 = CELL3.OUT_F4;
				output FB_RXD_1_12 = CELL3.OUT_F3;
				output FB_RXD_1_13 = CELL3.OUT_F2;
				output FB_RXD_1_14 = CELL3.OUT_F1;
				output FB_RXD_1_15 = CELL3.OUT_F0;
				output FB_RXD_1_16 = CELL4.OUT_OFX7;
				output FB_RXD_1_17 = CELL4.OUT_OFX6;
				output FB_RXD_1_18 = CELL4.OUT_OFX5;
				output FB_RXD_1_19 = CELL4.OUT_OFX4;
				output FB_RXD_1_2 = CELL3.OUT_Q5;
				output FB_RXD_1_20 = CELL4.OUT_OFX3;
				output FB_RXD_1_21 = CELL4.OUT_OFX2;
				output FB_RXD_1_22 = CELL4.OUT_OFX1;
				output FB_RXD_1_23 = CELL4.OUT_OFX0;
				output FB_RXD_1_3 = CELL3.OUT_Q4;
				output FB_RXD_1_4 = CELL3.OUT_Q3;
				output FB_RXD_1_5 = CELL3.OUT_Q2;
				output FB_RXD_1_6 = CELL3.OUT_Q1;
				output FB_RXD_1_7 = CELL3.OUT_Q0;
				output FB_RXD_1_8 = CELL3.OUT_F7;
				output FB_RXD_1_9 = CELL3.OUT_F6;
				output FB_RXD_2_0 = CELL1.OUT_Q0;
				output FB_RXD_2_1 = CELL1.OUT_F7;
				output FB_RXD_2_10 = CELL2.OUT_Q7;
				output FB_RXD_2_11 = CELL2.OUT_Q6;
				output FB_RXD_2_12 = CELL2.OUT_Q5;
				output FB_RXD_2_13 = CELL2.OUT_Q4;
				output FB_RXD_2_14 = CELL2.OUT_Q3;
				output FB_RXD_2_15 = CELL2.OUT_Q2;
				output FB_RXD_2_16 = CELL2.OUT_Q1;
				output FB_RXD_2_17 = CELL2.OUT_Q0;
				output FB_RXD_2_18 = CELL2.OUT_F7;
				output FB_RXD_2_19 = CELL2.OUT_F6;
				output FB_RXD_2_2 = CELL1.OUT_F6;
				output FB_RXD_2_20 = CELL2.OUT_F5;
				output FB_RXD_2_21 = CELL2.OUT_F4;
				output FB_RXD_2_22 = CELL2.OUT_F3;
				output FB_RXD_2_23 = CELL2.OUT_F2;
				output FB_RXD_2_3 = CELL1.OUT_F5;
				output FB_RXD_2_4 = CELL1.OUT_F4;
				output FB_RXD_2_5 = CELL1.OUT_F3;
				output FB_RXD_2_6 = CELL1.OUT_F2;
				output FB_RXD_2_7 = CELL1.OUT_F1;
				output FB_RXD_2_8 = CELL1.OUT_F0;
				output FB_RXD_2_9 = CELL2.OUT_OFX0;
				output FB_RXD_3_0 = CELL0.OUT_OFX5;
				output FB_RXD_3_1 = CELL0.OUT_OFX4;
				output FB_RXD_3_10 = CELL0.OUT_Q3;
				output FB_RXD_3_11 = CELL0.OUT_Q2;
				output FB_RXD_3_12 = CELL0.OUT_Q1;
				output FB_RXD_3_13 = CELL0.OUT_Q0;
				output FB_RXD_3_14 = CELL0.OUT_F7;
				output FB_RXD_3_15 = CELL0.OUT_F6;
				output FB_RXD_3_16 = CELL0.OUT_F5;
				output FB_RXD_3_17 = CELL0.OUT_F4;
				output FB_RXD_3_18 = CELL0.OUT_F3;
				output FB_RXD_3_19 = CELL0.OUT_F2;
				output FB_RXD_3_2 = CELL0.OUT_OFX3;
				output FB_RXD_3_20 = CELL1.OUT_Q4;
				output FB_RXD_3_21 = CELL1.OUT_Q3;
				output FB_RXD_3_22 = CELL1.OUT_Q2;
				output FB_RXD_3_23 = CELL1.OUT_Q1;
				output FB_RXD_3_3 = CELL0.OUT_OFX2;
				output FB_RXD_3_4 = CELL0.OUT_OFX1;
				output FB_RXD_3_5 = CELL0.OUT_OFX0;
				output FB_RXD_3_6 = CELL0.OUT_Q7;
				output FB_RXD_3_7 = CELL0.OUT_Q6;
				output FB_RXD_3_8 = CELL0.OUT_Q5;
				output FB_RXD_3_9 = CELL0.OUT_Q4;
				input FFC_AB_RESET = CELL5.IMUX_CE3;
				input FFC_ALIGN_EN_0 = CELL5.IMUX_D3;
				input FFC_ALIGN_EN_1 = CELL4.IMUX_D3;
				input FFC_ALIGN_EN_2 = CELL1.IMUX_D3;
				input FFC_ALIGN_EN_3 = CELL0.IMUX_D3;
				input FFC_CD_RESET = CELL0.IMUX_CE3;
				input FFC_CK_CORE_RX = CELL2.IMUX_CLK1;
				input FFC_EN_CGA_0 = CELL5.IMUX_D2;
				input FFC_EN_CGA_1 = CELL4.IMUX_D2;
				input FFC_EN_CGA_2 = CELL1.IMUX_D2;
				input FFC_EN_CGA_3 = CELL0.IMUX_D2;
				input FFC_FB_LB_0 = CELL5.IMUX_D4;
				input FFC_FB_LB_1 = CELL4.IMUX_D4;
				input FFC_FB_LB_2 = CELL1.IMUX_D4;
				input FFC_FB_LB_3 = CELL0.IMUX_D4;
				input FFC_LANE_RX_RST0 = CELL5.IMUX_CE2;
				input FFC_LANE_RX_RST1 = CELL4.IMUX_CE2;
				input FFC_LANE_RX_RST2 = CELL1.IMUX_CE2;
				input FFC_LANE_RX_RST3 = CELL0.IMUX_CE2;
				input FFC_LANE_TX_RST0 = CELL5.IMUX_CE1;
				input FFC_LANE_TX_RST1 = CELL4.IMUX_CE1;
				input FFC_LANE_TX_RST2 = CELL1.IMUX_CE1;
				input FFC_LANE_TX_RST3 = CELL0.IMUX_CE1;
				input FFC_MACRO_RST = CELL2.IMUX_CE3;
				input FFC_PCIE_CT_0 = CELL5.IMUX_D6;
				input FFC_PCIE_CT_1 = CELL4.IMUX_D6;
				input FFC_PCIE_CT_2 = CELL1.IMUX_D6;
				input FFC_PCIE_CT_3 = CELL0.IMUX_D6;
				input FFC_PCIE_EI_EN_0 = CELL5.IMUX_D0;
				input FFC_PCIE_EI_EN_1 = CELL4.IMUX_D0;
				input FFC_PCIE_EI_EN_2 = CELL1.IMUX_D0;
				input FFC_PCIE_EI_EN_3 = CELL0.IMUX_D0;
				input FFC_PCIE_RX_0 = CELL2.IMUX_D0;
				input FFC_PCIE_RX_1 = CELL2.IMUX_D1;
				input FFC_PCIE_RX_2 = CELL2.IMUX_D6;
				input FFC_PCIE_RX_3 = CELL2.IMUX_D7;
				input FFC_PCIE_TX_0 = CELL5.IMUX_D7;
				input FFC_PCIE_TX_1 = CELL4.IMUX_D7;
				input FFC_PCIE_TX_2 = CELL1.IMUX_D7;
				input FFC_PCIE_TX_3 = CELL0.IMUX_D7;
				input FFC_QUAD_RST = CELL2.IMUX_LSR0;
				input FFC_SB_INV_RX_0 = CELL5.IMUX_D5;
				input FFC_SB_INV_RX_1 = CELL4.IMUX_D5;
				input FFC_SB_INV_RX_2 = CELL1.IMUX_D5;
				input FFC_SB_INV_RX_3 = CELL0.IMUX_D5;
				input FFC_SD_0 = CELL5.IMUX_D1;
				input FFC_SD_1 = CELL4.IMUX_D1;
				input FFC_SD_2 = CELL1.IMUX_D1;
				input FFC_SD_3 = CELL0.IMUX_D1;
				output FFS_AB_ALIGNED = CELL4.OUT_Q1;
				output FFS_AB_FAILED = CELL4.OUT_Q2;
				output FFS_AB_STATUS = CELL4.OUT_Q0;
				output FFS_CC_ORUN_0 = CELL4.OUT_F6;
				output FFS_CC_ORUN_1 = CELL3.OUT_OFX4;
				output FFS_CC_ORUN_2 = CELL1.OUT_OFX0;
				output FFS_CC_ORUN_3 = CELL0.OUT_OFX6;
				output FFS_CC_URUN_0 = CELL4.OUT_F7;
				output FFS_CC_URUN_1 = CELL3.OUT_OFX5;
				output FFS_CC_URUN_2 = CELL1.OUT_OFX1;
				output FFS_CC_URUN_3 = CELL0.OUT_OFX7;
				output FFS_CD_ALIGNED = CELL1.OUT_OFX3;
				output FFS_CD_FAILED = CELL1.OUT_OFX4;
				output FFS_CD_STATUS = CELL1.OUT_OFX2;
				output FFS_LS_STATUS_0 = CELL4.OUT_F4;
				output FFS_LS_STATUS_1 = CELL3.OUT_OFX2;
				output FFS_LS_STATUS_2 = CELL1.OUT_Q7;
				output FFS_LS_STATUS_3 = CELL1.OUT_OFX7;
				output FFS_PCIE_CON_0 = CELL4.OUT_F2;
				output FFS_PCIE_CON_1 = CELL3.OUT_OFX0;
				output FFS_PCIE_CON_2 = CELL1.OUT_Q5;
				output FFS_PCIE_CON_3 = CELL1.OUT_OFX5;
				output FFS_PCIE_DONE_0 = CELL4.OUT_F3;
				output FFS_PCIE_DONE_1 = CELL3.OUT_OFX1;
				output FFS_PCIE_DONE_2 = CELL1.OUT_Q6;
				output FFS_PCIE_DONE_3 = CELL1.OUT_OFX6;
				output FFS_RLOS_LO0 = CELL4.OUT_Q3;
				output FFS_RLOS_LO1 = CELL4.OUT_Q4;
				output FFS_RLOS_LO2 = CELL2.OUT_OFX1;
				output FFS_RLOS_LO3 = CELL2.OUT_OFX2;
				input FF_RCLK0 = CELL5.IMUX_CLK1;
				input FF_RCLK1 = CELL4.IMUX_CLK1;
				input FF_RCLK2 = CELL1.IMUX_CLK1;
				input FF_RCLK3 = CELL0.IMUX_CLK1;
				output FF_RXCLK0 = CELL5.OUT_F1;
				output FF_RXCLK1 = CELL4.OUT_Q7;
				output FF_RXCLK2 = CELL2.OUT_F1;
				output FF_RXCLK3 = CELL0.OUT_F1;
				output FF_SYSCLK0 = CELL5.OUT_F0;
				output FF_SYSCLK1 = CELL4.OUT_Q6;
				output FF_SYSCLK2 = CELL2.OUT_F0;
				output FF_SYSCLK3 = CELL0.OUT_F0;
				input FF_TCLK0 = CELL5.IMUX_CLK0;
				input FF_TCLK1 = CELL4.IMUX_CLK0;
				input FF_TCLK2 = CELL1.IMUX_CLK0;
				input FF_TCLK3 = CELL0.IMUX_CLK0;
				input FF_TXD_0_0 = CELL5.IMUX_C7;
				input FF_TXD_0_1 = CELL5.IMUX_C6;
				input FF_TXD_0_10 = CELL5.IMUX_B5;
				input FF_TXD_0_11 = CELL5.IMUX_B4;
				input FF_TXD_0_12 = CELL5.IMUX_B3;
				input FF_TXD_0_13 = CELL5.IMUX_B2;
				input FF_TXD_0_14 = CELL5.IMUX_B1;
				input FF_TXD_0_15 = CELL5.IMUX_B0;
				input FF_TXD_0_16 = CELL5.IMUX_A7;
				input FF_TXD_0_17 = CELL5.IMUX_A6;
				input FF_TXD_0_18 = CELL5.IMUX_A5;
				input FF_TXD_0_19 = CELL5.IMUX_A4;
				input FF_TXD_0_2 = CELL5.IMUX_C5;
				input FF_TXD_0_20 = CELL5.IMUX_A3;
				input FF_TXD_0_21 = CELL5.IMUX_A2;
				input FF_TXD_0_22 = CELL5.IMUX_A1;
				input FF_TXD_0_23 = CELL5.IMUX_A0;
				input FF_TXD_0_3 = CELL5.IMUX_C4;
				input FF_TXD_0_4 = CELL5.IMUX_C3;
				input FF_TXD_0_5 = CELL5.IMUX_C2;
				input FF_TXD_0_6 = CELL5.IMUX_C1;
				input FF_TXD_0_7 = CELL5.IMUX_C0;
				input FF_TXD_0_8 = CELL5.IMUX_B7;
				input FF_TXD_0_9 = CELL5.IMUX_B6;
				input FF_TXD_1_0 = CELL4.IMUX_C7;
				input FF_TXD_1_1 = CELL4.IMUX_C6;
				input FF_TXD_1_10 = CELL4.IMUX_B5;
				input FF_TXD_1_11 = CELL4.IMUX_B4;
				input FF_TXD_1_12 = CELL4.IMUX_B3;
				input FF_TXD_1_13 = CELL4.IMUX_B2;
				input FF_TXD_1_14 = CELL4.IMUX_B1;
				input FF_TXD_1_15 = CELL4.IMUX_B0;
				input FF_TXD_1_16 = CELL4.IMUX_A7;
				input FF_TXD_1_17 = CELL4.IMUX_A6;
				input FF_TXD_1_18 = CELL4.IMUX_A5;
				input FF_TXD_1_19 = CELL4.IMUX_A4;
				input FF_TXD_1_2 = CELL4.IMUX_C5;
				input FF_TXD_1_20 = CELL4.IMUX_A3;
				input FF_TXD_1_21 = CELL4.IMUX_A2;
				input FF_TXD_1_22 = CELL4.IMUX_A1;
				input FF_TXD_1_23 = CELL4.IMUX_A0;
				input FF_TXD_1_3 = CELL4.IMUX_C4;
				input FF_TXD_1_4 = CELL4.IMUX_C3;
				input FF_TXD_1_5 = CELL4.IMUX_C2;
				input FF_TXD_1_6 = CELL4.IMUX_C1;
				input FF_TXD_1_7 = CELL4.IMUX_C0;
				input FF_TXD_1_8 = CELL4.IMUX_B7;
				input FF_TXD_1_9 = CELL4.IMUX_B6;
				input FF_TXD_2_0 = CELL1.IMUX_C7;
				input FF_TXD_2_1 = CELL1.IMUX_C6;
				input FF_TXD_2_10 = CELL1.IMUX_B5;
				input FF_TXD_2_11 = CELL1.IMUX_B4;
				input FF_TXD_2_12 = CELL1.IMUX_B3;
				input FF_TXD_2_13 = CELL1.IMUX_B2;
				input FF_TXD_2_14 = CELL1.IMUX_B1;
				input FF_TXD_2_15 = CELL1.IMUX_B0;
				input FF_TXD_2_16 = CELL1.IMUX_A7;
				input FF_TXD_2_17 = CELL1.IMUX_A6;
				input FF_TXD_2_18 = CELL1.IMUX_A5;
				input FF_TXD_2_19 = CELL1.IMUX_A4;
				input FF_TXD_2_2 = CELL1.IMUX_C5;
				input FF_TXD_2_20 = CELL1.IMUX_A3;
				input FF_TXD_2_21 = CELL1.IMUX_A2;
				input FF_TXD_2_22 = CELL1.IMUX_A1;
				input FF_TXD_2_23 = CELL1.IMUX_A0;
				input FF_TXD_2_3 = CELL1.IMUX_C4;
				input FF_TXD_2_4 = CELL1.IMUX_C3;
				input FF_TXD_2_5 = CELL1.IMUX_C2;
				input FF_TXD_2_6 = CELL1.IMUX_C1;
				input FF_TXD_2_7 = CELL1.IMUX_C0;
				input FF_TXD_2_8 = CELL1.IMUX_B7;
				input FF_TXD_2_9 = CELL1.IMUX_B6;
				input FF_TXD_3_0 = CELL0.IMUX_C7;
				input FF_TXD_3_1 = CELL0.IMUX_C6;
				input FF_TXD_3_10 = CELL0.IMUX_B5;
				input FF_TXD_3_11 = CELL0.IMUX_B4;
				input FF_TXD_3_12 = CELL0.IMUX_B3;
				input FF_TXD_3_13 = CELL0.IMUX_B2;
				input FF_TXD_3_14 = CELL0.IMUX_B1;
				input FF_TXD_3_15 = CELL0.IMUX_B0;
				input FF_TXD_3_16 = CELL0.IMUX_A7;
				input FF_TXD_3_17 = CELL0.IMUX_A6;
				input FF_TXD_3_18 = CELL0.IMUX_A5;
				input FF_TXD_3_19 = CELL0.IMUX_A4;
				input FF_TXD_3_2 = CELL0.IMUX_C5;
				input FF_TXD_3_20 = CELL0.IMUX_A3;
				input FF_TXD_3_21 = CELL0.IMUX_A2;
				input FF_TXD_3_22 = CELL0.IMUX_A1;
				input FF_TXD_3_23 = CELL0.IMUX_A0;
				input FF_TXD_3_3 = CELL0.IMUX_C4;
				input FF_TXD_3_4 = CELL0.IMUX_C3;
				input FF_TXD_3_5 = CELL0.IMUX_C2;
				input FF_TXD_3_6 = CELL0.IMUX_C1;
				input FF_TXD_3_7 = CELL0.IMUX_C0;
				input FF_TXD_3_8 = CELL0.IMUX_B7;
				input FF_TXD_3_9 = CELL0.IMUX_B6;
			}

			// wire CELL0.IMUX_A0                  SERDES.FF_TXD_3_23
			// wire CELL0.IMUX_A1                  SERDES.FF_TXD_3_22
			// wire CELL0.IMUX_A2                  SERDES.FF_TXD_3_21
			// wire CELL0.IMUX_A3                  SERDES.FF_TXD_3_20
			// wire CELL0.IMUX_A4                  SERDES.FF_TXD_3_19
			// wire CELL0.IMUX_A5                  SERDES.FF_TXD_3_18
			// wire CELL0.IMUX_A6                  SERDES.FF_TXD_3_17
			// wire CELL0.IMUX_A7                  SERDES.FF_TXD_3_16
			// wire CELL0.IMUX_B0                  SERDES.FF_TXD_3_15
			// wire CELL0.IMUX_B1                  SERDES.FF_TXD_3_14
			// wire CELL0.IMUX_B2                  SERDES.FF_TXD_3_13
			// wire CELL0.IMUX_B3                  SERDES.FF_TXD_3_12
			// wire CELL0.IMUX_B4                  SERDES.FF_TXD_3_11
			// wire CELL0.IMUX_B5                  SERDES.FF_TXD_3_10
			// wire CELL0.IMUX_B6                  SERDES.FF_TXD_3_9
			// wire CELL0.IMUX_B7                  SERDES.FF_TXD_3_8
			// wire CELL0.IMUX_C0                  SERDES.FF_TXD_3_7
			// wire CELL0.IMUX_C1                  SERDES.FF_TXD_3_6
			// wire CELL0.IMUX_C2                  SERDES.FF_TXD_3_5
			// wire CELL0.IMUX_C3                  SERDES.FF_TXD_3_4
			// wire CELL0.IMUX_C4                  SERDES.FF_TXD_3_3
			// wire CELL0.IMUX_C5                  SERDES.FF_TXD_3_2
			// wire CELL0.IMUX_C6                  SERDES.FF_TXD_3_1
			// wire CELL0.IMUX_C7                  SERDES.FF_TXD_3_0
			// wire CELL0.IMUX_D0                  SERDES.FFC_PCIE_EI_EN_3
			// wire CELL0.IMUX_D1                  SERDES.FFC_SD_3
			// wire CELL0.IMUX_D2                  SERDES.FFC_EN_CGA_3
			// wire CELL0.IMUX_D3                  SERDES.FFC_ALIGN_EN_3
			// wire CELL0.IMUX_D4                  SERDES.FFC_FB_LB_3
			// wire CELL0.IMUX_D5                  SERDES.FFC_SB_INV_RX_3
			// wire CELL0.IMUX_D6                  SERDES.FFC_PCIE_CT_3
			// wire CELL0.IMUX_D7                  SERDES.FFC_PCIE_TX_3
			// wire CELL0.IMUX_CLK0                SERDES.FF_TCLK3
			// wire CELL0.IMUX_CLK1                SERDES.FF_RCLK3
			// wire CELL0.IMUX_CE1                 SERDES.FFC_LANE_TX_RST3
			// wire CELL0.IMUX_CE2                 SERDES.FFC_LANE_RX_RST3
			// wire CELL0.IMUX_CE3                 SERDES.FFC_CD_RESET
			// wire CELL0.OUT_F0                   SERDES.FF_SYSCLK3
			// wire CELL0.OUT_F1                   SERDES.FF_RXCLK3
			// wire CELL0.OUT_F2                   SERDES.FB_RXD_3_19
			// wire CELL0.OUT_F3                   SERDES.FB_RXD_3_18
			// wire CELL0.OUT_F4                   SERDES.FB_RXD_3_17
			// wire CELL0.OUT_F5                   SERDES.FB_RXD_3_16
			// wire CELL0.OUT_F6                   SERDES.FB_RXD_3_15
			// wire CELL0.OUT_F7                   SERDES.FB_RXD_3_14
			// wire CELL0.OUT_Q0                   SERDES.FB_RXD_3_13
			// wire CELL0.OUT_Q1                   SERDES.FB_RXD_3_12
			// wire CELL0.OUT_Q2                   SERDES.FB_RXD_3_11
			// wire CELL0.OUT_Q3                   SERDES.FB_RXD_3_10
			// wire CELL0.OUT_Q4                   SERDES.FB_RXD_3_9
			// wire CELL0.OUT_Q5                   SERDES.FB_RXD_3_8
			// wire CELL0.OUT_Q6                   SERDES.FB_RXD_3_7
			// wire CELL0.OUT_Q7                   SERDES.FB_RXD_3_6
			// wire CELL0.OUT_OFX0                 SERDES.FB_RXD_3_5
			// wire CELL0.OUT_OFX1                 SERDES.FB_RXD_3_4
			// wire CELL0.OUT_OFX2                 SERDES.FB_RXD_3_3
			// wire CELL0.OUT_OFX3                 SERDES.FB_RXD_3_2
			// wire CELL0.OUT_OFX4                 SERDES.FB_RXD_3_1
			// wire CELL0.OUT_OFX5                 SERDES.FB_RXD_3_0
			// wire CELL0.OUT_OFX6                 SERDES.FFS_CC_ORUN_3
			// wire CELL0.OUT_OFX7                 SERDES.FFS_CC_URUN_3
			// wire CELL1.IMUX_A0                  SERDES.FF_TXD_2_23
			// wire CELL1.IMUX_A1                  SERDES.FF_TXD_2_22
			// wire CELL1.IMUX_A2                  SERDES.FF_TXD_2_21
			// wire CELL1.IMUX_A3                  SERDES.FF_TXD_2_20
			// wire CELL1.IMUX_A4                  SERDES.FF_TXD_2_19
			// wire CELL1.IMUX_A5                  SERDES.FF_TXD_2_18
			// wire CELL1.IMUX_A6                  SERDES.FF_TXD_2_17
			// wire CELL1.IMUX_A7                  SERDES.FF_TXD_2_16
			// wire CELL1.IMUX_B0                  SERDES.FF_TXD_2_15
			// wire CELL1.IMUX_B1                  SERDES.FF_TXD_2_14
			// wire CELL1.IMUX_B2                  SERDES.FF_TXD_2_13
			// wire CELL1.IMUX_B3                  SERDES.FF_TXD_2_12
			// wire CELL1.IMUX_B4                  SERDES.FF_TXD_2_11
			// wire CELL1.IMUX_B5                  SERDES.FF_TXD_2_10
			// wire CELL1.IMUX_B6                  SERDES.FF_TXD_2_9
			// wire CELL1.IMUX_B7                  SERDES.FF_TXD_2_8
			// wire CELL1.IMUX_C0                  SERDES.FF_TXD_2_7
			// wire CELL1.IMUX_C1                  SERDES.FF_TXD_2_6
			// wire CELL1.IMUX_C2                  SERDES.FF_TXD_2_5
			// wire CELL1.IMUX_C3                  SERDES.FF_TXD_2_4
			// wire CELL1.IMUX_C4                  SERDES.FF_TXD_2_3
			// wire CELL1.IMUX_C5                  SERDES.FF_TXD_2_2
			// wire CELL1.IMUX_C6                  SERDES.FF_TXD_2_1
			// wire CELL1.IMUX_C7                  SERDES.FF_TXD_2_0
			// wire CELL1.IMUX_D0                  SERDES.FFC_PCIE_EI_EN_2
			// wire CELL1.IMUX_D1                  SERDES.FFC_SD_2
			// wire CELL1.IMUX_D2                  SERDES.FFC_EN_CGA_2
			// wire CELL1.IMUX_D3                  SERDES.FFC_ALIGN_EN_2
			// wire CELL1.IMUX_D4                  SERDES.FFC_FB_LB_2
			// wire CELL1.IMUX_D5                  SERDES.FFC_SB_INV_RX_2
			// wire CELL1.IMUX_D6                  SERDES.FFC_PCIE_CT_2
			// wire CELL1.IMUX_D7                  SERDES.FFC_PCIE_TX_2
			// wire CELL1.IMUX_CLK0                SERDES.FF_TCLK2
			// wire CELL1.IMUX_CLK1                SERDES.FF_RCLK2
			// wire CELL1.IMUX_CE1                 SERDES.FFC_LANE_TX_RST2
			// wire CELL1.IMUX_CE2                 SERDES.FFC_LANE_RX_RST2
			// wire CELL1.OUT_F0                   SERDES.FB_RXD_2_8
			// wire CELL1.OUT_F1                   SERDES.FB_RXD_2_7
			// wire CELL1.OUT_F2                   SERDES.FB_RXD_2_6
			// wire CELL1.OUT_F3                   SERDES.FB_RXD_2_5
			// wire CELL1.OUT_F4                   SERDES.FB_RXD_2_4
			// wire CELL1.OUT_F5                   SERDES.FB_RXD_2_3
			// wire CELL1.OUT_F6                   SERDES.FB_RXD_2_2
			// wire CELL1.OUT_F7                   SERDES.FB_RXD_2_1
			// wire CELL1.OUT_Q0                   SERDES.FB_RXD_2_0
			// wire CELL1.OUT_Q1                   SERDES.FB_RXD_3_23
			// wire CELL1.OUT_Q2                   SERDES.FB_RXD_3_22
			// wire CELL1.OUT_Q3                   SERDES.FB_RXD_3_21
			// wire CELL1.OUT_Q4                   SERDES.FB_RXD_3_20
			// wire CELL1.OUT_Q5                   SERDES.FFS_PCIE_CON_2
			// wire CELL1.OUT_Q6                   SERDES.FFS_PCIE_DONE_2
			// wire CELL1.OUT_Q7                   SERDES.FFS_LS_STATUS_2
			// wire CELL1.OUT_OFX0                 SERDES.FFS_CC_ORUN_2
			// wire CELL1.OUT_OFX1                 SERDES.FFS_CC_URUN_2
			// wire CELL1.OUT_OFX2                 SERDES.FFS_CD_STATUS
			// wire CELL1.OUT_OFX3                 SERDES.FFS_CD_ALIGNED
			// wire CELL1.OUT_OFX4                 SERDES.FFS_CD_FAILED
			// wire CELL1.OUT_OFX5                 SERDES.FFS_PCIE_CON_3
			// wire CELL1.OUT_OFX6                 SERDES.FFS_PCIE_DONE_3
			// wire CELL1.OUT_OFX7                 SERDES.FFS_LS_STATUS_3
			// wire CELL2.IMUX_D0                  SERDES.FFC_PCIE_RX_0
			// wire CELL2.IMUX_D1                  SERDES.FFC_PCIE_RX_1
			// wire CELL2.IMUX_D6                  SERDES.FFC_PCIE_RX_2
			// wire CELL2.IMUX_D7                  SERDES.FFC_PCIE_RX_3
			// wire CELL2.IMUX_CLK1                SERDES.FFC_CK_CORE_RX
			// wire CELL2.IMUX_LSR0                SERDES.FFC_QUAD_RST
			// wire CELL2.IMUX_CE3                 SERDES.FFC_MACRO_RST
			// wire CELL2.OUT_F0                   SERDES.FF_SYSCLK2
			// wire CELL2.OUT_F1                   SERDES.FF_RXCLK2
			// wire CELL2.OUT_F2                   SERDES.FB_RXD_2_23
			// wire CELL2.OUT_F3                   SERDES.FB_RXD_2_22
			// wire CELL2.OUT_F4                   SERDES.FB_RXD_2_21
			// wire CELL2.OUT_F5                   SERDES.FB_RXD_2_20
			// wire CELL2.OUT_F6                   SERDES.FB_RXD_2_19
			// wire CELL2.OUT_F7                   SERDES.FB_RXD_2_18
			// wire CELL2.OUT_Q0                   SERDES.FB_RXD_2_17
			// wire CELL2.OUT_Q1                   SERDES.FB_RXD_2_16
			// wire CELL2.OUT_Q2                   SERDES.FB_RXD_2_15
			// wire CELL2.OUT_Q3                   SERDES.FB_RXD_2_14
			// wire CELL2.OUT_Q4                   SERDES.FB_RXD_2_13
			// wire CELL2.OUT_Q5                   SERDES.FB_RXD_2_12
			// wire CELL2.OUT_Q6                   SERDES.FB_RXD_2_11
			// wire CELL2.OUT_Q7                   SERDES.FB_RXD_2_10
			// wire CELL2.OUT_OFX0                 SERDES.FB_RXD_2_9
			// wire CELL2.OUT_OFX1                 SERDES.FFS_RLOS_LO2
			// wire CELL2.OUT_OFX2                 SERDES.FFS_RLOS_LO3
			// wire CELL2.OUT_OFX4                 SERDES.BS4PAD_3
			// wire CELL2.OUT_OFX5                 SERDES.BS4PAD_2
			// wire CELL2.OUT_OFX6                 SERDES.BS4PAD_1
			// wire CELL2.OUT_OFX7                 SERDES.BS4PAD_0
			// wire CELL3.OUT_F0                   SERDES.FB_RXD_1_15
			// wire CELL3.OUT_F1                   SERDES.FB_RXD_1_14
			// wire CELL3.OUT_F2                   SERDES.FB_RXD_1_13
			// wire CELL3.OUT_F3                   SERDES.FB_RXD_1_12
			// wire CELL3.OUT_F4                   SERDES.FB_RXD_1_11
			// wire CELL3.OUT_F5                   SERDES.FB_RXD_1_10
			// wire CELL3.OUT_F6                   SERDES.FB_RXD_1_9
			// wire CELL3.OUT_F7                   SERDES.FB_RXD_1_8
			// wire CELL3.OUT_Q0                   SERDES.FB_RXD_1_7
			// wire CELL3.OUT_Q1                   SERDES.FB_RXD_1_6
			// wire CELL3.OUT_Q2                   SERDES.FB_RXD_1_5
			// wire CELL3.OUT_Q3                   SERDES.FB_RXD_1_4
			// wire CELL3.OUT_Q4                   SERDES.FB_RXD_1_3
			// wire CELL3.OUT_Q5                   SERDES.FB_RXD_1_2
			// wire CELL3.OUT_Q6                   SERDES.FB_RXD_1_1
			// wire CELL3.OUT_Q7                   SERDES.FB_RXD_1_0
			// wire CELL3.OUT_OFX0                 SERDES.FFS_PCIE_CON_1
			// wire CELL3.OUT_OFX1                 SERDES.FFS_PCIE_DONE_1
			// wire CELL3.OUT_OFX2                 SERDES.FFS_LS_STATUS_1
			// wire CELL3.OUT_OFX4                 SERDES.FFS_CC_ORUN_1
			// wire CELL3.OUT_OFX5                 SERDES.FFS_CC_URUN_1
			// wire CELL4.IMUX_A0                  SERDES.FF_TXD_1_23
			// wire CELL4.IMUX_A1                  SERDES.FF_TXD_1_22
			// wire CELL4.IMUX_A2                  SERDES.FF_TXD_1_21
			// wire CELL4.IMUX_A3                  SERDES.FF_TXD_1_20
			// wire CELL4.IMUX_A4                  SERDES.FF_TXD_1_19
			// wire CELL4.IMUX_A5                  SERDES.FF_TXD_1_18
			// wire CELL4.IMUX_A6                  SERDES.FF_TXD_1_17
			// wire CELL4.IMUX_A7                  SERDES.FF_TXD_1_16
			// wire CELL4.IMUX_B0                  SERDES.FF_TXD_1_15
			// wire CELL4.IMUX_B1                  SERDES.FF_TXD_1_14
			// wire CELL4.IMUX_B2                  SERDES.FF_TXD_1_13
			// wire CELL4.IMUX_B3                  SERDES.FF_TXD_1_12
			// wire CELL4.IMUX_B4                  SERDES.FF_TXD_1_11
			// wire CELL4.IMUX_B5                  SERDES.FF_TXD_1_10
			// wire CELL4.IMUX_B6                  SERDES.FF_TXD_1_9
			// wire CELL4.IMUX_B7                  SERDES.FF_TXD_1_8
			// wire CELL4.IMUX_C0                  SERDES.FF_TXD_1_7
			// wire CELL4.IMUX_C1                  SERDES.FF_TXD_1_6
			// wire CELL4.IMUX_C2                  SERDES.FF_TXD_1_5
			// wire CELL4.IMUX_C3                  SERDES.FF_TXD_1_4
			// wire CELL4.IMUX_C4                  SERDES.FF_TXD_1_3
			// wire CELL4.IMUX_C5                  SERDES.FF_TXD_1_2
			// wire CELL4.IMUX_C6                  SERDES.FF_TXD_1_1
			// wire CELL4.IMUX_C7                  SERDES.FF_TXD_1_0
			// wire CELL4.IMUX_D0                  SERDES.FFC_PCIE_EI_EN_1
			// wire CELL4.IMUX_D1                  SERDES.FFC_SD_1
			// wire CELL4.IMUX_D2                  SERDES.FFC_EN_CGA_1
			// wire CELL4.IMUX_D3                  SERDES.FFC_ALIGN_EN_1
			// wire CELL4.IMUX_D4                  SERDES.FFC_FB_LB_1
			// wire CELL4.IMUX_D5                  SERDES.FFC_SB_INV_RX_1
			// wire CELL4.IMUX_D6                  SERDES.FFC_PCIE_CT_1
			// wire CELL4.IMUX_D7                  SERDES.FFC_PCIE_TX_1
			// wire CELL4.IMUX_CLK0                SERDES.FF_TCLK1
			// wire CELL4.IMUX_CLK1                SERDES.FF_RCLK1
			// wire CELL4.IMUX_CE1                 SERDES.FFC_LANE_TX_RST1
			// wire CELL4.IMUX_CE2                 SERDES.FFC_LANE_RX_RST1
			// wire CELL4.OUT_F0                   SERDES.FB_RXD_0_1
			// wire CELL4.OUT_F1                   SERDES.FB_RXD_0_0
			// wire CELL4.OUT_F2                   SERDES.FFS_PCIE_CON_0
			// wire CELL4.OUT_F3                   SERDES.FFS_PCIE_DONE_0
			// wire CELL4.OUT_F4                   SERDES.FFS_LS_STATUS_0
			// wire CELL4.OUT_F6                   SERDES.FFS_CC_ORUN_0
			// wire CELL4.OUT_F7                   SERDES.FFS_CC_URUN_0
			// wire CELL4.OUT_Q0                   SERDES.FFS_AB_STATUS
			// wire CELL4.OUT_Q1                   SERDES.FFS_AB_ALIGNED
			// wire CELL4.OUT_Q2                   SERDES.FFS_AB_FAILED
			// wire CELL4.OUT_Q3                   SERDES.FFS_RLOS_LO0
			// wire CELL4.OUT_Q4                   SERDES.FFS_RLOS_LO1
			// wire CELL4.OUT_Q6                   SERDES.FF_SYSCLK1
			// wire CELL4.OUT_Q7                   SERDES.FF_RXCLK1
			// wire CELL4.OUT_OFX0                 SERDES.FB_RXD_1_23
			// wire CELL4.OUT_OFX1                 SERDES.FB_RXD_1_22
			// wire CELL4.OUT_OFX2                 SERDES.FB_RXD_1_21
			// wire CELL4.OUT_OFX3                 SERDES.FB_RXD_1_20
			// wire CELL4.OUT_OFX4                 SERDES.FB_RXD_1_19
			// wire CELL4.OUT_OFX5                 SERDES.FB_RXD_1_18
			// wire CELL4.OUT_OFX6                 SERDES.FB_RXD_1_17
			// wire CELL4.OUT_OFX7                 SERDES.FB_RXD_1_16
			// wire CELL5.IMUX_A0                  SERDES.FF_TXD_0_23
			// wire CELL5.IMUX_A1                  SERDES.FF_TXD_0_22
			// wire CELL5.IMUX_A2                  SERDES.FF_TXD_0_21
			// wire CELL5.IMUX_A3                  SERDES.FF_TXD_0_20
			// wire CELL5.IMUX_A4                  SERDES.FF_TXD_0_19
			// wire CELL5.IMUX_A5                  SERDES.FF_TXD_0_18
			// wire CELL5.IMUX_A6                  SERDES.FF_TXD_0_17
			// wire CELL5.IMUX_A7                  SERDES.FF_TXD_0_16
			// wire CELL5.IMUX_B0                  SERDES.FF_TXD_0_15
			// wire CELL5.IMUX_B1                  SERDES.FF_TXD_0_14
			// wire CELL5.IMUX_B2                  SERDES.FF_TXD_0_13
			// wire CELL5.IMUX_B3                  SERDES.FF_TXD_0_12
			// wire CELL5.IMUX_B4                  SERDES.FF_TXD_0_11
			// wire CELL5.IMUX_B5                  SERDES.FF_TXD_0_10
			// wire CELL5.IMUX_B6                  SERDES.FF_TXD_0_9
			// wire CELL5.IMUX_B7                  SERDES.FF_TXD_0_8
			// wire CELL5.IMUX_C0                  SERDES.FF_TXD_0_7
			// wire CELL5.IMUX_C1                  SERDES.FF_TXD_0_6
			// wire CELL5.IMUX_C2                  SERDES.FF_TXD_0_5
			// wire CELL5.IMUX_C3                  SERDES.FF_TXD_0_4
			// wire CELL5.IMUX_C4                  SERDES.FF_TXD_0_3
			// wire CELL5.IMUX_C5                  SERDES.FF_TXD_0_2
			// wire CELL5.IMUX_C6                  SERDES.FF_TXD_0_1
			// wire CELL5.IMUX_C7                  SERDES.FF_TXD_0_0
			// wire CELL5.IMUX_D0                  SERDES.FFC_PCIE_EI_EN_0
			// wire CELL5.IMUX_D1                  SERDES.FFC_SD_0
			// wire CELL5.IMUX_D2                  SERDES.FFC_EN_CGA_0
			// wire CELL5.IMUX_D3                  SERDES.FFC_ALIGN_EN_0
			// wire CELL5.IMUX_D4                  SERDES.FFC_FB_LB_0
			// wire CELL5.IMUX_D5                  SERDES.FFC_SB_INV_RX_0
			// wire CELL5.IMUX_D6                  SERDES.FFC_PCIE_CT_0
			// wire CELL5.IMUX_D7                  SERDES.FFC_PCIE_TX_0
			// wire CELL5.IMUX_CLK0                SERDES.FF_TCLK0
			// wire CELL5.IMUX_CLK1                SERDES.FF_RCLK0
			// wire CELL5.IMUX_CE1                 SERDES.FFC_LANE_TX_RST0
			// wire CELL5.IMUX_CE2                 SERDES.FFC_LANE_RX_RST0
			// wire CELL5.IMUX_CE3                 SERDES.FFC_AB_RESET
			// wire CELL5.OUT_F0                   SERDES.FF_SYSCLK0
			// wire CELL5.OUT_F1                   SERDES.FF_RXCLK0
			// wire CELL5.OUT_F2                   SERDES.FB_RXD_0_23
			// wire CELL5.OUT_F3                   SERDES.FB_RXD_0_22
			// wire CELL5.OUT_F4                   SERDES.FB_RXD_0_21
			// wire CELL5.OUT_F5                   SERDES.FB_RXD_0_20
			// wire CELL5.OUT_F6                   SERDES.FB_RXD_0_19
			// wire CELL5.OUT_F7                   SERDES.FB_RXD_0_18
			// wire CELL5.OUT_Q0                   SERDES.FB_RXD_0_17
			// wire CELL5.OUT_Q1                   SERDES.FB_RXD_0_16
			// wire CELL5.OUT_Q2                   SERDES.FB_RXD_0_15
			// wire CELL5.OUT_Q3                   SERDES.FB_RXD_0_14
			// wire CELL5.OUT_Q4                   SERDES.FB_RXD_0_13
			// wire CELL5.OUT_Q5                   SERDES.FB_RXD_0_12
			// wire CELL5.OUT_Q6                   SERDES.FB_RXD_0_11
			// wire CELL5.OUT_Q7                   SERDES.FB_RXD_0_10
			// wire CELL5.OUT_OFX0                 SERDES.FB_RXD_0_9
			// wire CELL5.OUT_OFX1                 SERDES.FB_RXD_0_8
			// wire CELL5.OUT_OFX2                 SERDES.FB_RXD_0_7
			// wire CELL5.OUT_OFX3                 SERDES.FB_RXD_0_6
			// wire CELL5.OUT_OFX4                 SERDES.FB_RXD_0_5
			// wire CELL5.OUT_OFX5                 SERDES.FB_RXD_0_4
			// wire CELL5.OUT_OFX6                 SERDES.FB_RXD_0_3
			// wire CELL5.OUT_OFX7                 SERDES.FB_RXD_0_2
		}

		tile_class MACO_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;

			bel MACO {
				input CE_0_0 = CELL0.IMUX_CE0;
				input CE_0_1 = CELL0.IMUX_CE1;
				input CE_0_2 = CELL0.IMUX_CE2;
				input CE_0_3 = CELL0.IMUX_CE3;
				input CE_1_0 = CELL1.IMUX_CE0;
				input CE_1_1 = CELL1.IMUX_CE1;
				input CE_1_2 = CELL1.IMUX_CE2;
				input CE_1_3 = CELL1.IMUX_CE3;
				input CE_2_0 = CELL2.IMUX_CE0;
				input CE_2_1 = CELL2.IMUX_CE1;
				input CE_2_2 = CELL2.IMUX_CE2;
				input CE_2_3 = CELL2.IMUX_CE3;
				input CIBIN_0_0 = CELL0.IMUX_A0;
				input CIBIN_0_1 = CELL0.IMUX_A1;
				input CIBIN_0_10 = CELL0.IMUX_B2;
				input CIBIN_0_11 = CELL0.IMUX_B3;
				input CIBIN_0_12 = CELL0.IMUX_B4;
				input CIBIN_0_13 = CELL0.IMUX_B5;
				input CIBIN_0_14 = CELL0.IMUX_B6;
				input CIBIN_0_15 = CELL0.IMUX_B7;
				input CIBIN_0_16 = CELL0.IMUX_C0;
				input CIBIN_0_17 = CELL0.IMUX_C1;
				input CIBIN_0_18 = CELL0.IMUX_C2;
				input CIBIN_0_19 = CELL0.IMUX_C3;
				input CIBIN_0_2 = CELL0.IMUX_A2;
				input CIBIN_0_20 = CELL0.IMUX_C4;
				input CIBIN_0_21 = CELL0.IMUX_C5;
				input CIBIN_0_22 = CELL0.IMUX_C6;
				input CIBIN_0_23 = CELL0.IMUX_C7;
				input CIBIN_0_24 = CELL0.IMUX_D0;
				input CIBIN_0_25 = CELL0.IMUX_D1;
				input CIBIN_0_26 = CELL0.IMUX_D2;
				input CIBIN_0_27 = CELL0.IMUX_D3;
				input CIBIN_0_28 = CELL0.IMUX_D4;
				input CIBIN_0_29 = CELL0.IMUX_D5;
				input CIBIN_0_3 = CELL0.IMUX_A3;
				input CIBIN_0_30 = CELL0.IMUX_D6;
				input CIBIN_0_31 = CELL0.IMUX_D7;
				input CIBIN_0_4 = CELL0.IMUX_A4;
				input CIBIN_0_5 = CELL0.IMUX_A5;
				input CIBIN_0_6 = CELL0.IMUX_A6;
				input CIBIN_0_7 = CELL0.IMUX_A7;
				input CIBIN_0_8 = CELL0.IMUX_B0;
				input CIBIN_0_9 = CELL0.IMUX_B1;
				input CIBIN_1_0 = CELL1.IMUX_A0;
				input CIBIN_1_1 = CELL1.IMUX_A1;
				input CIBIN_1_10 = CELL1.IMUX_B2;
				input CIBIN_1_11 = CELL1.IMUX_B3;
				input CIBIN_1_12 = CELL1.IMUX_B4;
				input CIBIN_1_13 = CELL1.IMUX_B5;
				input CIBIN_1_14 = CELL1.IMUX_B6;
				input CIBIN_1_15 = CELL1.IMUX_B7;
				input CIBIN_1_16 = CELL1.IMUX_C0;
				input CIBIN_1_17 = CELL1.IMUX_C1;
				input CIBIN_1_18 = CELL1.IMUX_C2;
				input CIBIN_1_19 = CELL1.IMUX_C3;
				input CIBIN_1_2 = CELL1.IMUX_A2;
				input CIBIN_1_20 = CELL1.IMUX_C4;
				input CIBIN_1_21 = CELL1.IMUX_C5;
				input CIBIN_1_22 = CELL1.IMUX_C6;
				input CIBIN_1_23 = CELL1.IMUX_C7;
				input CIBIN_1_24 = CELL1.IMUX_D0;
				input CIBIN_1_25 = CELL1.IMUX_D1;
				input CIBIN_1_26 = CELL1.IMUX_D2;
				input CIBIN_1_27 = CELL1.IMUX_D3;
				input CIBIN_1_28 = CELL1.IMUX_D4;
				input CIBIN_1_29 = CELL1.IMUX_D5;
				input CIBIN_1_3 = CELL1.IMUX_A3;
				input CIBIN_1_30 = CELL1.IMUX_D6;
				input CIBIN_1_31 = CELL1.IMUX_D7;
				input CIBIN_1_4 = CELL1.IMUX_A4;
				input CIBIN_1_5 = CELL1.IMUX_A5;
				input CIBIN_1_6 = CELL1.IMUX_A6;
				input CIBIN_1_7 = CELL1.IMUX_A7;
				input CIBIN_1_8 = CELL1.IMUX_B0;
				input CIBIN_1_9 = CELL1.IMUX_B1;
				input CIBIN_2_0 = CELL2.IMUX_A0;
				input CIBIN_2_1 = CELL2.IMUX_A1;
				input CIBIN_2_10 = CELL2.IMUX_B2;
				input CIBIN_2_11 = CELL2.IMUX_B3;
				input CIBIN_2_12 = CELL2.IMUX_B4;
				input CIBIN_2_13 = CELL2.IMUX_B5;
				input CIBIN_2_14 = CELL2.IMUX_B6;
				input CIBIN_2_15 = CELL2.IMUX_B7;
				input CIBIN_2_16 = CELL2.IMUX_C0;
				input CIBIN_2_17 = CELL2.IMUX_C1;
				input CIBIN_2_18 = CELL2.IMUX_C2;
				input CIBIN_2_19 = CELL2.IMUX_C3;
				input CIBIN_2_2 = CELL2.IMUX_A2;
				input CIBIN_2_20 = CELL2.IMUX_C4;
				input CIBIN_2_21 = CELL2.IMUX_C5;
				input CIBIN_2_22 = CELL2.IMUX_C6;
				input CIBIN_2_23 = CELL2.IMUX_C7;
				input CIBIN_2_24 = CELL2.IMUX_D0;
				input CIBIN_2_25 = CELL2.IMUX_D1;
				input CIBIN_2_26 = CELL2.IMUX_D2;
				input CIBIN_2_27 = CELL2.IMUX_D3;
				input CIBIN_2_28 = CELL2.IMUX_D4;
				input CIBIN_2_29 = CELL2.IMUX_D5;
				input CIBIN_2_3 = CELL2.IMUX_A3;
				input CIBIN_2_30 = CELL2.IMUX_D6;
				input CIBIN_2_31 = CELL2.IMUX_D7;
				input CIBIN_2_4 = CELL2.IMUX_A4;
				input CIBIN_2_5 = CELL2.IMUX_A5;
				input CIBIN_2_6 = CELL2.IMUX_A6;
				input CIBIN_2_7 = CELL2.IMUX_A7;
				input CIBIN_2_8 = CELL2.IMUX_B0;
				input CIBIN_2_9 = CELL2.IMUX_B1;
				output CIBOUT_0_0 = CELL0.OUT_OFX0;
				output CIBOUT_0_1 = CELL0.OUT_OFX1;
				output CIBOUT_0_10 = CELL0.OUT_F2;
				output CIBOUT_0_11 = CELL0.OUT_F3;
				output CIBOUT_0_12 = CELL0.OUT_F4;
				output CIBOUT_0_13 = CELL0.OUT_F5;
				output CIBOUT_0_14 = CELL0.OUT_F6;
				output CIBOUT_0_15 = CELL0.OUT_F7;
				output CIBOUT_0_16 = CELL0.OUT_Q0;
				output CIBOUT_0_17 = CELL0.OUT_Q1;
				output CIBOUT_0_18 = CELL0.OUT_Q2;
				output CIBOUT_0_19 = CELL0.OUT_Q3;
				output CIBOUT_0_2 = CELL0.OUT_OFX2;
				output CIBOUT_0_20 = CELL0.OUT_Q4;
				output CIBOUT_0_21 = CELL0.OUT_Q5;
				output CIBOUT_0_3 = CELL0.OUT_OFX3;
				output CIBOUT_0_4 = CELL0.OUT_OFX4;
				output CIBOUT_0_5 = CELL0.OUT_OFX5;
				output CIBOUT_0_6 = CELL0.OUT_OFX6;
				output CIBOUT_0_7 = CELL0.OUT_OFX7;
				output CIBOUT_0_8 = CELL0.OUT_F0;
				output CIBOUT_0_9 = CELL0.OUT_F1;
				output CIBOUT_1_0 = CELL1.OUT_OFX0;
				output CIBOUT_1_1 = CELL1.OUT_OFX1;
				output CIBOUT_1_10 = CELL1.OUT_F2;
				output CIBOUT_1_11 = CELL1.OUT_F3;
				output CIBOUT_1_12 = CELL1.OUT_F4;
				output CIBOUT_1_13 = CELL1.OUT_F5;
				output CIBOUT_1_14 = CELL1.OUT_F6;
				output CIBOUT_1_15 = CELL1.OUT_F7;
				output CIBOUT_1_16 = CELL1.OUT_Q0;
				output CIBOUT_1_17 = CELL1.OUT_Q1;
				output CIBOUT_1_18 = CELL1.OUT_Q2;
				output CIBOUT_1_19 = CELL1.OUT_Q3;
				output CIBOUT_1_2 = CELL1.OUT_OFX2;
				output CIBOUT_1_20 = CELL1.OUT_Q4;
				output CIBOUT_1_21 = CELL1.OUT_Q5;
				output CIBOUT_1_22 = CELL1.OUT_Q6;
				output CIBOUT_1_23 = CELL1.OUT_Q7;
				output CIBOUT_1_3 = CELL1.OUT_OFX3;
				output CIBOUT_1_4 = CELL1.OUT_OFX4;
				output CIBOUT_1_5 = CELL1.OUT_OFX5;
				output CIBOUT_1_6 = CELL1.OUT_OFX6;
				output CIBOUT_1_7 = CELL1.OUT_OFX7;
				output CIBOUT_1_8 = CELL1.OUT_F0;
				output CIBOUT_1_9 = CELL1.OUT_F1;
				output CIBOUT_2_0 = CELL2.OUT_OFX0;
				output CIBOUT_2_1 = CELL2.OUT_OFX1;
				output CIBOUT_2_10 = CELL2.OUT_F2;
				output CIBOUT_2_11 = CELL2.OUT_F3;
				output CIBOUT_2_12 = CELL2.OUT_F4;
				output CIBOUT_2_13 = CELL2.OUT_F5;
				output CIBOUT_2_14 = CELL2.OUT_F6;
				output CIBOUT_2_15 = CELL2.OUT_F7;
				output CIBOUT_2_16 = CELL2.OUT_Q0;
				output CIBOUT_2_17 = CELL2.OUT_Q1;
				output CIBOUT_2_18 = CELL2.OUT_Q2;
				output CIBOUT_2_19 = CELL2.OUT_Q3;
				output CIBOUT_2_2 = CELL2.OUT_OFX2;
				output CIBOUT_2_20 = CELL2.OUT_Q4;
				output CIBOUT_2_21 = CELL2.OUT_Q5;
				output CIBOUT_2_22 = CELL2.OUT_Q6;
				output CIBOUT_2_23 = CELL2.OUT_Q7;
				output CIBOUT_2_3 = CELL2.OUT_OFX3;
				output CIBOUT_2_4 = CELL2.OUT_OFX4;
				output CIBOUT_2_5 = CELL2.OUT_OFX5;
				output CIBOUT_2_6 = CELL2.OUT_OFX6;
				output CIBOUT_2_7 = CELL2.OUT_OFX7;
				output CIBOUT_2_8 = CELL2.OUT_F0;
				output CIBOUT_2_9 = CELL2.OUT_F1;
				input CLK_0_0 = CELL0.IMUX_CLK0;
				input CLK_0_1 = CELL0.IMUX_CLK1;
				input CLK_0_2 = CELL0.IMUX_CLK2;
				input CLK_0_3 = CELL0.IMUX_CLK3;
				input CLK_1_0 = CELL1.IMUX_CLK0;
				input CLK_1_1 = CELL1.IMUX_CLK1;
				input CLK_1_2 = CELL1.IMUX_CLK2;
				input CLK_1_3 = CELL1.IMUX_CLK3;
				input CLK_2_0 = CELL2.IMUX_CLK0;
				input CLK_2_1 = CELL2.IMUX_CLK1;
				input CLK_2_2 = CELL2.IMUX_CLK2;
				input CLK_2_3 = CELL2.IMUX_CLK3;
				input EBRI000 = CELL6.EBR_W0_0;
				input EBRI001 = CELL6.EBR_W1_0;
				input EBRI002 = CELL6.EBR_W2_0;
				input EBRI003 = CELL6.EBR_W3_0;
				input EBRI004 = CELL6.EBR_W4_0;
				input EBRI005 = CELL6.EBR_W5_0;
				input EBRI006 = CELL6.EBR_W6_0;
				input EBRI007 = CELL6.EBR_W7_0;
				input EBRI008 = CELL6.EBR_W8_0;
				input EBRI009 = CELL6.EBR_W9_0;
				input EBRI010 = CELL6.EBR_W10_0;
				input EBRI011 = CELL6.EBR_W11_0;
				input EBRI012 = CELL6.EBR_W12_0;
				input EBRI013 = CELL6.EBR_W13_0;
				input EBRI014 = CELL6.EBR_W14_0;
				input EBRI015 = CELL6.EBR_W15_0;
				input EBRI016 = CELL6.EBR_W16_0;
				input EBRI017 = CELL6.EBR_W17_0;
				input EBRI018 = CELL6.EBR_W18_0;
				input EBRI019 = CELL6.EBR_W19_0;
				input EBRI020 = CELL6.EBR_W20_0;
				input EBRI021 = CELL6.EBR_W21_0;
				input EBRI022 = CELL6.EBR_W22_0;
				input EBRI023 = CELL6.EBR_W23_0;
				input EBRI024 = CELL6.EBR_W24_0;
				input EBRI025 = CELL6.EBR_W25_0;
				input EBRI026 = CELL6.EBR_W26_0;
				input EBRI027 = CELL6.EBR_W27_0;
				input EBRI028 = CELL6.EBR_W28_0;
				input EBRI029 = CELL6.EBR_W29_0;
				input EBRI030 = CELL6.EBR_W30_0;
				input EBRI031 = CELL6.EBR_W31_0;
				input EBRI032 = CELL6.EBR_W32_0;
				input EBRI033 = CELL6.EBR_W33_0;
				input EBRI034 = CELL6.EBR_W34_0;
				input EBRI035 = CELL6.EBR_W35_0;
				input EBRI036 = CELL6.EBR_W36_0;
				input EBRI037 = CELL6.EBR_W37_0;
				input EBRI038 = CELL6.EBR_W38_0;
				input EBRI039 = CELL6.EBR_W39_0;
				input EBRI040 = CELL6.EBR_W40_0;
				input EBRI041 = CELL6.EBR_W41_0;
				input EBRI042 = CELL6.EBR_W42_0;
				input EBRI043 = CELL6.EBR_W43_0;
				input EBRI044 = CELL6.EBR_W44_0;
				input EBRI045 = CELL6.EBR_W45_0;
				input EBRI046 = CELL6.EBR_W46_0;
				input EBRI047 = CELL6.EBR_W47_0;
				input EBRI100 = CELL7.EBR_W0_0;
				input EBRI101 = CELL7.EBR_W1_0;
				input EBRI102 = CELL7.EBR_W2_0;
				input EBRI103 = CELL7.EBR_W3_0;
				input EBRI104 = CELL7.EBR_W4_0;
				input EBRI105 = CELL7.EBR_W5_0;
				input EBRI106 = CELL7.EBR_W6_0;
				input EBRI107 = CELL7.EBR_W7_0;
				input EBRI108 = CELL7.EBR_W8_0;
				input EBRI109 = CELL7.EBR_W9_0;
				input EBRI110 = CELL7.EBR_W10_0;
				input EBRI111 = CELL7.EBR_W11_0;
				input EBRI112 = CELL7.EBR_W12_0;
				input EBRI113 = CELL7.EBR_W13_0;
				input EBRI114 = CELL7.EBR_W14_0;
				input EBRI115 = CELL7.EBR_W15_0;
				input EBRI116 = CELL7.EBR_W16_0;
				input EBRI117 = CELL7.EBR_W17_0;
				input EBRI118 = CELL7.EBR_W18_0;
				input EBRI119 = CELL7.EBR_W19_0;
				input EBRI120 = CELL7.EBR_W20_0;
				input EBRI121 = CELL7.EBR_W21_0;
				input EBRI122 = CELL7.EBR_W22_0;
				input EBRI123 = CELL7.EBR_W23_0;
				input EBRI124 = CELL7.EBR_W24_0;
				input EBRI125 = CELL7.EBR_W25_0;
				input EBRI126 = CELL7.EBR_W26_0;
				input EBRI127 = CELL7.EBR_W27_0;
				input EBRI128 = CELL7.EBR_W28_0;
				input EBRI129 = CELL7.EBR_W29_0;
				input EBRI130 = CELL7.EBR_W30_0;
				input EBRI131 = CELL7.EBR_W31_0;
				input EBRI132 = CELL7.EBR_W32_0;
				input EBRI133 = CELL7.EBR_W33_0;
				input EBRI134 = CELL7.EBR_W34_0;
				input EBRI135 = CELL7.EBR_W35_0;
				input EBRI136 = CELL7.EBR_W36_0;
				input EBRI137 = CELL7.EBR_W37_0;
				input EBRI138 = CELL7.EBR_W38_0;
				input EBRI139 = CELL7.EBR_W39_0;
				input EBRI140 = CELL7.EBR_W40_0;
				input EBRI141 = CELL7.EBR_W41_0;
				input EBRI142 = CELL7.EBR_W42_0;
				input EBRI143 = CELL7.EBR_W43_0;
				input EBRI144 = CELL7.EBR_W44_0;
				input EBRI145 = CELL7.EBR_W45_0;
				input EBRI146 = CELL7.EBR_W46_0;
				input EBRI147 = CELL7.EBR_W47_0;
				input EBRI200 = CELL8.EBR_W0_0;
				input EBRI201 = CELL8.EBR_W1_0;
				input EBRI202 = CELL8.EBR_W2_0;
				input EBRI203 = CELL8.EBR_W3_0;
				input EBRI204 = CELL8.EBR_W4_0;
				input EBRI205 = CELL8.EBR_W5_0;
				input EBRI206 = CELL8.EBR_W6_0;
				input EBRI207 = CELL8.EBR_W7_0;
				input EBRI208 = CELL8.EBR_W8_0;
				input EBRI209 = CELL8.EBR_W9_0;
				input EBRI210 = CELL8.EBR_W10_0;
				input EBRI211 = CELL8.EBR_W11_0;
				input EBRI212 = CELL8.EBR_W12_0;
				input EBRI213 = CELL8.EBR_W13_0;
				input EBRI214 = CELL8.EBR_W14_0;
				input EBRI215 = CELL8.EBR_W15_0;
				input EBRI216 = CELL8.EBR_W16_0;
				input EBRI217 = CELL8.EBR_W17_0;
				input EBRI218 = CELL8.EBR_W18_0;
				input EBRI219 = CELL8.EBR_W19_0;
				input EBRI220 = CELL8.EBR_W20_0;
				input EBRI221 = CELL8.EBR_W21_0;
				input EBRI222 = CELL8.EBR_W22_0;
				input EBRI223 = CELL8.EBR_W23_0;
				input EBRI224 = CELL8.EBR_W24_0;
				input EBRI225 = CELL8.EBR_W25_0;
				input EBRI226 = CELL8.EBR_W26_0;
				input EBRI227 = CELL8.EBR_W27_0;
				input EBRI228 = CELL8.EBR_W28_0;
				input EBRI229 = CELL8.EBR_W29_0;
				input EBRI230 = CELL8.EBR_W30_0;
				input EBRI231 = CELL8.EBR_W31_0;
				input EBRI232 = CELL8.EBR_W32_0;
				input EBRI233 = CELL8.EBR_W33_0;
				input EBRI234 = CELL8.EBR_W34_0;
				input EBRI235 = CELL8.EBR_W35_0;
				input EBRI236 = CELL8.EBR_W36_0;
				input EBRI237 = CELL8.EBR_W37_0;
				input EBRI238 = CELL8.EBR_W38_0;
				input EBRI239 = CELL8.EBR_W39_0;
				input EBRI240 = CELL8.EBR_W40_0;
				input EBRI241 = CELL8.EBR_W41_0;
				input EBRI242 = CELL8.EBR_W42_0;
				input EBRI243 = CELL8.EBR_W43_0;
				input EBRI244 = CELL8.EBR_W44_0;
				input EBRI245 = CELL8.EBR_W45_0;
				input EBRI246 = CELL8.EBR_W46_0;
				input EBRI247 = CELL8.EBR_W47_0;
				input EBRI300 = CELL9.EBR_W0_0;
				input EBRI301 = CELL9.EBR_W1_0;
				input EBRI302 = CELL9.EBR_W2_0;
				input EBRI303 = CELL9.EBR_W3_0;
				input EBRI304 = CELL9.EBR_W4_0;
				input EBRI305 = CELL9.EBR_W5_0;
				input EBRI306 = CELL9.EBR_W6_0;
				input EBRI307 = CELL9.EBR_W7_0;
				input EBRI308 = CELL9.EBR_W8_0;
				input EBRI309 = CELL9.EBR_W9_0;
				input EBRI310 = CELL9.EBR_W10_0;
				input EBRI311 = CELL9.EBR_W11_0;
				input EBRI312 = CELL9.EBR_W12_0;
				input EBRI313 = CELL9.EBR_W13_0;
				input EBRI314 = CELL9.EBR_W14_0;
				input EBRI315 = CELL9.EBR_W15_0;
				input EBRI316 = CELL9.EBR_W16_0;
				input EBRI317 = CELL9.EBR_W17_0;
				input EBRI318 = CELL9.EBR_W18_0;
				input EBRI319 = CELL9.EBR_W19_0;
				input EBRI320 = CELL9.EBR_W20_0;
				input EBRI321 = CELL9.EBR_W21_0;
				input EBRI322 = CELL9.EBR_W22_0;
				input EBRI323 = CELL9.EBR_W23_0;
				input EBRI324 = CELL9.EBR_W24_0;
				input EBRI325 = CELL9.EBR_W25_0;
				input EBRI326 = CELL9.EBR_W26_0;
				input EBRI327 = CELL9.EBR_W27_0;
				input EBRI328 = CELL9.EBR_W28_0;
				input EBRI329 = CELL9.EBR_W29_0;
				input EBRI330 = CELL9.EBR_W30_0;
				input EBRI331 = CELL9.EBR_W31_0;
				input EBRI332 = CELL9.EBR_W32_0;
				input EBRI333 = CELL9.EBR_W33_0;
				input EBRI334 = CELL9.EBR_W34_0;
				input EBRI335 = CELL9.EBR_W35_0;
				input EBRI336 = CELL9.EBR_W36_0;
				input EBRI337 = CELL9.EBR_W37_0;
				input EBRI338 = CELL9.EBR_W38_0;
				input EBRI339 = CELL9.EBR_W39_0;
				input EBRI340 = CELL9.EBR_W40_0;
				input EBRI341 = CELL9.EBR_W41_0;
				input EBRI342 = CELL9.EBR_W42_0;
				input EBRI343 = CELL9.EBR_W43_0;
				input EBRI344 = CELL9.EBR_W44_0;
				input EBRI345 = CELL9.EBR_W45_0;
				input EBRI346 = CELL9.EBR_W46_0;
				input EBRI347 = CELL9.EBR_W47_0;
				input EBRI400 = CELL10.EBR_W0_0;
				input EBRI401 = CELL10.EBR_W1_0;
				input EBRI402 = CELL10.EBR_W2_0;
				input EBRI403 = CELL10.EBR_W3_0;
				input EBRI404 = CELL10.EBR_W4_0;
				input EBRI405 = CELL10.EBR_W5_0;
				input EBRI406 = CELL10.EBR_W6_0;
				input EBRI407 = CELL10.EBR_W7_0;
				input EBRI408 = CELL10.EBR_W8_0;
				input EBRI409 = CELL10.EBR_W9_0;
				input EBRI410 = CELL10.EBR_W10_0;
				input EBRI411 = CELL10.EBR_W11_0;
				input EBRI412 = CELL10.EBR_W12_0;
				input EBRI413 = CELL10.EBR_W13_0;
				input EBRI414 = CELL10.EBR_W14_0;
				input EBRI415 = CELL10.EBR_W15_0;
				input EBRI416 = CELL10.EBR_W16_0;
				input EBRI417 = CELL10.EBR_W17_0;
				input EBRI418 = CELL10.EBR_W18_0;
				input EBRI419 = CELL10.EBR_W19_0;
				input EBRI420 = CELL10.EBR_W20_0;
				input EBRI421 = CELL10.EBR_W21_0;
				input EBRI422 = CELL10.EBR_W22_0;
				input EBRI423 = CELL10.EBR_W23_0;
				input EBRI424 = CELL10.EBR_W24_0;
				input EBRI425 = CELL10.EBR_W25_0;
				input EBRI426 = CELL10.EBR_W26_0;
				input EBRI427 = CELL10.EBR_W27_0;
				input EBRI428 = CELL10.EBR_W28_0;
				input EBRI429 = CELL10.EBR_W29_0;
				input EBRI430 = CELL10.EBR_W30_0;
				input EBRI431 = CELL10.EBR_W31_0;
				input EBRI432 = CELL10.EBR_W32_0;
				input EBRI433 = CELL10.EBR_W33_0;
				input EBRI434 = CELL10.EBR_W34_0;
				input EBRI435 = CELL10.EBR_W35_0;
				input EBRI436 = CELL10.EBR_W36_0;
				input EBRI437 = CELL10.EBR_W37_0;
				input EBRI438 = CELL10.EBR_W38_0;
				input EBRI439 = CELL10.EBR_W39_0;
				input EBRI440 = CELL10.EBR_W40_0;
				input EBRI441 = CELL10.EBR_W41_0;
				input EBRI442 = CELL10.EBR_W42_0;
				input EBRI443 = CELL10.EBR_W43_0;
				input EBRI444 = CELL10.EBR_W44_0;
				input EBRI445 = CELL10.EBR_W45_0;
				input EBRI446 = CELL10.EBR_W46_0;
				input EBRI447 = CELL10.EBR_W47_0;
				input EBRI500 = CELL11.EBR_W0_0;
				input EBRI501 = CELL11.EBR_W1_0;
				input EBRI502 = CELL11.EBR_W2_0;
				input EBRI503 = CELL11.EBR_W3_0;
				input EBRI504 = CELL11.EBR_W4_0;
				input EBRI505 = CELL11.EBR_W5_0;
				input EBRI506 = CELL11.EBR_W6_0;
				input EBRI507 = CELL11.EBR_W7_0;
				input EBRI508 = CELL11.EBR_W8_0;
				input EBRI509 = CELL11.EBR_W9_0;
				input EBRI510 = CELL11.EBR_W10_0;
				input EBRI511 = CELL11.EBR_W11_0;
				input EBRI512 = CELL11.EBR_W12_0;
				input EBRI513 = CELL11.EBR_W13_0;
				input EBRI514 = CELL11.EBR_W14_0;
				input EBRI515 = CELL11.EBR_W15_0;
				input EBRI516 = CELL11.EBR_W16_0;
				input EBRI517 = CELL11.EBR_W17_0;
				input EBRI518 = CELL11.EBR_W18_0;
				input EBRI519 = CELL11.EBR_W19_0;
				input EBRI520 = CELL11.EBR_W20_0;
				input EBRI521 = CELL11.EBR_W21_0;
				input EBRI522 = CELL11.EBR_W22_0;
				input EBRI523 = CELL11.EBR_W23_0;
				input EBRI524 = CELL11.EBR_W24_0;
				input EBRI525 = CELL11.EBR_W25_0;
				input EBRI526 = CELL11.EBR_W26_0;
				input EBRI527 = CELL11.EBR_W27_0;
				input EBRI528 = CELL11.EBR_W28_0;
				input EBRI529 = CELL11.EBR_W29_0;
				input EBRI530 = CELL11.EBR_W30_0;
				input EBRI531 = CELL11.EBR_W31_0;
				input EBRI532 = CELL11.EBR_W32_0;
				input EBRI533 = CELL11.EBR_W33_0;
				input EBRI534 = CELL11.EBR_W34_0;
				input EBRI535 = CELL11.EBR_W35_0;
				input EBRI536 = CELL11.EBR_W36_0;
				input EBRI537 = CELL11.EBR_W37_0;
				input EBRI538 = CELL11.EBR_W38_0;
				input EBRI539 = CELL11.EBR_W39_0;
				input EBRI540 = CELL11.EBR_W40_0;
				input EBRI541 = CELL11.EBR_W41_0;
				input EBRI542 = CELL11.EBR_W42_0;
				input EBRI543 = CELL11.EBR_W43_0;
				input EBRI544 = CELL11.EBR_W44_0;
				input EBRI545 = CELL11.EBR_W45_0;
				input EBRI546 = CELL11.EBR_W46_0;
				input EBRI547 = CELL11.EBR_W47_0;
				input EBRI600 = CELL12.EBR_W0_0;
				input EBRI601 = CELL12.EBR_W1_0;
				input EBRI602 = CELL12.EBR_W2_0;
				input EBRI603 = CELL12.EBR_W3_0;
				input EBRI604 = CELL12.EBR_W4_0;
				input EBRI605 = CELL12.EBR_W5_0;
				input EBRI606 = CELL12.EBR_W6_0;
				input EBRI607 = CELL12.EBR_W7_0;
				input EBRI608 = CELL12.EBR_W8_0;
				input EBRI609 = CELL12.EBR_W9_0;
				input EBRI610 = CELL12.EBR_W10_0;
				input EBRI611 = CELL12.EBR_W11_0;
				input EBRI612 = CELL12.EBR_W12_0;
				input EBRI613 = CELL12.EBR_W13_0;
				input EBRI614 = CELL12.EBR_W14_0;
				input EBRI615 = CELL12.EBR_W15_0;
				input EBRI616 = CELL12.EBR_W16_0;
				input EBRI617 = CELL12.EBR_W17_0;
				input EBRI618 = CELL12.EBR_W18_0;
				input EBRI619 = CELL12.EBR_W19_0;
				input EBRI620 = CELL12.EBR_W20_0;
				input EBRI621 = CELL12.EBR_W21_0;
				input EBRI622 = CELL12.EBR_W22_0;
				input EBRI623 = CELL12.EBR_W23_0;
				input EBRI624 = CELL12.EBR_W24_0;
				input EBRI625 = CELL12.EBR_W25_0;
				input EBRI626 = CELL12.EBR_W26_0;
				input EBRI627 = CELL12.EBR_W27_0;
				input EBRI628 = CELL12.EBR_W28_0;
				input EBRI629 = CELL12.EBR_W29_0;
				input EBRI630 = CELL12.EBR_W30_0;
				input EBRI631 = CELL12.EBR_W31_0;
				input EBRI632 = CELL12.EBR_W32_0;
				input EBRI633 = CELL12.EBR_W33_0;
				input EBRI634 = CELL12.EBR_W34_0;
				input EBRI635 = CELL12.EBR_W35_0;
				input EBRI636 = CELL12.EBR_W36_0;
				input EBRI637 = CELL12.EBR_W37_0;
				input EBRI638 = CELL12.EBR_W38_0;
				input EBRI639 = CELL12.EBR_W39_0;
				input EBRI640 = CELL12.EBR_W40_0;
				input EBRI641 = CELL12.EBR_W41_0;
				input EBRI642 = CELL12.EBR_W42_0;
				input EBRI643 = CELL12.EBR_W43_0;
				input EBRI644 = CELL12.EBR_W44_0;
				input EBRI645 = CELL12.EBR_W45_0;
				input EBRI646 = CELL12.EBR_W46_0;
				input EBRI647 = CELL12.EBR_W47_0;
				input EBRI700 = CELL13.EBR_W0_0;
				input EBRI701 = CELL13.EBR_W1_0;
				input EBRI702 = CELL13.EBR_W2_0;
				input EBRI703 = CELL13.EBR_W3_0;
				input EBRI704 = CELL13.EBR_W4_0;
				input EBRI705 = CELL13.EBR_W5_0;
				input EBRI706 = CELL13.EBR_W6_0;
				input EBRI707 = CELL13.EBR_W7_0;
				input EBRI708 = CELL13.EBR_W8_0;
				input EBRI709 = CELL13.EBR_W9_0;
				input EBRI710 = CELL13.EBR_W10_0;
				input EBRI711 = CELL13.EBR_W11_0;
				input EBRI712 = CELL13.EBR_W12_0;
				input EBRI713 = CELL13.EBR_W13_0;
				input EBRI714 = CELL13.EBR_W14_0;
				input EBRI715 = CELL13.EBR_W15_0;
				input EBRI716 = CELL13.EBR_W16_0;
				input EBRI717 = CELL13.EBR_W17_0;
				input EBRI718 = CELL13.EBR_W18_0;
				input EBRI719 = CELL13.EBR_W19_0;
				input EBRI720 = CELL13.EBR_W20_0;
				input EBRI721 = CELL13.EBR_W21_0;
				input EBRI722 = CELL13.EBR_W22_0;
				input EBRI723 = CELL13.EBR_W23_0;
				input EBRI724 = CELL13.EBR_W24_0;
				input EBRI725 = CELL13.EBR_W25_0;
				input EBRI726 = CELL13.EBR_W26_0;
				input EBRI727 = CELL13.EBR_W27_0;
				input EBRI728 = CELL13.EBR_W28_0;
				input EBRI729 = CELL13.EBR_W29_0;
				input EBRI730 = CELL13.EBR_W30_0;
				input EBRI731 = CELL13.EBR_W31_0;
				input EBRI732 = CELL13.EBR_W32_0;
				input EBRI733 = CELL13.EBR_W33_0;
				input EBRI734 = CELL13.EBR_W34_0;
				input EBRI735 = CELL13.EBR_W35_0;
				input EBRI736 = CELL13.EBR_W36_0;
				input EBRI737 = CELL13.EBR_W37_0;
				input EBRI738 = CELL13.EBR_W38_0;
				input EBRI739 = CELL13.EBR_W39_0;
				input EBRI740 = CELL13.EBR_W40_0;
				input EBRI741 = CELL13.EBR_W41_0;
				input EBRI742 = CELL13.EBR_W42_0;
				input EBRI743 = CELL13.EBR_W43_0;
				input EBRI744 = CELL13.EBR_W44_0;
				input EBRI745 = CELL13.EBR_W45_0;
				input EBRI746 = CELL13.EBR_W46_0;
				input EBRI747 = CELL13.EBR_W47_0;
				input EBRI800 = CELL14.EBR_W0_0;
				input EBRI801 = CELL14.EBR_W1_0;
				input EBRI802 = CELL14.EBR_W2_0;
				input EBRI803 = CELL14.EBR_W3_0;
				input EBRI804 = CELL14.EBR_W4_0;
				input EBRI805 = CELL14.EBR_W5_0;
				input EBRI806 = CELL14.EBR_W6_0;
				input EBRI807 = CELL14.EBR_W7_0;
				input EBRI808 = CELL14.EBR_W8_0;
				input EBRI809 = CELL14.EBR_W9_0;
				input EBRI810 = CELL14.EBR_W10_0;
				input EBRI811 = CELL14.EBR_W11_0;
				input EBRI812 = CELL14.EBR_W12_0;
				input EBRI813 = CELL14.EBR_W13_0;
				input EBRI814 = CELL14.EBR_W14_0;
				input EBRI815 = CELL14.EBR_W15_0;
				input EBRI816 = CELL14.EBR_W16_0;
				input EBRI817 = CELL14.EBR_W17_0;
				input EBRI818 = CELL14.EBR_W18_0;
				input EBRI819 = CELL14.EBR_W19_0;
				input EBRI820 = CELL14.EBR_W20_0;
				input EBRI821 = CELL14.EBR_W21_0;
				input EBRI822 = CELL14.EBR_W22_0;
				input EBRI823 = CELL14.EBR_W23_0;
				input EBRI824 = CELL14.EBR_W24_0;
				input EBRI825 = CELL14.EBR_W25_0;
				input EBRI826 = CELL14.EBR_W26_0;
				input EBRI827 = CELL14.EBR_W27_0;
				input EBRI828 = CELL14.EBR_W28_0;
				input EBRI829 = CELL14.EBR_W29_0;
				input EBRI830 = CELL14.EBR_W30_0;
				input EBRI831 = CELL14.EBR_W31_0;
				input EBRI832 = CELL14.EBR_W32_0;
				input EBRI833 = CELL14.EBR_W33_0;
				input EBRI834 = CELL14.EBR_W34_0;
				input EBRI835 = CELL14.EBR_W35_0;
				input EBRI836 = CELL14.EBR_W36_0;
				input EBRI837 = CELL14.EBR_W37_0;
				input EBRI838 = CELL14.EBR_W38_0;
				input EBRI839 = CELL14.EBR_W39_0;
				input EBRI840 = CELL14.EBR_W40_0;
				input EBRI841 = CELL14.EBR_W41_0;
				input EBRI842 = CELL14.EBR_W42_0;
				input EBRI843 = CELL14.EBR_W43_0;
				input EBRI844 = CELL14.EBR_W44_0;
				input EBRI845 = CELL14.EBR_W45_0;
				input EBRI846 = CELL14.EBR_W46_0;
				input EBRI847 = CELL14.EBR_W47_0;
				input EBRI900 = CELL15.EBR_W0_0;
				input EBRI901 = CELL15.EBR_W1_0;
				input EBRI902 = CELL15.EBR_W2_0;
				input EBRI903 = CELL15.EBR_W3_0;
				input EBRI904 = CELL15.EBR_W4_0;
				input EBRI905 = CELL15.EBR_W5_0;
				input EBRI906 = CELL15.EBR_W6_0;
				input EBRI907 = CELL15.EBR_W7_0;
				input EBRI908 = CELL15.EBR_W8_0;
				input EBRI909 = CELL15.EBR_W9_0;
				input EBRI910 = CELL15.EBR_W10_0;
				input EBRI911 = CELL15.EBR_W11_0;
				input EBRI912 = CELL15.EBR_W12_0;
				input EBRI913 = CELL15.EBR_W13_0;
				input EBRI914 = CELL15.EBR_W14_0;
				input EBRI915 = CELL15.EBR_W15_0;
				input EBRI916 = CELL15.EBR_W16_0;
				input EBRI917 = CELL15.EBR_W17_0;
				input EBRI918 = CELL15.EBR_W18_0;
				input EBRI919 = CELL15.EBR_W19_0;
				input EBRI920 = CELL15.EBR_W20_0;
				input EBRI921 = CELL15.EBR_W21_0;
				input EBRI922 = CELL15.EBR_W22_0;
				input EBRI923 = CELL15.EBR_W23_0;
				input EBRI924 = CELL15.EBR_W24_0;
				input EBRI925 = CELL15.EBR_W25_0;
				input EBRI926 = CELL15.EBR_W26_0;
				input EBRI927 = CELL15.EBR_W27_0;
				input EBRI928 = CELL15.EBR_W28_0;
				input EBRI929 = CELL15.EBR_W29_0;
				input EBRI930 = CELL15.EBR_W30_0;
				input EBRI931 = CELL15.EBR_W31_0;
				input EBRI932 = CELL15.EBR_W32_0;
				input EBRI933 = CELL15.EBR_W33_0;
				input EBRI934 = CELL15.EBR_W34_0;
				input EBRI935 = CELL15.EBR_W35_0;
				input EBRI936 = CELL15.EBR_W36_0;
				input EBRI937 = CELL15.EBR_W37_0;
				input EBRI938 = CELL15.EBR_W38_0;
				input EBRI939 = CELL15.EBR_W39_0;
				input EBRI940 = CELL15.EBR_W40_0;
				input EBRI941 = CELL15.EBR_W41_0;
				input EBRI942 = CELL15.EBR_W42_0;
				input EBRI943 = CELL15.EBR_W43_0;
				input EBRI944 = CELL15.EBR_W44_0;
				input EBRI945 = CELL15.EBR_W45_0;
				input EBRI946 = CELL15.EBR_W46_0;
				input EBRI947 = CELL15.EBR_W47_0;
				output EBRO000 = CELL15.EBR_E0_1;
				output EBRO001 = CELL15.EBR_E1_1;
				output EBRO002 = CELL15.EBR_E2_1;
				output EBRO003 = CELL15.EBR_E3_1;
				output EBRO004 = CELL15.EBR_E4_1;
				output EBRO005 = CELL15.EBR_E5_1;
				output EBRO006 = CELL15.EBR_E6_1;
				output EBRO007 = CELL15.EBR_E7_1;
				output EBRO008 = CELL15.EBR_E8_1;
				output EBRO009 = CELL15.EBR_E9_1;
				output EBRO010 = CELL15.EBR_E10_1;
				output EBRO011 = CELL15.EBR_E11_1;
				output EBRO012 = CELL15.EBR_E12_1;
				output EBRO013 = CELL15.EBR_E13_1;
				output EBRO014 = CELL15.EBR_E14_1;
				output EBRO015 = CELL15.EBR_E15_1;
				output EBRO016 = CELL15.EBR_E16_1;
				output EBRO017 = CELL15.EBR_E17_1;
				output EBRO018 = CELL15.EBR_E18_1;
				output EBRO019 = CELL15.EBR_E19_1;
				output EBRO020 = CELL15.EBR_E20_1;
				output EBRO021 = CELL15.EBR_E21_1;
				output EBRO022 = CELL15.EBR_E22_1;
				output EBRO023 = CELL15.EBR_E23_1;
				output EBRO024 = CELL15.EBR_E24_1;
				output EBRO025 = CELL15.EBR_E25_1;
				output EBRO026 = CELL15.EBR_E26_1;
				output EBRO027 = CELL15.EBR_E27_1;
				output EBRO028 = CELL15.EBR_E28_1;
				output EBRO029 = CELL15.EBR_E29_1;
				output EBRO030 = CELL15.EBR_E30_1;
				output EBRO031 = CELL15.EBR_E31_1;
				output EBRO032 = CELL15.EBR_E32_1;
				output EBRO033 = CELL15.EBR_E33_1;
				output EBRO034 = CELL15.EBR_E34_1;
				output EBRO035 = CELL15.EBR_E35_1;
				output EBRO036 = CELL15.EBR_E36_1;
				output EBRO037 = CELL15.EBR_E37_1;
				output EBRO038 = CELL15.EBR_E38_1;
				output EBRO039 = CELL15.EBR_E39_1;
				output EBRO040 = CELL15.EBR_E40_1;
				output EBRO041 = CELL15.EBR_E41_1;
				output EBRO042 = CELL15.EBR_E42_1;
				output EBRO043 = CELL15.EBR_E43_1;
				output EBRO044 = CELL15.EBR_E44_1;
				output EBRO045 = CELL15.EBR_E45_1;
				output EBRO046 = CELL15.EBR_E46_1;
				output EBRO047 = CELL15.EBR_E47_1;
				output EBRO048 = CELL15.EBR_E48_1;
				output EBRO049 = CELL15.EBR_E49_1;
				output EBRO050 = CELL15.EBR_E50_1;
				output EBRO051 = CELL15.EBR_E51_1;
				output EBRO052 = CELL15.EBR_E52_1;
				output EBRO053 = CELL15.EBR_E53_1;
				output EBRO054 = CELL15.EBR_E54_1;
				output EBRO055 = CELL15.EBR_E55_1;
				output EBRO056 = CELL15.EBR_E56_1;
				output EBRO057 = CELL15.EBR_E57_1;
				output EBRO058 = CELL15.EBR_E58_1;
				output EBRO059 = CELL15.EBR_E59_1;
				output EBRO060 = CELL15.EBR_E60_1;
				output EBRO061 = CELL15.EBR_E61_1;
				output EBRO062 = CELL15.EBR_E62_1;
				output EBRO063 = CELL15.EBR_E63_1;
				output EBRO100 = CELL14.EBR_E0_1;
				output EBRO101 = CELL14.EBR_E1_1;
				output EBRO102 = CELL14.EBR_E2_1;
				output EBRO103 = CELL14.EBR_E3_1;
				output EBRO104 = CELL14.EBR_E4_1;
				output EBRO105 = CELL14.EBR_E5_1;
				output EBRO106 = CELL14.EBR_E6_1;
				output EBRO107 = CELL14.EBR_E7_1;
				output EBRO108 = CELL14.EBR_E8_1;
				output EBRO109 = CELL14.EBR_E9_1;
				output EBRO110 = CELL14.EBR_E10_1;
				output EBRO111 = CELL14.EBR_E11_1;
				output EBRO112 = CELL14.EBR_E12_1;
				output EBRO113 = CELL14.EBR_E13_1;
				output EBRO114 = CELL14.EBR_E14_1;
				output EBRO115 = CELL14.EBR_E15_1;
				output EBRO116 = CELL14.EBR_E16_1;
				output EBRO117 = CELL14.EBR_E17_1;
				output EBRO118 = CELL14.EBR_E18_1;
				output EBRO119 = CELL14.EBR_E19_1;
				output EBRO120 = CELL14.EBR_E20_1;
				output EBRO121 = CELL14.EBR_E21_1;
				output EBRO122 = CELL14.EBR_E22_1;
				output EBRO123 = CELL14.EBR_E23_1;
				output EBRO124 = CELL14.EBR_E24_1;
				output EBRO125 = CELL14.EBR_E25_1;
				output EBRO126 = CELL14.EBR_E26_1;
				output EBRO127 = CELL14.EBR_E27_1;
				output EBRO128 = CELL14.EBR_E28_1;
				output EBRO129 = CELL14.EBR_E29_1;
				output EBRO130 = CELL14.EBR_E30_1;
				output EBRO131 = CELL14.EBR_E31_1;
				output EBRO132 = CELL14.EBR_E32_1;
				output EBRO133 = CELL14.EBR_E33_1;
				output EBRO134 = CELL14.EBR_E34_1;
				output EBRO135 = CELL14.EBR_E35_1;
				output EBRO136 = CELL14.EBR_E36_1;
				output EBRO137 = CELL14.EBR_E37_1;
				output EBRO138 = CELL14.EBR_E38_1;
				output EBRO139 = CELL14.EBR_E39_1;
				output EBRO140 = CELL14.EBR_E40_1;
				output EBRO141 = CELL14.EBR_E41_1;
				output EBRO142 = CELL14.EBR_E42_1;
				output EBRO143 = CELL14.EBR_E43_1;
				output EBRO144 = CELL14.EBR_E44_1;
				output EBRO145 = CELL14.EBR_E45_1;
				output EBRO146 = CELL14.EBR_E46_1;
				output EBRO147 = CELL14.EBR_E47_1;
				output EBRO148 = CELL14.EBR_E48_1;
				output EBRO149 = CELL14.EBR_E49_1;
				output EBRO150 = CELL14.EBR_E50_1;
				output EBRO151 = CELL14.EBR_E51_1;
				output EBRO152 = CELL14.EBR_E52_1;
				output EBRO153 = CELL14.EBR_E53_1;
				output EBRO154 = CELL14.EBR_E54_1;
				output EBRO155 = CELL14.EBR_E55_1;
				output EBRO156 = CELL14.EBR_E56_1;
				output EBRO157 = CELL14.EBR_E57_1;
				output EBRO158 = CELL14.EBR_E58_1;
				output EBRO159 = CELL14.EBR_E59_1;
				output EBRO160 = CELL14.EBR_E60_1;
				output EBRO161 = CELL14.EBR_E61_1;
				output EBRO162 = CELL14.EBR_E62_1;
				output EBRO163 = CELL14.EBR_E63_1;
				output EBRO200 = CELL13.EBR_E0_1;
				output EBRO201 = CELL13.EBR_E1_1;
				output EBRO202 = CELL13.EBR_E2_1;
				output EBRO203 = CELL13.EBR_E3_1;
				output EBRO204 = CELL13.EBR_E4_1;
				output EBRO205 = CELL13.EBR_E5_1;
				output EBRO206 = CELL13.EBR_E6_1;
				output EBRO207 = CELL13.EBR_E7_1;
				output EBRO208 = CELL13.EBR_E8_1;
				output EBRO209 = CELL13.EBR_E9_1;
				output EBRO210 = CELL13.EBR_E10_1;
				output EBRO211 = CELL13.EBR_E11_1;
				output EBRO212 = CELL13.EBR_E12_1;
				output EBRO213 = CELL13.EBR_E13_1;
				output EBRO214 = CELL13.EBR_E14_1;
				output EBRO215 = CELL13.EBR_E15_1;
				output EBRO216 = CELL13.EBR_E16_1;
				output EBRO217 = CELL13.EBR_E17_1;
				output EBRO218 = CELL13.EBR_E18_1;
				output EBRO219 = CELL13.EBR_E19_1;
				output EBRO220 = CELL13.EBR_E20_1;
				output EBRO221 = CELL13.EBR_E21_1;
				output EBRO222 = CELL13.EBR_E22_1;
				output EBRO223 = CELL13.EBR_E23_1;
				output EBRO224 = CELL13.EBR_E24_1;
				output EBRO225 = CELL13.EBR_E25_1;
				output EBRO226 = CELL13.EBR_E26_1;
				output EBRO227 = CELL13.EBR_E27_1;
				output EBRO228 = CELL13.EBR_E28_1;
				output EBRO229 = CELL13.EBR_E29_1;
				output EBRO230 = CELL13.EBR_E30_1;
				output EBRO231 = CELL13.EBR_E31_1;
				output EBRO232 = CELL13.EBR_E32_1;
				output EBRO233 = CELL13.EBR_E33_1;
				output EBRO234 = CELL13.EBR_E34_1;
				output EBRO235 = CELL13.EBR_E35_1;
				output EBRO236 = CELL13.EBR_E36_1;
				output EBRO237 = CELL13.EBR_E37_1;
				output EBRO238 = CELL13.EBR_E38_1;
				output EBRO239 = CELL13.EBR_E39_1;
				output EBRO240 = CELL13.EBR_E40_1;
				output EBRO241 = CELL13.EBR_E41_1;
				output EBRO242 = CELL13.EBR_E42_1;
				output EBRO243 = CELL13.EBR_E43_1;
				output EBRO244 = CELL13.EBR_E44_1;
				output EBRO245 = CELL13.EBR_E45_1;
				output EBRO246 = CELL13.EBR_E46_1;
				output EBRO247 = CELL13.EBR_E47_1;
				output EBRO248 = CELL13.EBR_E48_1;
				output EBRO249 = CELL13.EBR_E49_1;
				output EBRO250 = CELL13.EBR_E50_1;
				output EBRO251 = CELL13.EBR_E51_1;
				output EBRO252 = CELL13.EBR_E52_1;
				output EBRO253 = CELL13.EBR_E53_1;
				output EBRO254 = CELL13.EBR_E54_1;
				output EBRO255 = CELL13.EBR_E55_1;
				output EBRO256 = CELL13.EBR_E56_1;
				output EBRO257 = CELL13.EBR_E57_1;
				output EBRO258 = CELL13.EBR_E58_1;
				output EBRO259 = CELL13.EBR_E59_1;
				output EBRO260 = CELL13.EBR_E60_1;
				output EBRO261 = CELL13.EBR_E61_1;
				output EBRO262 = CELL13.EBR_E62_1;
				output EBRO263 = CELL13.EBR_E63_1;
				output EBRO300 = CELL12.EBR_E0_1;
				output EBRO301 = CELL12.EBR_E1_1;
				output EBRO302 = CELL12.EBR_E2_1;
				output EBRO303 = CELL12.EBR_E3_1;
				output EBRO304 = CELL12.EBR_E4_1;
				output EBRO305 = CELL12.EBR_E5_1;
				output EBRO306 = CELL12.EBR_E6_1;
				output EBRO307 = CELL12.EBR_E7_1;
				output EBRO308 = CELL12.EBR_E8_1;
				output EBRO309 = CELL12.EBR_E9_1;
				output EBRO310 = CELL12.EBR_E10_1;
				output EBRO311 = CELL12.EBR_E11_1;
				output EBRO312 = CELL12.EBR_E12_1;
				output EBRO313 = CELL12.EBR_E13_1;
				output EBRO314 = CELL12.EBR_E14_1;
				output EBRO315 = CELL12.EBR_E15_1;
				output EBRO316 = CELL12.EBR_E16_1;
				output EBRO317 = CELL12.EBR_E17_1;
				output EBRO318 = CELL12.EBR_E18_1;
				output EBRO319 = CELL12.EBR_E19_1;
				output EBRO320 = CELL12.EBR_E20_1;
				output EBRO321 = CELL12.EBR_E21_1;
				output EBRO322 = CELL12.EBR_E22_1;
				output EBRO323 = CELL12.EBR_E23_1;
				output EBRO324 = CELL12.EBR_E24_1;
				output EBRO325 = CELL12.EBR_E25_1;
				output EBRO326 = CELL12.EBR_E26_1;
				output EBRO327 = CELL12.EBR_E27_1;
				output EBRO328 = CELL12.EBR_E28_1;
				output EBRO329 = CELL12.EBR_E29_1;
				output EBRO330 = CELL12.EBR_E30_1;
				output EBRO331 = CELL12.EBR_E31_1;
				output EBRO332 = CELL12.EBR_E32_1;
				output EBRO333 = CELL12.EBR_E33_1;
				output EBRO334 = CELL12.EBR_E34_1;
				output EBRO335 = CELL12.EBR_E35_1;
				output EBRO336 = CELL12.EBR_E36_1;
				output EBRO337 = CELL12.EBR_E37_1;
				output EBRO338 = CELL12.EBR_E38_1;
				output EBRO339 = CELL12.EBR_E39_1;
				output EBRO340 = CELL12.EBR_E40_1;
				output EBRO341 = CELL12.EBR_E41_1;
				output EBRO342 = CELL12.EBR_E42_1;
				output EBRO343 = CELL12.EBR_E43_1;
				output EBRO344 = CELL12.EBR_E44_1;
				output EBRO345 = CELL12.EBR_E45_1;
				output EBRO346 = CELL12.EBR_E46_1;
				output EBRO347 = CELL12.EBR_E47_1;
				output EBRO348 = CELL12.EBR_E48_1;
				output EBRO349 = CELL12.EBR_E49_1;
				output EBRO350 = CELL12.EBR_E50_1;
				output EBRO351 = CELL12.EBR_E51_1;
				output EBRO352 = CELL12.EBR_E52_1;
				output EBRO353 = CELL12.EBR_E53_1;
				output EBRO354 = CELL12.EBR_E54_1;
				output EBRO355 = CELL12.EBR_E55_1;
				output EBRO356 = CELL12.EBR_E56_1;
				output EBRO357 = CELL12.EBR_E57_1;
				output EBRO358 = CELL12.EBR_E58_1;
				output EBRO359 = CELL12.EBR_E59_1;
				output EBRO360 = CELL12.EBR_E60_1;
				output EBRO361 = CELL12.EBR_E61_1;
				output EBRO362 = CELL12.EBR_E62_1;
				output EBRO363 = CELL12.EBR_E63_1;
				output EBRO400 = CELL11.EBR_E0_1;
				output EBRO401 = CELL11.EBR_E1_1;
				output EBRO402 = CELL11.EBR_E2_1;
				output EBRO403 = CELL11.EBR_E3_1;
				output EBRO404 = CELL11.EBR_E4_1;
				output EBRO405 = CELL11.EBR_E5_1;
				output EBRO406 = CELL11.EBR_E6_1;
				output EBRO407 = CELL11.EBR_E7_1;
				output EBRO408 = CELL11.EBR_E8_1;
				output EBRO409 = CELL11.EBR_E9_1;
				output EBRO410 = CELL11.EBR_E10_1;
				output EBRO411 = CELL11.EBR_E11_1;
				output EBRO412 = CELL11.EBR_E12_1;
				output EBRO413 = CELL11.EBR_E13_1;
				output EBRO414 = CELL11.EBR_E14_1;
				output EBRO415 = CELL11.EBR_E15_1;
				output EBRO416 = CELL11.EBR_E16_1;
				output EBRO417 = CELL11.EBR_E17_1;
				output EBRO418 = CELL11.EBR_E18_1;
				output EBRO419 = CELL11.EBR_E19_1;
				output EBRO420 = CELL11.EBR_E20_1;
				output EBRO421 = CELL11.EBR_E21_1;
				output EBRO422 = CELL11.EBR_E22_1;
				output EBRO423 = CELL11.EBR_E23_1;
				output EBRO424 = CELL11.EBR_E24_1;
				output EBRO425 = CELL11.EBR_E25_1;
				output EBRO426 = CELL11.EBR_E26_1;
				output EBRO427 = CELL11.EBR_E27_1;
				output EBRO428 = CELL11.EBR_E28_1;
				output EBRO429 = CELL11.EBR_E29_1;
				output EBRO430 = CELL11.EBR_E30_1;
				output EBRO431 = CELL11.EBR_E31_1;
				output EBRO432 = CELL11.EBR_E32_1;
				output EBRO433 = CELL11.EBR_E33_1;
				output EBRO434 = CELL11.EBR_E34_1;
				output EBRO435 = CELL11.EBR_E35_1;
				output EBRO436 = CELL11.EBR_E36_1;
				output EBRO437 = CELL11.EBR_E37_1;
				output EBRO438 = CELL11.EBR_E38_1;
				output EBRO439 = CELL11.EBR_E39_1;
				output EBRO440 = CELL11.EBR_E40_1;
				output EBRO441 = CELL11.EBR_E41_1;
				output EBRO442 = CELL11.EBR_E42_1;
				output EBRO443 = CELL11.EBR_E43_1;
				output EBRO444 = CELL11.EBR_E44_1;
				output EBRO445 = CELL11.EBR_E45_1;
				output EBRO446 = CELL11.EBR_E46_1;
				output EBRO447 = CELL11.EBR_E47_1;
				output EBRO448 = CELL11.EBR_E48_1;
				output EBRO449 = CELL11.EBR_E49_1;
				output EBRO450 = CELL11.EBR_E50_1;
				output EBRO451 = CELL11.EBR_E51_1;
				output EBRO452 = CELL11.EBR_E52_1;
				output EBRO453 = CELL11.EBR_E53_1;
				output EBRO454 = CELL11.EBR_E54_1;
				output EBRO455 = CELL11.EBR_E55_1;
				output EBRO456 = CELL11.EBR_E56_1;
				output EBRO457 = CELL11.EBR_E57_1;
				output EBRO458 = CELL11.EBR_E58_1;
				output EBRO459 = CELL11.EBR_E59_1;
				output EBRO460 = CELL11.EBR_E60_1;
				output EBRO461 = CELL11.EBR_E61_1;
				output EBRO462 = CELL11.EBR_E62_1;
				output EBRO463 = CELL11.EBR_E63_1;
				output EBRO500 = CELL10.EBR_E0_1;
				output EBRO501 = CELL10.EBR_E1_1;
				output EBRO502 = CELL10.EBR_E2_1;
				output EBRO503 = CELL10.EBR_E3_1;
				output EBRO504 = CELL10.EBR_E4_1;
				output EBRO505 = CELL10.EBR_E5_1;
				output EBRO506 = CELL10.EBR_E6_1;
				output EBRO507 = CELL10.EBR_E7_1;
				output EBRO508 = CELL10.EBR_E8_1;
				output EBRO509 = CELL10.EBR_E9_1;
				output EBRO510 = CELL10.EBR_E10_1;
				output EBRO511 = CELL10.EBR_E11_1;
				output EBRO512 = CELL10.EBR_E12_1;
				output EBRO513 = CELL10.EBR_E13_1;
				output EBRO514 = CELL10.EBR_E14_1;
				output EBRO515 = CELL10.EBR_E15_1;
				output EBRO516 = CELL10.EBR_E16_1;
				output EBRO517 = CELL10.EBR_E17_1;
				output EBRO518 = CELL10.EBR_E18_1;
				output EBRO519 = CELL10.EBR_E19_1;
				output EBRO520 = CELL10.EBR_E20_1;
				output EBRO521 = CELL10.EBR_E21_1;
				output EBRO522 = CELL10.EBR_E22_1;
				output EBRO523 = CELL10.EBR_E23_1;
				output EBRO524 = CELL10.EBR_E24_1;
				output EBRO525 = CELL10.EBR_E25_1;
				output EBRO526 = CELL10.EBR_E26_1;
				output EBRO527 = CELL10.EBR_E27_1;
				output EBRO528 = CELL10.EBR_E28_1;
				output EBRO529 = CELL10.EBR_E29_1;
				output EBRO530 = CELL10.EBR_E30_1;
				output EBRO531 = CELL10.EBR_E31_1;
				output EBRO532 = CELL10.EBR_E32_1;
				output EBRO533 = CELL10.EBR_E33_1;
				output EBRO534 = CELL10.EBR_E34_1;
				output EBRO535 = CELL10.EBR_E35_1;
				output EBRO536 = CELL10.EBR_E36_1;
				output EBRO537 = CELL10.EBR_E37_1;
				output EBRO538 = CELL10.EBR_E38_1;
				output EBRO539 = CELL10.EBR_E39_1;
				output EBRO540 = CELL10.EBR_E40_1;
				output EBRO541 = CELL10.EBR_E41_1;
				output EBRO542 = CELL10.EBR_E42_1;
				output EBRO543 = CELL10.EBR_E43_1;
				output EBRO544 = CELL10.EBR_E44_1;
				output EBRO545 = CELL10.EBR_E45_1;
				output EBRO546 = CELL10.EBR_E46_1;
				output EBRO547 = CELL10.EBR_E47_1;
				output EBRO548 = CELL10.EBR_E48_1;
				output EBRO549 = CELL10.EBR_E49_1;
				output EBRO550 = CELL10.EBR_E50_1;
				output EBRO551 = CELL10.EBR_E51_1;
				output EBRO552 = CELL10.EBR_E52_1;
				output EBRO553 = CELL10.EBR_E53_1;
				output EBRO554 = CELL10.EBR_E54_1;
				output EBRO555 = CELL10.EBR_E55_1;
				output EBRO556 = CELL10.EBR_E56_1;
				output EBRO557 = CELL10.EBR_E57_1;
				output EBRO558 = CELL10.EBR_E58_1;
				output EBRO559 = CELL10.EBR_E59_1;
				output EBRO560 = CELL10.EBR_E60_1;
				output EBRO561 = CELL10.EBR_E61_1;
				output EBRO562 = CELL10.EBR_E62_1;
				output EBRO563 = CELL10.EBR_E63_1;
				output EBRO600 = CELL9.EBR_E0_1;
				output EBRO601 = CELL9.EBR_E1_1;
				output EBRO602 = CELL9.EBR_E2_1;
				output EBRO603 = CELL9.EBR_E3_1;
				output EBRO604 = CELL9.EBR_E4_1;
				output EBRO605 = CELL9.EBR_E5_1;
				output EBRO606 = CELL9.EBR_E6_1;
				output EBRO607 = CELL9.EBR_E7_1;
				output EBRO608 = CELL9.EBR_E8_1;
				output EBRO609 = CELL9.EBR_E9_1;
				output EBRO610 = CELL9.EBR_E10_1;
				output EBRO611 = CELL9.EBR_E11_1;
				output EBRO612 = CELL9.EBR_E12_1;
				output EBRO613 = CELL9.EBR_E13_1;
				output EBRO614 = CELL9.EBR_E14_1;
				output EBRO615 = CELL9.EBR_E15_1;
				output EBRO616 = CELL9.EBR_E16_1;
				output EBRO617 = CELL9.EBR_E17_1;
				output EBRO618 = CELL9.EBR_E18_1;
				output EBRO619 = CELL9.EBR_E19_1;
				output EBRO620 = CELL9.EBR_E20_1;
				output EBRO621 = CELL9.EBR_E21_1;
				output EBRO622 = CELL9.EBR_E22_1;
				output EBRO623 = CELL9.EBR_E23_1;
				output EBRO624 = CELL9.EBR_E24_1;
				output EBRO625 = CELL9.EBR_E25_1;
				output EBRO626 = CELL9.EBR_E26_1;
				output EBRO627 = CELL9.EBR_E27_1;
				output EBRO628 = CELL9.EBR_E28_1;
				output EBRO629 = CELL9.EBR_E29_1;
				output EBRO630 = CELL9.EBR_E30_1;
				output EBRO631 = CELL9.EBR_E31_1;
				output EBRO632 = CELL9.EBR_E32_1;
				output EBRO633 = CELL9.EBR_E33_1;
				output EBRO634 = CELL9.EBR_E34_1;
				output EBRO635 = CELL9.EBR_E35_1;
				output EBRO636 = CELL9.EBR_E36_1;
				output EBRO637 = CELL9.EBR_E37_1;
				output EBRO638 = CELL9.EBR_E38_1;
				output EBRO639 = CELL9.EBR_E39_1;
				output EBRO640 = CELL9.EBR_E40_1;
				output EBRO641 = CELL9.EBR_E41_1;
				output EBRO642 = CELL9.EBR_E42_1;
				output EBRO643 = CELL9.EBR_E43_1;
				output EBRO644 = CELL9.EBR_E44_1;
				output EBRO645 = CELL9.EBR_E45_1;
				output EBRO646 = CELL9.EBR_E46_1;
				output EBRO647 = CELL9.EBR_E47_1;
				output EBRO648 = CELL9.EBR_E48_1;
				output EBRO649 = CELL9.EBR_E49_1;
				output EBRO650 = CELL9.EBR_E50_1;
				output EBRO651 = CELL9.EBR_E51_1;
				output EBRO652 = CELL9.EBR_E52_1;
				output EBRO653 = CELL9.EBR_E53_1;
				output EBRO654 = CELL9.EBR_E54_1;
				output EBRO655 = CELL9.EBR_E55_1;
				output EBRO656 = CELL9.EBR_E56_1;
				output EBRO657 = CELL9.EBR_E57_1;
				output EBRO658 = CELL9.EBR_E58_1;
				output EBRO659 = CELL9.EBR_E59_1;
				output EBRO660 = CELL9.EBR_E60_1;
				output EBRO661 = CELL9.EBR_E61_1;
				output EBRO662 = CELL9.EBR_E62_1;
				output EBRO663 = CELL9.EBR_E63_1;
				output EBRO700 = CELL8.EBR_E0_1;
				output EBRO701 = CELL8.EBR_E1_1;
				output EBRO702 = CELL8.EBR_E2_1;
				output EBRO703 = CELL8.EBR_E3_1;
				output EBRO704 = CELL8.EBR_E4_1;
				output EBRO705 = CELL8.EBR_E5_1;
				output EBRO706 = CELL8.EBR_E6_1;
				output EBRO707 = CELL8.EBR_E7_1;
				output EBRO708 = CELL8.EBR_E8_1;
				output EBRO709 = CELL8.EBR_E9_1;
				output EBRO710 = CELL8.EBR_E10_1;
				output EBRO711 = CELL8.EBR_E11_1;
				output EBRO712 = CELL8.EBR_E12_1;
				output EBRO713 = CELL8.EBR_E13_1;
				output EBRO714 = CELL8.EBR_E14_1;
				output EBRO715 = CELL8.EBR_E15_1;
				output EBRO716 = CELL8.EBR_E16_1;
				output EBRO717 = CELL8.EBR_E17_1;
				output EBRO718 = CELL8.EBR_E18_1;
				output EBRO719 = CELL8.EBR_E19_1;
				output EBRO720 = CELL8.EBR_E20_1;
				output EBRO721 = CELL8.EBR_E21_1;
				output EBRO722 = CELL8.EBR_E22_1;
				output EBRO723 = CELL8.EBR_E23_1;
				output EBRO724 = CELL8.EBR_E24_1;
				output EBRO725 = CELL8.EBR_E25_1;
				output EBRO726 = CELL8.EBR_E26_1;
				output EBRO727 = CELL8.EBR_E27_1;
				output EBRO728 = CELL8.EBR_E28_1;
				output EBRO729 = CELL8.EBR_E29_1;
				output EBRO730 = CELL8.EBR_E30_1;
				output EBRO731 = CELL8.EBR_E31_1;
				output EBRO732 = CELL8.EBR_E32_1;
				output EBRO733 = CELL8.EBR_E33_1;
				output EBRO734 = CELL8.EBR_E34_1;
				output EBRO735 = CELL8.EBR_E35_1;
				output EBRO736 = CELL8.EBR_E36_1;
				output EBRO737 = CELL8.EBR_E37_1;
				output EBRO738 = CELL8.EBR_E38_1;
				output EBRO739 = CELL8.EBR_E39_1;
				output EBRO740 = CELL8.EBR_E40_1;
				output EBRO741 = CELL8.EBR_E41_1;
				output EBRO742 = CELL8.EBR_E42_1;
				output EBRO743 = CELL8.EBR_E43_1;
				output EBRO744 = CELL8.EBR_E44_1;
				output EBRO745 = CELL8.EBR_E45_1;
				output EBRO746 = CELL8.EBR_E46_1;
				output EBRO747 = CELL8.EBR_E47_1;
				output EBRO748 = CELL8.EBR_E48_1;
				output EBRO749 = CELL8.EBR_E49_1;
				output EBRO750 = CELL8.EBR_E50_1;
				output EBRO751 = CELL8.EBR_E51_1;
				output EBRO752 = CELL8.EBR_E52_1;
				output EBRO753 = CELL8.EBR_E53_1;
				output EBRO754 = CELL8.EBR_E54_1;
				output EBRO755 = CELL8.EBR_E55_1;
				output EBRO756 = CELL8.EBR_E56_1;
				output EBRO757 = CELL8.EBR_E57_1;
				output EBRO758 = CELL8.EBR_E58_1;
				output EBRO759 = CELL8.EBR_E59_1;
				output EBRO760 = CELL8.EBR_E60_1;
				output EBRO761 = CELL8.EBR_E61_1;
				output EBRO762 = CELL8.EBR_E62_1;
				output EBRO763 = CELL8.EBR_E63_1;
				output EBRO800 = CELL7.EBR_E0_1;
				output EBRO801 = CELL7.EBR_E1_1;
				output EBRO802 = CELL7.EBR_E2_1;
				output EBRO803 = CELL7.EBR_E3_1;
				output EBRO804 = CELL7.EBR_E4_1;
				output EBRO805 = CELL7.EBR_E5_1;
				output EBRO806 = CELL7.EBR_E6_1;
				output EBRO807 = CELL7.EBR_E7_1;
				output EBRO808 = CELL7.EBR_E8_1;
				output EBRO809 = CELL7.EBR_E9_1;
				output EBRO810 = CELL7.EBR_E10_1;
				output EBRO811 = CELL7.EBR_E11_1;
				output EBRO812 = CELL7.EBR_E12_1;
				output EBRO813 = CELL7.EBR_E13_1;
				output EBRO814 = CELL7.EBR_E14_1;
				output EBRO815 = CELL7.EBR_E15_1;
				output EBRO816 = CELL7.EBR_E16_1;
				output EBRO817 = CELL7.EBR_E17_1;
				output EBRO818 = CELL7.EBR_E18_1;
				output EBRO819 = CELL7.EBR_E19_1;
				output EBRO820 = CELL7.EBR_E20_1;
				output EBRO821 = CELL7.EBR_E21_1;
				output EBRO822 = CELL7.EBR_E22_1;
				output EBRO823 = CELL7.EBR_E23_1;
				output EBRO824 = CELL7.EBR_E24_1;
				output EBRO825 = CELL7.EBR_E25_1;
				output EBRO826 = CELL7.EBR_E26_1;
				output EBRO827 = CELL7.EBR_E27_1;
				output EBRO828 = CELL7.EBR_E28_1;
				output EBRO829 = CELL7.EBR_E29_1;
				output EBRO830 = CELL7.EBR_E30_1;
				output EBRO831 = CELL7.EBR_E31_1;
				output EBRO832 = CELL7.EBR_E32_1;
				output EBRO833 = CELL7.EBR_E33_1;
				output EBRO834 = CELL7.EBR_E34_1;
				output EBRO835 = CELL7.EBR_E35_1;
				output EBRO836 = CELL7.EBR_E36_1;
				output EBRO837 = CELL7.EBR_E37_1;
				output EBRO838 = CELL7.EBR_E38_1;
				output EBRO839 = CELL7.EBR_E39_1;
				output EBRO840 = CELL7.EBR_E40_1;
				output EBRO841 = CELL7.EBR_E41_1;
				output EBRO842 = CELL7.EBR_E42_1;
				output EBRO843 = CELL7.EBR_E43_1;
				output EBRO844 = CELL7.EBR_E44_1;
				output EBRO845 = CELL7.EBR_E45_1;
				output EBRO846 = CELL7.EBR_E46_1;
				output EBRO847 = CELL7.EBR_E47_1;
				output EBRO848 = CELL7.EBR_E48_1;
				output EBRO849 = CELL7.EBR_E49_1;
				output EBRO850 = CELL7.EBR_E50_1;
				output EBRO851 = CELL7.EBR_E51_1;
				output EBRO852 = CELL7.EBR_E52_1;
				output EBRO853 = CELL7.EBR_E53_1;
				output EBRO854 = CELL7.EBR_E54_1;
				output EBRO855 = CELL7.EBR_E55_1;
				output EBRO856 = CELL7.EBR_E56_1;
				output EBRO857 = CELL7.EBR_E57_1;
				output EBRO858 = CELL7.EBR_E58_1;
				output EBRO859 = CELL7.EBR_E59_1;
				output EBRO860 = CELL7.EBR_E60_1;
				output EBRO861 = CELL7.EBR_E61_1;
				output EBRO862 = CELL7.EBR_E62_1;
				output EBRO863 = CELL7.EBR_E63_1;
				output EBRO900 = CELL6.EBR_E0_1;
				output EBRO901 = CELL6.EBR_E1_1;
				output EBRO902 = CELL6.EBR_E2_1;
				output EBRO903 = CELL6.EBR_E3_1;
				output EBRO904 = CELL6.EBR_E4_1;
				output EBRO905 = CELL6.EBR_E5_1;
				output EBRO906 = CELL6.EBR_E6_1;
				output EBRO907 = CELL6.EBR_E7_1;
				output EBRO908 = CELL6.EBR_E8_1;
				output EBRO909 = CELL6.EBR_E9_1;
				output EBRO910 = CELL6.EBR_E10_1;
				output EBRO911 = CELL6.EBR_E11_1;
				output EBRO912 = CELL6.EBR_E12_1;
				output EBRO913 = CELL6.EBR_E13_1;
				output EBRO914 = CELL6.EBR_E14_1;
				output EBRO915 = CELL6.EBR_E15_1;
				output EBRO916 = CELL6.EBR_E16_1;
				output EBRO917 = CELL6.EBR_E17_1;
				output EBRO918 = CELL6.EBR_E18_1;
				output EBRO919 = CELL6.EBR_E19_1;
				output EBRO920 = CELL6.EBR_E20_1;
				output EBRO921 = CELL6.EBR_E21_1;
				output EBRO922 = CELL6.EBR_E22_1;
				output EBRO923 = CELL6.EBR_E23_1;
				output EBRO924 = CELL6.EBR_E24_1;
				output EBRO925 = CELL6.EBR_E25_1;
				output EBRO926 = CELL6.EBR_E26_1;
				output EBRO927 = CELL6.EBR_E27_1;
				output EBRO928 = CELL6.EBR_E28_1;
				output EBRO929 = CELL6.EBR_E29_1;
				output EBRO930 = CELL6.EBR_E30_1;
				output EBRO931 = CELL6.EBR_E31_1;
				output EBRO932 = CELL6.EBR_E32_1;
				output EBRO933 = CELL6.EBR_E33_1;
				output EBRO934 = CELL6.EBR_E34_1;
				output EBRO935 = CELL6.EBR_E35_1;
				output EBRO936 = CELL6.EBR_E36_1;
				output EBRO937 = CELL6.EBR_E37_1;
				output EBRO938 = CELL6.EBR_E38_1;
				output EBRO939 = CELL6.EBR_E39_1;
				output EBRO940 = CELL6.EBR_E40_1;
				output EBRO941 = CELL6.EBR_E41_1;
				output EBRO942 = CELL6.EBR_E42_1;
				output EBRO943 = CELL6.EBR_E43_1;
				output EBRO944 = CELL6.EBR_E44_1;
				output EBRO945 = CELL6.EBR_E45_1;
				output EBRO946 = CELL6.EBR_E46_1;
				output EBRO947 = CELL6.EBR_E47_1;
				output EBRO948 = CELL6.EBR_E48_1;
				output EBRO949 = CELL6.EBR_E49_1;
				output EBRO950 = CELL6.EBR_E50_1;
				output EBRO951 = CELL6.EBR_E51_1;
				output EBRO952 = CELL6.EBR_E52_1;
				output EBRO953 = CELL6.EBR_E53_1;
				output EBRO954 = CELL6.EBR_E54_1;
				output EBRO955 = CELL6.EBR_E55_1;
				output EBRO956 = CELL6.EBR_E56_1;
				output EBRO957 = CELL6.EBR_E57_1;
				output EBRO958 = CELL6.EBR_E58_1;
				output EBRO959 = CELL6.EBR_E59_1;
				output EBRO960 = CELL6.EBR_E60_1;
				output EBRO961 = CELL6.EBR_E61_1;
				output EBRO962 = CELL6.EBR_E62_1;
				output EBRO963 = CELL6.EBR_E63_1;
				input LSR_0_0 = CELL0.IMUX_LSR0;
				input LSR_0_1 = CELL0.IMUX_LSR1;
				input LSR_1_0 = CELL1.IMUX_LSR0;
				input LSR_1_1 = CELL1.IMUX_LSR1;
				input LSR_1_2 = CELL1.IMUX_LSR2;
				input LSR_1_3 = CELL1.IMUX_LSR3;
				input LSR_2_0 = CELL2.IMUX_LSR0;
				input LSR_2_1 = CELL2.IMUX_LSR1;
				input LSR_2_2 = CELL2.IMUX_LSR2;
				input LSR_2_3 = CELL2.IMUX_LSR3;
				output NIPI000 = CELL4.IO_W0_0;
				output NIPI001 = CELL4.IO_W1_0;
				output NIPI002 = CELL4.IO_W2_0;
				output NIPI003 = CELL4.IO_W3_0;
				output NIPI004 = CELL4.IO_W4_0;
				output NIPI005 = CELL4.IO_W5_0;
				output NIPI006 = CELL4.IO_W6_0;
				output NIPI007 = CELL4.IO_W7_0;
				output NIPI008 = CELL4.IO_W8_0;
				output NIPI009 = CELL4.IO_W9_0;
				output NIPI010 = CELL4.IO_W10_0;
				output NIPI011 = CELL4.IO_W11_0;
				output NIPI012 = CELL4.IO_W12_0;
				output NIPI013 = CELL4.IO_W13_0;
				output NIPI014 = CELL4.IO_W14_0;
				output NIPI015 = CELL4.IO_W15_0;
				output NIPI016 = CELL4.IO_W16_0;
				output NIPI017 = CELL4.IO_W17_0;
				output NIPI018 = CELL4.IO_W18_0;
				output NIPI019 = CELL4.IO_W19_0;
				output NIPI020 = CELL4.IO_W20_0;
				output NIPI021 = CELL4.IO_W21_0;
				output NIPI022 = CELL4.IO_W22_0;
				output NIPI023 = CELL4.IO_W23_0;
				output NIPI024 = CELL4.IO_W24_0;
				output NIPI025 = CELL4.IO_W25_0;
				output NIPI026 = CELL4.IO_W26_0;
				output NIPI027 = CELL4.IO_W27_0;
				output NIPI028 = CELL4.IO_W28_0;
				output NIPI029 = CELL4.IO_W29_0;
				output NIPI030 = CELL4.IO_W30_0;
				output NIPI031 = CELL4.IO_W31_0;
				output NIPI100 = CELL4.IO_W0_1;
				output NIPI101 = CELL4.IO_W1_1;
				output NIPI102 = CELL4.IO_W2_1;
				output NIPI103 = CELL4.IO_W3_1;
				output NIPI104 = CELL4.IO_W4_1;
				output NIPI105 = CELL4.IO_W5_1;
				output NIPI106 = CELL4.IO_W6_1;
				output NIPI107 = CELL4.IO_W7_1;
				output NIPI108 = CELL4.IO_W8_1;
				output NIPI109 = CELL4.IO_W9_1;
				output NIPI110 = CELL4.IO_W10_1;
				output NIPI111 = CELL4.IO_W11_1;
				output NIPI112 = CELL4.IO_W12_1;
				output NIPI113 = CELL4.IO_W13_1;
				output NIPI114 = CELL4.IO_W14_1;
				output NIPI115 = CELL4.IO_W15_1;
				output NIPI116 = CELL4.IO_W16_1;
				output NIPI117 = CELL4.IO_W17_1;
				output NIPI118 = CELL4.IO_W18_1;
				output NIPI119 = CELL4.IO_W19_1;
				output NIPI120 = CELL4.IO_W20_1;
				output NIPI121 = CELL4.IO_W21_1;
				output NIPI122 = CELL4.IO_W22_1;
				output NIPI123 = CELL4.IO_W23_1;
				output NIPI124 = CELL4.IO_W24_1;
				output NIPI125 = CELL4.IO_W25_1;
				output NIPI126 = CELL4.IO_W26_1;
				output NIPI127 = CELL4.IO_W27_1;
				output NIPI128 = CELL4.IO_W28_1;
				output NIPI129 = CELL4.IO_W29_1;
				output NIPI130 = CELL4.IO_W30_1;
				output NIPI131 = CELL4.IO_W31_1;
				output NIPI200 = CELL4.IO_W0_2;
				output NIPI201 = CELL4.IO_W1_2;
				output NIPI202 = CELL4.IO_W2_2;
				output NIPI203 = CELL4.IO_W3_2;
				output NIPI204 = CELL4.IO_W4_2;
				output NIPI205 = CELL4.IO_W5_2;
				output NIPI206 = CELL4.IO_W6_2;
				output NIPI207 = CELL4.IO_W7_2;
				output NIPI208 = CELL4.IO_W8_2;
				output NIPI209 = CELL4.IO_W9_2;
				output NIPI210 = CELL4.IO_W10_2;
				output NIPI211 = CELL4.IO_W11_2;
				output NIPI212 = CELL4.IO_W12_2;
				output NIPI213 = CELL4.IO_W13_2;
				output NIPI214 = CELL4.IO_W14_2;
				output NIPI215 = CELL4.IO_W15_2;
				output NIPI216 = CELL4.IO_W16_2;
				output NIPI217 = CELL4.IO_W17_2;
				output NIPI218 = CELL4.IO_W18_2;
				output NIPI219 = CELL4.IO_W19_2;
				output NIPI220 = CELL4.IO_W20_2;
				output NIPI221 = CELL4.IO_W21_2;
				output NIPI222 = CELL4.IO_W22_2;
				output NIPI223 = CELL4.IO_W23_2;
				output NIPI224 = CELL4.IO_W24_2;
				output NIPI225 = CELL4.IO_W25_2;
				output NIPI226 = CELL4.IO_W26_2;
				output NIPI227 = CELL4.IO_W27_2;
				output NIPI228 = CELL4.IO_W28_2;
				output NIPI229 = CELL4.IO_W29_2;
				output NIPI230 = CELL4.IO_W30_2;
				output NIPI231 = CELL4.IO_W31_2;
				output NIPI300 = CELL4.IO_W0_3;
				output NIPI301 = CELL4.IO_W1_3;
				output NIPI302 = CELL4.IO_W2_3;
				output NIPI303 = CELL4.IO_W3_3;
				output NIPI304 = CELL4.IO_W4_3;
				output NIPI305 = CELL4.IO_W5_3;
				output NIPI306 = CELL4.IO_W6_3;
				output NIPI307 = CELL4.IO_W7_3;
				output NIPI308 = CELL4.IO_W8_3;
				output NIPI309 = CELL4.IO_W9_3;
				output NIPI310 = CELL4.IO_W10_3;
				output NIPI311 = CELL4.IO_W11_3;
				output NIPI312 = CELL4.IO_W12_3;
				output NIPI313 = CELL4.IO_W13_3;
				output NIPI314 = CELL4.IO_W14_3;
				output NIPI315 = CELL4.IO_W15_3;
				output NIPI316 = CELL4.IO_W16_3;
				output NIPI317 = CELL4.IO_W17_3;
				output NIPI318 = CELL4.IO_W18_3;
				output NIPI319 = CELL4.IO_W19_3;
				output NIPI320 = CELL4.IO_W20_3;
				output NIPI321 = CELL4.IO_W21_3;
				output NIPI322 = CELL4.IO_W22_3;
				output NIPI323 = CELL4.IO_W23_3;
				output NIPI324 = CELL4.IO_W24_3;
				output NIPI325 = CELL4.IO_W25_3;
				output NIPI326 = CELL4.IO_W26_3;
				output NIPI327 = CELL4.IO_W27_3;
				output NIPI328 = CELL4.IO_W28_3;
				output NIPI329 = CELL4.IO_W29_3;
				output NIPI330 = CELL4.IO_W30_3;
				output NIPI331 = CELL4.IO_W31_3;
				output NIPI400 = CELL4.IO_W0_4;
				output NIPI401 = CELL4.IO_W1_4;
				output NIPI402 = CELL4.IO_W2_4;
				output NIPI403 = CELL4.IO_W3_4;
				output NIPI404 = CELL4.IO_W4_4;
				output NIPI405 = CELL4.IO_W5_4;
				output NIPI406 = CELL4.IO_W6_4;
				output NIPI407 = CELL4.IO_W7_4;
				output NIPI408 = CELL4.IO_W8_4;
				output NIPI409 = CELL4.IO_W9_4;
				output NIPI410 = CELL4.IO_W10_4;
				output NIPI411 = CELL4.IO_W11_4;
				output NIPI412 = CELL4.IO_W12_4;
				output NIPI413 = CELL4.IO_W13_4;
				output NIPI414 = CELL4.IO_W14_4;
				output NIPI415 = CELL4.IO_W15_4;
				output NIPI416 = CELL4.IO_W16_4;
				output NIPI417 = CELL4.IO_W17_4;
				output NIPI418 = CELL4.IO_W18_4;
				output NIPI419 = CELL4.IO_W19_4;
				output NIPI420 = CELL4.IO_W20_4;
				output NIPI421 = CELL4.IO_W21_4;
				output NIPI422 = CELL4.IO_W22_4;
				output NIPI423 = CELL4.IO_W23_4;
				output NIPI424 = CELL4.IO_W24_4;
				output NIPI425 = CELL4.IO_W25_4;
				output NIPI426 = CELL4.IO_W26_4;
				output NIPI427 = CELL4.IO_W27_4;
				output NIPI428 = CELL4.IO_W28_4;
				output NIPI429 = CELL4.IO_W29_4;
				output NIPI430 = CELL4.IO_W30_4;
				output NIPI431 = CELL4.IO_W31_4;
				output NIPI500 = CELL4.IO_W0_5;
				output NIPI501 = CELL4.IO_W1_5;
				output NIPI502 = CELL4.IO_W2_5;
				output NIPI503 = CELL4.IO_W3_5;
				output NIPI504 = CELL4.IO_W4_5;
				output NIPI505 = CELL4.IO_W5_5;
				output NIPI506 = CELL4.IO_W6_5;
				output NIPI507 = CELL4.IO_W7_5;
				output NIPI508 = CELL4.IO_W8_5;
				output NIPI509 = CELL4.IO_W9_5;
				output NIPI510 = CELL4.IO_W10_5;
				output NIPI511 = CELL4.IO_W11_5;
				output NIPI512 = CELL4.IO_W12_5;
				output NIPI513 = CELL4.IO_W13_5;
				output NIPI514 = CELL4.IO_W14_5;
				output NIPI515 = CELL4.IO_W15_5;
				output NIPI516 = CELL4.IO_W16_5;
				output NIPI517 = CELL4.IO_W17_5;
				output NIPI518 = CELL4.IO_W18_5;
				output NIPI519 = CELL4.IO_W19_5;
				output NIPI520 = CELL4.IO_W20_5;
				output NIPI521 = CELL4.IO_W21_5;
				output NIPI522 = CELL4.IO_W22_5;
				output NIPI523 = CELL4.IO_W23_5;
				output NIPI524 = CELL4.IO_W24_5;
				output NIPI525 = CELL4.IO_W25_5;
				output NIPI526 = CELL4.IO_W26_5;
				output NIPI527 = CELL4.IO_W27_5;
				output NIPI528 = CELL4.IO_W28_5;
				output NIPI529 = CELL4.IO_W29_5;
				output NIPI530 = CELL4.IO_W30_5;
				output NIPI531 = CELL4.IO_W31_5;
				output NIPI600 = CELL4.IO_W0_6;
				output NIPI601 = CELL4.IO_W1_6;
				output NIPI602 = CELL4.IO_W2_6;
				output NIPI603 = CELL4.IO_W3_6;
				output NIPI604 = CELL4.IO_W4_6;
				output NIPI605 = CELL4.IO_W5_6;
				output NIPI606 = CELL4.IO_W6_6;
				output NIPI607 = CELL4.IO_W7_6;
				output NIPI608 = CELL4.IO_W8_6;
				output NIPI609 = CELL4.IO_W9_6;
				output NIPI610 = CELL4.IO_W10_6;
				output NIPI611 = CELL4.IO_W11_6;
				output NIPI612 = CELL4.IO_W12_6;
				output NIPI613 = CELL4.IO_W13_6;
				output NIPI614 = CELL4.IO_W14_6;
				output NIPI615 = CELL4.IO_W15_6;
				output NIPI616 = CELL4.IO_W16_6;
				output NIPI617 = CELL4.IO_W17_6;
				output NIPI618 = CELL4.IO_W18_6;
				output NIPI619 = CELL4.IO_W19_6;
				output NIPI620 = CELL4.IO_W20_6;
				output NIPI621 = CELL4.IO_W21_6;
				output NIPI622 = CELL4.IO_W22_6;
				output NIPI623 = CELL4.IO_W23_6;
				output NIPI624 = CELL4.IO_W24_6;
				output NIPI625 = CELL4.IO_W25_6;
				output NIPI626 = CELL4.IO_W26_6;
				output NIPI627 = CELL4.IO_W27_6;
				output NIPI628 = CELL4.IO_W28_6;
				output NIPI629 = CELL4.IO_W29_6;
				output NIPI630 = CELL4.IO_W30_6;
				output NIPI631 = CELL4.IO_W31_6;
				output NIPI700 = CELL4.IO_W0_7;
				output NIPI701 = CELL4.IO_W1_7;
				output NIPI702 = CELL4.IO_W2_7;
				output NIPI703 = CELL4.IO_W3_7;
				output NIPI704 = CELL4.IO_W4_7;
				output NIPI705 = CELL4.IO_W5_7;
				output NIPI706 = CELL4.IO_W6_7;
				output NIPI707 = CELL4.IO_W7_7;
				output NIPI708 = CELL4.IO_W8_7;
				output NIPI709 = CELL4.IO_W9_7;
				output NIPI710 = CELL4.IO_W10_7;
				output NIPI711 = CELL4.IO_W11_7;
				output NIPI712 = CELL4.IO_W12_7;
				output NIPI713 = CELL4.IO_W13_7;
				output NIPI714 = CELL4.IO_W14_7;
				output NIPI715 = CELL4.IO_W15_7;
				output NIPI716 = CELL4.IO_W16_7;
				output NIPI717 = CELL4.IO_W17_7;
				output NIPI718 = CELL4.IO_W18_7;
				output NIPI719 = CELL4.IO_W19_7;
				output NIPI720 = CELL4.IO_W20_7;
				output NIPI721 = CELL4.IO_W21_7;
				output NIPI722 = CELL4.IO_W22_7;
				output NIPI723 = CELL4.IO_W23_7;
				output NIPI724 = CELL4.IO_W24_7;
				output NIPI725 = CELL4.IO_W25_7;
				output NIPI726 = CELL4.IO_W26_7;
				output NIPI727 = CELL4.IO_W27_7;
				output NIPI728 = CELL4.IO_W28_7;
				output NIPI729 = CELL4.IO_W29_7;
				output NIPI730 = CELL4.IO_W30_7;
				output NIPI731 = CELL4.IO_W31_7;
				output NIPO000 = CELL0.OUT_MACO_IO_N0_0;
				output NIPO001 = CELL0.OUT_MACO_IO_N0_1;
				output NIPO002 = CELL0.OUT_MACO_IO_N0_2;
				output NIPO003 = CELL0.OUT_MACO_IO_N0_3;
				output NIPO004 = CELL0.OUT_MACO_IO_N0_4;
				output NIPO005 = CELL0.OUT_MACO_IO_N0_5;
				output NIPO006 = CELL0.OUT_MACO_IO_N0_6;
				output NIPO007 = CELL0.OUT_MACO_IO_N0_7;
				output NIPO008 = CELL0.OUT_MACO_IO_N0_8;
				output NIPO009 = CELL0.OUT_MACO_IO_N0_9;
				output NIPO010 = CELL0.OUT_MACO_IO_N0_10;
				output NIPO011 = CELL0.OUT_MACO_IO_N0_11;
				output NIPO012 = CELL0.OUT_MACO_IO_N0_12;
				output NIPO013 = CELL0.OUT_MACO_IO_N0_13;
				output NIPO014 = CELL0.OUT_MACO_IO_N0_14;
				output NIPO015 = CELL0.OUT_MACO_IO_N0_15;
				output NIPO016 = CELL0.OUT_MACO_IO_N0_16;
				output NIPO017 = CELL0.OUT_MACO_IO_N0_17;
				output NIPO018 = CELL0.OUT_MACO_IO_N0_18;
				output NIPO019 = CELL0.OUT_MACO_IO_N0_19;
				output NIPO020 = CELL0.OUT_MACO_IO_N0_20;
				output NIPO021 = CELL0.OUT_MACO_IO_N0_21;
				output NIPO022 = CELL0.OUT_MACO_IO_N0_22;
				output NIPO023 = CELL0.OUT_MACO_IO_N0_23;
				output NIPO024 = CELL0.OUT_MACO_IO_N0_24;
				output NIPO025 = CELL0.OUT_MACO_IO_N0_25;
				output NIPO026 = CELL0.OUT_MACO_IO_N0_26;
				output NIPO027 = CELL0.OUT_MACO_IO_N0_27;
				output NIPO028 = CELL0.OUT_MACO_IO_N0_28;
				output NIPO029 = CELL0.OUT_MACO_IO_N0_29;
				output NIPO030 = CELL0.OUT_MACO_IO_N0_30;
				output NIPO031 = CELL0.OUT_MACO_IO_N0_31;
				output NIPO100 = CELL0.OUT_MACO_IO_N1_0;
				output NIPO101 = CELL0.OUT_MACO_IO_N1_1;
				output NIPO102 = CELL0.OUT_MACO_IO_N1_2;
				output NIPO103 = CELL0.OUT_MACO_IO_N1_3;
				output NIPO104 = CELL0.OUT_MACO_IO_N1_4;
				output NIPO105 = CELL0.OUT_MACO_IO_N1_5;
				output NIPO106 = CELL0.OUT_MACO_IO_N1_6;
				output NIPO107 = CELL0.OUT_MACO_IO_N1_7;
				output NIPO108 = CELL0.OUT_MACO_IO_N1_8;
				output NIPO109 = CELL0.OUT_MACO_IO_N1_9;
				output NIPO110 = CELL0.OUT_MACO_IO_N1_10;
				output NIPO111 = CELL0.OUT_MACO_IO_N1_11;
				output NIPO112 = CELL0.OUT_MACO_IO_N1_12;
				output NIPO113 = CELL0.OUT_MACO_IO_N1_13;
				output NIPO114 = CELL0.OUT_MACO_IO_N1_14;
				output NIPO115 = CELL0.OUT_MACO_IO_N1_15;
				output NIPO116 = CELL0.OUT_MACO_IO_N1_16;
				output NIPO117 = CELL0.OUT_MACO_IO_N1_17;
				output NIPO118 = CELL0.OUT_MACO_IO_N1_18;
				output NIPO119 = CELL0.OUT_MACO_IO_N1_19;
				output NIPO120 = CELL0.OUT_MACO_IO_N1_20;
				output NIPO121 = CELL0.OUT_MACO_IO_N1_21;
				output NIPO122 = CELL0.OUT_MACO_IO_N1_22;
				output NIPO123 = CELL0.OUT_MACO_IO_N1_23;
				output NIPO124 = CELL0.OUT_MACO_IO_N1_24;
				output NIPO125 = CELL0.OUT_MACO_IO_N1_25;
				output NIPO126 = CELL0.OUT_MACO_IO_N1_26;
				output NIPO127 = CELL0.OUT_MACO_IO_N1_27;
				output NIPO128 = CELL0.OUT_MACO_IO_N1_28;
				output NIPO129 = CELL0.OUT_MACO_IO_N1_29;
				output NIPO130 = CELL0.OUT_MACO_IO_N1_30;
				output NIPO131 = CELL0.OUT_MACO_IO_N1_31;
				output NIPO200 = CELL0.OUT_MACO_IO_N2_0;
				output NIPO201 = CELL0.OUT_MACO_IO_N2_1;
				output NIPO202 = CELL0.OUT_MACO_IO_N2_2;
				output NIPO203 = CELL0.OUT_MACO_IO_N2_3;
				output NIPO204 = CELL0.OUT_MACO_IO_N2_4;
				output NIPO205 = CELL0.OUT_MACO_IO_N2_5;
				output NIPO206 = CELL0.OUT_MACO_IO_N2_6;
				output NIPO207 = CELL0.OUT_MACO_IO_N2_7;
				output NIPO208 = CELL0.OUT_MACO_IO_N2_8;
				output NIPO209 = CELL0.OUT_MACO_IO_N2_9;
				output NIPO210 = CELL0.OUT_MACO_IO_N2_10;
				output NIPO211 = CELL0.OUT_MACO_IO_N2_11;
				output NIPO212 = CELL0.OUT_MACO_IO_N2_12;
				output NIPO213 = CELL0.OUT_MACO_IO_N2_13;
				output NIPO214 = CELL0.OUT_MACO_IO_N2_14;
				output NIPO215 = CELL0.OUT_MACO_IO_N2_15;
				output NIPO216 = CELL0.OUT_MACO_IO_N2_16;
				output NIPO217 = CELL0.OUT_MACO_IO_N2_17;
				output NIPO218 = CELL0.OUT_MACO_IO_N2_18;
				output NIPO219 = CELL0.OUT_MACO_IO_N2_19;
				output NIPO220 = CELL0.OUT_MACO_IO_N2_20;
				output NIPO221 = CELL0.OUT_MACO_IO_N2_21;
				output NIPO222 = CELL0.OUT_MACO_IO_N2_22;
				output NIPO223 = CELL0.OUT_MACO_IO_N2_23;
				output NIPO224 = CELL0.OUT_MACO_IO_N2_24;
				output NIPO225 = CELL0.OUT_MACO_IO_N2_25;
				output NIPO226 = CELL0.OUT_MACO_IO_N2_26;
				output NIPO227 = CELL0.OUT_MACO_IO_N2_27;
				output NIPO228 = CELL0.OUT_MACO_IO_N2_28;
				output NIPO229 = CELL0.OUT_MACO_IO_N2_29;
				output NIPO230 = CELL0.OUT_MACO_IO_N2_30;
				output NIPO231 = CELL0.OUT_MACO_IO_N2_31;
				output NIPO300 = CELL0.OUT_MACO_IO_N3_0;
				output NIPO301 = CELL0.OUT_MACO_IO_N3_1;
				output NIPO302 = CELL0.OUT_MACO_IO_N3_2;
				output NIPO303 = CELL0.OUT_MACO_IO_N3_3;
				output NIPO304 = CELL0.OUT_MACO_IO_N3_4;
				output NIPO305 = CELL0.OUT_MACO_IO_N3_5;
				output NIPO306 = CELL0.OUT_MACO_IO_N3_6;
				output NIPO307 = CELL0.OUT_MACO_IO_N3_7;
				output NIPO308 = CELL0.OUT_MACO_IO_N3_8;
				output NIPO309 = CELL0.OUT_MACO_IO_N3_9;
				output NIPO310 = CELL0.OUT_MACO_IO_N3_10;
				output NIPO311 = CELL0.OUT_MACO_IO_N3_11;
				output NIPO312 = CELL0.OUT_MACO_IO_N3_12;
				output NIPO313 = CELL0.OUT_MACO_IO_N3_13;
				output NIPO314 = CELL0.OUT_MACO_IO_N3_14;
				output NIPO315 = CELL0.OUT_MACO_IO_N3_15;
				output NIPO316 = CELL0.OUT_MACO_IO_N3_16;
				output NIPO317 = CELL0.OUT_MACO_IO_N3_17;
				output NIPO318 = CELL0.OUT_MACO_IO_N3_18;
				output NIPO319 = CELL0.OUT_MACO_IO_N3_19;
				output NIPO320 = CELL0.OUT_MACO_IO_N3_20;
				output NIPO321 = CELL0.OUT_MACO_IO_N3_21;
				output NIPO322 = CELL0.OUT_MACO_IO_N3_22;
				output NIPO323 = CELL0.OUT_MACO_IO_N3_23;
				output NIPO324 = CELL0.OUT_MACO_IO_N3_24;
				output NIPO325 = CELL0.OUT_MACO_IO_N3_25;
				output NIPO326 = CELL0.OUT_MACO_IO_N3_26;
				output NIPO327 = CELL0.OUT_MACO_IO_N3_27;
				output NIPO328 = CELL0.OUT_MACO_IO_N3_28;
				output NIPO329 = CELL0.OUT_MACO_IO_N3_29;
				output NIPO330 = CELL0.OUT_MACO_IO_N3_30;
				output NIPO331 = CELL0.OUT_MACO_IO_N3_31;
				output NIPO400 = CELL0.OUT_MACO_IO_N4_0;
				output NIPO401 = CELL0.OUT_MACO_IO_N4_1;
				output NIPO402 = CELL0.OUT_MACO_IO_N4_2;
				output NIPO403 = CELL0.OUT_MACO_IO_N4_3;
				output NIPO404 = CELL0.OUT_MACO_IO_N4_4;
				output NIPO405 = CELL0.OUT_MACO_IO_N4_5;
				output NIPO406 = CELL0.OUT_MACO_IO_N4_6;
				output NIPO407 = CELL0.OUT_MACO_IO_N4_7;
				output NIPO408 = CELL0.OUT_MACO_IO_N4_8;
				output NIPO409 = CELL0.OUT_MACO_IO_N4_9;
				output NIPO410 = CELL0.OUT_MACO_IO_N4_10;
				output NIPO411 = CELL0.OUT_MACO_IO_N4_11;
				output NIPO412 = CELL0.OUT_MACO_IO_N4_12;
				output NIPO413 = CELL0.OUT_MACO_IO_N4_13;
				output NIPO414 = CELL0.OUT_MACO_IO_N4_14;
				output NIPO415 = CELL0.OUT_MACO_IO_N4_15;
				output NIPO416 = CELL0.OUT_MACO_IO_N4_16;
				output NIPO417 = CELL0.OUT_MACO_IO_N4_17;
				output NIPO418 = CELL0.OUT_MACO_IO_N4_18;
				output NIPO419 = CELL0.OUT_MACO_IO_N4_19;
				output NIPO420 = CELL0.OUT_MACO_IO_N4_20;
				output NIPO421 = CELL0.OUT_MACO_IO_N4_21;
				output NIPO422 = CELL0.OUT_MACO_IO_N4_22;
				output NIPO423 = CELL0.OUT_MACO_IO_N4_23;
				output NIPO424 = CELL0.OUT_MACO_IO_N4_24;
				output NIPO425 = CELL0.OUT_MACO_IO_N4_25;
				output NIPO426 = CELL0.OUT_MACO_IO_N4_26;
				output NIPO427 = CELL0.OUT_MACO_IO_N4_27;
				output NIPO428 = CELL0.OUT_MACO_IO_N4_28;
				output NIPO429 = CELL0.OUT_MACO_IO_N4_29;
				output NIPO430 = CELL0.OUT_MACO_IO_N4_30;
				output NIPO431 = CELL0.OUT_MACO_IO_N4_31;
				output NIPO500 = CELL0.OUT_MACO_IO_N5_0;
				output NIPO501 = CELL0.OUT_MACO_IO_N5_1;
				output NIPO502 = CELL0.OUT_MACO_IO_N5_2;
				output NIPO503 = CELL0.OUT_MACO_IO_N5_3;
				output NIPO504 = CELL0.OUT_MACO_IO_N5_4;
				output NIPO505 = CELL0.OUT_MACO_IO_N5_5;
				output NIPO506 = CELL0.OUT_MACO_IO_N5_6;
				output NIPO507 = CELL0.OUT_MACO_IO_N5_7;
				output NIPO508 = CELL0.OUT_MACO_IO_N5_8;
				output NIPO509 = CELL0.OUT_MACO_IO_N5_9;
				output NIPO510 = CELL0.OUT_MACO_IO_N5_10;
				output NIPO511 = CELL0.OUT_MACO_IO_N5_11;
				output NIPO512 = CELL0.OUT_MACO_IO_N5_12;
				output NIPO513 = CELL0.OUT_MACO_IO_N5_13;
				output NIPO514 = CELL0.OUT_MACO_IO_N5_14;
				output NIPO515 = CELL0.OUT_MACO_IO_N5_15;
				output NIPO516 = CELL0.OUT_MACO_IO_N5_16;
				output NIPO517 = CELL0.OUT_MACO_IO_N5_17;
				output NIPO518 = CELL0.OUT_MACO_IO_N5_18;
				output NIPO519 = CELL0.OUT_MACO_IO_N5_19;
				output NIPO520 = CELL0.OUT_MACO_IO_N5_20;
				output NIPO521 = CELL0.OUT_MACO_IO_N5_21;
				output NIPO522 = CELL0.OUT_MACO_IO_N5_22;
				output NIPO523 = CELL0.OUT_MACO_IO_N5_23;
				output NIPO524 = CELL0.OUT_MACO_IO_N5_24;
				output NIPO525 = CELL0.OUT_MACO_IO_N5_25;
				output NIPO526 = CELL0.OUT_MACO_IO_N5_26;
				output NIPO527 = CELL0.OUT_MACO_IO_N5_27;
				output NIPO528 = CELL0.OUT_MACO_IO_N5_28;
				output NIPO529 = CELL0.OUT_MACO_IO_N5_29;
				output NIPO530 = CELL0.OUT_MACO_IO_N5_30;
				output NIPO531 = CELL0.OUT_MACO_IO_N5_31;
				output NIPO600 = CELL0.OUT_MACO_IO_N6_0;
				output NIPO601 = CELL0.OUT_MACO_IO_N6_1;
				output NIPO602 = CELL0.OUT_MACO_IO_N6_2;
				output NIPO603 = CELL0.OUT_MACO_IO_N6_3;
				output NIPO604 = CELL0.OUT_MACO_IO_N6_4;
				output NIPO605 = CELL0.OUT_MACO_IO_N6_5;
				output NIPO606 = CELL0.OUT_MACO_IO_N6_6;
				output NIPO607 = CELL0.OUT_MACO_IO_N6_7;
				output NIPO608 = CELL0.OUT_MACO_IO_N6_8;
				output NIPO609 = CELL0.OUT_MACO_IO_N6_9;
				output NIPO610 = CELL0.OUT_MACO_IO_N6_10;
				output NIPO611 = CELL0.OUT_MACO_IO_N6_11;
				output NIPO612 = CELL0.OUT_MACO_IO_N6_12;
				output NIPO613 = CELL0.OUT_MACO_IO_N6_13;
				output NIPO614 = CELL0.OUT_MACO_IO_N6_14;
				output NIPO615 = CELL0.OUT_MACO_IO_N6_15;
				output NIPO616 = CELL0.OUT_MACO_IO_N6_16;
				output NIPO617 = CELL0.OUT_MACO_IO_N6_17;
				output NIPO618 = CELL0.OUT_MACO_IO_N6_18;
				output NIPO619 = CELL0.OUT_MACO_IO_N6_19;
				output NIPO620 = CELL0.OUT_MACO_IO_N6_20;
				output NIPO621 = CELL0.OUT_MACO_IO_N6_21;
				output NIPO622 = CELL0.OUT_MACO_IO_N6_22;
				output NIPO623 = CELL0.OUT_MACO_IO_N6_23;
				output NIPO624 = CELL0.OUT_MACO_IO_N6_24;
				output NIPO625 = CELL0.OUT_MACO_IO_N6_25;
				output NIPO626 = CELL0.OUT_MACO_IO_N6_26;
				output NIPO627 = CELL0.OUT_MACO_IO_N6_27;
				output NIPO628 = CELL0.OUT_MACO_IO_N6_28;
				output NIPO629 = CELL0.OUT_MACO_IO_N6_29;
				output NIPO630 = CELL0.OUT_MACO_IO_N6_30;
				output NIPO631 = CELL0.OUT_MACO_IO_N6_31;
				output NIPO700 = CELL0.OUT_MACO_IO_N7_0;
				output NIPO701 = CELL0.OUT_MACO_IO_N7_1;
				output NIPO702 = CELL0.OUT_MACO_IO_N7_2;
				output NIPO703 = CELL0.OUT_MACO_IO_N7_3;
				output NIPO704 = CELL0.OUT_MACO_IO_N7_4;
				output NIPO705 = CELL0.OUT_MACO_IO_N7_5;
				output NIPO706 = CELL0.OUT_MACO_IO_N7_6;
				output NIPO707 = CELL0.OUT_MACO_IO_N7_7;
				output NIPO708 = CELL0.OUT_MACO_IO_N7_8;
				output NIPO709 = CELL0.OUT_MACO_IO_N7_9;
				output NIPO710 = CELL0.OUT_MACO_IO_N7_10;
				output NIPO711 = CELL0.OUT_MACO_IO_N7_11;
				output NIPO712 = CELL0.OUT_MACO_IO_N7_12;
				output NIPO713 = CELL0.OUT_MACO_IO_N7_13;
				output NIPO714 = CELL0.OUT_MACO_IO_N7_14;
				output NIPO715 = CELL0.OUT_MACO_IO_N7_15;
				output NIPO716 = CELL0.OUT_MACO_IO_N7_16;
				output NIPO717 = CELL0.OUT_MACO_IO_N7_17;
				output NIPO718 = CELL0.OUT_MACO_IO_N7_18;
				output NIPO719 = CELL0.OUT_MACO_IO_N7_19;
				output NIPO720 = CELL0.OUT_MACO_IO_N7_20;
				output NIPO721 = CELL0.OUT_MACO_IO_N7_21;
				output NIPO722 = CELL0.OUT_MACO_IO_N7_22;
				output NIPO723 = CELL0.OUT_MACO_IO_N7_23;
				output NIPO724 = CELL0.OUT_MACO_IO_N7_24;
				output NIPO725 = CELL0.OUT_MACO_IO_N7_25;
				output NIPO726 = CELL0.OUT_MACO_IO_N7_26;
				output NIPO727 = CELL0.OUT_MACO_IO_N7_27;
				output NIPO728 = CELL0.OUT_MACO_IO_N7_28;
				output NIPO729 = CELL0.OUT_MACO_IO_N7_29;
				output NIPO730 = CELL0.OUT_MACO_IO_N7_30;
				output NIPO731 = CELL0.OUT_MACO_IO_N7_31;
				output SIPI000 = CELL5.IO_E0_0;
				output SIPI001 = CELL5.IO_E1_0;
				output SIPI002 = CELL5.IO_E2_0;
				output SIPI003 = CELL5.IO_E3_0;
				output SIPI004 = CELL5.IO_E4_0;
				output SIPI005 = CELL5.IO_E5_0;
				output SIPI006 = CELL5.IO_E6_0;
				output SIPI007 = CELL5.IO_E7_0;
				output SIPI008 = CELL5.IO_E8_0;
				output SIPI009 = CELL5.IO_E9_0;
				output SIPI010 = CELL5.IO_E10_0;
				output SIPI011 = CELL5.IO_E11_0;
				output SIPI012 = CELL5.IO_E12_0;
				output SIPI013 = CELL5.IO_E13_0;
				output SIPI014 = CELL5.IO_E14_0;
				output SIPI015 = CELL5.IO_E15_0;
				output SIPI016 = CELL5.IO_E16_0;
				output SIPI017 = CELL5.IO_E17_0;
				output SIPI018 = CELL5.IO_E18_0;
				output SIPI019 = CELL5.IO_E19_0;
				output SIPI020 = CELL5.IO_E20_0;
				output SIPI021 = CELL5.IO_E21_0;
				output SIPI022 = CELL5.IO_E22_0;
				output SIPI023 = CELL5.IO_E23_0;
				output SIPI024 = CELL5.IO_E24_0;
				output SIPI025 = CELL5.IO_E25_0;
				output SIPI026 = CELL5.IO_E26_0;
				output SIPI027 = CELL5.IO_E27_0;
				output SIPI028 = CELL5.IO_E28_0;
				output SIPI029 = CELL5.IO_E29_0;
				output SIPI030 = CELL5.IO_E30_0;
				output SIPI031 = CELL5.IO_E31_0;
				output SIPI100 = CELL5.IO_E0_1;
				output SIPI101 = CELL5.IO_E1_1;
				output SIPI102 = CELL5.IO_E2_1;
				output SIPI103 = CELL5.IO_E3_1;
				output SIPI104 = CELL5.IO_E4_1;
				output SIPI105 = CELL5.IO_E5_1;
				output SIPI106 = CELL5.IO_E6_1;
				output SIPI107 = CELL5.IO_E7_1;
				output SIPI108 = CELL5.IO_E8_1;
				output SIPI109 = CELL5.IO_E9_1;
				output SIPI110 = CELL5.IO_E10_1;
				output SIPI111 = CELL5.IO_E11_1;
				output SIPI112 = CELL5.IO_E12_1;
				output SIPI113 = CELL5.IO_E13_1;
				output SIPI114 = CELL5.IO_E14_1;
				output SIPI115 = CELL5.IO_E15_1;
				output SIPI116 = CELL5.IO_E16_1;
				output SIPI117 = CELL5.IO_E17_1;
				output SIPI118 = CELL5.IO_E18_1;
				output SIPI119 = CELL5.IO_E19_1;
				output SIPI120 = CELL5.IO_E20_1;
				output SIPI121 = CELL5.IO_E21_1;
				output SIPI122 = CELL5.IO_E22_1;
				output SIPI123 = CELL5.IO_E23_1;
				output SIPI124 = CELL5.IO_E24_1;
				output SIPI125 = CELL5.IO_E25_1;
				output SIPI126 = CELL5.IO_E26_1;
				output SIPI127 = CELL5.IO_E27_1;
				output SIPI128 = CELL5.IO_E28_1;
				output SIPI129 = CELL5.IO_E29_1;
				output SIPI130 = CELL5.IO_E30_1;
				output SIPI131 = CELL5.IO_E31_1;
				output SIPI200 = CELL5.IO_E0_2;
				output SIPI201 = CELL5.IO_E1_2;
				output SIPI202 = CELL5.IO_E2_2;
				output SIPI203 = CELL5.IO_E3_2;
				output SIPI204 = CELL5.IO_E4_2;
				output SIPI205 = CELL5.IO_E5_2;
				output SIPI206 = CELL5.IO_E6_2;
				output SIPI207 = CELL5.IO_E7_2;
				output SIPI208 = CELL5.IO_E8_2;
				output SIPI209 = CELL5.IO_E9_2;
				output SIPI210 = CELL5.IO_E10_2;
				output SIPI211 = CELL5.IO_E11_2;
				output SIPI212 = CELL5.IO_E12_2;
				output SIPI213 = CELL5.IO_E13_2;
				output SIPI214 = CELL5.IO_E14_2;
				output SIPI215 = CELL5.IO_E15_2;
				output SIPI216 = CELL5.IO_E16_2;
				output SIPI217 = CELL5.IO_E17_2;
				output SIPI218 = CELL5.IO_E18_2;
				output SIPI219 = CELL5.IO_E19_2;
				output SIPI220 = CELL5.IO_E20_2;
				output SIPI221 = CELL5.IO_E21_2;
				output SIPI222 = CELL5.IO_E22_2;
				output SIPI223 = CELL5.IO_E23_2;
				output SIPI224 = CELL5.IO_E24_2;
				output SIPI225 = CELL5.IO_E25_2;
				output SIPI226 = CELL5.IO_E26_2;
				output SIPI227 = CELL5.IO_E27_2;
				output SIPI228 = CELL5.IO_E28_2;
				output SIPI229 = CELL5.IO_E29_2;
				output SIPI230 = CELL5.IO_E30_2;
				output SIPI231 = CELL5.IO_E31_2;
				output SIPI300 = CELL5.IO_E0_3;
				output SIPI301 = CELL5.IO_E1_3;
				output SIPI302 = CELL5.IO_E2_3;
				output SIPI303 = CELL5.IO_E3_3;
				output SIPI304 = CELL5.IO_E4_3;
				output SIPI305 = CELL5.IO_E5_3;
				output SIPI306 = CELL5.IO_E6_3;
				output SIPI307 = CELL5.IO_E7_3;
				output SIPI308 = CELL5.IO_E8_3;
				output SIPI309 = CELL5.IO_E9_3;
				output SIPI310 = CELL5.IO_E10_3;
				output SIPI311 = CELL5.IO_E11_3;
				output SIPI312 = CELL5.IO_E12_3;
				output SIPI313 = CELL5.IO_E13_3;
				output SIPI314 = CELL5.IO_E14_3;
				output SIPI315 = CELL5.IO_E15_3;
				output SIPI316 = CELL5.IO_E16_3;
				output SIPI317 = CELL5.IO_E17_3;
				output SIPI318 = CELL5.IO_E18_3;
				output SIPI319 = CELL5.IO_E19_3;
				output SIPI320 = CELL5.IO_E20_3;
				output SIPI321 = CELL5.IO_E21_3;
				output SIPI322 = CELL5.IO_E22_3;
				output SIPI323 = CELL5.IO_E23_3;
				output SIPI324 = CELL5.IO_E24_3;
				output SIPI325 = CELL5.IO_E25_3;
				output SIPI326 = CELL5.IO_E26_3;
				output SIPI327 = CELL5.IO_E27_3;
				output SIPI328 = CELL5.IO_E28_3;
				output SIPI329 = CELL5.IO_E29_3;
				output SIPI330 = CELL5.IO_E30_3;
				output SIPI331 = CELL5.IO_E31_3;
				output SIPI400 = CELL5.IO_E0_4;
				output SIPI401 = CELL5.IO_E1_4;
				output SIPI402 = CELL5.IO_E2_4;
				output SIPI403 = CELL5.IO_E3_4;
				output SIPI404 = CELL5.IO_E4_4;
				output SIPI405 = CELL5.IO_E5_4;
				output SIPI406 = CELL5.IO_E6_4;
				output SIPI407 = CELL5.IO_E7_4;
				output SIPI408 = CELL5.IO_E8_4;
				output SIPI409 = CELL5.IO_E9_4;
				output SIPI410 = CELL5.IO_E10_4;
				output SIPI411 = CELL5.IO_E11_4;
				output SIPI412 = CELL5.IO_E12_4;
				output SIPI413 = CELL5.IO_E13_4;
				output SIPI414 = CELL5.IO_E14_4;
				output SIPI415 = CELL5.IO_E15_4;
				output SIPI416 = CELL5.IO_E16_4;
				output SIPI417 = CELL5.IO_E17_4;
				output SIPI418 = CELL5.IO_E18_4;
				output SIPI419 = CELL5.IO_E19_4;
				output SIPI420 = CELL5.IO_E20_4;
				output SIPI421 = CELL5.IO_E21_4;
				output SIPI422 = CELL5.IO_E22_4;
				output SIPI423 = CELL5.IO_E23_4;
				output SIPI424 = CELL5.IO_E24_4;
				output SIPI425 = CELL5.IO_E25_4;
				output SIPI426 = CELL5.IO_E26_4;
				output SIPI427 = CELL5.IO_E27_4;
				output SIPI428 = CELL5.IO_E28_4;
				output SIPI429 = CELL5.IO_E29_4;
				output SIPI430 = CELL5.IO_E30_4;
				output SIPI431 = CELL5.IO_E31_4;
				output SIPI500 = CELL5.IO_E0_5;
				output SIPI501 = CELL5.IO_E1_5;
				output SIPI502 = CELL5.IO_E2_5;
				output SIPI503 = CELL5.IO_E3_5;
				output SIPI504 = CELL5.IO_E4_5;
				output SIPI505 = CELL5.IO_E5_5;
				output SIPI506 = CELL5.IO_E6_5;
				output SIPI507 = CELL5.IO_E7_5;
				output SIPI508 = CELL5.IO_E8_5;
				output SIPI509 = CELL5.IO_E9_5;
				output SIPI510 = CELL5.IO_E10_5;
				output SIPI511 = CELL5.IO_E11_5;
				output SIPI512 = CELL5.IO_E12_5;
				output SIPI513 = CELL5.IO_E13_5;
				output SIPI514 = CELL5.IO_E14_5;
				output SIPI515 = CELL5.IO_E15_5;
				output SIPI516 = CELL5.IO_E16_5;
				output SIPI517 = CELL5.IO_E17_5;
				output SIPI518 = CELL5.IO_E18_5;
				output SIPI519 = CELL5.IO_E19_5;
				output SIPI520 = CELL5.IO_E20_5;
				output SIPI521 = CELL5.IO_E21_5;
				output SIPI522 = CELL5.IO_E22_5;
				output SIPI523 = CELL5.IO_E23_5;
				output SIPI524 = CELL5.IO_E24_5;
				output SIPI525 = CELL5.IO_E25_5;
				output SIPI526 = CELL5.IO_E26_5;
				output SIPI527 = CELL5.IO_E27_5;
				output SIPI528 = CELL5.IO_E28_5;
				output SIPI529 = CELL5.IO_E29_5;
				output SIPI530 = CELL5.IO_E30_5;
				output SIPI531 = CELL5.IO_E31_5;
				output SIPI600 = CELL5.IO_E0_6;
				output SIPI601 = CELL5.IO_E1_6;
				output SIPI602 = CELL5.IO_E2_6;
				output SIPI603 = CELL5.IO_E3_6;
				output SIPI604 = CELL5.IO_E4_6;
				output SIPI605 = CELL5.IO_E5_6;
				output SIPI606 = CELL5.IO_E6_6;
				output SIPI607 = CELL5.IO_E7_6;
				output SIPI608 = CELL5.IO_E8_6;
				output SIPI609 = CELL5.IO_E9_6;
				output SIPI610 = CELL5.IO_E10_6;
				output SIPI611 = CELL5.IO_E11_6;
				output SIPI612 = CELL5.IO_E12_6;
				output SIPI613 = CELL5.IO_E13_6;
				output SIPI614 = CELL5.IO_E14_6;
				output SIPI615 = CELL5.IO_E15_6;
				output SIPI616 = CELL5.IO_E16_6;
				output SIPI617 = CELL5.IO_E17_6;
				output SIPI618 = CELL5.IO_E18_6;
				output SIPI619 = CELL5.IO_E19_6;
				output SIPI620 = CELL5.IO_E20_6;
				output SIPI621 = CELL5.IO_E21_6;
				output SIPI622 = CELL5.IO_E22_6;
				output SIPI623 = CELL5.IO_E23_6;
				output SIPI624 = CELL5.IO_E24_6;
				output SIPI625 = CELL5.IO_E25_6;
				output SIPI626 = CELL5.IO_E26_6;
				output SIPI627 = CELL5.IO_E27_6;
				output SIPI628 = CELL5.IO_E28_6;
				output SIPI629 = CELL5.IO_E29_6;
				output SIPI630 = CELL5.IO_E30_6;
				output SIPI631 = CELL5.IO_E31_6;
				output SIPI700 = CELL5.IO_E0_7;
				output SIPI701 = CELL5.IO_E1_7;
				output SIPI702 = CELL5.IO_E2_7;
				output SIPI703 = CELL5.IO_E3_7;
				output SIPI704 = CELL5.IO_E4_7;
				output SIPI705 = CELL5.IO_E5_7;
				output SIPI706 = CELL5.IO_E6_7;
				output SIPI707 = CELL5.IO_E7_7;
				output SIPI708 = CELL5.IO_E8_7;
				output SIPI709 = CELL5.IO_E9_7;
				output SIPI710 = CELL5.IO_E10_7;
				output SIPI711 = CELL5.IO_E11_7;
				output SIPI712 = CELL5.IO_E12_7;
				output SIPI713 = CELL5.IO_E13_7;
				output SIPI714 = CELL5.IO_E14_7;
				output SIPI715 = CELL5.IO_E15_7;
				output SIPI716 = CELL5.IO_E16_7;
				output SIPI717 = CELL5.IO_E17_7;
				output SIPI718 = CELL5.IO_E18_7;
				output SIPI719 = CELL5.IO_E19_7;
				output SIPI720 = CELL5.IO_E20_7;
				output SIPI721 = CELL5.IO_E21_7;
				output SIPI722 = CELL5.IO_E22_7;
				output SIPI723 = CELL5.IO_E23_7;
				output SIPI724 = CELL5.IO_E24_7;
				output SIPI725 = CELL5.IO_E25_7;
				output SIPI726 = CELL5.IO_E26_7;
				output SIPI727 = CELL5.IO_E27_7;
				output SIPI728 = CELL5.IO_E28_7;
				output SIPI729 = CELL5.IO_E29_7;
				output SIPI730 = CELL5.IO_E30_7;
				output SIPI731 = CELL5.IO_E31_7;
				output SIPO000 = CELL0.OUT_MACO_IO_S0_0;
				output SIPO001 = CELL0.OUT_MACO_IO_S0_1;
				output SIPO002 = CELL0.OUT_MACO_IO_S0_2;
				output SIPO003 = CELL0.OUT_MACO_IO_S0_3;
				output SIPO004 = CELL0.OUT_MACO_IO_S0_4;
				output SIPO005 = CELL0.OUT_MACO_IO_S0_5;
				output SIPO006 = CELL0.OUT_MACO_IO_S0_6;
				output SIPO007 = CELL0.OUT_MACO_IO_S0_7;
				output SIPO008 = CELL0.OUT_MACO_IO_S0_8;
				output SIPO009 = CELL0.OUT_MACO_IO_S0_9;
				output SIPO010 = CELL0.OUT_MACO_IO_S0_10;
				output SIPO011 = CELL0.OUT_MACO_IO_S0_11;
				output SIPO012 = CELL0.OUT_MACO_IO_S0_12;
				output SIPO013 = CELL0.OUT_MACO_IO_S0_13;
				output SIPO014 = CELL0.OUT_MACO_IO_S0_14;
				output SIPO015 = CELL0.OUT_MACO_IO_S0_15;
				output SIPO016 = CELL0.OUT_MACO_IO_S0_16;
				output SIPO017 = CELL0.OUT_MACO_IO_S0_17;
				output SIPO018 = CELL0.OUT_MACO_IO_S0_18;
				output SIPO019 = CELL0.OUT_MACO_IO_S0_19;
				output SIPO020 = CELL0.OUT_MACO_IO_S0_20;
				output SIPO021 = CELL0.OUT_MACO_IO_S0_21;
				output SIPO022 = CELL0.OUT_MACO_IO_S0_22;
				output SIPO023 = CELL0.OUT_MACO_IO_S0_23;
				output SIPO024 = CELL0.OUT_MACO_IO_S0_24;
				output SIPO025 = CELL0.OUT_MACO_IO_S0_25;
				output SIPO026 = CELL0.OUT_MACO_IO_S0_26;
				output SIPO027 = CELL0.OUT_MACO_IO_S0_27;
				output SIPO028 = CELL0.OUT_MACO_IO_S0_28;
				output SIPO029 = CELL0.OUT_MACO_IO_S0_29;
				output SIPO030 = CELL0.OUT_MACO_IO_S0_30;
				output SIPO031 = CELL0.OUT_MACO_IO_S0_31;
				output SIPO100 = CELL0.OUT_MACO_IO_S1_0;
				output SIPO101 = CELL0.OUT_MACO_IO_S1_1;
				output SIPO102 = CELL0.OUT_MACO_IO_S1_2;
				output SIPO103 = CELL0.OUT_MACO_IO_S1_3;
				output SIPO104 = CELL0.OUT_MACO_IO_S1_4;
				output SIPO105 = CELL0.OUT_MACO_IO_S1_5;
				output SIPO106 = CELL0.OUT_MACO_IO_S1_6;
				output SIPO107 = CELL0.OUT_MACO_IO_S1_7;
				output SIPO108 = CELL0.OUT_MACO_IO_S1_8;
				output SIPO109 = CELL0.OUT_MACO_IO_S1_9;
				output SIPO110 = CELL0.OUT_MACO_IO_S1_10;
				output SIPO111 = CELL0.OUT_MACO_IO_S1_11;
				output SIPO112 = CELL0.OUT_MACO_IO_S1_12;
				output SIPO113 = CELL0.OUT_MACO_IO_S1_13;
				output SIPO114 = CELL0.OUT_MACO_IO_S1_14;
				output SIPO115 = CELL0.OUT_MACO_IO_S1_15;
				output SIPO116 = CELL0.OUT_MACO_IO_S1_16;
				output SIPO117 = CELL0.OUT_MACO_IO_S1_17;
				output SIPO118 = CELL0.OUT_MACO_IO_S1_18;
				output SIPO119 = CELL0.OUT_MACO_IO_S1_19;
				output SIPO120 = CELL0.OUT_MACO_IO_S1_20;
				output SIPO121 = CELL0.OUT_MACO_IO_S1_21;
				output SIPO122 = CELL0.OUT_MACO_IO_S1_22;
				output SIPO123 = CELL0.OUT_MACO_IO_S1_23;
				output SIPO124 = CELL0.OUT_MACO_IO_S1_24;
				output SIPO125 = CELL0.OUT_MACO_IO_S1_25;
				output SIPO126 = CELL0.OUT_MACO_IO_S1_26;
				output SIPO127 = CELL0.OUT_MACO_IO_S1_27;
				output SIPO128 = CELL0.OUT_MACO_IO_S1_28;
				output SIPO129 = CELL0.OUT_MACO_IO_S1_29;
				output SIPO130 = CELL0.OUT_MACO_IO_S1_30;
				output SIPO131 = CELL0.OUT_MACO_IO_S1_31;
				output SIPO200 = CELL0.OUT_MACO_IO_S2_0;
				output SIPO201 = CELL0.OUT_MACO_IO_S2_1;
				output SIPO202 = CELL0.OUT_MACO_IO_S2_2;
				output SIPO203 = CELL0.OUT_MACO_IO_S2_3;
				output SIPO204 = CELL0.OUT_MACO_IO_S2_4;
				output SIPO205 = CELL0.OUT_MACO_IO_S2_5;
				output SIPO206 = CELL0.OUT_MACO_IO_S2_6;
				output SIPO207 = CELL0.OUT_MACO_IO_S2_7;
				output SIPO208 = CELL0.OUT_MACO_IO_S2_8;
				output SIPO209 = CELL0.OUT_MACO_IO_S2_9;
				output SIPO210 = CELL0.OUT_MACO_IO_S2_10;
				output SIPO211 = CELL0.OUT_MACO_IO_S2_11;
				output SIPO212 = CELL0.OUT_MACO_IO_S2_12;
				output SIPO213 = CELL0.OUT_MACO_IO_S2_13;
				output SIPO214 = CELL0.OUT_MACO_IO_S2_14;
				output SIPO215 = CELL0.OUT_MACO_IO_S2_15;
				output SIPO216 = CELL0.OUT_MACO_IO_S2_16;
				output SIPO217 = CELL0.OUT_MACO_IO_S2_17;
				output SIPO218 = CELL0.OUT_MACO_IO_S2_18;
				output SIPO219 = CELL0.OUT_MACO_IO_S2_19;
				output SIPO220 = CELL0.OUT_MACO_IO_S2_20;
				output SIPO221 = CELL0.OUT_MACO_IO_S2_21;
				output SIPO222 = CELL0.OUT_MACO_IO_S2_22;
				output SIPO223 = CELL0.OUT_MACO_IO_S2_23;
				output SIPO224 = CELL0.OUT_MACO_IO_S2_24;
				output SIPO225 = CELL0.OUT_MACO_IO_S2_25;
				output SIPO226 = CELL0.OUT_MACO_IO_S2_26;
				output SIPO227 = CELL0.OUT_MACO_IO_S2_27;
				output SIPO228 = CELL0.OUT_MACO_IO_S2_28;
				output SIPO229 = CELL0.OUT_MACO_IO_S2_29;
				output SIPO230 = CELL0.OUT_MACO_IO_S2_30;
				output SIPO231 = CELL0.OUT_MACO_IO_S2_31;
				output SIPO300 = CELL0.OUT_MACO_IO_S3_0;
				output SIPO301 = CELL0.OUT_MACO_IO_S3_1;
				output SIPO302 = CELL0.OUT_MACO_IO_S3_2;
				output SIPO303 = CELL0.OUT_MACO_IO_S3_3;
				output SIPO304 = CELL0.OUT_MACO_IO_S3_4;
				output SIPO305 = CELL0.OUT_MACO_IO_S3_5;
				output SIPO306 = CELL0.OUT_MACO_IO_S3_6;
				output SIPO307 = CELL0.OUT_MACO_IO_S3_7;
				output SIPO308 = CELL0.OUT_MACO_IO_S3_8;
				output SIPO309 = CELL0.OUT_MACO_IO_S3_9;
				output SIPO310 = CELL0.OUT_MACO_IO_S3_10;
				output SIPO311 = CELL0.OUT_MACO_IO_S3_11;
				output SIPO312 = CELL0.OUT_MACO_IO_S3_12;
				output SIPO313 = CELL0.OUT_MACO_IO_S3_13;
				output SIPO314 = CELL0.OUT_MACO_IO_S3_14;
				output SIPO315 = CELL0.OUT_MACO_IO_S3_15;
				output SIPO316 = CELL0.OUT_MACO_IO_S3_16;
				output SIPO317 = CELL0.OUT_MACO_IO_S3_17;
				output SIPO318 = CELL0.OUT_MACO_IO_S3_18;
				output SIPO319 = CELL0.OUT_MACO_IO_S3_19;
				output SIPO320 = CELL0.OUT_MACO_IO_S3_20;
				output SIPO321 = CELL0.OUT_MACO_IO_S3_21;
				output SIPO322 = CELL0.OUT_MACO_IO_S3_22;
				output SIPO323 = CELL0.OUT_MACO_IO_S3_23;
				output SIPO324 = CELL0.OUT_MACO_IO_S3_24;
				output SIPO325 = CELL0.OUT_MACO_IO_S3_25;
				output SIPO326 = CELL0.OUT_MACO_IO_S3_26;
				output SIPO327 = CELL0.OUT_MACO_IO_S3_27;
				output SIPO328 = CELL0.OUT_MACO_IO_S3_28;
				output SIPO329 = CELL0.OUT_MACO_IO_S3_29;
				output SIPO330 = CELL0.OUT_MACO_IO_S3_30;
				output SIPO331 = CELL0.OUT_MACO_IO_S3_31;
				output SIPO400 = CELL0.OUT_MACO_IO_S4_0;
				output SIPO401 = CELL0.OUT_MACO_IO_S4_1;
				output SIPO402 = CELL0.OUT_MACO_IO_S4_2;
				output SIPO403 = CELL0.OUT_MACO_IO_S4_3;
				output SIPO404 = CELL0.OUT_MACO_IO_S4_4;
				output SIPO405 = CELL0.OUT_MACO_IO_S4_5;
				output SIPO406 = CELL0.OUT_MACO_IO_S4_6;
				output SIPO407 = CELL0.OUT_MACO_IO_S4_7;
				output SIPO408 = CELL0.OUT_MACO_IO_S4_8;
				output SIPO409 = CELL0.OUT_MACO_IO_S4_9;
				output SIPO410 = CELL0.OUT_MACO_IO_S4_10;
				output SIPO411 = CELL0.OUT_MACO_IO_S4_11;
				output SIPO412 = CELL0.OUT_MACO_IO_S4_12;
				output SIPO413 = CELL0.OUT_MACO_IO_S4_13;
				output SIPO414 = CELL0.OUT_MACO_IO_S4_14;
				output SIPO415 = CELL0.OUT_MACO_IO_S4_15;
				output SIPO416 = CELL0.OUT_MACO_IO_S4_16;
				output SIPO417 = CELL0.OUT_MACO_IO_S4_17;
				output SIPO418 = CELL0.OUT_MACO_IO_S4_18;
				output SIPO419 = CELL0.OUT_MACO_IO_S4_19;
				output SIPO420 = CELL0.OUT_MACO_IO_S4_20;
				output SIPO421 = CELL0.OUT_MACO_IO_S4_21;
				output SIPO422 = CELL0.OUT_MACO_IO_S4_22;
				output SIPO423 = CELL0.OUT_MACO_IO_S4_23;
				output SIPO424 = CELL0.OUT_MACO_IO_S4_24;
				output SIPO425 = CELL0.OUT_MACO_IO_S4_25;
				output SIPO426 = CELL0.OUT_MACO_IO_S4_26;
				output SIPO427 = CELL0.OUT_MACO_IO_S4_27;
				output SIPO428 = CELL0.OUT_MACO_IO_S4_28;
				output SIPO429 = CELL0.OUT_MACO_IO_S4_29;
				output SIPO430 = CELL0.OUT_MACO_IO_S4_30;
				output SIPO431 = CELL0.OUT_MACO_IO_S4_31;
				output SIPO500 = CELL0.OUT_MACO_IO_S5_0;
				output SIPO501 = CELL0.OUT_MACO_IO_S5_1;
				output SIPO502 = CELL0.OUT_MACO_IO_S5_2;
				output SIPO503 = CELL0.OUT_MACO_IO_S5_3;
				output SIPO504 = CELL0.OUT_MACO_IO_S5_4;
				output SIPO505 = CELL0.OUT_MACO_IO_S5_5;
				output SIPO506 = CELL0.OUT_MACO_IO_S5_6;
				output SIPO507 = CELL0.OUT_MACO_IO_S5_7;
				output SIPO508 = CELL0.OUT_MACO_IO_S5_8;
				output SIPO509 = CELL0.OUT_MACO_IO_S5_9;
				output SIPO510 = CELL0.OUT_MACO_IO_S5_10;
				output SIPO511 = CELL0.OUT_MACO_IO_S5_11;
				output SIPO512 = CELL0.OUT_MACO_IO_S5_12;
				output SIPO513 = CELL0.OUT_MACO_IO_S5_13;
				output SIPO514 = CELL0.OUT_MACO_IO_S5_14;
				output SIPO515 = CELL0.OUT_MACO_IO_S5_15;
				output SIPO516 = CELL0.OUT_MACO_IO_S5_16;
				output SIPO517 = CELL0.OUT_MACO_IO_S5_17;
				output SIPO518 = CELL0.OUT_MACO_IO_S5_18;
				output SIPO519 = CELL0.OUT_MACO_IO_S5_19;
				output SIPO520 = CELL0.OUT_MACO_IO_S5_20;
				output SIPO521 = CELL0.OUT_MACO_IO_S5_21;
				output SIPO522 = CELL0.OUT_MACO_IO_S5_22;
				output SIPO523 = CELL0.OUT_MACO_IO_S5_23;
				output SIPO524 = CELL0.OUT_MACO_IO_S5_24;
				output SIPO525 = CELL0.OUT_MACO_IO_S5_25;
				output SIPO526 = CELL0.OUT_MACO_IO_S5_26;
				output SIPO527 = CELL0.OUT_MACO_IO_S5_27;
				output SIPO528 = CELL0.OUT_MACO_IO_S5_28;
				output SIPO529 = CELL0.OUT_MACO_IO_S5_29;
				output SIPO530 = CELL0.OUT_MACO_IO_S5_30;
				output SIPO531 = CELL0.OUT_MACO_IO_S5_31;
				output SIPO600 = CELL0.OUT_MACO_IO_S6_0;
				output SIPO601 = CELL0.OUT_MACO_IO_S6_1;
				output SIPO602 = CELL0.OUT_MACO_IO_S6_2;
				output SIPO603 = CELL0.OUT_MACO_IO_S6_3;
				output SIPO604 = CELL0.OUT_MACO_IO_S6_4;
				output SIPO605 = CELL0.OUT_MACO_IO_S6_5;
				output SIPO606 = CELL0.OUT_MACO_IO_S6_6;
				output SIPO607 = CELL0.OUT_MACO_IO_S6_7;
				output SIPO608 = CELL0.OUT_MACO_IO_S6_8;
				output SIPO609 = CELL0.OUT_MACO_IO_S6_9;
				output SIPO610 = CELL0.OUT_MACO_IO_S6_10;
				output SIPO611 = CELL0.OUT_MACO_IO_S6_11;
				output SIPO612 = CELL0.OUT_MACO_IO_S6_12;
				output SIPO613 = CELL0.OUT_MACO_IO_S6_13;
				output SIPO614 = CELL0.OUT_MACO_IO_S6_14;
				output SIPO615 = CELL0.OUT_MACO_IO_S6_15;
				output SIPO616 = CELL0.OUT_MACO_IO_S6_16;
				output SIPO617 = CELL0.OUT_MACO_IO_S6_17;
				output SIPO618 = CELL0.OUT_MACO_IO_S6_18;
				output SIPO619 = CELL0.OUT_MACO_IO_S6_19;
				output SIPO620 = CELL0.OUT_MACO_IO_S6_20;
				output SIPO621 = CELL0.OUT_MACO_IO_S6_21;
				output SIPO622 = CELL0.OUT_MACO_IO_S6_22;
				output SIPO623 = CELL0.OUT_MACO_IO_S6_23;
				output SIPO624 = CELL0.OUT_MACO_IO_S6_24;
				output SIPO625 = CELL0.OUT_MACO_IO_S6_25;
				output SIPO626 = CELL0.OUT_MACO_IO_S6_26;
				output SIPO627 = CELL0.OUT_MACO_IO_S6_27;
				output SIPO628 = CELL0.OUT_MACO_IO_S6_28;
				output SIPO629 = CELL0.OUT_MACO_IO_S6_29;
				output SIPO630 = CELL0.OUT_MACO_IO_S6_30;
				output SIPO631 = CELL0.OUT_MACO_IO_S6_31;
				output SIPO700 = CELL0.OUT_MACO_IO_S7_0;
				output SIPO701 = CELL0.OUT_MACO_IO_S7_1;
				output SIPO702 = CELL0.OUT_MACO_IO_S7_2;
				output SIPO703 = CELL0.OUT_MACO_IO_S7_3;
				output SIPO704 = CELL0.OUT_MACO_IO_S7_4;
				output SIPO705 = CELL0.OUT_MACO_IO_S7_5;
				output SIPO706 = CELL0.OUT_MACO_IO_S7_6;
				output SIPO707 = CELL0.OUT_MACO_IO_S7_7;
				output SIPO708 = CELL0.OUT_MACO_IO_S7_8;
				output SIPO709 = CELL0.OUT_MACO_IO_S7_9;
				output SIPO710 = CELL0.OUT_MACO_IO_S7_10;
				output SIPO711 = CELL0.OUT_MACO_IO_S7_11;
				output SIPO712 = CELL0.OUT_MACO_IO_S7_12;
				output SIPO713 = CELL0.OUT_MACO_IO_S7_13;
				output SIPO714 = CELL0.OUT_MACO_IO_S7_14;
				output SIPO715 = CELL0.OUT_MACO_IO_S7_15;
				output SIPO716 = CELL0.OUT_MACO_IO_S7_16;
				output SIPO717 = CELL0.OUT_MACO_IO_S7_17;
				output SIPO718 = CELL0.OUT_MACO_IO_S7_18;
				output SIPO719 = CELL0.OUT_MACO_IO_S7_19;
				output SIPO720 = CELL0.OUT_MACO_IO_S7_20;
				output SIPO721 = CELL0.OUT_MACO_IO_S7_21;
				output SIPO722 = CELL0.OUT_MACO_IO_S7_22;
				output SIPO723 = CELL0.OUT_MACO_IO_S7_23;
				output SIPO724 = CELL0.OUT_MACO_IO_S7_24;
				output SIPO725 = CELL0.OUT_MACO_IO_S7_25;
				output SIPO726 = CELL0.OUT_MACO_IO_S7_26;
				output SIPO727 = CELL0.OUT_MACO_IO_S7_27;
				output SIPO728 = CELL0.OUT_MACO_IO_S7_28;
				output SIPO729 = CELL0.OUT_MACO_IO_S7_29;
				output SIPO730 = CELL0.OUT_MACO_IO_S7_30;
				output SIPO731 = CELL0.OUT_MACO_IO_S7_31;
				output TIP0000 = CELL0.OUT_Q7;
				output TIP0001 = CELL0.OUT_Q6;
			}

			switchbox MACO_INT {
				mux CELL4.IO_E0_1 = CELL0.OUT_MACO_IO_S0_0 | CELL5.IO_E0_0;
				mux CELL4.IO_E1_1 = CELL0.OUT_MACO_IO_S0_1 | CELL5.IO_E1_0;
				mux CELL4.IO_E2_1 = CELL0.OUT_MACO_IO_S0_2 | CELL5.IO_E2_0;
				mux CELL4.IO_E3_1 = CELL0.OUT_MACO_IO_S0_3 | CELL5.IO_E3_0;
				mux CELL4.IO_E4_1 = CELL0.OUT_MACO_IO_S0_4 | CELL5.IO_E4_0;
				mux CELL4.IO_E5_1 = CELL0.OUT_MACO_IO_S0_5 | CELL5.IO_E5_0;
				mux CELL4.IO_E6_1 = CELL0.OUT_MACO_IO_S0_6 | CELL5.IO_E6_0;
				mux CELL4.IO_E7_1 = CELL0.OUT_MACO_IO_S0_7 | CELL5.IO_E7_0;
				mux CELL4.IO_E8_1 = CELL0.OUT_MACO_IO_S0_8 | CELL5.IO_E8_0;
				mux CELL4.IO_E9_1 = CELL0.OUT_MACO_IO_S0_9 | CELL5.IO_E9_0;
				mux CELL4.IO_E10_1 = CELL0.OUT_MACO_IO_S0_10 | CELL5.IO_E10_0;
				mux CELL4.IO_E11_1 = CELL0.OUT_MACO_IO_S0_11 | CELL5.IO_E11_0;
				mux CELL4.IO_E12_1 = CELL0.OUT_MACO_IO_S0_12 | CELL5.IO_E12_0;
				mux CELL4.IO_E13_1 = CELL0.OUT_MACO_IO_S0_13 | CELL5.IO_E13_0;
				mux CELL4.IO_E14_1 = CELL0.OUT_MACO_IO_S0_14 | CELL5.IO_E14_0;
				mux CELL4.IO_E15_1 = CELL0.OUT_MACO_IO_S0_15 | CELL5.IO_E15_0;
				mux CELL4.IO_E16_1 = CELL0.OUT_MACO_IO_S0_16 | CELL5.IO_E16_0;
				mux CELL4.IO_E17_1 = CELL0.OUT_MACO_IO_S0_17 | CELL5.IO_E17_0;
				mux CELL4.IO_E18_1 = CELL0.OUT_MACO_IO_S0_18 | CELL5.IO_E18_0;
				mux CELL4.IO_E19_1 = CELL0.OUT_MACO_IO_S0_19 | CELL5.IO_E19_0;
				mux CELL4.IO_E20_1 = CELL0.OUT_MACO_IO_S0_20 | CELL5.IO_E20_0;
				mux CELL4.IO_E21_1 = CELL0.OUT_MACO_IO_S0_21 | CELL5.IO_E21_0;
				mux CELL4.IO_E22_1 = CELL0.OUT_MACO_IO_S0_22 | CELL5.IO_E22_0;
				mux CELL4.IO_E23_1 = CELL0.OUT_MACO_IO_S0_23 | CELL5.IO_E23_0;
				mux CELL4.IO_E24_1 = CELL0.OUT_MACO_IO_S0_24 | CELL5.IO_E24_0;
				mux CELL4.IO_E25_1 = CELL0.OUT_MACO_IO_S0_25 | CELL5.IO_E25_0;
				mux CELL4.IO_E26_1 = CELL0.OUT_MACO_IO_S0_26 | CELL5.IO_E26_0;
				mux CELL4.IO_E27_1 = CELL0.OUT_MACO_IO_S0_27 | CELL5.IO_E27_0;
				mux CELL4.IO_E28_1 = CELL0.OUT_MACO_IO_S0_28 | CELL5.IO_E28_0;
				mux CELL4.IO_E29_1 = CELL0.OUT_MACO_IO_S0_29 | CELL5.IO_E29_0;
				mux CELL4.IO_E30_1 = CELL0.OUT_MACO_IO_S0_30 | CELL5.IO_E30_0;
				mux CELL4.IO_E31_1 = CELL0.OUT_MACO_IO_S0_31 | CELL5.IO_E31_0;
				mux CELL4.IO_E0_2 = CELL0.OUT_MACO_IO_S1_0 | CELL5.IO_E0_1;
				mux CELL4.IO_E1_2 = CELL0.OUT_MACO_IO_S1_1 | CELL5.IO_E1_1;
				mux CELL4.IO_E2_2 = CELL0.OUT_MACO_IO_S1_2 | CELL5.IO_E2_1;
				mux CELL4.IO_E3_2 = CELL0.OUT_MACO_IO_S1_3 | CELL5.IO_E3_1;
				mux CELL4.IO_E4_2 = CELL0.OUT_MACO_IO_S1_4 | CELL5.IO_E4_1;
				mux CELL4.IO_E5_2 = CELL0.OUT_MACO_IO_S1_5 | CELL5.IO_E5_1;
				mux CELL4.IO_E6_2 = CELL0.OUT_MACO_IO_S1_6 | CELL5.IO_E6_1;
				mux CELL4.IO_E7_2 = CELL0.OUT_MACO_IO_S1_7 | CELL5.IO_E7_1;
				mux CELL4.IO_E8_2 = CELL0.OUT_MACO_IO_S1_8 | CELL5.IO_E8_1;
				mux CELL4.IO_E9_2 = CELL0.OUT_MACO_IO_S1_9 | CELL5.IO_E9_1;
				mux CELL4.IO_E10_2 = CELL0.OUT_MACO_IO_S1_10 | CELL5.IO_E10_1;
				mux CELL4.IO_E11_2 = CELL0.OUT_MACO_IO_S1_11 | CELL5.IO_E11_1;
				mux CELL4.IO_E12_2 = CELL0.OUT_MACO_IO_S1_12 | CELL5.IO_E12_1;
				mux CELL4.IO_E13_2 = CELL0.OUT_MACO_IO_S1_13 | CELL5.IO_E13_1;
				mux CELL4.IO_E14_2 = CELL0.OUT_MACO_IO_S1_14 | CELL5.IO_E14_1;
				mux CELL4.IO_E15_2 = CELL0.OUT_MACO_IO_S1_15 | CELL5.IO_E15_1;
				mux CELL4.IO_E16_2 = CELL0.OUT_MACO_IO_S1_16 | CELL5.IO_E16_1;
				mux CELL4.IO_E17_2 = CELL0.OUT_MACO_IO_S1_17 | CELL5.IO_E17_1;
				mux CELL4.IO_E18_2 = CELL0.OUT_MACO_IO_S1_18 | CELL5.IO_E18_1;
				mux CELL4.IO_E19_2 = CELL0.OUT_MACO_IO_S1_19 | CELL5.IO_E19_1;
				mux CELL4.IO_E20_2 = CELL0.OUT_MACO_IO_S1_20 | CELL5.IO_E20_1;
				mux CELL4.IO_E21_2 = CELL0.OUT_MACO_IO_S1_21 | CELL5.IO_E21_1;
				mux CELL4.IO_E22_2 = CELL0.OUT_MACO_IO_S1_22 | CELL5.IO_E22_1;
				mux CELL4.IO_E23_2 = CELL0.OUT_MACO_IO_S1_23 | CELL5.IO_E23_1;
				mux CELL4.IO_E24_2 = CELL0.OUT_MACO_IO_S1_24 | CELL5.IO_E24_1;
				mux CELL4.IO_E25_2 = CELL0.OUT_MACO_IO_S1_25 | CELL5.IO_E25_1;
				mux CELL4.IO_E26_2 = CELL0.OUT_MACO_IO_S1_26 | CELL5.IO_E26_1;
				mux CELL4.IO_E27_2 = CELL0.OUT_MACO_IO_S1_27 | CELL5.IO_E27_1;
				mux CELL4.IO_E28_2 = CELL0.OUT_MACO_IO_S1_28 | CELL5.IO_E28_1;
				mux CELL4.IO_E29_2 = CELL0.OUT_MACO_IO_S1_29 | CELL5.IO_E29_1;
				mux CELL4.IO_E30_2 = CELL0.OUT_MACO_IO_S1_30 | CELL5.IO_E30_1;
				mux CELL4.IO_E31_2 = CELL0.OUT_MACO_IO_S1_31 | CELL5.IO_E31_1;
				mux CELL4.IO_E0_3 = CELL0.OUT_MACO_IO_S2_0 | CELL5.IO_E0_2;
				mux CELL4.IO_E1_3 = CELL0.OUT_MACO_IO_S2_1 | CELL5.IO_E1_2;
				mux CELL4.IO_E2_3 = CELL0.OUT_MACO_IO_S2_2 | CELL5.IO_E2_2;
				mux CELL4.IO_E3_3 = CELL0.OUT_MACO_IO_S2_3 | CELL5.IO_E3_2;
				mux CELL4.IO_E4_3 = CELL0.OUT_MACO_IO_S2_4 | CELL5.IO_E4_2;
				mux CELL4.IO_E5_3 = CELL0.OUT_MACO_IO_S2_5 | CELL5.IO_E5_2;
				mux CELL4.IO_E6_3 = CELL0.OUT_MACO_IO_S2_6 | CELL5.IO_E6_2;
				mux CELL4.IO_E7_3 = CELL0.OUT_MACO_IO_S2_7 | CELL5.IO_E7_2;
				mux CELL4.IO_E8_3 = CELL0.OUT_MACO_IO_S2_8 | CELL5.IO_E8_2;
				mux CELL4.IO_E9_3 = CELL0.OUT_MACO_IO_S2_9 | CELL5.IO_E9_2;
				mux CELL4.IO_E10_3 = CELL0.OUT_MACO_IO_S2_10 | CELL5.IO_E10_2;
				mux CELL4.IO_E11_3 = CELL0.OUT_MACO_IO_S2_11 | CELL5.IO_E11_2;
				mux CELL4.IO_E12_3 = CELL0.OUT_MACO_IO_S2_12 | CELL5.IO_E12_2;
				mux CELL4.IO_E13_3 = CELL0.OUT_MACO_IO_S2_13 | CELL5.IO_E13_2;
				mux CELL4.IO_E14_3 = CELL0.OUT_MACO_IO_S2_14 | CELL5.IO_E14_2;
				mux CELL4.IO_E15_3 = CELL0.OUT_MACO_IO_S2_15 | CELL5.IO_E15_2;
				mux CELL4.IO_E16_3 = CELL0.OUT_MACO_IO_S2_16 | CELL5.IO_E16_2;
				mux CELL4.IO_E17_3 = CELL0.OUT_MACO_IO_S2_17 | CELL5.IO_E17_2;
				mux CELL4.IO_E18_3 = CELL0.OUT_MACO_IO_S2_18 | CELL5.IO_E18_2;
				mux CELL4.IO_E19_3 = CELL0.OUT_MACO_IO_S2_19 | CELL5.IO_E19_2;
				mux CELL4.IO_E20_3 = CELL0.OUT_MACO_IO_S2_20 | CELL5.IO_E20_2;
				mux CELL4.IO_E21_3 = CELL0.OUT_MACO_IO_S2_21 | CELL5.IO_E21_2;
				mux CELL4.IO_E22_3 = CELL0.OUT_MACO_IO_S2_22 | CELL5.IO_E22_2;
				mux CELL4.IO_E23_3 = CELL0.OUT_MACO_IO_S2_23 | CELL5.IO_E23_2;
				mux CELL4.IO_E24_3 = CELL0.OUT_MACO_IO_S2_24 | CELL5.IO_E24_2;
				mux CELL4.IO_E25_3 = CELL0.OUT_MACO_IO_S2_25 | CELL5.IO_E25_2;
				mux CELL4.IO_E26_3 = CELL0.OUT_MACO_IO_S2_26 | CELL5.IO_E26_2;
				mux CELL4.IO_E27_3 = CELL0.OUT_MACO_IO_S2_27 | CELL5.IO_E27_2;
				mux CELL4.IO_E28_3 = CELL0.OUT_MACO_IO_S2_28 | CELL5.IO_E28_2;
				mux CELL4.IO_E29_3 = CELL0.OUT_MACO_IO_S2_29 | CELL5.IO_E29_2;
				mux CELL4.IO_E30_3 = CELL0.OUT_MACO_IO_S2_30 | CELL5.IO_E30_2;
				mux CELL4.IO_E31_3 = CELL0.OUT_MACO_IO_S2_31 | CELL5.IO_E31_2;
				mux CELL4.IO_E0_4 = CELL0.OUT_MACO_IO_S3_0 | CELL5.IO_E0_3;
				mux CELL4.IO_E1_4 = CELL0.OUT_MACO_IO_S3_1 | CELL5.IO_E1_3;
				mux CELL4.IO_E2_4 = CELL0.OUT_MACO_IO_S3_2 | CELL5.IO_E2_3;
				mux CELL4.IO_E3_4 = CELL0.OUT_MACO_IO_S3_3 | CELL5.IO_E3_3;
				mux CELL4.IO_E4_4 = CELL0.OUT_MACO_IO_S3_4 | CELL5.IO_E4_3;
				mux CELL4.IO_E5_4 = CELL0.OUT_MACO_IO_S3_5 | CELL5.IO_E5_3;
				mux CELL4.IO_E6_4 = CELL0.OUT_MACO_IO_S3_6 | CELL5.IO_E6_3;
				mux CELL4.IO_E7_4 = CELL0.OUT_MACO_IO_S3_7 | CELL5.IO_E7_3;
				mux CELL4.IO_E8_4 = CELL0.OUT_MACO_IO_S3_8 | CELL5.IO_E8_3;
				mux CELL4.IO_E9_4 = CELL0.OUT_MACO_IO_S3_9 | CELL5.IO_E9_3;
				mux CELL4.IO_E10_4 = CELL0.OUT_MACO_IO_S3_10 | CELL5.IO_E10_3;
				mux CELL4.IO_E11_4 = CELL0.OUT_MACO_IO_S3_11 | CELL5.IO_E11_3;
				mux CELL4.IO_E12_4 = CELL0.OUT_MACO_IO_S3_12 | CELL5.IO_E12_3;
				mux CELL4.IO_E13_4 = CELL0.OUT_MACO_IO_S3_13 | CELL5.IO_E13_3;
				mux CELL4.IO_E14_4 = CELL0.OUT_MACO_IO_S3_14 | CELL5.IO_E14_3;
				mux CELL4.IO_E15_4 = CELL0.OUT_MACO_IO_S3_15 | CELL5.IO_E15_3;
				mux CELL4.IO_E16_4 = CELL0.OUT_MACO_IO_S3_16 | CELL5.IO_E16_3;
				mux CELL4.IO_E17_4 = CELL0.OUT_MACO_IO_S3_17 | CELL5.IO_E17_3;
				mux CELL4.IO_E18_4 = CELL0.OUT_MACO_IO_S3_18 | CELL5.IO_E18_3;
				mux CELL4.IO_E19_4 = CELL0.OUT_MACO_IO_S3_19 | CELL5.IO_E19_3;
				mux CELL4.IO_E20_4 = CELL0.OUT_MACO_IO_S3_20 | CELL5.IO_E20_3;
				mux CELL4.IO_E21_4 = CELL0.OUT_MACO_IO_S3_21 | CELL5.IO_E21_3;
				mux CELL4.IO_E22_4 = CELL0.OUT_MACO_IO_S3_22 | CELL5.IO_E22_3;
				mux CELL4.IO_E23_4 = CELL0.OUT_MACO_IO_S3_23 | CELL5.IO_E23_3;
				mux CELL4.IO_E24_4 = CELL0.OUT_MACO_IO_S3_24 | CELL5.IO_E24_3;
				mux CELL4.IO_E25_4 = CELL0.OUT_MACO_IO_S3_25 | CELL5.IO_E25_3;
				mux CELL4.IO_E26_4 = CELL0.OUT_MACO_IO_S3_26 | CELL5.IO_E26_3;
				mux CELL4.IO_E27_4 = CELL0.OUT_MACO_IO_S3_27 | CELL5.IO_E27_3;
				mux CELL4.IO_E28_4 = CELL0.OUT_MACO_IO_S3_28 | CELL5.IO_E28_3;
				mux CELL4.IO_E29_4 = CELL0.OUT_MACO_IO_S3_29 | CELL5.IO_E29_3;
				mux CELL4.IO_E30_4 = CELL0.OUT_MACO_IO_S3_30 | CELL5.IO_E30_3;
				mux CELL4.IO_E31_4 = CELL0.OUT_MACO_IO_S3_31 | CELL5.IO_E31_3;
				mux CELL4.IO_E0_5 = CELL0.OUT_MACO_IO_S4_0 | CELL5.IO_E0_4;
				mux CELL4.IO_E1_5 = CELL0.OUT_MACO_IO_S4_1 | CELL5.IO_E1_4;
				mux CELL4.IO_E2_5 = CELL0.OUT_MACO_IO_S4_2 | CELL5.IO_E2_4;
				mux CELL4.IO_E3_5 = CELL0.OUT_MACO_IO_S4_3 | CELL5.IO_E3_4;
				mux CELL4.IO_E4_5 = CELL0.OUT_MACO_IO_S4_4 | CELL5.IO_E4_4;
				mux CELL4.IO_E5_5 = CELL0.OUT_MACO_IO_S4_5 | CELL5.IO_E5_4;
				mux CELL4.IO_E6_5 = CELL0.OUT_MACO_IO_S4_6 | CELL5.IO_E6_4;
				mux CELL4.IO_E7_5 = CELL0.OUT_MACO_IO_S4_7 | CELL5.IO_E7_4;
				mux CELL4.IO_E8_5 = CELL0.OUT_MACO_IO_S4_8 | CELL5.IO_E8_4;
				mux CELL4.IO_E9_5 = CELL0.OUT_MACO_IO_S4_9 | CELL5.IO_E9_4;
				mux CELL4.IO_E10_5 = CELL0.OUT_MACO_IO_S4_10 | CELL5.IO_E10_4;
				mux CELL4.IO_E11_5 = CELL0.OUT_MACO_IO_S4_11 | CELL5.IO_E11_4;
				mux CELL4.IO_E12_5 = CELL0.OUT_MACO_IO_S4_12 | CELL5.IO_E12_4;
				mux CELL4.IO_E13_5 = CELL0.OUT_MACO_IO_S4_13 | CELL5.IO_E13_4;
				mux CELL4.IO_E14_5 = CELL0.OUT_MACO_IO_S4_14 | CELL5.IO_E14_4;
				mux CELL4.IO_E15_5 = CELL0.OUT_MACO_IO_S4_15 | CELL5.IO_E15_4;
				mux CELL4.IO_E16_5 = CELL0.OUT_MACO_IO_S4_16 | CELL5.IO_E16_4;
				mux CELL4.IO_E17_5 = CELL0.OUT_MACO_IO_S4_17 | CELL5.IO_E17_4;
				mux CELL4.IO_E18_5 = CELL0.OUT_MACO_IO_S4_18 | CELL5.IO_E18_4;
				mux CELL4.IO_E19_5 = CELL0.OUT_MACO_IO_S4_19 | CELL5.IO_E19_4;
				mux CELL4.IO_E20_5 = CELL0.OUT_MACO_IO_S4_20 | CELL5.IO_E20_4;
				mux CELL4.IO_E21_5 = CELL0.OUT_MACO_IO_S4_21 | CELL5.IO_E21_4;
				mux CELL4.IO_E22_5 = CELL0.OUT_MACO_IO_S4_22 | CELL5.IO_E22_4;
				mux CELL4.IO_E23_5 = CELL0.OUT_MACO_IO_S4_23 | CELL5.IO_E23_4;
				mux CELL4.IO_E24_5 = CELL0.OUT_MACO_IO_S4_24 | CELL5.IO_E24_4;
				mux CELL4.IO_E25_5 = CELL0.OUT_MACO_IO_S4_25 | CELL5.IO_E25_4;
				mux CELL4.IO_E26_5 = CELL0.OUT_MACO_IO_S4_26 | CELL5.IO_E26_4;
				mux CELL4.IO_E27_5 = CELL0.OUT_MACO_IO_S4_27 | CELL5.IO_E27_4;
				mux CELL4.IO_E28_5 = CELL0.OUT_MACO_IO_S4_28 | CELL5.IO_E28_4;
				mux CELL4.IO_E29_5 = CELL0.OUT_MACO_IO_S4_29 | CELL5.IO_E29_4;
				mux CELL4.IO_E30_5 = CELL0.OUT_MACO_IO_S4_30 | CELL5.IO_E30_4;
				mux CELL4.IO_E31_5 = CELL0.OUT_MACO_IO_S4_31 | CELL5.IO_E31_4;
				mux CELL4.IO_E0_6 = CELL0.OUT_MACO_IO_S5_0 | CELL5.IO_E0_5;
				mux CELL4.IO_E1_6 = CELL0.OUT_MACO_IO_S5_1 | CELL5.IO_E1_5;
				mux CELL4.IO_E2_6 = CELL0.OUT_MACO_IO_S5_2 | CELL5.IO_E2_5;
				mux CELL4.IO_E3_6 = CELL0.OUT_MACO_IO_S5_3 | CELL5.IO_E3_5;
				mux CELL4.IO_E4_6 = CELL0.OUT_MACO_IO_S5_4 | CELL5.IO_E4_5;
				mux CELL4.IO_E5_6 = CELL0.OUT_MACO_IO_S5_5 | CELL5.IO_E5_5;
				mux CELL4.IO_E6_6 = CELL0.OUT_MACO_IO_S5_6 | CELL5.IO_E6_5;
				mux CELL4.IO_E7_6 = CELL0.OUT_MACO_IO_S5_7 | CELL5.IO_E7_5;
				mux CELL4.IO_E8_6 = CELL0.OUT_MACO_IO_S5_8 | CELL5.IO_E8_5;
				mux CELL4.IO_E9_6 = CELL0.OUT_MACO_IO_S5_9 | CELL5.IO_E9_5;
				mux CELL4.IO_E10_6 = CELL0.OUT_MACO_IO_S5_10 | CELL5.IO_E10_5;
				mux CELL4.IO_E11_6 = CELL0.OUT_MACO_IO_S5_11 | CELL5.IO_E11_5;
				mux CELL4.IO_E12_6 = CELL0.OUT_MACO_IO_S5_12 | CELL5.IO_E12_5;
				mux CELL4.IO_E13_6 = CELL0.OUT_MACO_IO_S5_13 | CELL5.IO_E13_5;
				mux CELL4.IO_E14_6 = CELL0.OUT_MACO_IO_S5_14 | CELL5.IO_E14_5;
				mux CELL4.IO_E15_6 = CELL0.OUT_MACO_IO_S5_15 | CELL5.IO_E15_5;
				mux CELL4.IO_E16_6 = CELL0.OUT_MACO_IO_S5_16 | CELL5.IO_E16_5;
				mux CELL4.IO_E17_6 = CELL0.OUT_MACO_IO_S5_17 | CELL5.IO_E17_5;
				mux CELL4.IO_E18_6 = CELL0.OUT_MACO_IO_S5_18 | CELL5.IO_E18_5;
				mux CELL4.IO_E19_6 = CELL0.OUT_MACO_IO_S5_19 | CELL5.IO_E19_5;
				mux CELL4.IO_E20_6 = CELL0.OUT_MACO_IO_S5_20 | CELL5.IO_E20_5;
				mux CELL4.IO_E21_6 = CELL0.OUT_MACO_IO_S5_21 | CELL5.IO_E21_5;
				mux CELL4.IO_E22_6 = CELL0.OUT_MACO_IO_S5_22 | CELL5.IO_E22_5;
				mux CELL4.IO_E23_6 = CELL0.OUT_MACO_IO_S5_23 | CELL5.IO_E23_5;
				mux CELL4.IO_E24_6 = CELL0.OUT_MACO_IO_S5_24 | CELL5.IO_E24_5;
				mux CELL4.IO_E25_6 = CELL0.OUT_MACO_IO_S5_25 | CELL5.IO_E25_5;
				mux CELL4.IO_E26_6 = CELL0.OUT_MACO_IO_S5_26 | CELL5.IO_E26_5;
				mux CELL4.IO_E27_6 = CELL0.OUT_MACO_IO_S5_27 | CELL5.IO_E27_5;
				mux CELL4.IO_E28_6 = CELL0.OUT_MACO_IO_S5_28 | CELL5.IO_E28_5;
				mux CELL4.IO_E29_6 = CELL0.OUT_MACO_IO_S5_29 | CELL5.IO_E29_5;
				mux CELL4.IO_E30_6 = CELL0.OUT_MACO_IO_S5_30 | CELL5.IO_E30_5;
				mux CELL4.IO_E31_6 = CELL0.OUT_MACO_IO_S5_31 | CELL5.IO_E31_5;
				mux CELL4.IO_E0_7 = CELL0.OUT_MACO_IO_S6_0 | CELL5.IO_E0_6;
				mux CELL4.IO_E1_7 = CELL0.OUT_MACO_IO_S6_1 | CELL5.IO_E1_6;
				mux CELL4.IO_E2_7 = CELL0.OUT_MACO_IO_S6_2 | CELL5.IO_E2_6;
				mux CELL4.IO_E3_7 = CELL0.OUT_MACO_IO_S6_3 | CELL5.IO_E3_6;
				mux CELL4.IO_E4_7 = CELL0.OUT_MACO_IO_S6_4 | CELL5.IO_E4_6;
				mux CELL4.IO_E5_7 = CELL0.OUT_MACO_IO_S6_5 | CELL5.IO_E5_6;
				mux CELL4.IO_E6_7 = CELL0.OUT_MACO_IO_S6_6 | CELL5.IO_E6_6;
				mux CELL4.IO_E7_7 = CELL0.OUT_MACO_IO_S6_7 | CELL5.IO_E7_6;
				mux CELL4.IO_E8_7 = CELL0.OUT_MACO_IO_S6_8 | CELL5.IO_E8_6;
				mux CELL4.IO_E9_7 = CELL0.OUT_MACO_IO_S6_9 | CELL5.IO_E9_6;
				mux CELL4.IO_E10_7 = CELL0.OUT_MACO_IO_S6_10 | CELL5.IO_E10_6;
				mux CELL4.IO_E11_7 = CELL0.OUT_MACO_IO_S6_11 | CELL5.IO_E11_6;
				mux CELL4.IO_E12_7 = CELL0.OUT_MACO_IO_S6_12 | CELL5.IO_E12_6;
				mux CELL4.IO_E13_7 = CELL0.OUT_MACO_IO_S6_13 | CELL5.IO_E13_6;
				mux CELL4.IO_E14_7 = CELL0.OUT_MACO_IO_S6_14 | CELL5.IO_E14_6;
				mux CELL4.IO_E15_7 = CELL0.OUT_MACO_IO_S6_15 | CELL5.IO_E15_6;
				mux CELL4.IO_E16_7 = CELL0.OUT_MACO_IO_S6_16 | CELL5.IO_E16_6;
				mux CELL4.IO_E17_7 = CELL0.OUT_MACO_IO_S6_17 | CELL5.IO_E17_6;
				mux CELL4.IO_E18_7 = CELL0.OUT_MACO_IO_S6_18 | CELL5.IO_E18_6;
				mux CELL4.IO_E19_7 = CELL0.OUT_MACO_IO_S6_19 | CELL5.IO_E19_6;
				mux CELL4.IO_E20_7 = CELL0.OUT_MACO_IO_S6_20 | CELL5.IO_E20_6;
				mux CELL4.IO_E21_7 = CELL0.OUT_MACO_IO_S6_21 | CELL5.IO_E21_6;
				mux CELL4.IO_E22_7 = CELL0.OUT_MACO_IO_S6_22 | CELL5.IO_E22_6;
				mux CELL4.IO_E23_7 = CELL0.OUT_MACO_IO_S6_23 | CELL5.IO_E23_6;
				mux CELL4.IO_E24_7 = CELL0.OUT_MACO_IO_S6_24 | CELL5.IO_E24_6;
				mux CELL4.IO_E25_7 = CELL0.OUT_MACO_IO_S6_25 | CELL5.IO_E25_6;
				mux CELL4.IO_E26_7 = CELL0.OUT_MACO_IO_S6_26 | CELL5.IO_E26_6;
				mux CELL4.IO_E27_7 = CELL0.OUT_MACO_IO_S6_27 | CELL5.IO_E27_6;
				mux CELL4.IO_E28_7 = CELL0.OUT_MACO_IO_S6_28 | CELL5.IO_E28_6;
				mux CELL4.IO_E29_7 = CELL0.OUT_MACO_IO_S6_29 | CELL5.IO_E29_6;
				mux CELL4.IO_E30_7 = CELL0.OUT_MACO_IO_S6_30 | CELL5.IO_E30_6;
				mux CELL4.IO_E31_7 = CELL0.OUT_MACO_IO_S6_31 | CELL5.IO_E31_6;
				mux CELL4.IO_E0_8 = CELL0.OUT_MACO_IO_S7_0 | CELL5.IO_E0_7;
				mux CELL4.IO_E1_8 = CELL0.OUT_MACO_IO_S7_1 | CELL5.IO_E1_7;
				mux CELL4.IO_E2_8 = CELL0.OUT_MACO_IO_S7_2 | CELL5.IO_E2_7;
				mux CELL4.IO_E3_8 = CELL0.OUT_MACO_IO_S7_3 | CELL5.IO_E3_7;
				mux CELL4.IO_E4_8 = CELL0.OUT_MACO_IO_S7_4 | CELL5.IO_E4_7;
				mux CELL4.IO_E5_8 = CELL0.OUT_MACO_IO_S7_5 | CELL5.IO_E5_7;
				mux CELL4.IO_E6_8 = CELL0.OUT_MACO_IO_S7_6 | CELL5.IO_E6_7;
				mux CELL4.IO_E7_8 = CELL0.OUT_MACO_IO_S7_7 | CELL5.IO_E7_7;
				mux CELL4.IO_E8_8 = CELL0.OUT_MACO_IO_S7_8 | CELL5.IO_E8_7;
				mux CELL4.IO_E9_8 = CELL0.OUT_MACO_IO_S7_9 | CELL5.IO_E9_7;
				mux CELL4.IO_E10_8 = CELL0.OUT_MACO_IO_S7_10 | CELL5.IO_E10_7;
				mux CELL4.IO_E11_8 = CELL0.OUT_MACO_IO_S7_11 | CELL5.IO_E11_7;
				mux CELL4.IO_E12_8 = CELL0.OUT_MACO_IO_S7_12 | CELL5.IO_E12_7;
				mux CELL4.IO_E13_8 = CELL0.OUT_MACO_IO_S7_13 | CELL5.IO_E13_7;
				mux CELL4.IO_E14_8 = CELL0.OUT_MACO_IO_S7_14 | CELL5.IO_E14_7;
				mux CELL4.IO_E15_8 = CELL0.OUT_MACO_IO_S7_15 | CELL5.IO_E15_7;
				mux CELL4.IO_E16_8 = CELL0.OUT_MACO_IO_S7_16 | CELL5.IO_E16_7;
				mux CELL4.IO_E17_8 = CELL0.OUT_MACO_IO_S7_17 | CELL5.IO_E17_7;
				mux CELL4.IO_E18_8 = CELL0.OUT_MACO_IO_S7_18 | CELL5.IO_E18_7;
				mux CELL4.IO_E19_8 = CELL0.OUT_MACO_IO_S7_19 | CELL5.IO_E19_7;
				mux CELL4.IO_E20_8 = CELL0.OUT_MACO_IO_S7_20 | CELL5.IO_E20_7;
				mux CELL4.IO_E21_8 = CELL0.OUT_MACO_IO_S7_21 | CELL5.IO_E21_7;
				mux CELL4.IO_E22_8 = CELL0.OUT_MACO_IO_S7_22 | CELL5.IO_E22_7;
				mux CELL4.IO_E23_8 = CELL0.OUT_MACO_IO_S7_23 | CELL5.IO_E23_7;
				mux CELL4.IO_E24_8 = CELL0.OUT_MACO_IO_S7_24 | CELL5.IO_E24_7;
				mux CELL4.IO_E25_8 = CELL0.OUT_MACO_IO_S7_25 | CELL5.IO_E25_7;
				mux CELL4.IO_E26_8 = CELL0.OUT_MACO_IO_S7_26 | CELL5.IO_E26_7;
				mux CELL4.IO_E27_8 = CELL0.OUT_MACO_IO_S7_27 | CELL5.IO_E27_7;
				mux CELL4.IO_E28_8 = CELL0.OUT_MACO_IO_S7_28 | CELL5.IO_E28_7;
				mux CELL4.IO_E29_8 = CELL0.OUT_MACO_IO_S7_29 | CELL5.IO_E29_7;
				mux CELL4.IO_E30_8 = CELL0.OUT_MACO_IO_S7_30 | CELL5.IO_E30_7;
				mux CELL4.IO_E31_8 = CELL0.OUT_MACO_IO_S7_31 | CELL5.IO_E31_7;
				mux CELL5.IO_W0_1 = CELL0.OUT_MACO_IO_N0_0 | CELL4.IO_W0_0;
				mux CELL5.IO_W1_1 = CELL0.OUT_MACO_IO_N0_1 | CELL4.IO_W1_0;
				mux CELL5.IO_W2_1 = CELL0.OUT_MACO_IO_N0_2 | CELL4.IO_W2_0;
				mux CELL5.IO_W3_1 = CELL0.OUT_MACO_IO_N0_3 | CELL4.IO_W3_0;
				mux CELL5.IO_W4_1 = CELL0.OUT_MACO_IO_N0_4 | CELL4.IO_W4_0;
				mux CELL5.IO_W5_1 = CELL0.OUT_MACO_IO_N0_5 | CELL4.IO_W5_0;
				mux CELL5.IO_W6_1 = CELL0.OUT_MACO_IO_N0_6 | CELL4.IO_W6_0;
				mux CELL5.IO_W7_1 = CELL0.OUT_MACO_IO_N0_7 | CELL4.IO_W7_0;
				mux CELL5.IO_W8_1 = CELL0.OUT_MACO_IO_N0_8 | CELL4.IO_W8_0;
				mux CELL5.IO_W9_1 = CELL0.OUT_MACO_IO_N0_9 | CELL4.IO_W9_0;
				mux CELL5.IO_W10_1 = CELL0.OUT_MACO_IO_N0_10 | CELL4.IO_W10_0;
				mux CELL5.IO_W11_1 = CELL0.OUT_MACO_IO_N0_11 | CELL4.IO_W11_0;
				mux CELL5.IO_W12_1 = CELL0.OUT_MACO_IO_N0_12 | CELL4.IO_W12_0;
				mux CELL5.IO_W13_1 = CELL0.OUT_MACO_IO_N0_13 | CELL4.IO_W13_0;
				mux CELL5.IO_W14_1 = CELL0.OUT_MACO_IO_N0_14 | CELL4.IO_W14_0;
				mux CELL5.IO_W15_1 = CELL0.OUT_MACO_IO_N0_15 | CELL4.IO_W15_0;
				mux CELL5.IO_W16_1 = CELL0.OUT_MACO_IO_N0_16 | CELL4.IO_W16_0;
				mux CELL5.IO_W17_1 = CELL0.OUT_MACO_IO_N0_17 | CELL4.IO_W17_0;
				mux CELL5.IO_W18_1 = CELL0.OUT_MACO_IO_N0_18 | CELL4.IO_W18_0;
				mux CELL5.IO_W19_1 = CELL0.OUT_MACO_IO_N0_19 | CELL4.IO_W19_0;
				mux CELL5.IO_W20_1 = CELL0.OUT_MACO_IO_N0_20 | CELL4.IO_W20_0;
				mux CELL5.IO_W21_1 = CELL0.OUT_MACO_IO_N0_21 | CELL4.IO_W21_0;
				mux CELL5.IO_W22_1 = CELL0.OUT_MACO_IO_N0_22 | CELL4.IO_W22_0;
				mux CELL5.IO_W23_1 = CELL0.OUT_MACO_IO_N0_23 | CELL4.IO_W23_0;
				mux CELL5.IO_W24_1 = CELL0.OUT_MACO_IO_N0_24 | CELL4.IO_W24_0;
				mux CELL5.IO_W25_1 = CELL0.OUT_MACO_IO_N0_25 | CELL4.IO_W25_0;
				mux CELL5.IO_W26_1 = CELL0.OUT_MACO_IO_N0_26 | CELL4.IO_W26_0;
				mux CELL5.IO_W27_1 = CELL0.OUT_MACO_IO_N0_27 | CELL4.IO_W27_0;
				mux CELL5.IO_W28_1 = CELL0.OUT_MACO_IO_N0_28 | CELL4.IO_W28_0;
				mux CELL5.IO_W29_1 = CELL0.OUT_MACO_IO_N0_29 | CELL4.IO_W29_0;
				mux CELL5.IO_W30_1 = CELL0.OUT_MACO_IO_N0_30 | CELL4.IO_W30_0;
				mux CELL5.IO_W31_1 = CELL0.OUT_MACO_IO_N0_31 | CELL4.IO_W31_0;
				mux CELL5.IO_W0_2 = CELL0.OUT_MACO_IO_N1_0 | CELL4.IO_W0_1;
				mux CELL5.IO_W1_2 = CELL0.OUT_MACO_IO_N1_1 | CELL4.IO_W1_1;
				mux CELL5.IO_W2_2 = CELL0.OUT_MACO_IO_N1_2 | CELL4.IO_W2_1;
				mux CELL5.IO_W3_2 = CELL0.OUT_MACO_IO_N1_3 | CELL4.IO_W3_1;
				mux CELL5.IO_W4_2 = CELL0.OUT_MACO_IO_N1_4 | CELL4.IO_W4_1;
				mux CELL5.IO_W5_2 = CELL0.OUT_MACO_IO_N1_5 | CELL4.IO_W5_1;
				mux CELL5.IO_W6_2 = CELL0.OUT_MACO_IO_N1_6 | CELL4.IO_W6_1;
				mux CELL5.IO_W7_2 = CELL0.OUT_MACO_IO_N1_7 | CELL4.IO_W7_1;
				mux CELL5.IO_W8_2 = CELL0.OUT_MACO_IO_N1_8 | CELL4.IO_W8_1;
				mux CELL5.IO_W9_2 = CELL0.OUT_MACO_IO_N1_9 | CELL4.IO_W9_1;
				mux CELL5.IO_W10_2 = CELL0.OUT_MACO_IO_N1_10 | CELL4.IO_W10_1;
				mux CELL5.IO_W11_2 = CELL0.OUT_MACO_IO_N1_11 | CELL4.IO_W11_1;
				mux CELL5.IO_W12_2 = CELL0.OUT_MACO_IO_N1_12 | CELL4.IO_W12_1;
				mux CELL5.IO_W13_2 = CELL0.OUT_MACO_IO_N1_13 | CELL4.IO_W13_1;
				mux CELL5.IO_W14_2 = CELL0.OUT_MACO_IO_N1_14 | CELL4.IO_W14_1;
				mux CELL5.IO_W15_2 = CELL0.OUT_MACO_IO_N1_15 | CELL4.IO_W15_1;
				mux CELL5.IO_W16_2 = CELL0.OUT_MACO_IO_N1_16 | CELL4.IO_W16_1;
				mux CELL5.IO_W17_2 = CELL0.OUT_MACO_IO_N1_17 | CELL4.IO_W17_1;
				mux CELL5.IO_W18_2 = CELL0.OUT_MACO_IO_N1_18 | CELL4.IO_W18_1;
				mux CELL5.IO_W19_2 = CELL0.OUT_MACO_IO_N1_19 | CELL4.IO_W19_1;
				mux CELL5.IO_W20_2 = CELL0.OUT_MACO_IO_N1_20 | CELL4.IO_W20_1;
				mux CELL5.IO_W21_2 = CELL0.OUT_MACO_IO_N1_21 | CELL4.IO_W21_1;
				mux CELL5.IO_W22_2 = CELL0.OUT_MACO_IO_N1_22 | CELL4.IO_W22_1;
				mux CELL5.IO_W23_2 = CELL0.OUT_MACO_IO_N1_23 | CELL4.IO_W23_1;
				mux CELL5.IO_W24_2 = CELL0.OUT_MACO_IO_N1_24 | CELL4.IO_W24_1;
				mux CELL5.IO_W25_2 = CELL0.OUT_MACO_IO_N1_25 | CELL4.IO_W25_1;
				mux CELL5.IO_W26_2 = CELL0.OUT_MACO_IO_N1_26 | CELL4.IO_W26_1;
				mux CELL5.IO_W27_2 = CELL0.OUT_MACO_IO_N1_27 | CELL4.IO_W27_1;
				mux CELL5.IO_W28_2 = CELL0.OUT_MACO_IO_N1_28 | CELL4.IO_W28_1;
				mux CELL5.IO_W29_2 = CELL0.OUT_MACO_IO_N1_29 | CELL4.IO_W29_1;
				mux CELL5.IO_W30_2 = CELL0.OUT_MACO_IO_N1_30 | CELL4.IO_W30_1;
				mux CELL5.IO_W31_2 = CELL0.OUT_MACO_IO_N1_31 | CELL4.IO_W31_1;
				mux CELL5.IO_W0_3 = CELL0.OUT_MACO_IO_N2_0 | CELL4.IO_W0_2;
				mux CELL5.IO_W1_3 = CELL0.OUT_MACO_IO_N2_1 | CELL4.IO_W1_2;
				mux CELL5.IO_W2_3 = CELL0.OUT_MACO_IO_N2_2 | CELL4.IO_W2_2;
				mux CELL5.IO_W3_3 = CELL0.OUT_MACO_IO_N2_3 | CELL4.IO_W3_2;
				mux CELL5.IO_W4_3 = CELL0.OUT_MACO_IO_N2_4 | CELL4.IO_W4_2;
				mux CELL5.IO_W5_3 = CELL0.OUT_MACO_IO_N2_5 | CELL4.IO_W5_2;
				mux CELL5.IO_W6_3 = CELL0.OUT_MACO_IO_N2_6 | CELL4.IO_W6_2;
				mux CELL5.IO_W7_3 = CELL0.OUT_MACO_IO_N2_7 | CELL4.IO_W7_2;
				mux CELL5.IO_W8_3 = CELL0.OUT_MACO_IO_N2_8 | CELL4.IO_W8_2;
				mux CELL5.IO_W9_3 = CELL0.OUT_MACO_IO_N2_9 | CELL4.IO_W9_2;
				mux CELL5.IO_W10_3 = CELL0.OUT_MACO_IO_N2_10 | CELL4.IO_W10_2;
				mux CELL5.IO_W11_3 = CELL0.OUT_MACO_IO_N2_11 | CELL4.IO_W11_2;
				mux CELL5.IO_W12_3 = CELL0.OUT_MACO_IO_N2_12 | CELL4.IO_W12_2;
				mux CELL5.IO_W13_3 = CELL0.OUT_MACO_IO_N2_13 | CELL4.IO_W13_2;
				mux CELL5.IO_W14_3 = CELL0.OUT_MACO_IO_N2_14 | CELL4.IO_W14_2;
				mux CELL5.IO_W15_3 = CELL0.OUT_MACO_IO_N2_15 | CELL4.IO_W15_2;
				mux CELL5.IO_W16_3 = CELL0.OUT_MACO_IO_N2_16 | CELL4.IO_W16_2;
				mux CELL5.IO_W17_3 = CELL0.OUT_MACO_IO_N2_17 | CELL4.IO_W17_2;
				mux CELL5.IO_W18_3 = CELL0.OUT_MACO_IO_N2_18 | CELL4.IO_W18_2;
				mux CELL5.IO_W19_3 = CELL0.OUT_MACO_IO_N2_19 | CELL4.IO_W19_2;
				mux CELL5.IO_W20_3 = CELL0.OUT_MACO_IO_N2_20 | CELL4.IO_W20_2;
				mux CELL5.IO_W21_3 = CELL0.OUT_MACO_IO_N2_21 | CELL4.IO_W21_2;
				mux CELL5.IO_W22_3 = CELL0.OUT_MACO_IO_N2_22 | CELL4.IO_W22_2;
				mux CELL5.IO_W23_3 = CELL0.OUT_MACO_IO_N2_23 | CELL4.IO_W23_2;
				mux CELL5.IO_W24_3 = CELL0.OUT_MACO_IO_N2_24 | CELL4.IO_W24_2;
				mux CELL5.IO_W25_3 = CELL0.OUT_MACO_IO_N2_25 | CELL4.IO_W25_2;
				mux CELL5.IO_W26_3 = CELL0.OUT_MACO_IO_N2_26 | CELL4.IO_W26_2;
				mux CELL5.IO_W27_3 = CELL0.OUT_MACO_IO_N2_27 | CELL4.IO_W27_2;
				mux CELL5.IO_W28_3 = CELL0.OUT_MACO_IO_N2_28 | CELL4.IO_W28_2;
				mux CELL5.IO_W29_3 = CELL0.OUT_MACO_IO_N2_29 | CELL4.IO_W29_2;
				mux CELL5.IO_W30_3 = CELL0.OUT_MACO_IO_N2_30 | CELL4.IO_W30_2;
				mux CELL5.IO_W31_3 = CELL0.OUT_MACO_IO_N2_31 | CELL4.IO_W31_2;
				mux CELL5.IO_W0_4 = CELL0.OUT_MACO_IO_N3_0 | CELL4.IO_W0_3;
				mux CELL5.IO_W1_4 = CELL0.OUT_MACO_IO_N3_1 | CELL4.IO_W1_3;
				mux CELL5.IO_W2_4 = CELL0.OUT_MACO_IO_N3_2 | CELL4.IO_W2_3;
				mux CELL5.IO_W3_4 = CELL0.OUT_MACO_IO_N3_3 | CELL4.IO_W3_3;
				mux CELL5.IO_W4_4 = CELL0.OUT_MACO_IO_N3_4 | CELL4.IO_W4_3;
				mux CELL5.IO_W5_4 = CELL0.OUT_MACO_IO_N3_5 | CELL4.IO_W5_3;
				mux CELL5.IO_W6_4 = CELL0.OUT_MACO_IO_N3_6 | CELL4.IO_W6_3;
				mux CELL5.IO_W7_4 = CELL0.OUT_MACO_IO_N3_7 | CELL4.IO_W7_3;
				mux CELL5.IO_W8_4 = CELL0.OUT_MACO_IO_N3_8 | CELL4.IO_W8_3;
				mux CELL5.IO_W9_4 = CELL0.OUT_MACO_IO_N3_9 | CELL4.IO_W9_3;
				mux CELL5.IO_W10_4 = CELL0.OUT_MACO_IO_N3_10 | CELL4.IO_W10_3;
				mux CELL5.IO_W11_4 = CELL0.OUT_MACO_IO_N3_11 | CELL4.IO_W11_3;
				mux CELL5.IO_W12_4 = CELL0.OUT_MACO_IO_N3_12 | CELL4.IO_W12_3;
				mux CELL5.IO_W13_4 = CELL0.OUT_MACO_IO_N3_13 | CELL4.IO_W13_3;
				mux CELL5.IO_W14_4 = CELL0.OUT_MACO_IO_N3_14 | CELL4.IO_W14_3;
				mux CELL5.IO_W15_4 = CELL0.OUT_MACO_IO_N3_15 | CELL4.IO_W15_3;
				mux CELL5.IO_W16_4 = CELL0.OUT_MACO_IO_N3_16 | CELL4.IO_W16_3;
				mux CELL5.IO_W17_4 = CELL0.OUT_MACO_IO_N3_17 | CELL4.IO_W17_3;
				mux CELL5.IO_W18_4 = CELL0.OUT_MACO_IO_N3_18 | CELL4.IO_W18_3;
				mux CELL5.IO_W19_4 = CELL0.OUT_MACO_IO_N3_19 | CELL4.IO_W19_3;
				mux CELL5.IO_W20_4 = CELL0.OUT_MACO_IO_N3_20 | CELL4.IO_W20_3;
				mux CELL5.IO_W21_4 = CELL0.OUT_MACO_IO_N3_21 | CELL4.IO_W21_3;
				mux CELL5.IO_W22_4 = CELL0.OUT_MACO_IO_N3_22 | CELL4.IO_W22_3;
				mux CELL5.IO_W23_4 = CELL0.OUT_MACO_IO_N3_23 | CELL4.IO_W23_3;
				mux CELL5.IO_W24_4 = CELL0.OUT_MACO_IO_N3_24 | CELL4.IO_W24_3;
				mux CELL5.IO_W25_4 = CELL0.OUT_MACO_IO_N3_25 | CELL4.IO_W25_3;
				mux CELL5.IO_W26_4 = CELL0.OUT_MACO_IO_N3_26 | CELL4.IO_W26_3;
				mux CELL5.IO_W27_4 = CELL0.OUT_MACO_IO_N3_27 | CELL4.IO_W27_3;
				mux CELL5.IO_W28_4 = CELL0.OUT_MACO_IO_N3_28 | CELL4.IO_W28_3;
				mux CELL5.IO_W29_4 = CELL0.OUT_MACO_IO_N3_29 | CELL4.IO_W29_3;
				mux CELL5.IO_W30_4 = CELL0.OUT_MACO_IO_N3_30 | CELL4.IO_W30_3;
				mux CELL5.IO_W31_4 = CELL0.OUT_MACO_IO_N3_31 | CELL4.IO_W31_3;
				mux CELL5.IO_W0_5 = CELL0.OUT_MACO_IO_N4_0 | CELL4.IO_W0_4;
				mux CELL5.IO_W1_5 = CELL0.OUT_MACO_IO_N4_1 | CELL4.IO_W1_4;
				mux CELL5.IO_W2_5 = CELL0.OUT_MACO_IO_N4_2 | CELL4.IO_W2_4;
				mux CELL5.IO_W3_5 = CELL0.OUT_MACO_IO_N4_3 | CELL4.IO_W3_4;
				mux CELL5.IO_W4_5 = CELL0.OUT_MACO_IO_N4_4 | CELL4.IO_W4_4;
				mux CELL5.IO_W5_5 = CELL0.OUT_MACO_IO_N4_5 | CELL4.IO_W5_4;
				mux CELL5.IO_W6_5 = CELL0.OUT_MACO_IO_N4_6 | CELL4.IO_W6_4;
				mux CELL5.IO_W7_5 = CELL0.OUT_MACO_IO_N4_7 | CELL4.IO_W7_4;
				mux CELL5.IO_W8_5 = CELL0.OUT_MACO_IO_N4_8 | CELL4.IO_W8_4;
				mux CELL5.IO_W9_5 = CELL0.OUT_MACO_IO_N4_9 | CELL4.IO_W9_4;
				mux CELL5.IO_W10_5 = CELL0.OUT_MACO_IO_N4_10 | CELL4.IO_W10_4;
				mux CELL5.IO_W11_5 = CELL0.OUT_MACO_IO_N4_11 | CELL4.IO_W11_4;
				mux CELL5.IO_W12_5 = CELL0.OUT_MACO_IO_N4_12 | CELL4.IO_W12_4;
				mux CELL5.IO_W13_5 = CELL0.OUT_MACO_IO_N4_13 | CELL4.IO_W13_4;
				mux CELL5.IO_W14_5 = CELL0.OUT_MACO_IO_N4_14 | CELL4.IO_W14_4;
				mux CELL5.IO_W15_5 = CELL0.OUT_MACO_IO_N4_15 | CELL4.IO_W15_4;
				mux CELL5.IO_W16_5 = CELL0.OUT_MACO_IO_N4_16 | CELL4.IO_W16_4;
				mux CELL5.IO_W17_5 = CELL0.OUT_MACO_IO_N4_17 | CELL4.IO_W17_4;
				mux CELL5.IO_W18_5 = CELL0.OUT_MACO_IO_N4_18 | CELL4.IO_W18_4;
				mux CELL5.IO_W19_5 = CELL0.OUT_MACO_IO_N4_19 | CELL4.IO_W19_4;
				mux CELL5.IO_W20_5 = CELL0.OUT_MACO_IO_N4_20 | CELL4.IO_W20_4;
				mux CELL5.IO_W21_5 = CELL0.OUT_MACO_IO_N4_21 | CELL4.IO_W21_4;
				mux CELL5.IO_W22_5 = CELL0.OUT_MACO_IO_N4_22 | CELL4.IO_W22_4;
				mux CELL5.IO_W23_5 = CELL0.OUT_MACO_IO_N4_23 | CELL4.IO_W23_4;
				mux CELL5.IO_W24_5 = CELL0.OUT_MACO_IO_N4_24 | CELL4.IO_W24_4;
				mux CELL5.IO_W25_5 = CELL0.OUT_MACO_IO_N4_25 | CELL4.IO_W25_4;
				mux CELL5.IO_W26_5 = CELL0.OUT_MACO_IO_N4_26 | CELL4.IO_W26_4;
				mux CELL5.IO_W27_5 = CELL0.OUT_MACO_IO_N4_27 | CELL4.IO_W27_4;
				mux CELL5.IO_W28_5 = CELL0.OUT_MACO_IO_N4_28 | CELL4.IO_W28_4;
				mux CELL5.IO_W29_5 = CELL0.OUT_MACO_IO_N4_29 | CELL4.IO_W29_4;
				mux CELL5.IO_W30_5 = CELL0.OUT_MACO_IO_N4_30 | CELL4.IO_W30_4;
				mux CELL5.IO_W31_5 = CELL0.OUT_MACO_IO_N4_31 | CELL4.IO_W31_4;
				mux CELL5.IO_W0_6 = CELL0.OUT_MACO_IO_N5_0 | CELL4.IO_W0_5;
				mux CELL5.IO_W1_6 = CELL0.OUT_MACO_IO_N5_1 | CELL4.IO_W1_5;
				mux CELL5.IO_W2_6 = CELL0.OUT_MACO_IO_N5_2 | CELL4.IO_W2_5;
				mux CELL5.IO_W3_6 = CELL0.OUT_MACO_IO_N5_3 | CELL4.IO_W3_5;
				mux CELL5.IO_W4_6 = CELL0.OUT_MACO_IO_N5_4 | CELL4.IO_W4_5;
				mux CELL5.IO_W5_6 = CELL0.OUT_MACO_IO_N5_5 | CELL4.IO_W5_5;
				mux CELL5.IO_W6_6 = CELL0.OUT_MACO_IO_N5_6 | CELL4.IO_W6_5;
				mux CELL5.IO_W7_6 = CELL0.OUT_MACO_IO_N5_7 | CELL4.IO_W7_5;
				mux CELL5.IO_W8_6 = CELL0.OUT_MACO_IO_N5_8 | CELL4.IO_W8_5;
				mux CELL5.IO_W9_6 = CELL0.OUT_MACO_IO_N5_9 | CELL4.IO_W9_5;
				mux CELL5.IO_W10_6 = CELL0.OUT_MACO_IO_N5_10 | CELL4.IO_W10_5;
				mux CELL5.IO_W11_6 = CELL0.OUT_MACO_IO_N5_11 | CELL4.IO_W11_5;
				mux CELL5.IO_W12_6 = CELL0.OUT_MACO_IO_N5_12 | CELL4.IO_W12_5;
				mux CELL5.IO_W13_6 = CELL0.OUT_MACO_IO_N5_13 | CELL4.IO_W13_5;
				mux CELL5.IO_W14_6 = CELL0.OUT_MACO_IO_N5_14 | CELL4.IO_W14_5;
				mux CELL5.IO_W15_6 = CELL0.OUT_MACO_IO_N5_15 | CELL4.IO_W15_5;
				mux CELL5.IO_W16_6 = CELL0.OUT_MACO_IO_N5_16 | CELL4.IO_W16_5;
				mux CELL5.IO_W17_6 = CELL0.OUT_MACO_IO_N5_17 | CELL4.IO_W17_5;
				mux CELL5.IO_W18_6 = CELL0.OUT_MACO_IO_N5_18 | CELL4.IO_W18_5;
				mux CELL5.IO_W19_6 = CELL0.OUT_MACO_IO_N5_19 | CELL4.IO_W19_5;
				mux CELL5.IO_W20_6 = CELL0.OUT_MACO_IO_N5_20 | CELL4.IO_W20_5;
				mux CELL5.IO_W21_6 = CELL0.OUT_MACO_IO_N5_21 | CELL4.IO_W21_5;
				mux CELL5.IO_W22_6 = CELL0.OUT_MACO_IO_N5_22 | CELL4.IO_W22_5;
				mux CELL5.IO_W23_6 = CELL0.OUT_MACO_IO_N5_23 | CELL4.IO_W23_5;
				mux CELL5.IO_W24_6 = CELL0.OUT_MACO_IO_N5_24 | CELL4.IO_W24_5;
				mux CELL5.IO_W25_6 = CELL0.OUT_MACO_IO_N5_25 | CELL4.IO_W25_5;
				mux CELL5.IO_W26_6 = CELL0.OUT_MACO_IO_N5_26 | CELL4.IO_W26_5;
				mux CELL5.IO_W27_6 = CELL0.OUT_MACO_IO_N5_27 | CELL4.IO_W27_5;
				mux CELL5.IO_W28_6 = CELL0.OUT_MACO_IO_N5_28 | CELL4.IO_W28_5;
				mux CELL5.IO_W29_6 = CELL0.OUT_MACO_IO_N5_29 | CELL4.IO_W29_5;
				mux CELL5.IO_W30_6 = CELL0.OUT_MACO_IO_N5_30 | CELL4.IO_W30_5;
				mux CELL5.IO_W31_6 = CELL0.OUT_MACO_IO_N5_31 | CELL4.IO_W31_5;
				mux CELL5.IO_W0_7 = CELL0.OUT_MACO_IO_N6_0 | CELL4.IO_W0_6;
				mux CELL5.IO_W1_7 = CELL0.OUT_MACO_IO_N6_1 | CELL4.IO_W1_6;
				mux CELL5.IO_W2_7 = CELL0.OUT_MACO_IO_N6_2 | CELL4.IO_W2_6;
				mux CELL5.IO_W3_7 = CELL0.OUT_MACO_IO_N6_3 | CELL4.IO_W3_6;
				mux CELL5.IO_W4_7 = CELL0.OUT_MACO_IO_N6_4 | CELL4.IO_W4_6;
				mux CELL5.IO_W5_7 = CELL0.OUT_MACO_IO_N6_5 | CELL4.IO_W5_6;
				mux CELL5.IO_W6_7 = CELL0.OUT_MACO_IO_N6_6 | CELL4.IO_W6_6;
				mux CELL5.IO_W7_7 = CELL0.OUT_MACO_IO_N6_7 | CELL4.IO_W7_6;
				mux CELL5.IO_W8_7 = CELL0.OUT_MACO_IO_N6_8 | CELL4.IO_W8_6;
				mux CELL5.IO_W9_7 = CELL0.OUT_MACO_IO_N6_9 | CELL4.IO_W9_6;
				mux CELL5.IO_W10_7 = CELL0.OUT_MACO_IO_N6_10 | CELL4.IO_W10_6;
				mux CELL5.IO_W11_7 = CELL0.OUT_MACO_IO_N6_11 | CELL4.IO_W11_6;
				mux CELL5.IO_W12_7 = CELL0.OUT_MACO_IO_N6_12 | CELL4.IO_W12_6;
				mux CELL5.IO_W13_7 = CELL0.OUT_MACO_IO_N6_13 | CELL4.IO_W13_6;
				mux CELL5.IO_W14_7 = CELL0.OUT_MACO_IO_N6_14 | CELL4.IO_W14_6;
				mux CELL5.IO_W15_7 = CELL0.OUT_MACO_IO_N6_15 | CELL4.IO_W15_6;
				mux CELL5.IO_W16_7 = CELL0.OUT_MACO_IO_N6_16 | CELL4.IO_W16_6;
				mux CELL5.IO_W17_7 = CELL0.OUT_MACO_IO_N6_17 | CELL4.IO_W17_6;
				mux CELL5.IO_W18_7 = CELL0.OUT_MACO_IO_N6_18 | CELL4.IO_W18_6;
				mux CELL5.IO_W19_7 = CELL0.OUT_MACO_IO_N6_19 | CELL4.IO_W19_6;
				mux CELL5.IO_W20_7 = CELL0.OUT_MACO_IO_N6_20 | CELL4.IO_W20_6;
				mux CELL5.IO_W21_7 = CELL0.OUT_MACO_IO_N6_21 | CELL4.IO_W21_6;
				mux CELL5.IO_W22_7 = CELL0.OUT_MACO_IO_N6_22 | CELL4.IO_W22_6;
				mux CELL5.IO_W23_7 = CELL0.OUT_MACO_IO_N6_23 | CELL4.IO_W23_6;
				mux CELL5.IO_W24_7 = CELL0.OUT_MACO_IO_N6_24 | CELL4.IO_W24_6;
				mux CELL5.IO_W25_7 = CELL0.OUT_MACO_IO_N6_25 | CELL4.IO_W25_6;
				mux CELL5.IO_W26_7 = CELL0.OUT_MACO_IO_N6_26 | CELL4.IO_W26_6;
				mux CELL5.IO_W27_7 = CELL0.OUT_MACO_IO_N6_27 | CELL4.IO_W27_6;
				mux CELL5.IO_W28_7 = CELL0.OUT_MACO_IO_N6_28 | CELL4.IO_W28_6;
				mux CELL5.IO_W29_7 = CELL0.OUT_MACO_IO_N6_29 | CELL4.IO_W29_6;
				mux CELL5.IO_W30_7 = CELL0.OUT_MACO_IO_N6_30 | CELL4.IO_W30_6;
				mux CELL5.IO_W31_7 = CELL0.OUT_MACO_IO_N6_31 | CELL4.IO_W31_6;
				mux CELL5.IO_W0_8 = CELL0.OUT_MACO_IO_N7_0 | CELL4.IO_W0_7;
				mux CELL5.IO_W1_8 = CELL0.OUT_MACO_IO_N7_1 | CELL4.IO_W1_7;
				mux CELL5.IO_W2_8 = CELL0.OUT_MACO_IO_N7_2 | CELL4.IO_W2_7;
				mux CELL5.IO_W3_8 = CELL0.OUT_MACO_IO_N7_3 | CELL4.IO_W3_7;
				mux CELL5.IO_W4_8 = CELL0.OUT_MACO_IO_N7_4 | CELL4.IO_W4_7;
				mux CELL5.IO_W5_8 = CELL0.OUT_MACO_IO_N7_5 | CELL4.IO_W5_7;
				mux CELL5.IO_W6_8 = CELL0.OUT_MACO_IO_N7_6 | CELL4.IO_W6_7;
				mux CELL5.IO_W7_8 = CELL0.OUT_MACO_IO_N7_7 | CELL4.IO_W7_7;
				mux CELL5.IO_W8_8 = CELL0.OUT_MACO_IO_N7_8 | CELL4.IO_W8_7;
				mux CELL5.IO_W9_8 = CELL0.OUT_MACO_IO_N7_9 | CELL4.IO_W9_7;
				mux CELL5.IO_W10_8 = CELL0.OUT_MACO_IO_N7_10 | CELL4.IO_W10_7;
				mux CELL5.IO_W11_8 = CELL0.OUT_MACO_IO_N7_11 | CELL4.IO_W11_7;
				mux CELL5.IO_W12_8 = CELL0.OUT_MACO_IO_N7_12 | CELL4.IO_W12_7;
				mux CELL5.IO_W13_8 = CELL0.OUT_MACO_IO_N7_13 | CELL4.IO_W13_7;
				mux CELL5.IO_W14_8 = CELL0.OUT_MACO_IO_N7_14 | CELL4.IO_W14_7;
				mux CELL5.IO_W15_8 = CELL0.OUT_MACO_IO_N7_15 | CELL4.IO_W15_7;
				mux CELL5.IO_W16_8 = CELL0.OUT_MACO_IO_N7_16 | CELL4.IO_W16_7;
				mux CELL5.IO_W17_8 = CELL0.OUT_MACO_IO_N7_17 | CELL4.IO_W17_7;
				mux CELL5.IO_W18_8 = CELL0.OUT_MACO_IO_N7_18 | CELL4.IO_W18_7;
				mux CELL5.IO_W19_8 = CELL0.OUT_MACO_IO_N7_19 | CELL4.IO_W19_7;
				mux CELL5.IO_W20_8 = CELL0.OUT_MACO_IO_N7_20 | CELL4.IO_W20_7;
				mux CELL5.IO_W21_8 = CELL0.OUT_MACO_IO_N7_21 | CELL4.IO_W21_7;
				mux CELL5.IO_W22_8 = CELL0.OUT_MACO_IO_N7_22 | CELL4.IO_W22_7;
				mux CELL5.IO_W23_8 = CELL0.OUT_MACO_IO_N7_23 | CELL4.IO_W23_7;
				mux CELL5.IO_W24_8 = CELL0.OUT_MACO_IO_N7_24 | CELL4.IO_W24_7;
				mux CELL5.IO_W25_8 = CELL0.OUT_MACO_IO_N7_25 | CELL4.IO_W25_7;
				mux CELL5.IO_W26_8 = CELL0.OUT_MACO_IO_N7_26 | CELL4.IO_W26_7;
				mux CELL5.IO_W27_8 = CELL0.OUT_MACO_IO_N7_27 | CELL4.IO_W27_7;
				mux CELL5.IO_W28_8 = CELL0.OUT_MACO_IO_N7_28 | CELL4.IO_W28_7;
				mux CELL5.IO_W29_8 = CELL0.OUT_MACO_IO_N7_29 | CELL4.IO_W29_7;
				mux CELL5.IO_W30_8 = CELL0.OUT_MACO_IO_N7_30 | CELL4.IO_W30_7;
				mux CELL5.IO_W31_8 = CELL0.OUT_MACO_IO_N7_31 | CELL4.IO_W31_7;
				mux CELL4.IO_T_E = CELL0.IMUX_LSR2 | CELL0.OUT_Q6 | CELL0.OUT_Q7 | CELL5.IO_T_E;
				mux CELL5.IO_T_W = CELL0.IMUX_LSR3 | CELL0.OUT_Q6 | CELL0.OUT_Q7 | CELL4.IO_T_W;
			}

			// wire CELL0.IMUX_A0                  MACO.CIBIN_0_0
			// wire CELL0.IMUX_A1                  MACO.CIBIN_0_1
			// wire CELL0.IMUX_A2                  MACO.CIBIN_0_2
			// wire CELL0.IMUX_A3                  MACO.CIBIN_0_3
			// wire CELL0.IMUX_A4                  MACO.CIBIN_0_4
			// wire CELL0.IMUX_A5                  MACO.CIBIN_0_5
			// wire CELL0.IMUX_A6                  MACO.CIBIN_0_6
			// wire CELL0.IMUX_A7                  MACO.CIBIN_0_7
			// wire CELL0.IMUX_B0                  MACO.CIBIN_0_8
			// wire CELL0.IMUX_B1                  MACO.CIBIN_0_9
			// wire CELL0.IMUX_B2                  MACO.CIBIN_0_10
			// wire CELL0.IMUX_B3                  MACO.CIBIN_0_11
			// wire CELL0.IMUX_B4                  MACO.CIBIN_0_12
			// wire CELL0.IMUX_B5                  MACO.CIBIN_0_13
			// wire CELL0.IMUX_B6                  MACO.CIBIN_0_14
			// wire CELL0.IMUX_B7                  MACO.CIBIN_0_15
			// wire CELL0.IMUX_C0                  MACO.CIBIN_0_16
			// wire CELL0.IMUX_C1                  MACO.CIBIN_0_17
			// wire CELL0.IMUX_C2                  MACO.CIBIN_0_18
			// wire CELL0.IMUX_C3                  MACO.CIBIN_0_19
			// wire CELL0.IMUX_C4                  MACO.CIBIN_0_20
			// wire CELL0.IMUX_C5                  MACO.CIBIN_0_21
			// wire CELL0.IMUX_C6                  MACO.CIBIN_0_22
			// wire CELL0.IMUX_C7                  MACO.CIBIN_0_23
			// wire CELL0.IMUX_D0                  MACO.CIBIN_0_24
			// wire CELL0.IMUX_D1                  MACO.CIBIN_0_25
			// wire CELL0.IMUX_D2                  MACO.CIBIN_0_26
			// wire CELL0.IMUX_D3                  MACO.CIBIN_0_27
			// wire CELL0.IMUX_D4                  MACO.CIBIN_0_28
			// wire CELL0.IMUX_D5                  MACO.CIBIN_0_29
			// wire CELL0.IMUX_D6                  MACO.CIBIN_0_30
			// wire CELL0.IMUX_D7                  MACO.CIBIN_0_31
			// wire CELL0.IMUX_CLK0                MACO.CLK_0_0
			// wire CELL0.IMUX_CLK1                MACO.CLK_0_1
			// wire CELL0.IMUX_CLK2                MACO.CLK_0_2
			// wire CELL0.IMUX_CLK3                MACO.CLK_0_3
			// wire CELL0.IMUX_LSR0                MACO.LSR_0_0
			// wire CELL0.IMUX_LSR1                MACO.LSR_0_1
			// wire CELL0.IMUX_CE0                 MACO.CE_0_0
			// wire CELL0.IMUX_CE1                 MACO.CE_0_1
			// wire CELL0.IMUX_CE2                 MACO.CE_0_2
			// wire CELL0.IMUX_CE3                 MACO.CE_0_3
			// wire CELL0.OUT_F0                   MACO.CIBOUT_0_8
			// wire CELL0.OUT_F1                   MACO.CIBOUT_0_9
			// wire CELL0.OUT_F2                   MACO.CIBOUT_0_10
			// wire CELL0.OUT_F3                   MACO.CIBOUT_0_11
			// wire CELL0.OUT_F4                   MACO.CIBOUT_0_12
			// wire CELL0.OUT_F5                   MACO.CIBOUT_0_13
			// wire CELL0.OUT_F6                   MACO.CIBOUT_0_14
			// wire CELL0.OUT_F7                   MACO.CIBOUT_0_15
			// wire CELL0.OUT_Q0                   MACO.CIBOUT_0_16
			// wire CELL0.OUT_Q1                   MACO.CIBOUT_0_17
			// wire CELL0.OUT_Q2                   MACO.CIBOUT_0_18
			// wire CELL0.OUT_Q3                   MACO.CIBOUT_0_19
			// wire CELL0.OUT_Q4                   MACO.CIBOUT_0_20
			// wire CELL0.OUT_Q5                   MACO.CIBOUT_0_21
			// wire CELL0.OUT_Q6                   MACO.TIP0001
			// wire CELL0.OUT_Q7                   MACO.TIP0000
			// wire CELL0.OUT_OFX0                 MACO.CIBOUT_0_0
			// wire CELL0.OUT_OFX1                 MACO.CIBOUT_0_1
			// wire CELL0.OUT_OFX2                 MACO.CIBOUT_0_2
			// wire CELL0.OUT_OFX3                 MACO.CIBOUT_0_3
			// wire CELL0.OUT_OFX4                 MACO.CIBOUT_0_4
			// wire CELL0.OUT_OFX5                 MACO.CIBOUT_0_5
			// wire CELL0.OUT_OFX6                 MACO.CIBOUT_0_6
			// wire CELL0.OUT_OFX7                 MACO.CIBOUT_0_7
			// wire CELL0.OUT_MACO_IO_S0_0         MACO.SIPO000
			// wire CELL0.OUT_MACO_IO_S0_1         MACO.SIPO001
			// wire CELL0.OUT_MACO_IO_S0_2         MACO.SIPO002
			// wire CELL0.OUT_MACO_IO_S0_3         MACO.SIPO003
			// wire CELL0.OUT_MACO_IO_S0_4         MACO.SIPO004
			// wire CELL0.OUT_MACO_IO_S0_5         MACO.SIPO005
			// wire CELL0.OUT_MACO_IO_S0_6         MACO.SIPO006
			// wire CELL0.OUT_MACO_IO_S0_7         MACO.SIPO007
			// wire CELL0.OUT_MACO_IO_S0_8         MACO.SIPO008
			// wire CELL0.OUT_MACO_IO_S0_9         MACO.SIPO009
			// wire CELL0.OUT_MACO_IO_S0_10        MACO.SIPO010
			// wire CELL0.OUT_MACO_IO_S0_11        MACO.SIPO011
			// wire CELL0.OUT_MACO_IO_S0_12        MACO.SIPO012
			// wire CELL0.OUT_MACO_IO_S0_13        MACO.SIPO013
			// wire CELL0.OUT_MACO_IO_S0_14        MACO.SIPO014
			// wire CELL0.OUT_MACO_IO_S0_15        MACO.SIPO015
			// wire CELL0.OUT_MACO_IO_S0_16        MACO.SIPO016
			// wire CELL0.OUT_MACO_IO_S0_17        MACO.SIPO017
			// wire CELL0.OUT_MACO_IO_S0_18        MACO.SIPO018
			// wire CELL0.OUT_MACO_IO_S0_19        MACO.SIPO019
			// wire CELL0.OUT_MACO_IO_S0_20        MACO.SIPO020
			// wire CELL0.OUT_MACO_IO_S0_21        MACO.SIPO021
			// wire CELL0.OUT_MACO_IO_S0_22        MACO.SIPO022
			// wire CELL0.OUT_MACO_IO_S0_23        MACO.SIPO023
			// wire CELL0.OUT_MACO_IO_S0_24        MACO.SIPO024
			// wire CELL0.OUT_MACO_IO_S0_25        MACO.SIPO025
			// wire CELL0.OUT_MACO_IO_S0_26        MACO.SIPO026
			// wire CELL0.OUT_MACO_IO_S0_27        MACO.SIPO027
			// wire CELL0.OUT_MACO_IO_S0_28        MACO.SIPO028
			// wire CELL0.OUT_MACO_IO_S0_29        MACO.SIPO029
			// wire CELL0.OUT_MACO_IO_S0_30        MACO.SIPO030
			// wire CELL0.OUT_MACO_IO_S0_31        MACO.SIPO031
			// wire CELL0.OUT_MACO_IO_S1_0         MACO.SIPO100
			// wire CELL0.OUT_MACO_IO_S1_1         MACO.SIPO101
			// wire CELL0.OUT_MACO_IO_S1_2         MACO.SIPO102
			// wire CELL0.OUT_MACO_IO_S1_3         MACO.SIPO103
			// wire CELL0.OUT_MACO_IO_S1_4         MACO.SIPO104
			// wire CELL0.OUT_MACO_IO_S1_5         MACO.SIPO105
			// wire CELL0.OUT_MACO_IO_S1_6         MACO.SIPO106
			// wire CELL0.OUT_MACO_IO_S1_7         MACO.SIPO107
			// wire CELL0.OUT_MACO_IO_S1_8         MACO.SIPO108
			// wire CELL0.OUT_MACO_IO_S1_9         MACO.SIPO109
			// wire CELL0.OUT_MACO_IO_S1_10        MACO.SIPO110
			// wire CELL0.OUT_MACO_IO_S1_11        MACO.SIPO111
			// wire CELL0.OUT_MACO_IO_S1_12        MACO.SIPO112
			// wire CELL0.OUT_MACO_IO_S1_13        MACO.SIPO113
			// wire CELL0.OUT_MACO_IO_S1_14        MACO.SIPO114
			// wire CELL0.OUT_MACO_IO_S1_15        MACO.SIPO115
			// wire CELL0.OUT_MACO_IO_S1_16        MACO.SIPO116
			// wire CELL0.OUT_MACO_IO_S1_17        MACO.SIPO117
			// wire CELL0.OUT_MACO_IO_S1_18        MACO.SIPO118
			// wire CELL0.OUT_MACO_IO_S1_19        MACO.SIPO119
			// wire CELL0.OUT_MACO_IO_S1_20        MACO.SIPO120
			// wire CELL0.OUT_MACO_IO_S1_21        MACO.SIPO121
			// wire CELL0.OUT_MACO_IO_S1_22        MACO.SIPO122
			// wire CELL0.OUT_MACO_IO_S1_23        MACO.SIPO123
			// wire CELL0.OUT_MACO_IO_S1_24        MACO.SIPO124
			// wire CELL0.OUT_MACO_IO_S1_25        MACO.SIPO125
			// wire CELL0.OUT_MACO_IO_S1_26        MACO.SIPO126
			// wire CELL0.OUT_MACO_IO_S1_27        MACO.SIPO127
			// wire CELL0.OUT_MACO_IO_S1_28        MACO.SIPO128
			// wire CELL0.OUT_MACO_IO_S1_29        MACO.SIPO129
			// wire CELL0.OUT_MACO_IO_S1_30        MACO.SIPO130
			// wire CELL0.OUT_MACO_IO_S1_31        MACO.SIPO131
			// wire CELL0.OUT_MACO_IO_S2_0         MACO.SIPO200
			// wire CELL0.OUT_MACO_IO_S2_1         MACO.SIPO201
			// wire CELL0.OUT_MACO_IO_S2_2         MACO.SIPO202
			// wire CELL0.OUT_MACO_IO_S2_3         MACO.SIPO203
			// wire CELL0.OUT_MACO_IO_S2_4         MACO.SIPO204
			// wire CELL0.OUT_MACO_IO_S2_5         MACO.SIPO205
			// wire CELL0.OUT_MACO_IO_S2_6         MACO.SIPO206
			// wire CELL0.OUT_MACO_IO_S2_7         MACO.SIPO207
			// wire CELL0.OUT_MACO_IO_S2_8         MACO.SIPO208
			// wire CELL0.OUT_MACO_IO_S2_9         MACO.SIPO209
			// wire CELL0.OUT_MACO_IO_S2_10        MACO.SIPO210
			// wire CELL0.OUT_MACO_IO_S2_11        MACO.SIPO211
			// wire CELL0.OUT_MACO_IO_S2_12        MACO.SIPO212
			// wire CELL0.OUT_MACO_IO_S2_13        MACO.SIPO213
			// wire CELL0.OUT_MACO_IO_S2_14        MACO.SIPO214
			// wire CELL0.OUT_MACO_IO_S2_15        MACO.SIPO215
			// wire CELL0.OUT_MACO_IO_S2_16        MACO.SIPO216
			// wire CELL0.OUT_MACO_IO_S2_17        MACO.SIPO217
			// wire CELL0.OUT_MACO_IO_S2_18        MACO.SIPO218
			// wire CELL0.OUT_MACO_IO_S2_19        MACO.SIPO219
			// wire CELL0.OUT_MACO_IO_S2_20        MACO.SIPO220
			// wire CELL0.OUT_MACO_IO_S2_21        MACO.SIPO221
			// wire CELL0.OUT_MACO_IO_S2_22        MACO.SIPO222
			// wire CELL0.OUT_MACO_IO_S2_23        MACO.SIPO223
			// wire CELL0.OUT_MACO_IO_S2_24        MACO.SIPO224
			// wire CELL0.OUT_MACO_IO_S2_25        MACO.SIPO225
			// wire CELL0.OUT_MACO_IO_S2_26        MACO.SIPO226
			// wire CELL0.OUT_MACO_IO_S2_27        MACO.SIPO227
			// wire CELL0.OUT_MACO_IO_S2_28        MACO.SIPO228
			// wire CELL0.OUT_MACO_IO_S2_29        MACO.SIPO229
			// wire CELL0.OUT_MACO_IO_S2_30        MACO.SIPO230
			// wire CELL0.OUT_MACO_IO_S2_31        MACO.SIPO231
			// wire CELL0.OUT_MACO_IO_S3_0         MACO.SIPO300
			// wire CELL0.OUT_MACO_IO_S3_1         MACO.SIPO301
			// wire CELL0.OUT_MACO_IO_S3_2         MACO.SIPO302
			// wire CELL0.OUT_MACO_IO_S3_3         MACO.SIPO303
			// wire CELL0.OUT_MACO_IO_S3_4         MACO.SIPO304
			// wire CELL0.OUT_MACO_IO_S3_5         MACO.SIPO305
			// wire CELL0.OUT_MACO_IO_S3_6         MACO.SIPO306
			// wire CELL0.OUT_MACO_IO_S3_7         MACO.SIPO307
			// wire CELL0.OUT_MACO_IO_S3_8         MACO.SIPO308
			// wire CELL0.OUT_MACO_IO_S3_9         MACO.SIPO309
			// wire CELL0.OUT_MACO_IO_S3_10        MACO.SIPO310
			// wire CELL0.OUT_MACO_IO_S3_11        MACO.SIPO311
			// wire CELL0.OUT_MACO_IO_S3_12        MACO.SIPO312
			// wire CELL0.OUT_MACO_IO_S3_13        MACO.SIPO313
			// wire CELL0.OUT_MACO_IO_S3_14        MACO.SIPO314
			// wire CELL0.OUT_MACO_IO_S3_15        MACO.SIPO315
			// wire CELL0.OUT_MACO_IO_S3_16        MACO.SIPO316
			// wire CELL0.OUT_MACO_IO_S3_17        MACO.SIPO317
			// wire CELL0.OUT_MACO_IO_S3_18        MACO.SIPO318
			// wire CELL0.OUT_MACO_IO_S3_19        MACO.SIPO319
			// wire CELL0.OUT_MACO_IO_S3_20        MACO.SIPO320
			// wire CELL0.OUT_MACO_IO_S3_21        MACO.SIPO321
			// wire CELL0.OUT_MACO_IO_S3_22        MACO.SIPO322
			// wire CELL0.OUT_MACO_IO_S3_23        MACO.SIPO323
			// wire CELL0.OUT_MACO_IO_S3_24        MACO.SIPO324
			// wire CELL0.OUT_MACO_IO_S3_25        MACO.SIPO325
			// wire CELL0.OUT_MACO_IO_S3_26        MACO.SIPO326
			// wire CELL0.OUT_MACO_IO_S3_27        MACO.SIPO327
			// wire CELL0.OUT_MACO_IO_S3_28        MACO.SIPO328
			// wire CELL0.OUT_MACO_IO_S3_29        MACO.SIPO329
			// wire CELL0.OUT_MACO_IO_S3_30        MACO.SIPO330
			// wire CELL0.OUT_MACO_IO_S3_31        MACO.SIPO331
			// wire CELL0.OUT_MACO_IO_S4_0         MACO.SIPO400
			// wire CELL0.OUT_MACO_IO_S4_1         MACO.SIPO401
			// wire CELL0.OUT_MACO_IO_S4_2         MACO.SIPO402
			// wire CELL0.OUT_MACO_IO_S4_3         MACO.SIPO403
			// wire CELL0.OUT_MACO_IO_S4_4         MACO.SIPO404
			// wire CELL0.OUT_MACO_IO_S4_5         MACO.SIPO405
			// wire CELL0.OUT_MACO_IO_S4_6         MACO.SIPO406
			// wire CELL0.OUT_MACO_IO_S4_7         MACO.SIPO407
			// wire CELL0.OUT_MACO_IO_S4_8         MACO.SIPO408
			// wire CELL0.OUT_MACO_IO_S4_9         MACO.SIPO409
			// wire CELL0.OUT_MACO_IO_S4_10        MACO.SIPO410
			// wire CELL0.OUT_MACO_IO_S4_11        MACO.SIPO411
			// wire CELL0.OUT_MACO_IO_S4_12        MACO.SIPO412
			// wire CELL0.OUT_MACO_IO_S4_13        MACO.SIPO413
			// wire CELL0.OUT_MACO_IO_S4_14        MACO.SIPO414
			// wire CELL0.OUT_MACO_IO_S4_15        MACO.SIPO415
			// wire CELL0.OUT_MACO_IO_S4_16        MACO.SIPO416
			// wire CELL0.OUT_MACO_IO_S4_17        MACO.SIPO417
			// wire CELL0.OUT_MACO_IO_S4_18        MACO.SIPO418
			// wire CELL0.OUT_MACO_IO_S4_19        MACO.SIPO419
			// wire CELL0.OUT_MACO_IO_S4_20        MACO.SIPO420
			// wire CELL0.OUT_MACO_IO_S4_21        MACO.SIPO421
			// wire CELL0.OUT_MACO_IO_S4_22        MACO.SIPO422
			// wire CELL0.OUT_MACO_IO_S4_23        MACO.SIPO423
			// wire CELL0.OUT_MACO_IO_S4_24        MACO.SIPO424
			// wire CELL0.OUT_MACO_IO_S4_25        MACO.SIPO425
			// wire CELL0.OUT_MACO_IO_S4_26        MACO.SIPO426
			// wire CELL0.OUT_MACO_IO_S4_27        MACO.SIPO427
			// wire CELL0.OUT_MACO_IO_S4_28        MACO.SIPO428
			// wire CELL0.OUT_MACO_IO_S4_29        MACO.SIPO429
			// wire CELL0.OUT_MACO_IO_S4_30        MACO.SIPO430
			// wire CELL0.OUT_MACO_IO_S4_31        MACO.SIPO431
			// wire CELL0.OUT_MACO_IO_S5_0         MACO.SIPO500
			// wire CELL0.OUT_MACO_IO_S5_1         MACO.SIPO501
			// wire CELL0.OUT_MACO_IO_S5_2         MACO.SIPO502
			// wire CELL0.OUT_MACO_IO_S5_3         MACO.SIPO503
			// wire CELL0.OUT_MACO_IO_S5_4         MACO.SIPO504
			// wire CELL0.OUT_MACO_IO_S5_5         MACO.SIPO505
			// wire CELL0.OUT_MACO_IO_S5_6         MACO.SIPO506
			// wire CELL0.OUT_MACO_IO_S5_7         MACO.SIPO507
			// wire CELL0.OUT_MACO_IO_S5_8         MACO.SIPO508
			// wire CELL0.OUT_MACO_IO_S5_9         MACO.SIPO509
			// wire CELL0.OUT_MACO_IO_S5_10        MACO.SIPO510
			// wire CELL0.OUT_MACO_IO_S5_11        MACO.SIPO511
			// wire CELL0.OUT_MACO_IO_S5_12        MACO.SIPO512
			// wire CELL0.OUT_MACO_IO_S5_13        MACO.SIPO513
			// wire CELL0.OUT_MACO_IO_S5_14        MACO.SIPO514
			// wire CELL0.OUT_MACO_IO_S5_15        MACO.SIPO515
			// wire CELL0.OUT_MACO_IO_S5_16        MACO.SIPO516
			// wire CELL0.OUT_MACO_IO_S5_17        MACO.SIPO517
			// wire CELL0.OUT_MACO_IO_S5_18        MACO.SIPO518
			// wire CELL0.OUT_MACO_IO_S5_19        MACO.SIPO519
			// wire CELL0.OUT_MACO_IO_S5_20        MACO.SIPO520
			// wire CELL0.OUT_MACO_IO_S5_21        MACO.SIPO521
			// wire CELL0.OUT_MACO_IO_S5_22        MACO.SIPO522
			// wire CELL0.OUT_MACO_IO_S5_23        MACO.SIPO523
			// wire CELL0.OUT_MACO_IO_S5_24        MACO.SIPO524
			// wire CELL0.OUT_MACO_IO_S5_25        MACO.SIPO525
			// wire CELL0.OUT_MACO_IO_S5_26        MACO.SIPO526
			// wire CELL0.OUT_MACO_IO_S5_27        MACO.SIPO527
			// wire CELL0.OUT_MACO_IO_S5_28        MACO.SIPO528
			// wire CELL0.OUT_MACO_IO_S5_29        MACO.SIPO529
			// wire CELL0.OUT_MACO_IO_S5_30        MACO.SIPO530
			// wire CELL0.OUT_MACO_IO_S5_31        MACO.SIPO531
			// wire CELL0.OUT_MACO_IO_S6_0         MACO.SIPO600
			// wire CELL0.OUT_MACO_IO_S6_1         MACO.SIPO601
			// wire CELL0.OUT_MACO_IO_S6_2         MACO.SIPO602
			// wire CELL0.OUT_MACO_IO_S6_3         MACO.SIPO603
			// wire CELL0.OUT_MACO_IO_S6_4         MACO.SIPO604
			// wire CELL0.OUT_MACO_IO_S6_5         MACO.SIPO605
			// wire CELL0.OUT_MACO_IO_S6_6         MACO.SIPO606
			// wire CELL0.OUT_MACO_IO_S6_7         MACO.SIPO607
			// wire CELL0.OUT_MACO_IO_S6_8         MACO.SIPO608
			// wire CELL0.OUT_MACO_IO_S6_9         MACO.SIPO609
			// wire CELL0.OUT_MACO_IO_S6_10        MACO.SIPO610
			// wire CELL0.OUT_MACO_IO_S6_11        MACO.SIPO611
			// wire CELL0.OUT_MACO_IO_S6_12        MACO.SIPO612
			// wire CELL0.OUT_MACO_IO_S6_13        MACO.SIPO613
			// wire CELL0.OUT_MACO_IO_S6_14        MACO.SIPO614
			// wire CELL0.OUT_MACO_IO_S6_15        MACO.SIPO615
			// wire CELL0.OUT_MACO_IO_S6_16        MACO.SIPO616
			// wire CELL0.OUT_MACO_IO_S6_17        MACO.SIPO617
			// wire CELL0.OUT_MACO_IO_S6_18        MACO.SIPO618
			// wire CELL0.OUT_MACO_IO_S6_19        MACO.SIPO619
			// wire CELL0.OUT_MACO_IO_S6_20        MACO.SIPO620
			// wire CELL0.OUT_MACO_IO_S6_21        MACO.SIPO621
			// wire CELL0.OUT_MACO_IO_S6_22        MACO.SIPO622
			// wire CELL0.OUT_MACO_IO_S6_23        MACO.SIPO623
			// wire CELL0.OUT_MACO_IO_S6_24        MACO.SIPO624
			// wire CELL0.OUT_MACO_IO_S6_25        MACO.SIPO625
			// wire CELL0.OUT_MACO_IO_S6_26        MACO.SIPO626
			// wire CELL0.OUT_MACO_IO_S6_27        MACO.SIPO627
			// wire CELL0.OUT_MACO_IO_S6_28        MACO.SIPO628
			// wire CELL0.OUT_MACO_IO_S6_29        MACO.SIPO629
			// wire CELL0.OUT_MACO_IO_S6_30        MACO.SIPO630
			// wire CELL0.OUT_MACO_IO_S6_31        MACO.SIPO631
			// wire CELL0.OUT_MACO_IO_S7_0         MACO.SIPO700
			// wire CELL0.OUT_MACO_IO_S7_1         MACO.SIPO701
			// wire CELL0.OUT_MACO_IO_S7_2         MACO.SIPO702
			// wire CELL0.OUT_MACO_IO_S7_3         MACO.SIPO703
			// wire CELL0.OUT_MACO_IO_S7_4         MACO.SIPO704
			// wire CELL0.OUT_MACO_IO_S7_5         MACO.SIPO705
			// wire CELL0.OUT_MACO_IO_S7_6         MACO.SIPO706
			// wire CELL0.OUT_MACO_IO_S7_7         MACO.SIPO707
			// wire CELL0.OUT_MACO_IO_S7_8         MACO.SIPO708
			// wire CELL0.OUT_MACO_IO_S7_9         MACO.SIPO709
			// wire CELL0.OUT_MACO_IO_S7_10        MACO.SIPO710
			// wire CELL0.OUT_MACO_IO_S7_11        MACO.SIPO711
			// wire CELL0.OUT_MACO_IO_S7_12        MACO.SIPO712
			// wire CELL0.OUT_MACO_IO_S7_13        MACO.SIPO713
			// wire CELL0.OUT_MACO_IO_S7_14        MACO.SIPO714
			// wire CELL0.OUT_MACO_IO_S7_15        MACO.SIPO715
			// wire CELL0.OUT_MACO_IO_S7_16        MACO.SIPO716
			// wire CELL0.OUT_MACO_IO_S7_17        MACO.SIPO717
			// wire CELL0.OUT_MACO_IO_S7_18        MACO.SIPO718
			// wire CELL0.OUT_MACO_IO_S7_19        MACO.SIPO719
			// wire CELL0.OUT_MACO_IO_S7_20        MACO.SIPO720
			// wire CELL0.OUT_MACO_IO_S7_21        MACO.SIPO721
			// wire CELL0.OUT_MACO_IO_S7_22        MACO.SIPO722
			// wire CELL0.OUT_MACO_IO_S7_23        MACO.SIPO723
			// wire CELL0.OUT_MACO_IO_S7_24        MACO.SIPO724
			// wire CELL0.OUT_MACO_IO_S7_25        MACO.SIPO725
			// wire CELL0.OUT_MACO_IO_S7_26        MACO.SIPO726
			// wire CELL0.OUT_MACO_IO_S7_27        MACO.SIPO727
			// wire CELL0.OUT_MACO_IO_S7_28        MACO.SIPO728
			// wire CELL0.OUT_MACO_IO_S7_29        MACO.SIPO729
			// wire CELL0.OUT_MACO_IO_S7_30        MACO.SIPO730
			// wire CELL0.OUT_MACO_IO_S7_31        MACO.SIPO731
			// wire CELL0.OUT_MACO_IO_N0_0         MACO.NIPO000
			// wire CELL0.OUT_MACO_IO_N0_1         MACO.NIPO001
			// wire CELL0.OUT_MACO_IO_N0_2         MACO.NIPO002
			// wire CELL0.OUT_MACO_IO_N0_3         MACO.NIPO003
			// wire CELL0.OUT_MACO_IO_N0_4         MACO.NIPO004
			// wire CELL0.OUT_MACO_IO_N0_5         MACO.NIPO005
			// wire CELL0.OUT_MACO_IO_N0_6         MACO.NIPO006
			// wire CELL0.OUT_MACO_IO_N0_7         MACO.NIPO007
			// wire CELL0.OUT_MACO_IO_N0_8         MACO.NIPO008
			// wire CELL0.OUT_MACO_IO_N0_9         MACO.NIPO009
			// wire CELL0.OUT_MACO_IO_N0_10        MACO.NIPO010
			// wire CELL0.OUT_MACO_IO_N0_11        MACO.NIPO011
			// wire CELL0.OUT_MACO_IO_N0_12        MACO.NIPO012
			// wire CELL0.OUT_MACO_IO_N0_13        MACO.NIPO013
			// wire CELL0.OUT_MACO_IO_N0_14        MACO.NIPO014
			// wire CELL0.OUT_MACO_IO_N0_15        MACO.NIPO015
			// wire CELL0.OUT_MACO_IO_N0_16        MACO.NIPO016
			// wire CELL0.OUT_MACO_IO_N0_17        MACO.NIPO017
			// wire CELL0.OUT_MACO_IO_N0_18        MACO.NIPO018
			// wire CELL0.OUT_MACO_IO_N0_19        MACO.NIPO019
			// wire CELL0.OUT_MACO_IO_N0_20        MACO.NIPO020
			// wire CELL0.OUT_MACO_IO_N0_21        MACO.NIPO021
			// wire CELL0.OUT_MACO_IO_N0_22        MACO.NIPO022
			// wire CELL0.OUT_MACO_IO_N0_23        MACO.NIPO023
			// wire CELL0.OUT_MACO_IO_N0_24        MACO.NIPO024
			// wire CELL0.OUT_MACO_IO_N0_25        MACO.NIPO025
			// wire CELL0.OUT_MACO_IO_N0_26        MACO.NIPO026
			// wire CELL0.OUT_MACO_IO_N0_27        MACO.NIPO027
			// wire CELL0.OUT_MACO_IO_N0_28        MACO.NIPO028
			// wire CELL0.OUT_MACO_IO_N0_29        MACO.NIPO029
			// wire CELL0.OUT_MACO_IO_N0_30        MACO.NIPO030
			// wire CELL0.OUT_MACO_IO_N0_31        MACO.NIPO031
			// wire CELL0.OUT_MACO_IO_N1_0         MACO.NIPO100
			// wire CELL0.OUT_MACO_IO_N1_1         MACO.NIPO101
			// wire CELL0.OUT_MACO_IO_N1_2         MACO.NIPO102
			// wire CELL0.OUT_MACO_IO_N1_3         MACO.NIPO103
			// wire CELL0.OUT_MACO_IO_N1_4         MACO.NIPO104
			// wire CELL0.OUT_MACO_IO_N1_5         MACO.NIPO105
			// wire CELL0.OUT_MACO_IO_N1_6         MACO.NIPO106
			// wire CELL0.OUT_MACO_IO_N1_7         MACO.NIPO107
			// wire CELL0.OUT_MACO_IO_N1_8         MACO.NIPO108
			// wire CELL0.OUT_MACO_IO_N1_9         MACO.NIPO109
			// wire CELL0.OUT_MACO_IO_N1_10        MACO.NIPO110
			// wire CELL0.OUT_MACO_IO_N1_11        MACO.NIPO111
			// wire CELL0.OUT_MACO_IO_N1_12        MACO.NIPO112
			// wire CELL0.OUT_MACO_IO_N1_13        MACO.NIPO113
			// wire CELL0.OUT_MACO_IO_N1_14        MACO.NIPO114
			// wire CELL0.OUT_MACO_IO_N1_15        MACO.NIPO115
			// wire CELL0.OUT_MACO_IO_N1_16        MACO.NIPO116
			// wire CELL0.OUT_MACO_IO_N1_17        MACO.NIPO117
			// wire CELL0.OUT_MACO_IO_N1_18        MACO.NIPO118
			// wire CELL0.OUT_MACO_IO_N1_19        MACO.NIPO119
			// wire CELL0.OUT_MACO_IO_N1_20        MACO.NIPO120
			// wire CELL0.OUT_MACO_IO_N1_21        MACO.NIPO121
			// wire CELL0.OUT_MACO_IO_N1_22        MACO.NIPO122
			// wire CELL0.OUT_MACO_IO_N1_23        MACO.NIPO123
			// wire CELL0.OUT_MACO_IO_N1_24        MACO.NIPO124
			// wire CELL0.OUT_MACO_IO_N1_25        MACO.NIPO125
			// wire CELL0.OUT_MACO_IO_N1_26        MACO.NIPO126
			// wire CELL0.OUT_MACO_IO_N1_27        MACO.NIPO127
			// wire CELL0.OUT_MACO_IO_N1_28        MACO.NIPO128
			// wire CELL0.OUT_MACO_IO_N1_29        MACO.NIPO129
			// wire CELL0.OUT_MACO_IO_N1_30        MACO.NIPO130
			// wire CELL0.OUT_MACO_IO_N1_31        MACO.NIPO131
			// wire CELL0.OUT_MACO_IO_N2_0         MACO.NIPO200
			// wire CELL0.OUT_MACO_IO_N2_1         MACO.NIPO201
			// wire CELL0.OUT_MACO_IO_N2_2         MACO.NIPO202
			// wire CELL0.OUT_MACO_IO_N2_3         MACO.NIPO203
			// wire CELL0.OUT_MACO_IO_N2_4         MACO.NIPO204
			// wire CELL0.OUT_MACO_IO_N2_5         MACO.NIPO205
			// wire CELL0.OUT_MACO_IO_N2_6         MACO.NIPO206
			// wire CELL0.OUT_MACO_IO_N2_7         MACO.NIPO207
			// wire CELL0.OUT_MACO_IO_N2_8         MACO.NIPO208
			// wire CELL0.OUT_MACO_IO_N2_9         MACO.NIPO209
			// wire CELL0.OUT_MACO_IO_N2_10        MACO.NIPO210
			// wire CELL0.OUT_MACO_IO_N2_11        MACO.NIPO211
			// wire CELL0.OUT_MACO_IO_N2_12        MACO.NIPO212
			// wire CELL0.OUT_MACO_IO_N2_13        MACO.NIPO213
			// wire CELL0.OUT_MACO_IO_N2_14        MACO.NIPO214
			// wire CELL0.OUT_MACO_IO_N2_15        MACO.NIPO215
			// wire CELL0.OUT_MACO_IO_N2_16        MACO.NIPO216
			// wire CELL0.OUT_MACO_IO_N2_17        MACO.NIPO217
			// wire CELL0.OUT_MACO_IO_N2_18        MACO.NIPO218
			// wire CELL0.OUT_MACO_IO_N2_19        MACO.NIPO219
			// wire CELL0.OUT_MACO_IO_N2_20        MACO.NIPO220
			// wire CELL0.OUT_MACO_IO_N2_21        MACO.NIPO221
			// wire CELL0.OUT_MACO_IO_N2_22        MACO.NIPO222
			// wire CELL0.OUT_MACO_IO_N2_23        MACO.NIPO223
			// wire CELL0.OUT_MACO_IO_N2_24        MACO.NIPO224
			// wire CELL0.OUT_MACO_IO_N2_25        MACO.NIPO225
			// wire CELL0.OUT_MACO_IO_N2_26        MACO.NIPO226
			// wire CELL0.OUT_MACO_IO_N2_27        MACO.NIPO227
			// wire CELL0.OUT_MACO_IO_N2_28        MACO.NIPO228
			// wire CELL0.OUT_MACO_IO_N2_29        MACO.NIPO229
			// wire CELL0.OUT_MACO_IO_N2_30        MACO.NIPO230
			// wire CELL0.OUT_MACO_IO_N2_31        MACO.NIPO231
			// wire CELL0.OUT_MACO_IO_N3_0         MACO.NIPO300
			// wire CELL0.OUT_MACO_IO_N3_1         MACO.NIPO301
			// wire CELL0.OUT_MACO_IO_N3_2         MACO.NIPO302
			// wire CELL0.OUT_MACO_IO_N3_3         MACO.NIPO303
			// wire CELL0.OUT_MACO_IO_N3_4         MACO.NIPO304
			// wire CELL0.OUT_MACO_IO_N3_5         MACO.NIPO305
			// wire CELL0.OUT_MACO_IO_N3_6         MACO.NIPO306
			// wire CELL0.OUT_MACO_IO_N3_7         MACO.NIPO307
			// wire CELL0.OUT_MACO_IO_N3_8         MACO.NIPO308
			// wire CELL0.OUT_MACO_IO_N3_9         MACO.NIPO309
			// wire CELL0.OUT_MACO_IO_N3_10        MACO.NIPO310
			// wire CELL0.OUT_MACO_IO_N3_11        MACO.NIPO311
			// wire CELL0.OUT_MACO_IO_N3_12        MACO.NIPO312
			// wire CELL0.OUT_MACO_IO_N3_13        MACO.NIPO313
			// wire CELL0.OUT_MACO_IO_N3_14        MACO.NIPO314
			// wire CELL0.OUT_MACO_IO_N3_15        MACO.NIPO315
			// wire CELL0.OUT_MACO_IO_N3_16        MACO.NIPO316
			// wire CELL0.OUT_MACO_IO_N3_17        MACO.NIPO317
			// wire CELL0.OUT_MACO_IO_N3_18        MACO.NIPO318
			// wire CELL0.OUT_MACO_IO_N3_19        MACO.NIPO319
			// wire CELL0.OUT_MACO_IO_N3_20        MACO.NIPO320
			// wire CELL0.OUT_MACO_IO_N3_21        MACO.NIPO321
			// wire CELL0.OUT_MACO_IO_N3_22        MACO.NIPO322
			// wire CELL0.OUT_MACO_IO_N3_23        MACO.NIPO323
			// wire CELL0.OUT_MACO_IO_N3_24        MACO.NIPO324
			// wire CELL0.OUT_MACO_IO_N3_25        MACO.NIPO325
			// wire CELL0.OUT_MACO_IO_N3_26        MACO.NIPO326
			// wire CELL0.OUT_MACO_IO_N3_27        MACO.NIPO327
			// wire CELL0.OUT_MACO_IO_N3_28        MACO.NIPO328
			// wire CELL0.OUT_MACO_IO_N3_29        MACO.NIPO329
			// wire CELL0.OUT_MACO_IO_N3_30        MACO.NIPO330
			// wire CELL0.OUT_MACO_IO_N3_31        MACO.NIPO331
			// wire CELL0.OUT_MACO_IO_N4_0         MACO.NIPO400
			// wire CELL0.OUT_MACO_IO_N4_1         MACO.NIPO401
			// wire CELL0.OUT_MACO_IO_N4_2         MACO.NIPO402
			// wire CELL0.OUT_MACO_IO_N4_3         MACO.NIPO403
			// wire CELL0.OUT_MACO_IO_N4_4         MACO.NIPO404
			// wire CELL0.OUT_MACO_IO_N4_5         MACO.NIPO405
			// wire CELL0.OUT_MACO_IO_N4_6         MACO.NIPO406
			// wire CELL0.OUT_MACO_IO_N4_7         MACO.NIPO407
			// wire CELL0.OUT_MACO_IO_N4_8         MACO.NIPO408
			// wire CELL0.OUT_MACO_IO_N4_9         MACO.NIPO409
			// wire CELL0.OUT_MACO_IO_N4_10        MACO.NIPO410
			// wire CELL0.OUT_MACO_IO_N4_11        MACO.NIPO411
			// wire CELL0.OUT_MACO_IO_N4_12        MACO.NIPO412
			// wire CELL0.OUT_MACO_IO_N4_13        MACO.NIPO413
			// wire CELL0.OUT_MACO_IO_N4_14        MACO.NIPO414
			// wire CELL0.OUT_MACO_IO_N4_15        MACO.NIPO415
			// wire CELL0.OUT_MACO_IO_N4_16        MACO.NIPO416
			// wire CELL0.OUT_MACO_IO_N4_17        MACO.NIPO417
			// wire CELL0.OUT_MACO_IO_N4_18        MACO.NIPO418
			// wire CELL0.OUT_MACO_IO_N4_19        MACO.NIPO419
			// wire CELL0.OUT_MACO_IO_N4_20        MACO.NIPO420
			// wire CELL0.OUT_MACO_IO_N4_21        MACO.NIPO421
			// wire CELL0.OUT_MACO_IO_N4_22        MACO.NIPO422
			// wire CELL0.OUT_MACO_IO_N4_23        MACO.NIPO423
			// wire CELL0.OUT_MACO_IO_N4_24        MACO.NIPO424
			// wire CELL0.OUT_MACO_IO_N4_25        MACO.NIPO425
			// wire CELL0.OUT_MACO_IO_N4_26        MACO.NIPO426
			// wire CELL0.OUT_MACO_IO_N4_27        MACO.NIPO427
			// wire CELL0.OUT_MACO_IO_N4_28        MACO.NIPO428
			// wire CELL0.OUT_MACO_IO_N4_29        MACO.NIPO429
			// wire CELL0.OUT_MACO_IO_N4_30        MACO.NIPO430
			// wire CELL0.OUT_MACO_IO_N4_31        MACO.NIPO431
			// wire CELL0.OUT_MACO_IO_N5_0         MACO.NIPO500
			// wire CELL0.OUT_MACO_IO_N5_1         MACO.NIPO501
			// wire CELL0.OUT_MACO_IO_N5_2         MACO.NIPO502
			// wire CELL0.OUT_MACO_IO_N5_3         MACO.NIPO503
			// wire CELL0.OUT_MACO_IO_N5_4         MACO.NIPO504
			// wire CELL0.OUT_MACO_IO_N5_5         MACO.NIPO505
			// wire CELL0.OUT_MACO_IO_N5_6         MACO.NIPO506
			// wire CELL0.OUT_MACO_IO_N5_7         MACO.NIPO507
			// wire CELL0.OUT_MACO_IO_N5_8         MACO.NIPO508
			// wire CELL0.OUT_MACO_IO_N5_9         MACO.NIPO509
			// wire CELL0.OUT_MACO_IO_N5_10        MACO.NIPO510
			// wire CELL0.OUT_MACO_IO_N5_11        MACO.NIPO511
			// wire CELL0.OUT_MACO_IO_N5_12        MACO.NIPO512
			// wire CELL0.OUT_MACO_IO_N5_13        MACO.NIPO513
			// wire CELL0.OUT_MACO_IO_N5_14        MACO.NIPO514
			// wire CELL0.OUT_MACO_IO_N5_15        MACO.NIPO515
			// wire CELL0.OUT_MACO_IO_N5_16        MACO.NIPO516
			// wire CELL0.OUT_MACO_IO_N5_17        MACO.NIPO517
			// wire CELL0.OUT_MACO_IO_N5_18        MACO.NIPO518
			// wire CELL0.OUT_MACO_IO_N5_19        MACO.NIPO519
			// wire CELL0.OUT_MACO_IO_N5_20        MACO.NIPO520
			// wire CELL0.OUT_MACO_IO_N5_21        MACO.NIPO521
			// wire CELL0.OUT_MACO_IO_N5_22        MACO.NIPO522
			// wire CELL0.OUT_MACO_IO_N5_23        MACO.NIPO523
			// wire CELL0.OUT_MACO_IO_N5_24        MACO.NIPO524
			// wire CELL0.OUT_MACO_IO_N5_25        MACO.NIPO525
			// wire CELL0.OUT_MACO_IO_N5_26        MACO.NIPO526
			// wire CELL0.OUT_MACO_IO_N5_27        MACO.NIPO527
			// wire CELL0.OUT_MACO_IO_N5_28        MACO.NIPO528
			// wire CELL0.OUT_MACO_IO_N5_29        MACO.NIPO529
			// wire CELL0.OUT_MACO_IO_N5_30        MACO.NIPO530
			// wire CELL0.OUT_MACO_IO_N5_31        MACO.NIPO531
			// wire CELL0.OUT_MACO_IO_N6_0         MACO.NIPO600
			// wire CELL0.OUT_MACO_IO_N6_1         MACO.NIPO601
			// wire CELL0.OUT_MACO_IO_N6_2         MACO.NIPO602
			// wire CELL0.OUT_MACO_IO_N6_3         MACO.NIPO603
			// wire CELL0.OUT_MACO_IO_N6_4         MACO.NIPO604
			// wire CELL0.OUT_MACO_IO_N6_5         MACO.NIPO605
			// wire CELL0.OUT_MACO_IO_N6_6         MACO.NIPO606
			// wire CELL0.OUT_MACO_IO_N6_7         MACO.NIPO607
			// wire CELL0.OUT_MACO_IO_N6_8         MACO.NIPO608
			// wire CELL0.OUT_MACO_IO_N6_9         MACO.NIPO609
			// wire CELL0.OUT_MACO_IO_N6_10        MACO.NIPO610
			// wire CELL0.OUT_MACO_IO_N6_11        MACO.NIPO611
			// wire CELL0.OUT_MACO_IO_N6_12        MACO.NIPO612
			// wire CELL0.OUT_MACO_IO_N6_13        MACO.NIPO613
			// wire CELL0.OUT_MACO_IO_N6_14        MACO.NIPO614
			// wire CELL0.OUT_MACO_IO_N6_15        MACO.NIPO615
			// wire CELL0.OUT_MACO_IO_N6_16        MACO.NIPO616
			// wire CELL0.OUT_MACO_IO_N6_17        MACO.NIPO617
			// wire CELL0.OUT_MACO_IO_N6_18        MACO.NIPO618
			// wire CELL0.OUT_MACO_IO_N6_19        MACO.NIPO619
			// wire CELL0.OUT_MACO_IO_N6_20        MACO.NIPO620
			// wire CELL0.OUT_MACO_IO_N6_21        MACO.NIPO621
			// wire CELL0.OUT_MACO_IO_N6_22        MACO.NIPO622
			// wire CELL0.OUT_MACO_IO_N6_23        MACO.NIPO623
			// wire CELL0.OUT_MACO_IO_N6_24        MACO.NIPO624
			// wire CELL0.OUT_MACO_IO_N6_25        MACO.NIPO625
			// wire CELL0.OUT_MACO_IO_N6_26        MACO.NIPO626
			// wire CELL0.OUT_MACO_IO_N6_27        MACO.NIPO627
			// wire CELL0.OUT_MACO_IO_N6_28        MACO.NIPO628
			// wire CELL0.OUT_MACO_IO_N6_29        MACO.NIPO629
			// wire CELL0.OUT_MACO_IO_N6_30        MACO.NIPO630
			// wire CELL0.OUT_MACO_IO_N6_31        MACO.NIPO631
			// wire CELL0.OUT_MACO_IO_N7_0         MACO.NIPO700
			// wire CELL0.OUT_MACO_IO_N7_1         MACO.NIPO701
			// wire CELL0.OUT_MACO_IO_N7_2         MACO.NIPO702
			// wire CELL0.OUT_MACO_IO_N7_3         MACO.NIPO703
			// wire CELL0.OUT_MACO_IO_N7_4         MACO.NIPO704
			// wire CELL0.OUT_MACO_IO_N7_5         MACO.NIPO705
			// wire CELL0.OUT_MACO_IO_N7_6         MACO.NIPO706
			// wire CELL0.OUT_MACO_IO_N7_7         MACO.NIPO707
			// wire CELL0.OUT_MACO_IO_N7_8         MACO.NIPO708
			// wire CELL0.OUT_MACO_IO_N7_9         MACO.NIPO709
			// wire CELL0.OUT_MACO_IO_N7_10        MACO.NIPO710
			// wire CELL0.OUT_MACO_IO_N7_11        MACO.NIPO711
			// wire CELL0.OUT_MACO_IO_N7_12        MACO.NIPO712
			// wire CELL0.OUT_MACO_IO_N7_13        MACO.NIPO713
			// wire CELL0.OUT_MACO_IO_N7_14        MACO.NIPO714
			// wire CELL0.OUT_MACO_IO_N7_15        MACO.NIPO715
			// wire CELL0.OUT_MACO_IO_N7_16        MACO.NIPO716
			// wire CELL0.OUT_MACO_IO_N7_17        MACO.NIPO717
			// wire CELL0.OUT_MACO_IO_N7_18        MACO.NIPO718
			// wire CELL0.OUT_MACO_IO_N7_19        MACO.NIPO719
			// wire CELL0.OUT_MACO_IO_N7_20        MACO.NIPO720
			// wire CELL0.OUT_MACO_IO_N7_21        MACO.NIPO721
			// wire CELL0.OUT_MACO_IO_N7_22        MACO.NIPO722
			// wire CELL0.OUT_MACO_IO_N7_23        MACO.NIPO723
			// wire CELL0.OUT_MACO_IO_N7_24        MACO.NIPO724
			// wire CELL0.OUT_MACO_IO_N7_25        MACO.NIPO725
			// wire CELL0.OUT_MACO_IO_N7_26        MACO.NIPO726
			// wire CELL0.OUT_MACO_IO_N7_27        MACO.NIPO727
			// wire CELL0.OUT_MACO_IO_N7_28        MACO.NIPO728
			// wire CELL0.OUT_MACO_IO_N7_29        MACO.NIPO729
			// wire CELL0.OUT_MACO_IO_N7_30        MACO.NIPO730
			// wire CELL0.OUT_MACO_IO_N7_31        MACO.NIPO731
			// wire CELL1.IMUX_A0                  MACO.CIBIN_1_0
			// wire CELL1.IMUX_A1                  MACO.CIBIN_1_1
			// wire CELL1.IMUX_A2                  MACO.CIBIN_1_2
			// wire CELL1.IMUX_A3                  MACO.CIBIN_1_3
			// wire CELL1.IMUX_A4                  MACO.CIBIN_1_4
			// wire CELL1.IMUX_A5                  MACO.CIBIN_1_5
			// wire CELL1.IMUX_A6                  MACO.CIBIN_1_6
			// wire CELL1.IMUX_A7                  MACO.CIBIN_1_7
			// wire CELL1.IMUX_B0                  MACO.CIBIN_1_8
			// wire CELL1.IMUX_B1                  MACO.CIBIN_1_9
			// wire CELL1.IMUX_B2                  MACO.CIBIN_1_10
			// wire CELL1.IMUX_B3                  MACO.CIBIN_1_11
			// wire CELL1.IMUX_B4                  MACO.CIBIN_1_12
			// wire CELL1.IMUX_B5                  MACO.CIBIN_1_13
			// wire CELL1.IMUX_B6                  MACO.CIBIN_1_14
			// wire CELL1.IMUX_B7                  MACO.CIBIN_1_15
			// wire CELL1.IMUX_C0                  MACO.CIBIN_1_16
			// wire CELL1.IMUX_C1                  MACO.CIBIN_1_17
			// wire CELL1.IMUX_C2                  MACO.CIBIN_1_18
			// wire CELL1.IMUX_C3                  MACO.CIBIN_1_19
			// wire CELL1.IMUX_C4                  MACO.CIBIN_1_20
			// wire CELL1.IMUX_C5                  MACO.CIBIN_1_21
			// wire CELL1.IMUX_C6                  MACO.CIBIN_1_22
			// wire CELL1.IMUX_C7                  MACO.CIBIN_1_23
			// wire CELL1.IMUX_D0                  MACO.CIBIN_1_24
			// wire CELL1.IMUX_D1                  MACO.CIBIN_1_25
			// wire CELL1.IMUX_D2                  MACO.CIBIN_1_26
			// wire CELL1.IMUX_D3                  MACO.CIBIN_1_27
			// wire CELL1.IMUX_D4                  MACO.CIBIN_1_28
			// wire CELL1.IMUX_D5                  MACO.CIBIN_1_29
			// wire CELL1.IMUX_D6                  MACO.CIBIN_1_30
			// wire CELL1.IMUX_D7                  MACO.CIBIN_1_31
			// wire CELL1.IMUX_CLK0                MACO.CLK_1_0
			// wire CELL1.IMUX_CLK1                MACO.CLK_1_1
			// wire CELL1.IMUX_CLK2                MACO.CLK_1_2
			// wire CELL1.IMUX_CLK3                MACO.CLK_1_3
			// wire CELL1.IMUX_LSR0                MACO.LSR_1_0
			// wire CELL1.IMUX_LSR1                MACO.LSR_1_1
			// wire CELL1.IMUX_LSR2                MACO.LSR_1_2
			// wire CELL1.IMUX_LSR3                MACO.LSR_1_3
			// wire CELL1.IMUX_CE0                 MACO.CE_1_0
			// wire CELL1.IMUX_CE1                 MACO.CE_1_1
			// wire CELL1.IMUX_CE2                 MACO.CE_1_2
			// wire CELL1.IMUX_CE3                 MACO.CE_1_3
			// wire CELL1.OUT_F0                   MACO.CIBOUT_1_8
			// wire CELL1.OUT_F1                   MACO.CIBOUT_1_9
			// wire CELL1.OUT_F2                   MACO.CIBOUT_1_10
			// wire CELL1.OUT_F3                   MACO.CIBOUT_1_11
			// wire CELL1.OUT_F4                   MACO.CIBOUT_1_12
			// wire CELL1.OUT_F5                   MACO.CIBOUT_1_13
			// wire CELL1.OUT_F6                   MACO.CIBOUT_1_14
			// wire CELL1.OUT_F7                   MACO.CIBOUT_1_15
			// wire CELL1.OUT_Q0                   MACO.CIBOUT_1_16
			// wire CELL1.OUT_Q1                   MACO.CIBOUT_1_17
			// wire CELL1.OUT_Q2                   MACO.CIBOUT_1_18
			// wire CELL1.OUT_Q3                   MACO.CIBOUT_1_19
			// wire CELL1.OUT_Q4                   MACO.CIBOUT_1_20
			// wire CELL1.OUT_Q5                   MACO.CIBOUT_1_21
			// wire CELL1.OUT_Q6                   MACO.CIBOUT_1_22
			// wire CELL1.OUT_Q7                   MACO.CIBOUT_1_23
			// wire CELL1.OUT_OFX0                 MACO.CIBOUT_1_0
			// wire CELL1.OUT_OFX1                 MACO.CIBOUT_1_1
			// wire CELL1.OUT_OFX2                 MACO.CIBOUT_1_2
			// wire CELL1.OUT_OFX3                 MACO.CIBOUT_1_3
			// wire CELL1.OUT_OFX4                 MACO.CIBOUT_1_4
			// wire CELL1.OUT_OFX5                 MACO.CIBOUT_1_5
			// wire CELL1.OUT_OFX6                 MACO.CIBOUT_1_6
			// wire CELL1.OUT_OFX7                 MACO.CIBOUT_1_7
			// wire CELL2.IMUX_A0                  MACO.CIBIN_2_0
			// wire CELL2.IMUX_A1                  MACO.CIBIN_2_1
			// wire CELL2.IMUX_A2                  MACO.CIBIN_2_2
			// wire CELL2.IMUX_A3                  MACO.CIBIN_2_3
			// wire CELL2.IMUX_A4                  MACO.CIBIN_2_4
			// wire CELL2.IMUX_A5                  MACO.CIBIN_2_5
			// wire CELL2.IMUX_A6                  MACO.CIBIN_2_6
			// wire CELL2.IMUX_A7                  MACO.CIBIN_2_7
			// wire CELL2.IMUX_B0                  MACO.CIBIN_2_8
			// wire CELL2.IMUX_B1                  MACO.CIBIN_2_9
			// wire CELL2.IMUX_B2                  MACO.CIBIN_2_10
			// wire CELL2.IMUX_B3                  MACO.CIBIN_2_11
			// wire CELL2.IMUX_B4                  MACO.CIBIN_2_12
			// wire CELL2.IMUX_B5                  MACO.CIBIN_2_13
			// wire CELL2.IMUX_B6                  MACO.CIBIN_2_14
			// wire CELL2.IMUX_B7                  MACO.CIBIN_2_15
			// wire CELL2.IMUX_C0                  MACO.CIBIN_2_16
			// wire CELL2.IMUX_C1                  MACO.CIBIN_2_17
			// wire CELL2.IMUX_C2                  MACO.CIBIN_2_18
			// wire CELL2.IMUX_C3                  MACO.CIBIN_2_19
			// wire CELL2.IMUX_C4                  MACO.CIBIN_2_20
			// wire CELL2.IMUX_C5                  MACO.CIBIN_2_21
			// wire CELL2.IMUX_C6                  MACO.CIBIN_2_22
			// wire CELL2.IMUX_C7                  MACO.CIBIN_2_23
			// wire CELL2.IMUX_D0                  MACO.CIBIN_2_24
			// wire CELL2.IMUX_D1                  MACO.CIBIN_2_25
			// wire CELL2.IMUX_D2                  MACO.CIBIN_2_26
			// wire CELL2.IMUX_D3                  MACO.CIBIN_2_27
			// wire CELL2.IMUX_D4                  MACO.CIBIN_2_28
			// wire CELL2.IMUX_D5                  MACO.CIBIN_2_29
			// wire CELL2.IMUX_D6                  MACO.CIBIN_2_30
			// wire CELL2.IMUX_D7                  MACO.CIBIN_2_31
			// wire CELL2.IMUX_CLK0                MACO.CLK_2_0
			// wire CELL2.IMUX_CLK1                MACO.CLK_2_1
			// wire CELL2.IMUX_CLK2                MACO.CLK_2_2
			// wire CELL2.IMUX_CLK3                MACO.CLK_2_3
			// wire CELL2.IMUX_LSR0                MACO.LSR_2_0
			// wire CELL2.IMUX_LSR1                MACO.LSR_2_1
			// wire CELL2.IMUX_LSR2                MACO.LSR_2_2
			// wire CELL2.IMUX_LSR3                MACO.LSR_2_3
			// wire CELL2.IMUX_CE0                 MACO.CE_2_0
			// wire CELL2.IMUX_CE1                 MACO.CE_2_1
			// wire CELL2.IMUX_CE2                 MACO.CE_2_2
			// wire CELL2.IMUX_CE3                 MACO.CE_2_3
			// wire CELL2.OUT_F0                   MACO.CIBOUT_2_8
			// wire CELL2.OUT_F1                   MACO.CIBOUT_2_9
			// wire CELL2.OUT_F2                   MACO.CIBOUT_2_10
			// wire CELL2.OUT_F3                   MACO.CIBOUT_2_11
			// wire CELL2.OUT_F4                   MACO.CIBOUT_2_12
			// wire CELL2.OUT_F5                   MACO.CIBOUT_2_13
			// wire CELL2.OUT_F6                   MACO.CIBOUT_2_14
			// wire CELL2.OUT_F7                   MACO.CIBOUT_2_15
			// wire CELL2.OUT_Q0                   MACO.CIBOUT_2_16
			// wire CELL2.OUT_Q1                   MACO.CIBOUT_2_17
			// wire CELL2.OUT_Q2                   MACO.CIBOUT_2_18
			// wire CELL2.OUT_Q3                   MACO.CIBOUT_2_19
			// wire CELL2.OUT_Q4                   MACO.CIBOUT_2_20
			// wire CELL2.OUT_Q5                   MACO.CIBOUT_2_21
			// wire CELL2.OUT_Q6                   MACO.CIBOUT_2_22
			// wire CELL2.OUT_Q7                   MACO.CIBOUT_2_23
			// wire CELL2.OUT_OFX0                 MACO.CIBOUT_2_0
			// wire CELL2.OUT_OFX1                 MACO.CIBOUT_2_1
			// wire CELL2.OUT_OFX2                 MACO.CIBOUT_2_2
			// wire CELL2.OUT_OFX3                 MACO.CIBOUT_2_3
			// wire CELL2.OUT_OFX4                 MACO.CIBOUT_2_4
			// wire CELL2.OUT_OFX5                 MACO.CIBOUT_2_5
			// wire CELL2.OUT_OFX6                 MACO.CIBOUT_2_6
			// wire CELL2.OUT_OFX7                 MACO.CIBOUT_2_7
			// wire CELL4.IO_W0_0                  MACO.NIPI000
			// wire CELL4.IO_W0_1                  MACO.NIPI100
			// wire CELL4.IO_W0_2                  MACO.NIPI200
			// wire CELL4.IO_W0_3                  MACO.NIPI300
			// wire CELL4.IO_W0_4                  MACO.NIPI400
			// wire CELL4.IO_W0_5                  MACO.NIPI500
			// wire CELL4.IO_W0_6                  MACO.NIPI600
			// wire CELL4.IO_W0_7                  MACO.NIPI700
			// wire CELL4.IO_W1_0                  MACO.NIPI001
			// wire CELL4.IO_W1_1                  MACO.NIPI101
			// wire CELL4.IO_W1_2                  MACO.NIPI201
			// wire CELL4.IO_W1_3                  MACO.NIPI301
			// wire CELL4.IO_W1_4                  MACO.NIPI401
			// wire CELL4.IO_W1_5                  MACO.NIPI501
			// wire CELL4.IO_W1_6                  MACO.NIPI601
			// wire CELL4.IO_W1_7                  MACO.NIPI701
			// wire CELL4.IO_W2_0                  MACO.NIPI002
			// wire CELL4.IO_W2_1                  MACO.NIPI102
			// wire CELL4.IO_W2_2                  MACO.NIPI202
			// wire CELL4.IO_W2_3                  MACO.NIPI302
			// wire CELL4.IO_W2_4                  MACO.NIPI402
			// wire CELL4.IO_W2_5                  MACO.NIPI502
			// wire CELL4.IO_W2_6                  MACO.NIPI602
			// wire CELL4.IO_W2_7                  MACO.NIPI702
			// wire CELL4.IO_W3_0                  MACO.NIPI003
			// wire CELL4.IO_W3_1                  MACO.NIPI103
			// wire CELL4.IO_W3_2                  MACO.NIPI203
			// wire CELL4.IO_W3_3                  MACO.NIPI303
			// wire CELL4.IO_W3_4                  MACO.NIPI403
			// wire CELL4.IO_W3_5                  MACO.NIPI503
			// wire CELL4.IO_W3_6                  MACO.NIPI603
			// wire CELL4.IO_W3_7                  MACO.NIPI703
			// wire CELL4.IO_W4_0                  MACO.NIPI004
			// wire CELL4.IO_W4_1                  MACO.NIPI104
			// wire CELL4.IO_W4_2                  MACO.NIPI204
			// wire CELL4.IO_W4_3                  MACO.NIPI304
			// wire CELL4.IO_W4_4                  MACO.NIPI404
			// wire CELL4.IO_W4_5                  MACO.NIPI504
			// wire CELL4.IO_W4_6                  MACO.NIPI604
			// wire CELL4.IO_W4_7                  MACO.NIPI704
			// wire CELL4.IO_W5_0                  MACO.NIPI005
			// wire CELL4.IO_W5_1                  MACO.NIPI105
			// wire CELL4.IO_W5_2                  MACO.NIPI205
			// wire CELL4.IO_W5_3                  MACO.NIPI305
			// wire CELL4.IO_W5_4                  MACO.NIPI405
			// wire CELL4.IO_W5_5                  MACO.NIPI505
			// wire CELL4.IO_W5_6                  MACO.NIPI605
			// wire CELL4.IO_W5_7                  MACO.NIPI705
			// wire CELL4.IO_W6_0                  MACO.NIPI006
			// wire CELL4.IO_W6_1                  MACO.NIPI106
			// wire CELL4.IO_W6_2                  MACO.NIPI206
			// wire CELL4.IO_W6_3                  MACO.NIPI306
			// wire CELL4.IO_W6_4                  MACO.NIPI406
			// wire CELL4.IO_W6_5                  MACO.NIPI506
			// wire CELL4.IO_W6_6                  MACO.NIPI606
			// wire CELL4.IO_W6_7                  MACO.NIPI706
			// wire CELL4.IO_W7_0                  MACO.NIPI007
			// wire CELL4.IO_W7_1                  MACO.NIPI107
			// wire CELL4.IO_W7_2                  MACO.NIPI207
			// wire CELL4.IO_W7_3                  MACO.NIPI307
			// wire CELL4.IO_W7_4                  MACO.NIPI407
			// wire CELL4.IO_W7_5                  MACO.NIPI507
			// wire CELL4.IO_W7_6                  MACO.NIPI607
			// wire CELL4.IO_W7_7                  MACO.NIPI707
			// wire CELL4.IO_W8_0                  MACO.NIPI008
			// wire CELL4.IO_W8_1                  MACO.NIPI108
			// wire CELL4.IO_W8_2                  MACO.NIPI208
			// wire CELL4.IO_W8_3                  MACO.NIPI308
			// wire CELL4.IO_W8_4                  MACO.NIPI408
			// wire CELL4.IO_W8_5                  MACO.NIPI508
			// wire CELL4.IO_W8_6                  MACO.NIPI608
			// wire CELL4.IO_W8_7                  MACO.NIPI708
			// wire CELL4.IO_W9_0                  MACO.NIPI009
			// wire CELL4.IO_W9_1                  MACO.NIPI109
			// wire CELL4.IO_W9_2                  MACO.NIPI209
			// wire CELL4.IO_W9_3                  MACO.NIPI309
			// wire CELL4.IO_W9_4                  MACO.NIPI409
			// wire CELL4.IO_W9_5                  MACO.NIPI509
			// wire CELL4.IO_W9_6                  MACO.NIPI609
			// wire CELL4.IO_W9_7                  MACO.NIPI709
			// wire CELL4.IO_W10_0                 MACO.NIPI010
			// wire CELL4.IO_W10_1                 MACO.NIPI110
			// wire CELL4.IO_W10_2                 MACO.NIPI210
			// wire CELL4.IO_W10_3                 MACO.NIPI310
			// wire CELL4.IO_W10_4                 MACO.NIPI410
			// wire CELL4.IO_W10_5                 MACO.NIPI510
			// wire CELL4.IO_W10_6                 MACO.NIPI610
			// wire CELL4.IO_W10_7                 MACO.NIPI710
			// wire CELL4.IO_W11_0                 MACO.NIPI011
			// wire CELL4.IO_W11_1                 MACO.NIPI111
			// wire CELL4.IO_W11_2                 MACO.NIPI211
			// wire CELL4.IO_W11_3                 MACO.NIPI311
			// wire CELL4.IO_W11_4                 MACO.NIPI411
			// wire CELL4.IO_W11_5                 MACO.NIPI511
			// wire CELL4.IO_W11_6                 MACO.NIPI611
			// wire CELL4.IO_W11_7                 MACO.NIPI711
			// wire CELL4.IO_W12_0                 MACO.NIPI012
			// wire CELL4.IO_W12_1                 MACO.NIPI112
			// wire CELL4.IO_W12_2                 MACO.NIPI212
			// wire CELL4.IO_W12_3                 MACO.NIPI312
			// wire CELL4.IO_W12_4                 MACO.NIPI412
			// wire CELL4.IO_W12_5                 MACO.NIPI512
			// wire CELL4.IO_W12_6                 MACO.NIPI612
			// wire CELL4.IO_W12_7                 MACO.NIPI712
			// wire CELL4.IO_W13_0                 MACO.NIPI013
			// wire CELL4.IO_W13_1                 MACO.NIPI113
			// wire CELL4.IO_W13_2                 MACO.NIPI213
			// wire CELL4.IO_W13_3                 MACO.NIPI313
			// wire CELL4.IO_W13_4                 MACO.NIPI413
			// wire CELL4.IO_W13_5                 MACO.NIPI513
			// wire CELL4.IO_W13_6                 MACO.NIPI613
			// wire CELL4.IO_W13_7                 MACO.NIPI713
			// wire CELL4.IO_W14_0                 MACO.NIPI014
			// wire CELL4.IO_W14_1                 MACO.NIPI114
			// wire CELL4.IO_W14_2                 MACO.NIPI214
			// wire CELL4.IO_W14_3                 MACO.NIPI314
			// wire CELL4.IO_W14_4                 MACO.NIPI414
			// wire CELL4.IO_W14_5                 MACO.NIPI514
			// wire CELL4.IO_W14_6                 MACO.NIPI614
			// wire CELL4.IO_W14_7                 MACO.NIPI714
			// wire CELL4.IO_W15_0                 MACO.NIPI015
			// wire CELL4.IO_W15_1                 MACO.NIPI115
			// wire CELL4.IO_W15_2                 MACO.NIPI215
			// wire CELL4.IO_W15_3                 MACO.NIPI315
			// wire CELL4.IO_W15_4                 MACO.NIPI415
			// wire CELL4.IO_W15_5                 MACO.NIPI515
			// wire CELL4.IO_W15_6                 MACO.NIPI615
			// wire CELL4.IO_W15_7                 MACO.NIPI715
			// wire CELL4.IO_W16_0                 MACO.NIPI016
			// wire CELL4.IO_W16_1                 MACO.NIPI116
			// wire CELL4.IO_W16_2                 MACO.NIPI216
			// wire CELL4.IO_W16_3                 MACO.NIPI316
			// wire CELL4.IO_W16_4                 MACO.NIPI416
			// wire CELL4.IO_W16_5                 MACO.NIPI516
			// wire CELL4.IO_W16_6                 MACO.NIPI616
			// wire CELL4.IO_W16_7                 MACO.NIPI716
			// wire CELL4.IO_W17_0                 MACO.NIPI017
			// wire CELL4.IO_W17_1                 MACO.NIPI117
			// wire CELL4.IO_W17_2                 MACO.NIPI217
			// wire CELL4.IO_W17_3                 MACO.NIPI317
			// wire CELL4.IO_W17_4                 MACO.NIPI417
			// wire CELL4.IO_W17_5                 MACO.NIPI517
			// wire CELL4.IO_W17_6                 MACO.NIPI617
			// wire CELL4.IO_W17_7                 MACO.NIPI717
			// wire CELL4.IO_W18_0                 MACO.NIPI018
			// wire CELL4.IO_W18_1                 MACO.NIPI118
			// wire CELL4.IO_W18_2                 MACO.NIPI218
			// wire CELL4.IO_W18_3                 MACO.NIPI318
			// wire CELL4.IO_W18_4                 MACO.NIPI418
			// wire CELL4.IO_W18_5                 MACO.NIPI518
			// wire CELL4.IO_W18_6                 MACO.NIPI618
			// wire CELL4.IO_W18_7                 MACO.NIPI718
			// wire CELL4.IO_W19_0                 MACO.NIPI019
			// wire CELL4.IO_W19_1                 MACO.NIPI119
			// wire CELL4.IO_W19_2                 MACO.NIPI219
			// wire CELL4.IO_W19_3                 MACO.NIPI319
			// wire CELL4.IO_W19_4                 MACO.NIPI419
			// wire CELL4.IO_W19_5                 MACO.NIPI519
			// wire CELL4.IO_W19_6                 MACO.NIPI619
			// wire CELL4.IO_W19_7                 MACO.NIPI719
			// wire CELL4.IO_W20_0                 MACO.NIPI020
			// wire CELL4.IO_W20_1                 MACO.NIPI120
			// wire CELL4.IO_W20_2                 MACO.NIPI220
			// wire CELL4.IO_W20_3                 MACO.NIPI320
			// wire CELL4.IO_W20_4                 MACO.NIPI420
			// wire CELL4.IO_W20_5                 MACO.NIPI520
			// wire CELL4.IO_W20_6                 MACO.NIPI620
			// wire CELL4.IO_W20_7                 MACO.NIPI720
			// wire CELL4.IO_W21_0                 MACO.NIPI021
			// wire CELL4.IO_W21_1                 MACO.NIPI121
			// wire CELL4.IO_W21_2                 MACO.NIPI221
			// wire CELL4.IO_W21_3                 MACO.NIPI321
			// wire CELL4.IO_W21_4                 MACO.NIPI421
			// wire CELL4.IO_W21_5                 MACO.NIPI521
			// wire CELL4.IO_W21_6                 MACO.NIPI621
			// wire CELL4.IO_W21_7                 MACO.NIPI721
			// wire CELL4.IO_W22_0                 MACO.NIPI022
			// wire CELL4.IO_W22_1                 MACO.NIPI122
			// wire CELL4.IO_W22_2                 MACO.NIPI222
			// wire CELL4.IO_W22_3                 MACO.NIPI322
			// wire CELL4.IO_W22_4                 MACO.NIPI422
			// wire CELL4.IO_W22_5                 MACO.NIPI522
			// wire CELL4.IO_W22_6                 MACO.NIPI622
			// wire CELL4.IO_W22_7                 MACO.NIPI722
			// wire CELL4.IO_W23_0                 MACO.NIPI023
			// wire CELL4.IO_W23_1                 MACO.NIPI123
			// wire CELL4.IO_W23_2                 MACO.NIPI223
			// wire CELL4.IO_W23_3                 MACO.NIPI323
			// wire CELL4.IO_W23_4                 MACO.NIPI423
			// wire CELL4.IO_W23_5                 MACO.NIPI523
			// wire CELL4.IO_W23_6                 MACO.NIPI623
			// wire CELL4.IO_W23_7                 MACO.NIPI723
			// wire CELL4.IO_W24_0                 MACO.NIPI024
			// wire CELL4.IO_W24_1                 MACO.NIPI124
			// wire CELL4.IO_W24_2                 MACO.NIPI224
			// wire CELL4.IO_W24_3                 MACO.NIPI324
			// wire CELL4.IO_W24_4                 MACO.NIPI424
			// wire CELL4.IO_W24_5                 MACO.NIPI524
			// wire CELL4.IO_W24_6                 MACO.NIPI624
			// wire CELL4.IO_W24_7                 MACO.NIPI724
			// wire CELL4.IO_W25_0                 MACO.NIPI025
			// wire CELL4.IO_W25_1                 MACO.NIPI125
			// wire CELL4.IO_W25_2                 MACO.NIPI225
			// wire CELL4.IO_W25_3                 MACO.NIPI325
			// wire CELL4.IO_W25_4                 MACO.NIPI425
			// wire CELL4.IO_W25_5                 MACO.NIPI525
			// wire CELL4.IO_W25_6                 MACO.NIPI625
			// wire CELL4.IO_W25_7                 MACO.NIPI725
			// wire CELL4.IO_W26_0                 MACO.NIPI026
			// wire CELL4.IO_W26_1                 MACO.NIPI126
			// wire CELL4.IO_W26_2                 MACO.NIPI226
			// wire CELL4.IO_W26_3                 MACO.NIPI326
			// wire CELL4.IO_W26_4                 MACO.NIPI426
			// wire CELL4.IO_W26_5                 MACO.NIPI526
			// wire CELL4.IO_W26_6                 MACO.NIPI626
			// wire CELL4.IO_W26_7                 MACO.NIPI726
			// wire CELL4.IO_W27_0                 MACO.NIPI027
			// wire CELL4.IO_W27_1                 MACO.NIPI127
			// wire CELL4.IO_W27_2                 MACO.NIPI227
			// wire CELL4.IO_W27_3                 MACO.NIPI327
			// wire CELL4.IO_W27_4                 MACO.NIPI427
			// wire CELL4.IO_W27_5                 MACO.NIPI527
			// wire CELL4.IO_W27_6                 MACO.NIPI627
			// wire CELL4.IO_W27_7                 MACO.NIPI727
			// wire CELL4.IO_W28_0                 MACO.NIPI028
			// wire CELL4.IO_W28_1                 MACO.NIPI128
			// wire CELL4.IO_W28_2                 MACO.NIPI228
			// wire CELL4.IO_W28_3                 MACO.NIPI328
			// wire CELL4.IO_W28_4                 MACO.NIPI428
			// wire CELL4.IO_W28_5                 MACO.NIPI528
			// wire CELL4.IO_W28_6                 MACO.NIPI628
			// wire CELL4.IO_W28_7                 MACO.NIPI728
			// wire CELL4.IO_W29_0                 MACO.NIPI029
			// wire CELL4.IO_W29_1                 MACO.NIPI129
			// wire CELL4.IO_W29_2                 MACO.NIPI229
			// wire CELL4.IO_W29_3                 MACO.NIPI329
			// wire CELL4.IO_W29_4                 MACO.NIPI429
			// wire CELL4.IO_W29_5                 MACO.NIPI529
			// wire CELL4.IO_W29_6                 MACO.NIPI629
			// wire CELL4.IO_W29_7                 MACO.NIPI729
			// wire CELL4.IO_W30_0                 MACO.NIPI030
			// wire CELL4.IO_W30_1                 MACO.NIPI130
			// wire CELL4.IO_W30_2                 MACO.NIPI230
			// wire CELL4.IO_W30_3                 MACO.NIPI330
			// wire CELL4.IO_W30_4                 MACO.NIPI430
			// wire CELL4.IO_W30_5                 MACO.NIPI530
			// wire CELL4.IO_W30_6                 MACO.NIPI630
			// wire CELL4.IO_W30_7                 MACO.NIPI730
			// wire CELL4.IO_W31_0                 MACO.NIPI031
			// wire CELL4.IO_W31_1                 MACO.NIPI131
			// wire CELL4.IO_W31_2                 MACO.NIPI231
			// wire CELL4.IO_W31_3                 MACO.NIPI331
			// wire CELL4.IO_W31_4                 MACO.NIPI431
			// wire CELL4.IO_W31_5                 MACO.NIPI531
			// wire CELL4.IO_W31_6                 MACO.NIPI631
			// wire CELL4.IO_W31_7                 MACO.NIPI731
			// wire CELL5.IO_E0_0                  MACO.SIPI000
			// wire CELL5.IO_E0_1                  MACO.SIPI100
			// wire CELL5.IO_E0_2                  MACO.SIPI200
			// wire CELL5.IO_E0_3                  MACO.SIPI300
			// wire CELL5.IO_E0_4                  MACO.SIPI400
			// wire CELL5.IO_E0_5                  MACO.SIPI500
			// wire CELL5.IO_E0_6                  MACO.SIPI600
			// wire CELL5.IO_E0_7                  MACO.SIPI700
			// wire CELL5.IO_E1_0                  MACO.SIPI001
			// wire CELL5.IO_E1_1                  MACO.SIPI101
			// wire CELL5.IO_E1_2                  MACO.SIPI201
			// wire CELL5.IO_E1_3                  MACO.SIPI301
			// wire CELL5.IO_E1_4                  MACO.SIPI401
			// wire CELL5.IO_E1_5                  MACO.SIPI501
			// wire CELL5.IO_E1_6                  MACO.SIPI601
			// wire CELL5.IO_E1_7                  MACO.SIPI701
			// wire CELL5.IO_E2_0                  MACO.SIPI002
			// wire CELL5.IO_E2_1                  MACO.SIPI102
			// wire CELL5.IO_E2_2                  MACO.SIPI202
			// wire CELL5.IO_E2_3                  MACO.SIPI302
			// wire CELL5.IO_E2_4                  MACO.SIPI402
			// wire CELL5.IO_E2_5                  MACO.SIPI502
			// wire CELL5.IO_E2_6                  MACO.SIPI602
			// wire CELL5.IO_E2_7                  MACO.SIPI702
			// wire CELL5.IO_E3_0                  MACO.SIPI003
			// wire CELL5.IO_E3_1                  MACO.SIPI103
			// wire CELL5.IO_E3_2                  MACO.SIPI203
			// wire CELL5.IO_E3_3                  MACO.SIPI303
			// wire CELL5.IO_E3_4                  MACO.SIPI403
			// wire CELL5.IO_E3_5                  MACO.SIPI503
			// wire CELL5.IO_E3_6                  MACO.SIPI603
			// wire CELL5.IO_E3_7                  MACO.SIPI703
			// wire CELL5.IO_E4_0                  MACO.SIPI004
			// wire CELL5.IO_E4_1                  MACO.SIPI104
			// wire CELL5.IO_E4_2                  MACO.SIPI204
			// wire CELL5.IO_E4_3                  MACO.SIPI304
			// wire CELL5.IO_E4_4                  MACO.SIPI404
			// wire CELL5.IO_E4_5                  MACO.SIPI504
			// wire CELL5.IO_E4_6                  MACO.SIPI604
			// wire CELL5.IO_E4_7                  MACO.SIPI704
			// wire CELL5.IO_E5_0                  MACO.SIPI005
			// wire CELL5.IO_E5_1                  MACO.SIPI105
			// wire CELL5.IO_E5_2                  MACO.SIPI205
			// wire CELL5.IO_E5_3                  MACO.SIPI305
			// wire CELL5.IO_E5_4                  MACO.SIPI405
			// wire CELL5.IO_E5_5                  MACO.SIPI505
			// wire CELL5.IO_E5_6                  MACO.SIPI605
			// wire CELL5.IO_E5_7                  MACO.SIPI705
			// wire CELL5.IO_E6_0                  MACO.SIPI006
			// wire CELL5.IO_E6_1                  MACO.SIPI106
			// wire CELL5.IO_E6_2                  MACO.SIPI206
			// wire CELL5.IO_E6_3                  MACO.SIPI306
			// wire CELL5.IO_E6_4                  MACO.SIPI406
			// wire CELL5.IO_E6_5                  MACO.SIPI506
			// wire CELL5.IO_E6_6                  MACO.SIPI606
			// wire CELL5.IO_E6_7                  MACO.SIPI706
			// wire CELL5.IO_E7_0                  MACO.SIPI007
			// wire CELL5.IO_E7_1                  MACO.SIPI107
			// wire CELL5.IO_E7_2                  MACO.SIPI207
			// wire CELL5.IO_E7_3                  MACO.SIPI307
			// wire CELL5.IO_E7_4                  MACO.SIPI407
			// wire CELL5.IO_E7_5                  MACO.SIPI507
			// wire CELL5.IO_E7_6                  MACO.SIPI607
			// wire CELL5.IO_E7_7                  MACO.SIPI707
			// wire CELL5.IO_E8_0                  MACO.SIPI008
			// wire CELL5.IO_E8_1                  MACO.SIPI108
			// wire CELL5.IO_E8_2                  MACO.SIPI208
			// wire CELL5.IO_E8_3                  MACO.SIPI308
			// wire CELL5.IO_E8_4                  MACO.SIPI408
			// wire CELL5.IO_E8_5                  MACO.SIPI508
			// wire CELL5.IO_E8_6                  MACO.SIPI608
			// wire CELL5.IO_E8_7                  MACO.SIPI708
			// wire CELL5.IO_E9_0                  MACO.SIPI009
			// wire CELL5.IO_E9_1                  MACO.SIPI109
			// wire CELL5.IO_E9_2                  MACO.SIPI209
			// wire CELL5.IO_E9_3                  MACO.SIPI309
			// wire CELL5.IO_E9_4                  MACO.SIPI409
			// wire CELL5.IO_E9_5                  MACO.SIPI509
			// wire CELL5.IO_E9_6                  MACO.SIPI609
			// wire CELL5.IO_E9_7                  MACO.SIPI709
			// wire CELL5.IO_E10_0                 MACO.SIPI010
			// wire CELL5.IO_E10_1                 MACO.SIPI110
			// wire CELL5.IO_E10_2                 MACO.SIPI210
			// wire CELL5.IO_E10_3                 MACO.SIPI310
			// wire CELL5.IO_E10_4                 MACO.SIPI410
			// wire CELL5.IO_E10_5                 MACO.SIPI510
			// wire CELL5.IO_E10_6                 MACO.SIPI610
			// wire CELL5.IO_E10_7                 MACO.SIPI710
			// wire CELL5.IO_E11_0                 MACO.SIPI011
			// wire CELL5.IO_E11_1                 MACO.SIPI111
			// wire CELL5.IO_E11_2                 MACO.SIPI211
			// wire CELL5.IO_E11_3                 MACO.SIPI311
			// wire CELL5.IO_E11_4                 MACO.SIPI411
			// wire CELL5.IO_E11_5                 MACO.SIPI511
			// wire CELL5.IO_E11_6                 MACO.SIPI611
			// wire CELL5.IO_E11_7                 MACO.SIPI711
			// wire CELL5.IO_E12_0                 MACO.SIPI012
			// wire CELL5.IO_E12_1                 MACO.SIPI112
			// wire CELL5.IO_E12_2                 MACO.SIPI212
			// wire CELL5.IO_E12_3                 MACO.SIPI312
			// wire CELL5.IO_E12_4                 MACO.SIPI412
			// wire CELL5.IO_E12_5                 MACO.SIPI512
			// wire CELL5.IO_E12_6                 MACO.SIPI612
			// wire CELL5.IO_E12_7                 MACO.SIPI712
			// wire CELL5.IO_E13_0                 MACO.SIPI013
			// wire CELL5.IO_E13_1                 MACO.SIPI113
			// wire CELL5.IO_E13_2                 MACO.SIPI213
			// wire CELL5.IO_E13_3                 MACO.SIPI313
			// wire CELL5.IO_E13_4                 MACO.SIPI413
			// wire CELL5.IO_E13_5                 MACO.SIPI513
			// wire CELL5.IO_E13_6                 MACO.SIPI613
			// wire CELL5.IO_E13_7                 MACO.SIPI713
			// wire CELL5.IO_E14_0                 MACO.SIPI014
			// wire CELL5.IO_E14_1                 MACO.SIPI114
			// wire CELL5.IO_E14_2                 MACO.SIPI214
			// wire CELL5.IO_E14_3                 MACO.SIPI314
			// wire CELL5.IO_E14_4                 MACO.SIPI414
			// wire CELL5.IO_E14_5                 MACO.SIPI514
			// wire CELL5.IO_E14_6                 MACO.SIPI614
			// wire CELL5.IO_E14_7                 MACO.SIPI714
			// wire CELL5.IO_E15_0                 MACO.SIPI015
			// wire CELL5.IO_E15_1                 MACO.SIPI115
			// wire CELL5.IO_E15_2                 MACO.SIPI215
			// wire CELL5.IO_E15_3                 MACO.SIPI315
			// wire CELL5.IO_E15_4                 MACO.SIPI415
			// wire CELL5.IO_E15_5                 MACO.SIPI515
			// wire CELL5.IO_E15_6                 MACO.SIPI615
			// wire CELL5.IO_E15_7                 MACO.SIPI715
			// wire CELL5.IO_E16_0                 MACO.SIPI016
			// wire CELL5.IO_E16_1                 MACO.SIPI116
			// wire CELL5.IO_E16_2                 MACO.SIPI216
			// wire CELL5.IO_E16_3                 MACO.SIPI316
			// wire CELL5.IO_E16_4                 MACO.SIPI416
			// wire CELL5.IO_E16_5                 MACO.SIPI516
			// wire CELL5.IO_E16_6                 MACO.SIPI616
			// wire CELL5.IO_E16_7                 MACO.SIPI716
			// wire CELL5.IO_E17_0                 MACO.SIPI017
			// wire CELL5.IO_E17_1                 MACO.SIPI117
			// wire CELL5.IO_E17_2                 MACO.SIPI217
			// wire CELL5.IO_E17_3                 MACO.SIPI317
			// wire CELL5.IO_E17_4                 MACO.SIPI417
			// wire CELL5.IO_E17_5                 MACO.SIPI517
			// wire CELL5.IO_E17_6                 MACO.SIPI617
			// wire CELL5.IO_E17_7                 MACO.SIPI717
			// wire CELL5.IO_E18_0                 MACO.SIPI018
			// wire CELL5.IO_E18_1                 MACO.SIPI118
			// wire CELL5.IO_E18_2                 MACO.SIPI218
			// wire CELL5.IO_E18_3                 MACO.SIPI318
			// wire CELL5.IO_E18_4                 MACO.SIPI418
			// wire CELL5.IO_E18_5                 MACO.SIPI518
			// wire CELL5.IO_E18_6                 MACO.SIPI618
			// wire CELL5.IO_E18_7                 MACO.SIPI718
			// wire CELL5.IO_E19_0                 MACO.SIPI019
			// wire CELL5.IO_E19_1                 MACO.SIPI119
			// wire CELL5.IO_E19_2                 MACO.SIPI219
			// wire CELL5.IO_E19_3                 MACO.SIPI319
			// wire CELL5.IO_E19_4                 MACO.SIPI419
			// wire CELL5.IO_E19_5                 MACO.SIPI519
			// wire CELL5.IO_E19_6                 MACO.SIPI619
			// wire CELL5.IO_E19_7                 MACO.SIPI719
			// wire CELL5.IO_E20_0                 MACO.SIPI020
			// wire CELL5.IO_E20_1                 MACO.SIPI120
			// wire CELL5.IO_E20_2                 MACO.SIPI220
			// wire CELL5.IO_E20_3                 MACO.SIPI320
			// wire CELL5.IO_E20_4                 MACO.SIPI420
			// wire CELL5.IO_E20_5                 MACO.SIPI520
			// wire CELL5.IO_E20_6                 MACO.SIPI620
			// wire CELL5.IO_E20_7                 MACO.SIPI720
			// wire CELL5.IO_E21_0                 MACO.SIPI021
			// wire CELL5.IO_E21_1                 MACO.SIPI121
			// wire CELL5.IO_E21_2                 MACO.SIPI221
			// wire CELL5.IO_E21_3                 MACO.SIPI321
			// wire CELL5.IO_E21_4                 MACO.SIPI421
			// wire CELL5.IO_E21_5                 MACO.SIPI521
			// wire CELL5.IO_E21_6                 MACO.SIPI621
			// wire CELL5.IO_E21_7                 MACO.SIPI721
			// wire CELL5.IO_E22_0                 MACO.SIPI022
			// wire CELL5.IO_E22_1                 MACO.SIPI122
			// wire CELL5.IO_E22_2                 MACO.SIPI222
			// wire CELL5.IO_E22_3                 MACO.SIPI322
			// wire CELL5.IO_E22_4                 MACO.SIPI422
			// wire CELL5.IO_E22_5                 MACO.SIPI522
			// wire CELL5.IO_E22_6                 MACO.SIPI622
			// wire CELL5.IO_E22_7                 MACO.SIPI722
			// wire CELL5.IO_E23_0                 MACO.SIPI023
			// wire CELL5.IO_E23_1                 MACO.SIPI123
			// wire CELL5.IO_E23_2                 MACO.SIPI223
			// wire CELL5.IO_E23_3                 MACO.SIPI323
			// wire CELL5.IO_E23_4                 MACO.SIPI423
			// wire CELL5.IO_E23_5                 MACO.SIPI523
			// wire CELL5.IO_E23_6                 MACO.SIPI623
			// wire CELL5.IO_E23_7                 MACO.SIPI723
			// wire CELL5.IO_E24_0                 MACO.SIPI024
			// wire CELL5.IO_E24_1                 MACO.SIPI124
			// wire CELL5.IO_E24_2                 MACO.SIPI224
			// wire CELL5.IO_E24_3                 MACO.SIPI324
			// wire CELL5.IO_E24_4                 MACO.SIPI424
			// wire CELL5.IO_E24_5                 MACO.SIPI524
			// wire CELL5.IO_E24_6                 MACO.SIPI624
			// wire CELL5.IO_E24_7                 MACO.SIPI724
			// wire CELL5.IO_E25_0                 MACO.SIPI025
			// wire CELL5.IO_E25_1                 MACO.SIPI125
			// wire CELL5.IO_E25_2                 MACO.SIPI225
			// wire CELL5.IO_E25_3                 MACO.SIPI325
			// wire CELL5.IO_E25_4                 MACO.SIPI425
			// wire CELL5.IO_E25_5                 MACO.SIPI525
			// wire CELL5.IO_E25_6                 MACO.SIPI625
			// wire CELL5.IO_E25_7                 MACO.SIPI725
			// wire CELL5.IO_E26_0                 MACO.SIPI026
			// wire CELL5.IO_E26_1                 MACO.SIPI126
			// wire CELL5.IO_E26_2                 MACO.SIPI226
			// wire CELL5.IO_E26_3                 MACO.SIPI326
			// wire CELL5.IO_E26_4                 MACO.SIPI426
			// wire CELL5.IO_E26_5                 MACO.SIPI526
			// wire CELL5.IO_E26_6                 MACO.SIPI626
			// wire CELL5.IO_E26_7                 MACO.SIPI726
			// wire CELL5.IO_E27_0                 MACO.SIPI027
			// wire CELL5.IO_E27_1                 MACO.SIPI127
			// wire CELL5.IO_E27_2                 MACO.SIPI227
			// wire CELL5.IO_E27_3                 MACO.SIPI327
			// wire CELL5.IO_E27_4                 MACO.SIPI427
			// wire CELL5.IO_E27_5                 MACO.SIPI527
			// wire CELL5.IO_E27_6                 MACO.SIPI627
			// wire CELL5.IO_E27_7                 MACO.SIPI727
			// wire CELL5.IO_E28_0                 MACO.SIPI028
			// wire CELL5.IO_E28_1                 MACO.SIPI128
			// wire CELL5.IO_E28_2                 MACO.SIPI228
			// wire CELL5.IO_E28_3                 MACO.SIPI328
			// wire CELL5.IO_E28_4                 MACO.SIPI428
			// wire CELL5.IO_E28_5                 MACO.SIPI528
			// wire CELL5.IO_E28_6                 MACO.SIPI628
			// wire CELL5.IO_E28_7                 MACO.SIPI728
			// wire CELL5.IO_E29_0                 MACO.SIPI029
			// wire CELL5.IO_E29_1                 MACO.SIPI129
			// wire CELL5.IO_E29_2                 MACO.SIPI229
			// wire CELL5.IO_E29_3                 MACO.SIPI329
			// wire CELL5.IO_E29_4                 MACO.SIPI429
			// wire CELL5.IO_E29_5                 MACO.SIPI529
			// wire CELL5.IO_E29_6                 MACO.SIPI629
			// wire CELL5.IO_E29_7                 MACO.SIPI729
			// wire CELL5.IO_E30_0                 MACO.SIPI030
			// wire CELL5.IO_E30_1                 MACO.SIPI130
			// wire CELL5.IO_E30_2                 MACO.SIPI230
			// wire CELL5.IO_E30_3                 MACO.SIPI330
			// wire CELL5.IO_E30_4                 MACO.SIPI430
			// wire CELL5.IO_E30_5                 MACO.SIPI530
			// wire CELL5.IO_E30_6                 MACO.SIPI630
			// wire CELL5.IO_E30_7                 MACO.SIPI730
			// wire CELL5.IO_E31_0                 MACO.SIPI031
			// wire CELL5.IO_E31_1                 MACO.SIPI131
			// wire CELL5.IO_E31_2                 MACO.SIPI231
			// wire CELL5.IO_E31_3                 MACO.SIPI331
			// wire CELL5.IO_E31_4                 MACO.SIPI431
			// wire CELL5.IO_E31_5                 MACO.SIPI531
			// wire CELL5.IO_E31_6                 MACO.SIPI631
			// wire CELL5.IO_E31_7                 MACO.SIPI731
			// wire CELL6.EBR_W0_0                 MACO.EBRI000
			// wire CELL6.EBR_W1_0                 MACO.EBRI001
			// wire CELL6.EBR_W2_0                 MACO.EBRI002
			// wire CELL6.EBR_W3_0                 MACO.EBRI003
			// wire CELL6.EBR_W4_0                 MACO.EBRI004
			// wire CELL6.EBR_W5_0                 MACO.EBRI005
			// wire CELL6.EBR_W6_0                 MACO.EBRI006
			// wire CELL6.EBR_W7_0                 MACO.EBRI007
			// wire CELL6.EBR_W8_0                 MACO.EBRI008
			// wire CELL6.EBR_W9_0                 MACO.EBRI009
			// wire CELL6.EBR_W10_0                MACO.EBRI010
			// wire CELL6.EBR_W11_0                MACO.EBRI011
			// wire CELL6.EBR_W12_0                MACO.EBRI012
			// wire CELL6.EBR_W13_0                MACO.EBRI013
			// wire CELL6.EBR_W14_0                MACO.EBRI014
			// wire CELL6.EBR_W15_0                MACO.EBRI015
			// wire CELL6.EBR_W16_0                MACO.EBRI016
			// wire CELL6.EBR_W17_0                MACO.EBRI017
			// wire CELL6.EBR_W18_0                MACO.EBRI018
			// wire CELL6.EBR_W19_0                MACO.EBRI019
			// wire CELL6.EBR_W20_0                MACO.EBRI020
			// wire CELL6.EBR_W21_0                MACO.EBRI021
			// wire CELL6.EBR_W22_0                MACO.EBRI022
			// wire CELL6.EBR_W23_0                MACO.EBRI023
			// wire CELL6.EBR_W24_0                MACO.EBRI024
			// wire CELL6.EBR_W25_0                MACO.EBRI025
			// wire CELL6.EBR_W26_0                MACO.EBRI026
			// wire CELL6.EBR_W27_0                MACO.EBRI027
			// wire CELL6.EBR_W28_0                MACO.EBRI028
			// wire CELL6.EBR_W29_0                MACO.EBRI029
			// wire CELL6.EBR_W30_0                MACO.EBRI030
			// wire CELL6.EBR_W31_0                MACO.EBRI031
			// wire CELL6.EBR_W32_0                MACO.EBRI032
			// wire CELL6.EBR_W33_0                MACO.EBRI033
			// wire CELL6.EBR_W34_0                MACO.EBRI034
			// wire CELL6.EBR_W35_0                MACO.EBRI035
			// wire CELL6.EBR_W36_0                MACO.EBRI036
			// wire CELL6.EBR_W37_0                MACO.EBRI037
			// wire CELL6.EBR_W38_0                MACO.EBRI038
			// wire CELL6.EBR_W39_0                MACO.EBRI039
			// wire CELL6.EBR_W40_0                MACO.EBRI040
			// wire CELL6.EBR_W41_0                MACO.EBRI041
			// wire CELL6.EBR_W42_0                MACO.EBRI042
			// wire CELL6.EBR_W43_0                MACO.EBRI043
			// wire CELL6.EBR_W44_0                MACO.EBRI044
			// wire CELL6.EBR_W45_0                MACO.EBRI045
			// wire CELL6.EBR_W46_0                MACO.EBRI046
			// wire CELL6.EBR_W47_0                MACO.EBRI047
			// wire CELL6.EBR_E0_1                 MACO.EBRO900
			// wire CELL6.EBR_E1_1                 MACO.EBRO901
			// wire CELL6.EBR_E2_1                 MACO.EBRO902
			// wire CELL6.EBR_E3_1                 MACO.EBRO903
			// wire CELL6.EBR_E4_1                 MACO.EBRO904
			// wire CELL6.EBR_E5_1                 MACO.EBRO905
			// wire CELL6.EBR_E6_1                 MACO.EBRO906
			// wire CELL6.EBR_E7_1                 MACO.EBRO907
			// wire CELL6.EBR_E8_1                 MACO.EBRO908
			// wire CELL6.EBR_E9_1                 MACO.EBRO909
			// wire CELL6.EBR_E10_1                MACO.EBRO910
			// wire CELL6.EBR_E11_1                MACO.EBRO911
			// wire CELL6.EBR_E12_1                MACO.EBRO912
			// wire CELL6.EBR_E13_1                MACO.EBRO913
			// wire CELL6.EBR_E14_1                MACO.EBRO914
			// wire CELL6.EBR_E15_1                MACO.EBRO915
			// wire CELL6.EBR_E16_1                MACO.EBRO916
			// wire CELL6.EBR_E17_1                MACO.EBRO917
			// wire CELL6.EBR_E18_1                MACO.EBRO918
			// wire CELL6.EBR_E19_1                MACO.EBRO919
			// wire CELL6.EBR_E20_1                MACO.EBRO920
			// wire CELL6.EBR_E21_1                MACO.EBRO921
			// wire CELL6.EBR_E22_1                MACO.EBRO922
			// wire CELL6.EBR_E23_1                MACO.EBRO923
			// wire CELL6.EBR_E24_1                MACO.EBRO924
			// wire CELL6.EBR_E25_1                MACO.EBRO925
			// wire CELL6.EBR_E26_1                MACO.EBRO926
			// wire CELL6.EBR_E27_1                MACO.EBRO927
			// wire CELL6.EBR_E28_1                MACO.EBRO928
			// wire CELL6.EBR_E29_1                MACO.EBRO929
			// wire CELL6.EBR_E30_1                MACO.EBRO930
			// wire CELL6.EBR_E31_1                MACO.EBRO931
			// wire CELL6.EBR_E32_1                MACO.EBRO932
			// wire CELL6.EBR_E33_1                MACO.EBRO933
			// wire CELL6.EBR_E34_1                MACO.EBRO934
			// wire CELL6.EBR_E35_1                MACO.EBRO935
			// wire CELL6.EBR_E36_1                MACO.EBRO936
			// wire CELL6.EBR_E37_1                MACO.EBRO937
			// wire CELL6.EBR_E38_1                MACO.EBRO938
			// wire CELL6.EBR_E39_1                MACO.EBRO939
			// wire CELL6.EBR_E40_1                MACO.EBRO940
			// wire CELL6.EBR_E41_1                MACO.EBRO941
			// wire CELL6.EBR_E42_1                MACO.EBRO942
			// wire CELL6.EBR_E43_1                MACO.EBRO943
			// wire CELL6.EBR_E44_1                MACO.EBRO944
			// wire CELL6.EBR_E45_1                MACO.EBRO945
			// wire CELL6.EBR_E46_1                MACO.EBRO946
			// wire CELL6.EBR_E47_1                MACO.EBRO947
			// wire CELL6.EBR_E48_1                MACO.EBRO948
			// wire CELL6.EBR_E49_1                MACO.EBRO949
			// wire CELL6.EBR_E50_1                MACO.EBRO950
			// wire CELL6.EBR_E51_1                MACO.EBRO951
			// wire CELL6.EBR_E52_1                MACO.EBRO952
			// wire CELL6.EBR_E53_1                MACO.EBRO953
			// wire CELL6.EBR_E54_1                MACO.EBRO954
			// wire CELL6.EBR_E55_1                MACO.EBRO955
			// wire CELL6.EBR_E56_1                MACO.EBRO956
			// wire CELL6.EBR_E57_1                MACO.EBRO957
			// wire CELL6.EBR_E58_1                MACO.EBRO958
			// wire CELL6.EBR_E59_1                MACO.EBRO959
			// wire CELL6.EBR_E60_1                MACO.EBRO960
			// wire CELL6.EBR_E61_1                MACO.EBRO961
			// wire CELL6.EBR_E62_1                MACO.EBRO962
			// wire CELL6.EBR_E63_1                MACO.EBRO963
			// wire CELL7.EBR_W0_0                 MACO.EBRI100
			// wire CELL7.EBR_W1_0                 MACO.EBRI101
			// wire CELL7.EBR_W2_0                 MACO.EBRI102
			// wire CELL7.EBR_W3_0                 MACO.EBRI103
			// wire CELL7.EBR_W4_0                 MACO.EBRI104
			// wire CELL7.EBR_W5_0                 MACO.EBRI105
			// wire CELL7.EBR_W6_0                 MACO.EBRI106
			// wire CELL7.EBR_W7_0                 MACO.EBRI107
			// wire CELL7.EBR_W8_0                 MACO.EBRI108
			// wire CELL7.EBR_W9_0                 MACO.EBRI109
			// wire CELL7.EBR_W10_0                MACO.EBRI110
			// wire CELL7.EBR_W11_0                MACO.EBRI111
			// wire CELL7.EBR_W12_0                MACO.EBRI112
			// wire CELL7.EBR_W13_0                MACO.EBRI113
			// wire CELL7.EBR_W14_0                MACO.EBRI114
			// wire CELL7.EBR_W15_0                MACO.EBRI115
			// wire CELL7.EBR_W16_0                MACO.EBRI116
			// wire CELL7.EBR_W17_0                MACO.EBRI117
			// wire CELL7.EBR_W18_0                MACO.EBRI118
			// wire CELL7.EBR_W19_0                MACO.EBRI119
			// wire CELL7.EBR_W20_0                MACO.EBRI120
			// wire CELL7.EBR_W21_0                MACO.EBRI121
			// wire CELL7.EBR_W22_0                MACO.EBRI122
			// wire CELL7.EBR_W23_0                MACO.EBRI123
			// wire CELL7.EBR_W24_0                MACO.EBRI124
			// wire CELL7.EBR_W25_0                MACO.EBRI125
			// wire CELL7.EBR_W26_0                MACO.EBRI126
			// wire CELL7.EBR_W27_0                MACO.EBRI127
			// wire CELL7.EBR_W28_0                MACO.EBRI128
			// wire CELL7.EBR_W29_0                MACO.EBRI129
			// wire CELL7.EBR_W30_0                MACO.EBRI130
			// wire CELL7.EBR_W31_0                MACO.EBRI131
			// wire CELL7.EBR_W32_0                MACO.EBRI132
			// wire CELL7.EBR_W33_0                MACO.EBRI133
			// wire CELL7.EBR_W34_0                MACO.EBRI134
			// wire CELL7.EBR_W35_0                MACO.EBRI135
			// wire CELL7.EBR_W36_0                MACO.EBRI136
			// wire CELL7.EBR_W37_0                MACO.EBRI137
			// wire CELL7.EBR_W38_0                MACO.EBRI138
			// wire CELL7.EBR_W39_0                MACO.EBRI139
			// wire CELL7.EBR_W40_0                MACO.EBRI140
			// wire CELL7.EBR_W41_0                MACO.EBRI141
			// wire CELL7.EBR_W42_0                MACO.EBRI142
			// wire CELL7.EBR_W43_0                MACO.EBRI143
			// wire CELL7.EBR_W44_0                MACO.EBRI144
			// wire CELL7.EBR_W45_0                MACO.EBRI145
			// wire CELL7.EBR_W46_0                MACO.EBRI146
			// wire CELL7.EBR_W47_0                MACO.EBRI147
			// wire CELL7.EBR_E0_1                 MACO.EBRO800
			// wire CELL7.EBR_E1_1                 MACO.EBRO801
			// wire CELL7.EBR_E2_1                 MACO.EBRO802
			// wire CELL7.EBR_E3_1                 MACO.EBRO803
			// wire CELL7.EBR_E4_1                 MACO.EBRO804
			// wire CELL7.EBR_E5_1                 MACO.EBRO805
			// wire CELL7.EBR_E6_1                 MACO.EBRO806
			// wire CELL7.EBR_E7_1                 MACO.EBRO807
			// wire CELL7.EBR_E8_1                 MACO.EBRO808
			// wire CELL7.EBR_E9_1                 MACO.EBRO809
			// wire CELL7.EBR_E10_1                MACO.EBRO810
			// wire CELL7.EBR_E11_1                MACO.EBRO811
			// wire CELL7.EBR_E12_1                MACO.EBRO812
			// wire CELL7.EBR_E13_1                MACO.EBRO813
			// wire CELL7.EBR_E14_1                MACO.EBRO814
			// wire CELL7.EBR_E15_1                MACO.EBRO815
			// wire CELL7.EBR_E16_1                MACO.EBRO816
			// wire CELL7.EBR_E17_1                MACO.EBRO817
			// wire CELL7.EBR_E18_1                MACO.EBRO818
			// wire CELL7.EBR_E19_1                MACO.EBRO819
			// wire CELL7.EBR_E20_1                MACO.EBRO820
			// wire CELL7.EBR_E21_1                MACO.EBRO821
			// wire CELL7.EBR_E22_1                MACO.EBRO822
			// wire CELL7.EBR_E23_1                MACO.EBRO823
			// wire CELL7.EBR_E24_1                MACO.EBRO824
			// wire CELL7.EBR_E25_1                MACO.EBRO825
			// wire CELL7.EBR_E26_1                MACO.EBRO826
			// wire CELL7.EBR_E27_1                MACO.EBRO827
			// wire CELL7.EBR_E28_1                MACO.EBRO828
			// wire CELL7.EBR_E29_1                MACO.EBRO829
			// wire CELL7.EBR_E30_1                MACO.EBRO830
			// wire CELL7.EBR_E31_1                MACO.EBRO831
			// wire CELL7.EBR_E32_1                MACO.EBRO832
			// wire CELL7.EBR_E33_1                MACO.EBRO833
			// wire CELL7.EBR_E34_1                MACO.EBRO834
			// wire CELL7.EBR_E35_1                MACO.EBRO835
			// wire CELL7.EBR_E36_1                MACO.EBRO836
			// wire CELL7.EBR_E37_1                MACO.EBRO837
			// wire CELL7.EBR_E38_1                MACO.EBRO838
			// wire CELL7.EBR_E39_1                MACO.EBRO839
			// wire CELL7.EBR_E40_1                MACO.EBRO840
			// wire CELL7.EBR_E41_1                MACO.EBRO841
			// wire CELL7.EBR_E42_1                MACO.EBRO842
			// wire CELL7.EBR_E43_1                MACO.EBRO843
			// wire CELL7.EBR_E44_1                MACO.EBRO844
			// wire CELL7.EBR_E45_1                MACO.EBRO845
			// wire CELL7.EBR_E46_1                MACO.EBRO846
			// wire CELL7.EBR_E47_1                MACO.EBRO847
			// wire CELL7.EBR_E48_1                MACO.EBRO848
			// wire CELL7.EBR_E49_1                MACO.EBRO849
			// wire CELL7.EBR_E50_1                MACO.EBRO850
			// wire CELL7.EBR_E51_1                MACO.EBRO851
			// wire CELL7.EBR_E52_1                MACO.EBRO852
			// wire CELL7.EBR_E53_1                MACO.EBRO853
			// wire CELL7.EBR_E54_1                MACO.EBRO854
			// wire CELL7.EBR_E55_1                MACO.EBRO855
			// wire CELL7.EBR_E56_1                MACO.EBRO856
			// wire CELL7.EBR_E57_1                MACO.EBRO857
			// wire CELL7.EBR_E58_1                MACO.EBRO858
			// wire CELL7.EBR_E59_1                MACO.EBRO859
			// wire CELL7.EBR_E60_1                MACO.EBRO860
			// wire CELL7.EBR_E61_1                MACO.EBRO861
			// wire CELL7.EBR_E62_1                MACO.EBRO862
			// wire CELL7.EBR_E63_1                MACO.EBRO863
			// wire CELL8.EBR_W0_0                 MACO.EBRI200
			// wire CELL8.EBR_W1_0                 MACO.EBRI201
			// wire CELL8.EBR_W2_0                 MACO.EBRI202
			// wire CELL8.EBR_W3_0                 MACO.EBRI203
			// wire CELL8.EBR_W4_0                 MACO.EBRI204
			// wire CELL8.EBR_W5_0                 MACO.EBRI205
			// wire CELL8.EBR_W6_0                 MACO.EBRI206
			// wire CELL8.EBR_W7_0                 MACO.EBRI207
			// wire CELL8.EBR_W8_0                 MACO.EBRI208
			// wire CELL8.EBR_W9_0                 MACO.EBRI209
			// wire CELL8.EBR_W10_0                MACO.EBRI210
			// wire CELL8.EBR_W11_0                MACO.EBRI211
			// wire CELL8.EBR_W12_0                MACO.EBRI212
			// wire CELL8.EBR_W13_0                MACO.EBRI213
			// wire CELL8.EBR_W14_0                MACO.EBRI214
			// wire CELL8.EBR_W15_0                MACO.EBRI215
			// wire CELL8.EBR_W16_0                MACO.EBRI216
			// wire CELL8.EBR_W17_0                MACO.EBRI217
			// wire CELL8.EBR_W18_0                MACO.EBRI218
			// wire CELL8.EBR_W19_0                MACO.EBRI219
			// wire CELL8.EBR_W20_0                MACO.EBRI220
			// wire CELL8.EBR_W21_0                MACO.EBRI221
			// wire CELL8.EBR_W22_0                MACO.EBRI222
			// wire CELL8.EBR_W23_0                MACO.EBRI223
			// wire CELL8.EBR_W24_0                MACO.EBRI224
			// wire CELL8.EBR_W25_0                MACO.EBRI225
			// wire CELL8.EBR_W26_0                MACO.EBRI226
			// wire CELL8.EBR_W27_0                MACO.EBRI227
			// wire CELL8.EBR_W28_0                MACO.EBRI228
			// wire CELL8.EBR_W29_0                MACO.EBRI229
			// wire CELL8.EBR_W30_0                MACO.EBRI230
			// wire CELL8.EBR_W31_0                MACO.EBRI231
			// wire CELL8.EBR_W32_0                MACO.EBRI232
			// wire CELL8.EBR_W33_0                MACO.EBRI233
			// wire CELL8.EBR_W34_0                MACO.EBRI234
			// wire CELL8.EBR_W35_0                MACO.EBRI235
			// wire CELL8.EBR_W36_0                MACO.EBRI236
			// wire CELL8.EBR_W37_0                MACO.EBRI237
			// wire CELL8.EBR_W38_0                MACO.EBRI238
			// wire CELL8.EBR_W39_0                MACO.EBRI239
			// wire CELL8.EBR_W40_0                MACO.EBRI240
			// wire CELL8.EBR_W41_0                MACO.EBRI241
			// wire CELL8.EBR_W42_0                MACO.EBRI242
			// wire CELL8.EBR_W43_0                MACO.EBRI243
			// wire CELL8.EBR_W44_0                MACO.EBRI244
			// wire CELL8.EBR_W45_0                MACO.EBRI245
			// wire CELL8.EBR_W46_0                MACO.EBRI246
			// wire CELL8.EBR_W47_0                MACO.EBRI247
			// wire CELL8.EBR_E0_1                 MACO.EBRO700
			// wire CELL8.EBR_E1_1                 MACO.EBRO701
			// wire CELL8.EBR_E2_1                 MACO.EBRO702
			// wire CELL8.EBR_E3_1                 MACO.EBRO703
			// wire CELL8.EBR_E4_1                 MACO.EBRO704
			// wire CELL8.EBR_E5_1                 MACO.EBRO705
			// wire CELL8.EBR_E6_1                 MACO.EBRO706
			// wire CELL8.EBR_E7_1                 MACO.EBRO707
			// wire CELL8.EBR_E8_1                 MACO.EBRO708
			// wire CELL8.EBR_E9_1                 MACO.EBRO709
			// wire CELL8.EBR_E10_1                MACO.EBRO710
			// wire CELL8.EBR_E11_1                MACO.EBRO711
			// wire CELL8.EBR_E12_1                MACO.EBRO712
			// wire CELL8.EBR_E13_1                MACO.EBRO713
			// wire CELL8.EBR_E14_1                MACO.EBRO714
			// wire CELL8.EBR_E15_1                MACO.EBRO715
			// wire CELL8.EBR_E16_1                MACO.EBRO716
			// wire CELL8.EBR_E17_1                MACO.EBRO717
			// wire CELL8.EBR_E18_1                MACO.EBRO718
			// wire CELL8.EBR_E19_1                MACO.EBRO719
			// wire CELL8.EBR_E20_1                MACO.EBRO720
			// wire CELL8.EBR_E21_1                MACO.EBRO721
			// wire CELL8.EBR_E22_1                MACO.EBRO722
			// wire CELL8.EBR_E23_1                MACO.EBRO723
			// wire CELL8.EBR_E24_1                MACO.EBRO724
			// wire CELL8.EBR_E25_1                MACO.EBRO725
			// wire CELL8.EBR_E26_1                MACO.EBRO726
			// wire CELL8.EBR_E27_1                MACO.EBRO727
			// wire CELL8.EBR_E28_1                MACO.EBRO728
			// wire CELL8.EBR_E29_1                MACO.EBRO729
			// wire CELL8.EBR_E30_1                MACO.EBRO730
			// wire CELL8.EBR_E31_1                MACO.EBRO731
			// wire CELL8.EBR_E32_1                MACO.EBRO732
			// wire CELL8.EBR_E33_1                MACO.EBRO733
			// wire CELL8.EBR_E34_1                MACO.EBRO734
			// wire CELL8.EBR_E35_1                MACO.EBRO735
			// wire CELL8.EBR_E36_1                MACO.EBRO736
			// wire CELL8.EBR_E37_1                MACO.EBRO737
			// wire CELL8.EBR_E38_1                MACO.EBRO738
			// wire CELL8.EBR_E39_1                MACO.EBRO739
			// wire CELL8.EBR_E40_1                MACO.EBRO740
			// wire CELL8.EBR_E41_1                MACO.EBRO741
			// wire CELL8.EBR_E42_1                MACO.EBRO742
			// wire CELL8.EBR_E43_1                MACO.EBRO743
			// wire CELL8.EBR_E44_1                MACO.EBRO744
			// wire CELL8.EBR_E45_1                MACO.EBRO745
			// wire CELL8.EBR_E46_1                MACO.EBRO746
			// wire CELL8.EBR_E47_1                MACO.EBRO747
			// wire CELL8.EBR_E48_1                MACO.EBRO748
			// wire CELL8.EBR_E49_1                MACO.EBRO749
			// wire CELL8.EBR_E50_1                MACO.EBRO750
			// wire CELL8.EBR_E51_1                MACO.EBRO751
			// wire CELL8.EBR_E52_1                MACO.EBRO752
			// wire CELL8.EBR_E53_1                MACO.EBRO753
			// wire CELL8.EBR_E54_1                MACO.EBRO754
			// wire CELL8.EBR_E55_1                MACO.EBRO755
			// wire CELL8.EBR_E56_1                MACO.EBRO756
			// wire CELL8.EBR_E57_1                MACO.EBRO757
			// wire CELL8.EBR_E58_1                MACO.EBRO758
			// wire CELL8.EBR_E59_1                MACO.EBRO759
			// wire CELL8.EBR_E60_1                MACO.EBRO760
			// wire CELL8.EBR_E61_1                MACO.EBRO761
			// wire CELL8.EBR_E62_1                MACO.EBRO762
			// wire CELL8.EBR_E63_1                MACO.EBRO763
			// wire CELL9.EBR_W0_0                 MACO.EBRI300
			// wire CELL9.EBR_W1_0                 MACO.EBRI301
			// wire CELL9.EBR_W2_0                 MACO.EBRI302
			// wire CELL9.EBR_W3_0                 MACO.EBRI303
			// wire CELL9.EBR_W4_0                 MACO.EBRI304
			// wire CELL9.EBR_W5_0                 MACO.EBRI305
			// wire CELL9.EBR_W6_0                 MACO.EBRI306
			// wire CELL9.EBR_W7_0                 MACO.EBRI307
			// wire CELL9.EBR_W8_0                 MACO.EBRI308
			// wire CELL9.EBR_W9_0                 MACO.EBRI309
			// wire CELL9.EBR_W10_0                MACO.EBRI310
			// wire CELL9.EBR_W11_0                MACO.EBRI311
			// wire CELL9.EBR_W12_0                MACO.EBRI312
			// wire CELL9.EBR_W13_0                MACO.EBRI313
			// wire CELL9.EBR_W14_0                MACO.EBRI314
			// wire CELL9.EBR_W15_0                MACO.EBRI315
			// wire CELL9.EBR_W16_0                MACO.EBRI316
			// wire CELL9.EBR_W17_0                MACO.EBRI317
			// wire CELL9.EBR_W18_0                MACO.EBRI318
			// wire CELL9.EBR_W19_0                MACO.EBRI319
			// wire CELL9.EBR_W20_0                MACO.EBRI320
			// wire CELL9.EBR_W21_0                MACO.EBRI321
			// wire CELL9.EBR_W22_0                MACO.EBRI322
			// wire CELL9.EBR_W23_0                MACO.EBRI323
			// wire CELL9.EBR_W24_0                MACO.EBRI324
			// wire CELL9.EBR_W25_0                MACO.EBRI325
			// wire CELL9.EBR_W26_0                MACO.EBRI326
			// wire CELL9.EBR_W27_0                MACO.EBRI327
			// wire CELL9.EBR_W28_0                MACO.EBRI328
			// wire CELL9.EBR_W29_0                MACO.EBRI329
			// wire CELL9.EBR_W30_0                MACO.EBRI330
			// wire CELL9.EBR_W31_0                MACO.EBRI331
			// wire CELL9.EBR_W32_0                MACO.EBRI332
			// wire CELL9.EBR_W33_0                MACO.EBRI333
			// wire CELL9.EBR_W34_0                MACO.EBRI334
			// wire CELL9.EBR_W35_0                MACO.EBRI335
			// wire CELL9.EBR_W36_0                MACO.EBRI336
			// wire CELL9.EBR_W37_0                MACO.EBRI337
			// wire CELL9.EBR_W38_0                MACO.EBRI338
			// wire CELL9.EBR_W39_0                MACO.EBRI339
			// wire CELL9.EBR_W40_0                MACO.EBRI340
			// wire CELL9.EBR_W41_0                MACO.EBRI341
			// wire CELL9.EBR_W42_0                MACO.EBRI342
			// wire CELL9.EBR_W43_0                MACO.EBRI343
			// wire CELL9.EBR_W44_0                MACO.EBRI344
			// wire CELL9.EBR_W45_0                MACO.EBRI345
			// wire CELL9.EBR_W46_0                MACO.EBRI346
			// wire CELL9.EBR_W47_0                MACO.EBRI347
			// wire CELL9.EBR_E0_1                 MACO.EBRO600
			// wire CELL9.EBR_E1_1                 MACO.EBRO601
			// wire CELL9.EBR_E2_1                 MACO.EBRO602
			// wire CELL9.EBR_E3_1                 MACO.EBRO603
			// wire CELL9.EBR_E4_1                 MACO.EBRO604
			// wire CELL9.EBR_E5_1                 MACO.EBRO605
			// wire CELL9.EBR_E6_1                 MACO.EBRO606
			// wire CELL9.EBR_E7_1                 MACO.EBRO607
			// wire CELL9.EBR_E8_1                 MACO.EBRO608
			// wire CELL9.EBR_E9_1                 MACO.EBRO609
			// wire CELL9.EBR_E10_1                MACO.EBRO610
			// wire CELL9.EBR_E11_1                MACO.EBRO611
			// wire CELL9.EBR_E12_1                MACO.EBRO612
			// wire CELL9.EBR_E13_1                MACO.EBRO613
			// wire CELL9.EBR_E14_1                MACO.EBRO614
			// wire CELL9.EBR_E15_1                MACO.EBRO615
			// wire CELL9.EBR_E16_1                MACO.EBRO616
			// wire CELL9.EBR_E17_1                MACO.EBRO617
			// wire CELL9.EBR_E18_1                MACO.EBRO618
			// wire CELL9.EBR_E19_1                MACO.EBRO619
			// wire CELL9.EBR_E20_1                MACO.EBRO620
			// wire CELL9.EBR_E21_1                MACO.EBRO621
			// wire CELL9.EBR_E22_1                MACO.EBRO622
			// wire CELL9.EBR_E23_1                MACO.EBRO623
			// wire CELL9.EBR_E24_1                MACO.EBRO624
			// wire CELL9.EBR_E25_1                MACO.EBRO625
			// wire CELL9.EBR_E26_1                MACO.EBRO626
			// wire CELL9.EBR_E27_1                MACO.EBRO627
			// wire CELL9.EBR_E28_1                MACO.EBRO628
			// wire CELL9.EBR_E29_1                MACO.EBRO629
			// wire CELL9.EBR_E30_1                MACO.EBRO630
			// wire CELL9.EBR_E31_1                MACO.EBRO631
			// wire CELL9.EBR_E32_1                MACO.EBRO632
			// wire CELL9.EBR_E33_1                MACO.EBRO633
			// wire CELL9.EBR_E34_1                MACO.EBRO634
			// wire CELL9.EBR_E35_1                MACO.EBRO635
			// wire CELL9.EBR_E36_1                MACO.EBRO636
			// wire CELL9.EBR_E37_1                MACO.EBRO637
			// wire CELL9.EBR_E38_1                MACO.EBRO638
			// wire CELL9.EBR_E39_1                MACO.EBRO639
			// wire CELL9.EBR_E40_1                MACO.EBRO640
			// wire CELL9.EBR_E41_1                MACO.EBRO641
			// wire CELL9.EBR_E42_1                MACO.EBRO642
			// wire CELL9.EBR_E43_1                MACO.EBRO643
			// wire CELL9.EBR_E44_1                MACO.EBRO644
			// wire CELL9.EBR_E45_1                MACO.EBRO645
			// wire CELL9.EBR_E46_1                MACO.EBRO646
			// wire CELL9.EBR_E47_1                MACO.EBRO647
			// wire CELL9.EBR_E48_1                MACO.EBRO648
			// wire CELL9.EBR_E49_1                MACO.EBRO649
			// wire CELL9.EBR_E50_1                MACO.EBRO650
			// wire CELL9.EBR_E51_1                MACO.EBRO651
			// wire CELL9.EBR_E52_1                MACO.EBRO652
			// wire CELL9.EBR_E53_1                MACO.EBRO653
			// wire CELL9.EBR_E54_1                MACO.EBRO654
			// wire CELL9.EBR_E55_1                MACO.EBRO655
			// wire CELL9.EBR_E56_1                MACO.EBRO656
			// wire CELL9.EBR_E57_1                MACO.EBRO657
			// wire CELL9.EBR_E58_1                MACO.EBRO658
			// wire CELL9.EBR_E59_1                MACO.EBRO659
			// wire CELL9.EBR_E60_1                MACO.EBRO660
			// wire CELL9.EBR_E61_1                MACO.EBRO661
			// wire CELL9.EBR_E62_1                MACO.EBRO662
			// wire CELL9.EBR_E63_1                MACO.EBRO663
			// wire CELL10.EBR_W0_0                MACO.EBRI400
			// wire CELL10.EBR_W1_0                MACO.EBRI401
			// wire CELL10.EBR_W2_0                MACO.EBRI402
			// wire CELL10.EBR_W3_0                MACO.EBRI403
			// wire CELL10.EBR_W4_0                MACO.EBRI404
			// wire CELL10.EBR_W5_0                MACO.EBRI405
			// wire CELL10.EBR_W6_0                MACO.EBRI406
			// wire CELL10.EBR_W7_0                MACO.EBRI407
			// wire CELL10.EBR_W8_0                MACO.EBRI408
			// wire CELL10.EBR_W9_0                MACO.EBRI409
			// wire CELL10.EBR_W10_0               MACO.EBRI410
			// wire CELL10.EBR_W11_0               MACO.EBRI411
			// wire CELL10.EBR_W12_0               MACO.EBRI412
			// wire CELL10.EBR_W13_0               MACO.EBRI413
			// wire CELL10.EBR_W14_0               MACO.EBRI414
			// wire CELL10.EBR_W15_0               MACO.EBRI415
			// wire CELL10.EBR_W16_0               MACO.EBRI416
			// wire CELL10.EBR_W17_0               MACO.EBRI417
			// wire CELL10.EBR_W18_0               MACO.EBRI418
			// wire CELL10.EBR_W19_0               MACO.EBRI419
			// wire CELL10.EBR_W20_0               MACO.EBRI420
			// wire CELL10.EBR_W21_0               MACO.EBRI421
			// wire CELL10.EBR_W22_0               MACO.EBRI422
			// wire CELL10.EBR_W23_0               MACO.EBRI423
			// wire CELL10.EBR_W24_0               MACO.EBRI424
			// wire CELL10.EBR_W25_0               MACO.EBRI425
			// wire CELL10.EBR_W26_0               MACO.EBRI426
			// wire CELL10.EBR_W27_0               MACO.EBRI427
			// wire CELL10.EBR_W28_0               MACO.EBRI428
			// wire CELL10.EBR_W29_0               MACO.EBRI429
			// wire CELL10.EBR_W30_0               MACO.EBRI430
			// wire CELL10.EBR_W31_0               MACO.EBRI431
			// wire CELL10.EBR_W32_0               MACO.EBRI432
			// wire CELL10.EBR_W33_0               MACO.EBRI433
			// wire CELL10.EBR_W34_0               MACO.EBRI434
			// wire CELL10.EBR_W35_0               MACO.EBRI435
			// wire CELL10.EBR_W36_0               MACO.EBRI436
			// wire CELL10.EBR_W37_0               MACO.EBRI437
			// wire CELL10.EBR_W38_0               MACO.EBRI438
			// wire CELL10.EBR_W39_0               MACO.EBRI439
			// wire CELL10.EBR_W40_0               MACO.EBRI440
			// wire CELL10.EBR_W41_0               MACO.EBRI441
			// wire CELL10.EBR_W42_0               MACO.EBRI442
			// wire CELL10.EBR_W43_0               MACO.EBRI443
			// wire CELL10.EBR_W44_0               MACO.EBRI444
			// wire CELL10.EBR_W45_0               MACO.EBRI445
			// wire CELL10.EBR_W46_0               MACO.EBRI446
			// wire CELL10.EBR_W47_0               MACO.EBRI447
			// wire CELL10.EBR_E0_1                MACO.EBRO500
			// wire CELL10.EBR_E1_1                MACO.EBRO501
			// wire CELL10.EBR_E2_1                MACO.EBRO502
			// wire CELL10.EBR_E3_1                MACO.EBRO503
			// wire CELL10.EBR_E4_1                MACO.EBRO504
			// wire CELL10.EBR_E5_1                MACO.EBRO505
			// wire CELL10.EBR_E6_1                MACO.EBRO506
			// wire CELL10.EBR_E7_1                MACO.EBRO507
			// wire CELL10.EBR_E8_1                MACO.EBRO508
			// wire CELL10.EBR_E9_1                MACO.EBRO509
			// wire CELL10.EBR_E10_1               MACO.EBRO510
			// wire CELL10.EBR_E11_1               MACO.EBRO511
			// wire CELL10.EBR_E12_1               MACO.EBRO512
			// wire CELL10.EBR_E13_1               MACO.EBRO513
			// wire CELL10.EBR_E14_1               MACO.EBRO514
			// wire CELL10.EBR_E15_1               MACO.EBRO515
			// wire CELL10.EBR_E16_1               MACO.EBRO516
			// wire CELL10.EBR_E17_1               MACO.EBRO517
			// wire CELL10.EBR_E18_1               MACO.EBRO518
			// wire CELL10.EBR_E19_1               MACO.EBRO519
			// wire CELL10.EBR_E20_1               MACO.EBRO520
			// wire CELL10.EBR_E21_1               MACO.EBRO521
			// wire CELL10.EBR_E22_1               MACO.EBRO522
			// wire CELL10.EBR_E23_1               MACO.EBRO523
			// wire CELL10.EBR_E24_1               MACO.EBRO524
			// wire CELL10.EBR_E25_1               MACO.EBRO525
			// wire CELL10.EBR_E26_1               MACO.EBRO526
			// wire CELL10.EBR_E27_1               MACO.EBRO527
			// wire CELL10.EBR_E28_1               MACO.EBRO528
			// wire CELL10.EBR_E29_1               MACO.EBRO529
			// wire CELL10.EBR_E30_1               MACO.EBRO530
			// wire CELL10.EBR_E31_1               MACO.EBRO531
			// wire CELL10.EBR_E32_1               MACO.EBRO532
			// wire CELL10.EBR_E33_1               MACO.EBRO533
			// wire CELL10.EBR_E34_1               MACO.EBRO534
			// wire CELL10.EBR_E35_1               MACO.EBRO535
			// wire CELL10.EBR_E36_1               MACO.EBRO536
			// wire CELL10.EBR_E37_1               MACO.EBRO537
			// wire CELL10.EBR_E38_1               MACO.EBRO538
			// wire CELL10.EBR_E39_1               MACO.EBRO539
			// wire CELL10.EBR_E40_1               MACO.EBRO540
			// wire CELL10.EBR_E41_1               MACO.EBRO541
			// wire CELL10.EBR_E42_1               MACO.EBRO542
			// wire CELL10.EBR_E43_1               MACO.EBRO543
			// wire CELL10.EBR_E44_1               MACO.EBRO544
			// wire CELL10.EBR_E45_1               MACO.EBRO545
			// wire CELL10.EBR_E46_1               MACO.EBRO546
			// wire CELL10.EBR_E47_1               MACO.EBRO547
			// wire CELL10.EBR_E48_1               MACO.EBRO548
			// wire CELL10.EBR_E49_1               MACO.EBRO549
			// wire CELL10.EBR_E50_1               MACO.EBRO550
			// wire CELL10.EBR_E51_1               MACO.EBRO551
			// wire CELL10.EBR_E52_1               MACO.EBRO552
			// wire CELL10.EBR_E53_1               MACO.EBRO553
			// wire CELL10.EBR_E54_1               MACO.EBRO554
			// wire CELL10.EBR_E55_1               MACO.EBRO555
			// wire CELL10.EBR_E56_1               MACO.EBRO556
			// wire CELL10.EBR_E57_1               MACO.EBRO557
			// wire CELL10.EBR_E58_1               MACO.EBRO558
			// wire CELL10.EBR_E59_1               MACO.EBRO559
			// wire CELL10.EBR_E60_1               MACO.EBRO560
			// wire CELL10.EBR_E61_1               MACO.EBRO561
			// wire CELL10.EBR_E62_1               MACO.EBRO562
			// wire CELL10.EBR_E63_1               MACO.EBRO563
			// wire CELL11.EBR_W0_0                MACO.EBRI500
			// wire CELL11.EBR_W1_0                MACO.EBRI501
			// wire CELL11.EBR_W2_0                MACO.EBRI502
			// wire CELL11.EBR_W3_0                MACO.EBRI503
			// wire CELL11.EBR_W4_0                MACO.EBRI504
			// wire CELL11.EBR_W5_0                MACO.EBRI505
			// wire CELL11.EBR_W6_0                MACO.EBRI506
			// wire CELL11.EBR_W7_0                MACO.EBRI507
			// wire CELL11.EBR_W8_0                MACO.EBRI508
			// wire CELL11.EBR_W9_0                MACO.EBRI509
			// wire CELL11.EBR_W10_0               MACO.EBRI510
			// wire CELL11.EBR_W11_0               MACO.EBRI511
			// wire CELL11.EBR_W12_0               MACO.EBRI512
			// wire CELL11.EBR_W13_0               MACO.EBRI513
			// wire CELL11.EBR_W14_0               MACO.EBRI514
			// wire CELL11.EBR_W15_0               MACO.EBRI515
			// wire CELL11.EBR_W16_0               MACO.EBRI516
			// wire CELL11.EBR_W17_0               MACO.EBRI517
			// wire CELL11.EBR_W18_0               MACO.EBRI518
			// wire CELL11.EBR_W19_0               MACO.EBRI519
			// wire CELL11.EBR_W20_0               MACO.EBRI520
			// wire CELL11.EBR_W21_0               MACO.EBRI521
			// wire CELL11.EBR_W22_0               MACO.EBRI522
			// wire CELL11.EBR_W23_0               MACO.EBRI523
			// wire CELL11.EBR_W24_0               MACO.EBRI524
			// wire CELL11.EBR_W25_0               MACO.EBRI525
			// wire CELL11.EBR_W26_0               MACO.EBRI526
			// wire CELL11.EBR_W27_0               MACO.EBRI527
			// wire CELL11.EBR_W28_0               MACO.EBRI528
			// wire CELL11.EBR_W29_0               MACO.EBRI529
			// wire CELL11.EBR_W30_0               MACO.EBRI530
			// wire CELL11.EBR_W31_0               MACO.EBRI531
			// wire CELL11.EBR_W32_0               MACO.EBRI532
			// wire CELL11.EBR_W33_0               MACO.EBRI533
			// wire CELL11.EBR_W34_0               MACO.EBRI534
			// wire CELL11.EBR_W35_0               MACO.EBRI535
			// wire CELL11.EBR_W36_0               MACO.EBRI536
			// wire CELL11.EBR_W37_0               MACO.EBRI537
			// wire CELL11.EBR_W38_0               MACO.EBRI538
			// wire CELL11.EBR_W39_0               MACO.EBRI539
			// wire CELL11.EBR_W40_0               MACO.EBRI540
			// wire CELL11.EBR_W41_0               MACO.EBRI541
			// wire CELL11.EBR_W42_0               MACO.EBRI542
			// wire CELL11.EBR_W43_0               MACO.EBRI543
			// wire CELL11.EBR_W44_0               MACO.EBRI544
			// wire CELL11.EBR_W45_0               MACO.EBRI545
			// wire CELL11.EBR_W46_0               MACO.EBRI546
			// wire CELL11.EBR_W47_0               MACO.EBRI547
			// wire CELL11.EBR_E0_1                MACO.EBRO400
			// wire CELL11.EBR_E1_1                MACO.EBRO401
			// wire CELL11.EBR_E2_1                MACO.EBRO402
			// wire CELL11.EBR_E3_1                MACO.EBRO403
			// wire CELL11.EBR_E4_1                MACO.EBRO404
			// wire CELL11.EBR_E5_1                MACO.EBRO405
			// wire CELL11.EBR_E6_1                MACO.EBRO406
			// wire CELL11.EBR_E7_1                MACO.EBRO407
			// wire CELL11.EBR_E8_1                MACO.EBRO408
			// wire CELL11.EBR_E9_1                MACO.EBRO409
			// wire CELL11.EBR_E10_1               MACO.EBRO410
			// wire CELL11.EBR_E11_1               MACO.EBRO411
			// wire CELL11.EBR_E12_1               MACO.EBRO412
			// wire CELL11.EBR_E13_1               MACO.EBRO413
			// wire CELL11.EBR_E14_1               MACO.EBRO414
			// wire CELL11.EBR_E15_1               MACO.EBRO415
			// wire CELL11.EBR_E16_1               MACO.EBRO416
			// wire CELL11.EBR_E17_1               MACO.EBRO417
			// wire CELL11.EBR_E18_1               MACO.EBRO418
			// wire CELL11.EBR_E19_1               MACO.EBRO419
			// wire CELL11.EBR_E20_1               MACO.EBRO420
			// wire CELL11.EBR_E21_1               MACO.EBRO421
			// wire CELL11.EBR_E22_1               MACO.EBRO422
			// wire CELL11.EBR_E23_1               MACO.EBRO423
			// wire CELL11.EBR_E24_1               MACO.EBRO424
			// wire CELL11.EBR_E25_1               MACO.EBRO425
			// wire CELL11.EBR_E26_1               MACO.EBRO426
			// wire CELL11.EBR_E27_1               MACO.EBRO427
			// wire CELL11.EBR_E28_1               MACO.EBRO428
			// wire CELL11.EBR_E29_1               MACO.EBRO429
			// wire CELL11.EBR_E30_1               MACO.EBRO430
			// wire CELL11.EBR_E31_1               MACO.EBRO431
			// wire CELL11.EBR_E32_1               MACO.EBRO432
			// wire CELL11.EBR_E33_1               MACO.EBRO433
			// wire CELL11.EBR_E34_1               MACO.EBRO434
			// wire CELL11.EBR_E35_1               MACO.EBRO435
			// wire CELL11.EBR_E36_1               MACO.EBRO436
			// wire CELL11.EBR_E37_1               MACO.EBRO437
			// wire CELL11.EBR_E38_1               MACO.EBRO438
			// wire CELL11.EBR_E39_1               MACO.EBRO439
			// wire CELL11.EBR_E40_1               MACO.EBRO440
			// wire CELL11.EBR_E41_1               MACO.EBRO441
			// wire CELL11.EBR_E42_1               MACO.EBRO442
			// wire CELL11.EBR_E43_1               MACO.EBRO443
			// wire CELL11.EBR_E44_1               MACO.EBRO444
			// wire CELL11.EBR_E45_1               MACO.EBRO445
			// wire CELL11.EBR_E46_1               MACO.EBRO446
			// wire CELL11.EBR_E47_1               MACO.EBRO447
			// wire CELL11.EBR_E48_1               MACO.EBRO448
			// wire CELL11.EBR_E49_1               MACO.EBRO449
			// wire CELL11.EBR_E50_1               MACO.EBRO450
			// wire CELL11.EBR_E51_1               MACO.EBRO451
			// wire CELL11.EBR_E52_1               MACO.EBRO452
			// wire CELL11.EBR_E53_1               MACO.EBRO453
			// wire CELL11.EBR_E54_1               MACO.EBRO454
			// wire CELL11.EBR_E55_1               MACO.EBRO455
			// wire CELL11.EBR_E56_1               MACO.EBRO456
			// wire CELL11.EBR_E57_1               MACO.EBRO457
			// wire CELL11.EBR_E58_1               MACO.EBRO458
			// wire CELL11.EBR_E59_1               MACO.EBRO459
			// wire CELL11.EBR_E60_1               MACO.EBRO460
			// wire CELL11.EBR_E61_1               MACO.EBRO461
			// wire CELL11.EBR_E62_1               MACO.EBRO462
			// wire CELL11.EBR_E63_1               MACO.EBRO463
			// wire CELL12.EBR_W0_0                MACO.EBRI600
			// wire CELL12.EBR_W1_0                MACO.EBRI601
			// wire CELL12.EBR_W2_0                MACO.EBRI602
			// wire CELL12.EBR_W3_0                MACO.EBRI603
			// wire CELL12.EBR_W4_0                MACO.EBRI604
			// wire CELL12.EBR_W5_0                MACO.EBRI605
			// wire CELL12.EBR_W6_0                MACO.EBRI606
			// wire CELL12.EBR_W7_0                MACO.EBRI607
			// wire CELL12.EBR_W8_0                MACO.EBRI608
			// wire CELL12.EBR_W9_0                MACO.EBRI609
			// wire CELL12.EBR_W10_0               MACO.EBRI610
			// wire CELL12.EBR_W11_0               MACO.EBRI611
			// wire CELL12.EBR_W12_0               MACO.EBRI612
			// wire CELL12.EBR_W13_0               MACO.EBRI613
			// wire CELL12.EBR_W14_0               MACO.EBRI614
			// wire CELL12.EBR_W15_0               MACO.EBRI615
			// wire CELL12.EBR_W16_0               MACO.EBRI616
			// wire CELL12.EBR_W17_0               MACO.EBRI617
			// wire CELL12.EBR_W18_0               MACO.EBRI618
			// wire CELL12.EBR_W19_0               MACO.EBRI619
			// wire CELL12.EBR_W20_0               MACO.EBRI620
			// wire CELL12.EBR_W21_0               MACO.EBRI621
			// wire CELL12.EBR_W22_0               MACO.EBRI622
			// wire CELL12.EBR_W23_0               MACO.EBRI623
			// wire CELL12.EBR_W24_0               MACO.EBRI624
			// wire CELL12.EBR_W25_0               MACO.EBRI625
			// wire CELL12.EBR_W26_0               MACO.EBRI626
			// wire CELL12.EBR_W27_0               MACO.EBRI627
			// wire CELL12.EBR_W28_0               MACO.EBRI628
			// wire CELL12.EBR_W29_0               MACO.EBRI629
			// wire CELL12.EBR_W30_0               MACO.EBRI630
			// wire CELL12.EBR_W31_0               MACO.EBRI631
			// wire CELL12.EBR_W32_0               MACO.EBRI632
			// wire CELL12.EBR_W33_0               MACO.EBRI633
			// wire CELL12.EBR_W34_0               MACO.EBRI634
			// wire CELL12.EBR_W35_0               MACO.EBRI635
			// wire CELL12.EBR_W36_0               MACO.EBRI636
			// wire CELL12.EBR_W37_0               MACO.EBRI637
			// wire CELL12.EBR_W38_0               MACO.EBRI638
			// wire CELL12.EBR_W39_0               MACO.EBRI639
			// wire CELL12.EBR_W40_0               MACO.EBRI640
			// wire CELL12.EBR_W41_0               MACO.EBRI641
			// wire CELL12.EBR_W42_0               MACO.EBRI642
			// wire CELL12.EBR_W43_0               MACO.EBRI643
			// wire CELL12.EBR_W44_0               MACO.EBRI644
			// wire CELL12.EBR_W45_0               MACO.EBRI645
			// wire CELL12.EBR_W46_0               MACO.EBRI646
			// wire CELL12.EBR_W47_0               MACO.EBRI647
			// wire CELL12.EBR_E0_1                MACO.EBRO300
			// wire CELL12.EBR_E1_1                MACO.EBRO301
			// wire CELL12.EBR_E2_1                MACO.EBRO302
			// wire CELL12.EBR_E3_1                MACO.EBRO303
			// wire CELL12.EBR_E4_1                MACO.EBRO304
			// wire CELL12.EBR_E5_1                MACO.EBRO305
			// wire CELL12.EBR_E6_1                MACO.EBRO306
			// wire CELL12.EBR_E7_1                MACO.EBRO307
			// wire CELL12.EBR_E8_1                MACO.EBRO308
			// wire CELL12.EBR_E9_1                MACO.EBRO309
			// wire CELL12.EBR_E10_1               MACO.EBRO310
			// wire CELL12.EBR_E11_1               MACO.EBRO311
			// wire CELL12.EBR_E12_1               MACO.EBRO312
			// wire CELL12.EBR_E13_1               MACO.EBRO313
			// wire CELL12.EBR_E14_1               MACO.EBRO314
			// wire CELL12.EBR_E15_1               MACO.EBRO315
			// wire CELL12.EBR_E16_1               MACO.EBRO316
			// wire CELL12.EBR_E17_1               MACO.EBRO317
			// wire CELL12.EBR_E18_1               MACO.EBRO318
			// wire CELL12.EBR_E19_1               MACO.EBRO319
			// wire CELL12.EBR_E20_1               MACO.EBRO320
			// wire CELL12.EBR_E21_1               MACO.EBRO321
			// wire CELL12.EBR_E22_1               MACO.EBRO322
			// wire CELL12.EBR_E23_1               MACO.EBRO323
			// wire CELL12.EBR_E24_1               MACO.EBRO324
			// wire CELL12.EBR_E25_1               MACO.EBRO325
			// wire CELL12.EBR_E26_1               MACO.EBRO326
			// wire CELL12.EBR_E27_1               MACO.EBRO327
			// wire CELL12.EBR_E28_1               MACO.EBRO328
			// wire CELL12.EBR_E29_1               MACO.EBRO329
			// wire CELL12.EBR_E30_1               MACO.EBRO330
			// wire CELL12.EBR_E31_1               MACO.EBRO331
			// wire CELL12.EBR_E32_1               MACO.EBRO332
			// wire CELL12.EBR_E33_1               MACO.EBRO333
			// wire CELL12.EBR_E34_1               MACO.EBRO334
			// wire CELL12.EBR_E35_1               MACO.EBRO335
			// wire CELL12.EBR_E36_1               MACO.EBRO336
			// wire CELL12.EBR_E37_1               MACO.EBRO337
			// wire CELL12.EBR_E38_1               MACO.EBRO338
			// wire CELL12.EBR_E39_1               MACO.EBRO339
			// wire CELL12.EBR_E40_1               MACO.EBRO340
			// wire CELL12.EBR_E41_1               MACO.EBRO341
			// wire CELL12.EBR_E42_1               MACO.EBRO342
			// wire CELL12.EBR_E43_1               MACO.EBRO343
			// wire CELL12.EBR_E44_1               MACO.EBRO344
			// wire CELL12.EBR_E45_1               MACO.EBRO345
			// wire CELL12.EBR_E46_1               MACO.EBRO346
			// wire CELL12.EBR_E47_1               MACO.EBRO347
			// wire CELL12.EBR_E48_1               MACO.EBRO348
			// wire CELL12.EBR_E49_1               MACO.EBRO349
			// wire CELL12.EBR_E50_1               MACO.EBRO350
			// wire CELL12.EBR_E51_1               MACO.EBRO351
			// wire CELL12.EBR_E52_1               MACO.EBRO352
			// wire CELL12.EBR_E53_1               MACO.EBRO353
			// wire CELL12.EBR_E54_1               MACO.EBRO354
			// wire CELL12.EBR_E55_1               MACO.EBRO355
			// wire CELL12.EBR_E56_1               MACO.EBRO356
			// wire CELL12.EBR_E57_1               MACO.EBRO357
			// wire CELL12.EBR_E58_1               MACO.EBRO358
			// wire CELL12.EBR_E59_1               MACO.EBRO359
			// wire CELL12.EBR_E60_1               MACO.EBRO360
			// wire CELL12.EBR_E61_1               MACO.EBRO361
			// wire CELL12.EBR_E62_1               MACO.EBRO362
			// wire CELL12.EBR_E63_1               MACO.EBRO363
			// wire CELL13.EBR_W0_0                MACO.EBRI700
			// wire CELL13.EBR_W1_0                MACO.EBRI701
			// wire CELL13.EBR_W2_0                MACO.EBRI702
			// wire CELL13.EBR_W3_0                MACO.EBRI703
			// wire CELL13.EBR_W4_0                MACO.EBRI704
			// wire CELL13.EBR_W5_0                MACO.EBRI705
			// wire CELL13.EBR_W6_0                MACO.EBRI706
			// wire CELL13.EBR_W7_0                MACO.EBRI707
			// wire CELL13.EBR_W8_0                MACO.EBRI708
			// wire CELL13.EBR_W9_0                MACO.EBRI709
			// wire CELL13.EBR_W10_0               MACO.EBRI710
			// wire CELL13.EBR_W11_0               MACO.EBRI711
			// wire CELL13.EBR_W12_0               MACO.EBRI712
			// wire CELL13.EBR_W13_0               MACO.EBRI713
			// wire CELL13.EBR_W14_0               MACO.EBRI714
			// wire CELL13.EBR_W15_0               MACO.EBRI715
			// wire CELL13.EBR_W16_0               MACO.EBRI716
			// wire CELL13.EBR_W17_0               MACO.EBRI717
			// wire CELL13.EBR_W18_0               MACO.EBRI718
			// wire CELL13.EBR_W19_0               MACO.EBRI719
			// wire CELL13.EBR_W20_0               MACO.EBRI720
			// wire CELL13.EBR_W21_0               MACO.EBRI721
			// wire CELL13.EBR_W22_0               MACO.EBRI722
			// wire CELL13.EBR_W23_0               MACO.EBRI723
			// wire CELL13.EBR_W24_0               MACO.EBRI724
			// wire CELL13.EBR_W25_0               MACO.EBRI725
			// wire CELL13.EBR_W26_0               MACO.EBRI726
			// wire CELL13.EBR_W27_0               MACO.EBRI727
			// wire CELL13.EBR_W28_0               MACO.EBRI728
			// wire CELL13.EBR_W29_0               MACO.EBRI729
			// wire CELL13.EBR_W30_0               MACO.EBRI730
			// wire CELL13.EBR_W31_0               MACO.EBRI731
			// wire CELL13.EBR_W32_0               MACO.EBRI732
			// wire CELL13.EBR_W33_0               MACO.EBRI733
			// wire CELL13.EBR_W34_0               MACO.EBRI734
			// wire CELL13.EBR_W35_0               MACO.EBRI735
			// wire CELL13.EBR_W36_0               MACO.EBRI736
			// wire CELL13.EBR_W37_0               MACO.EBRI737
			// wire CELL13.EBR_W38_0               MACO.EBRI738
			// wire CELL13.EBR_W39_0               MACO.EBRI739
			// wire CELL13.EBR_W40_0               MACO.EBRI740
			// wire CELL13.EBR_W41_0               MACO.EBRI741
			// wire CELL13.EBR_W42_0               MACO.EBRI742
			// wire CELL13.EBR_W43_0               MACO.EBRI743
			// wire CELL13.EBR_W44_0               MACO.EBRI744
			// wire CELL13.EBR_W45_0               MACO.EBRI745
			// wire CELL13.EBR_W46_0               MACO.EBRI746
			// wire CELL13.EBR_W47_0               MACO.EBRI747
			// wire CELL13.EBR_E0_1                MACO.EBRO200
			// wire CELL13.EBR_E1_1                MACO.EBRO201
			// wire CELL13.EBR_E2_1                MACO.EBRO202
			// wire CELL13.EBR_E3_1                MACO.EBRO203
			// wire CELL13.EBR_E4_1                MACO.EBRO204
			// wire CELL13.EBR_E5_1                MACO.EBRO205
			// wire CELL13.EBR_E6_1                MACO.EBRO206
			// wire CELL13.EBR_E7_1                MACO.EBRO207
			// wire CELL13.EBR_E8_1                MACO.EBRO208
			// wire CELL13.EBR_E9_1                MACO.EBRO209
			// wire CELL13.EBR_E10_1               MACO.EBRO210
			// wire CELL13.EBR_E11_1               MACO.EBRO211
			// wire CELL13.EBR_E12_1               MACO.EBRO212
			// wire CELL13.EBR_E13_1               MACO.EBRO213
			// wire CELL13.EBR_E14_1               MACO.EBRO214
			// wire CELL13.EBR_E15_1               MACO.EBRO215
			// wire CELL13.EBR_E16_1               MACO.EBRO216
			// wire CELL13.EBR_E17_1               MACO.EBRO217
			// wire CELL13.EBR_E18_1               MACO.EBRO218
			// wire CELL13.EBR_E19_1               MACO.EBRO219
			// wire CELL13.EBR_E20_1               MACO.EBRO220
			// wire CELL13.EBR_E21_1               MACO.EBRO221
			// wire CELL13.EBR_E22_1               MACO.EBRO222
			// wire CELL13.EBR_E23_1               MACO.EBRO223
			// wire CELL13.EBR_E24_1               MACO.EBRO224
			// wire CELL13.EBR_E25_1               MACO.EBRO225
			// wire CELL13.EBR_E26_1               MACO.EBRO226
			// wire CELL13.EBR_E27_1               MACO.EBRO227
			// wire CELL13.EBR_E28_1               MACO.EBRO228
			// wire CELL13.EBR_E29_1               MACO.EBRO229
			// wire CELL13.EBR_E30_1               MACO.EBRO230
			// wire CELL13.EBR_E31_1               MACO.EBRO231
			// wire CELL13.EBR_E32_1               MACO.EBRO232
			// wire CELL13.EBR_E33_1               MACO.EBRO233
			// wire CELL13.EBR_E34_1               MACO.EBRO234
			// wire CELL13.EBR_E35_1               MACO.EBRO235
			// wire CELL13.EBR_E36_1               MACO.EBRO236
			// wire CELL13.EBR_E37_1               MACO.EBRO237
			// wire CELL13.EBR_E38_1               MACO.EBRO238
			// wire CELL13.EBR_E39_1               MACO.EBRO239
			// wire CELL13.EBR_E40_1               MACO.EBRO240
			// wire CELL13.EBR_E41_1               MACO.EBRO241
			// wire CELL13.EBR_E42_1               MACO.EBRO242
			// wire CELL13.EBR_E43_1               MACO.EBRO243
			// wire CELL13.EBR_E44_1               MACO.EBRO244
			// wire CELL13.EBR_E45_1               MACO.EBRO245
			// wire CELL13.EBR_E46_1               MACO.EBRO246
			// wire CELL13.EBR_E47_1               MACO.EBRO247
			// wire CELL13.EBR_E48_1               MACO.EBRO248
			// wire CELL13.EBR_E49_1               MACO.EBRO249
			// wire CELL13.EBR_E50_1               MACO.EBRO250
			// wire CELL13.EBR_E51_1               MACO.EBRO251
			// wire CELL13.EBR_E52_1               MACO.EBRO252
			// wire CELL13.EBR_E53_1               MACO.EBRO253
			// wire CELL13.EBR_E54_1               MACO.EBRO254
			// wire CELL13.EBR_E55_1               MACO.EBRO255
			// wire CELL13.EBR_E56_1               MACO.EBRO256
			// wire CELL13.EBR_E57_1               MACO.EBRO257
			// wire CELL13.EBR_E58_1               MACO.EBRO258
			// wire CELL13.EBR_E59_1               MACO.EBRO259
			// wire CELL13.EBR_E60_1               MACO.EBRO260
			// wire CELL13.EBR_E61_1               MACO.EBRO261
			// wire CELL13.EBR_E62_1               MACO.EBRO262
			// wire CELL13.EBR_E63_1               MACO.EBRO263
			// wire CELL14.EBR_W0_0                MACO.EBRI800
			// wire CELL14.EBR_W1_0                MACO.EBRI801
			// wire CELL14.EBR_W2_0                MACO.EBRI802
			// wire CELL14.EBR_W3_0                MACO.EBRI803
			// wire CELL14.EBR_W4_0                MACO.EBRI804
			// wire CELL14.EBR_W5_0                MACO.EBRI805
			// wire CELL14.EBR_W6_0                MACO.EBRI806
			// wire CELL14.EBR_W7_0                MACO.EBRI807
			// wire CELL14.EBR_W8_0                MACO.EBRI808
			// wire CELL14.EBR_W9_0                MACO.EBRI809
			// wire CELL14.EBR_W10_0               MACO.EBRI810
			// wire CELL14.EBR_W11_0               MACO.EBRI811
			// wire CELL14.EBR_W12_0               MACO.EBRI812
			// wire CELL14.EBR_W13_0               MACO.EBRI813
			// wire CELL14.EBR_W14_0               MACO.EBRI814
			// wire CELL14.EBR_W15_0               MACO.EBRI815
			// wire CELL14.EBR_W16_0               MACO.EBRI816
			// wire CELL14.EBR_W17_0               MACO.EBRI817
			// wire CELL14.EBR_W18_0               MACO.EBRI818
			// wire CELL14.EBR_W19_0               MACO.EBRI819
			// wire CELL14.EBR_W20_0               MACO.EBRI820
			// wire CELL14.EBR_W21_0               MACO.EBRI821
			// wire CELL14.EBR_W22_0               MACO.EBRI822
			// wire CELL14.EBR_W23_0               MACO.EBRI823
			// wire CELL14.EBR_W24_0               MACO.EBRI824
			// wire CELL14.EBR_W25_0               MACO.EBRI825
			// wire CELL14.EBR_W26_0               MACO.EBRI826
			// wire CELL14.EBR_W27_0               MACO.EBRI827
			// wire CELL14.EBR_W28_0               MACO.EBRI828
			// wire CELL14.EBR_W29_0               MACO.EBRI829
			// wire CELL14.EBR_W30_0               MACO.EBRI830
			// wire CELL14.EBR_W31_0               MACO.EBRI831
			// wire CELL14.EBR_W32_0               MACO.EBRI832
			// wire CELL14.EBR_W33_0               MACO.EBRI833
			// wire CELL14.EBR_W34_0               MACO.EBRI834
			// wire CELL14.EBR_W35_0               MACO.EBRI835
			// wire CELL14.EBR_W36_0               MACO.EBRI836
			// wire CELL14.EBR_W37_0               MACO.EBRI837
			// wire CELL14.EBR_W38_0               MACO.EBRI838
			// wire CELL14.EBR_W39_0               MACO.EBRI839
			// wire CELL14.EBR_W40_0               MACO.EBRI840
			// wire CELL14.EBR_W41_0               MACO.EBRI841
			// wire CELL14.EBR_W42_0               MACO.EBRI842
			// wire CELL14.EBR_W43_0               MACO.EBRI843
			// wire CELL14.EBR_W44_0               MACO.EBRI844
			// wire CELL14.EBR_W45_0               MACO.EBRI845
			// wire CELL14.EBR_W46_0               MACO.EBRI846
			// wire CELL14.EBR_W47_0               MACO.EBRI847
			// wire CELL14.EBR_E0_1                MACO.EBRO100
			// wire CELL14.EBR_E1_1                MACO.EBRO101
			// wire CELL14.EBR_E2_1                MACO.EBRO102
			// wire CELL14.EBR_E3_1                MACO.EBRO103
			// wire CELL14.EBR_E4_1                MACO.EBRO104
			// wire CELL14.EBR_E5_1                MACO.EBRO105
			// wire CELL14.EBR_E6_1                MACO.EBRO106
			// wire CELL14.EBR_E7_1                MACO.EBRO107
			// wire CELL14.EBR_E8_1                MACO.EBRO108
			// wire CELL14.EBR_E9_1                MACO.EBRO109
			// wire CELL14.EBR_E10_1               MACO.EBRO110
			// wire CELL14.EBR_E11_1               MACO.EBRO111
			// wire CELL14.EBR_E12_1               MACO.EBRO112
			// wire CELL14.EBR_E13_1               MACO.EBRO113
			// wire CELL14.EBR_E14_1               MACO.EBRO114
			// wire CELL14.EBR_E15_1               MACO.EBRO115
			// wire CELL14.EBR_E16_1               MACO.EBRO116
			// wire CELL14.EBR_E17_1               MACO.EBRO117
			// wire CELL14.EBR_E18_1               MACO.EBRO118
			// wire CELL14.EBR_E19_1               MACO.EBRO119
			// wire CELL14.EBR_E20_1               MACO.EBRO120
			// wire CELL14.EBR_E21_1               MACO.EBRO121
			// wire CELL14.EBR_E22_1               MACO.EBRO122
			// wire CELL14.EBR_E23_1               MACO.EBRO123
			// wire CELL14.EBR_E24_1               MACO.EBRO124
			// wire CELL14.EBR_E25_1               MACO.EBRO125
			// wire CELL14.EBR_E26_1               MACO.EBRO126
			// wire CELL14.EBR_E27_1               MACO.EBRO127
			// wire CELL14.EBR_E28_1               MACO.EBRO128
			// wire CELL14.EBR_E29_1               MACO.EBRO129
			// wire CELL14.EBR_E30_1               MACO.EBRO130
			// wire CELL14.EBR_E31_1               MACO.EBRO131
			// wire CELL14.EBR_E32_1               MACO.EBRO132
			// wire CELL14.EBR_E33_1               MACO.EBRO133
			// wire CELL14.EBR_E34_1               MACO.EBRO134
			// wire CELL14.EBR_E35_1               MACO.EBRO135
			// wire CELL14.EBR_E36_1               MACO.EBRO136
			// wire CELL14.EBR_E37_1               MACO.EBRO137
			// wire CELL14.EBR_E38_1               MACO.EBRO138
			// wire CELL14.EBR_E39_1               MACO.EBRO139
			// wire CELL14.EBR_E40_1               MACO.EBRO140
			// wire CELL14.EBR_E41_1               MACO.EBRO141
			// wire CELL14.EBR_E42_1               MACO.EBRO142
			// wire CELL14.EBR_E43_1               MACO.EBRO143
			// wire CELL14.EBR_E44_1               MACO.EBRO144
			// wire CELL14.EBR_E45_1               MACO.EBRO145
			// wire CELL14.EBR_E46_1               MACO.EBRO146
			// wire CELL14.EBR_E47_1               MACO.EBRO147
			// wire CELL14.EBR_E48_1               MACO.EBRO148
			// wire CELL14.EBR_E49_1               MACO.EBRO149
			// wire CELL14.EBR_E50_1               MACO.EBRO150
			// wire CELL14.EBR_E51_1               MACO.EBRO151
			// wire CELL14.EBR_E52_1               MACO.EBRO152
			// wire CELL14.EBR_E53_1               MACO.EBRO153
			// wire CELL14.EBR_E54_1               MACO.EBRO154
			// wire CELL14.EBR_E55_1               MACO.EBRO155
			// wire CELL14.EBR_E56_1               MACO.EBRO156
			// wire CELL14.EBR_E57_1               MACO.EBRO157
			// wire CELL14.EBR_E58_1               MACO.EBRO158
			// wire CELL14.EBR_E59_1               MACO.EBRO159
			// wire CELL14.EBR_E60_1               MACO.EBRO160
			// wire CELL14.EBR_E61_1               MACO.EBRO161
			// wire CELL14.EBR_E62_1               MACO.EBRO162
			// wire CELL14.EBR_E63_1               MACO.EBRO163
			// wire CELL15.EBR_W0_0                MACO.EBRI900
			// wire CELL15.EBR_W1_0                MACO.EBRI901
			// wire CELL15.EBR_W2_0                MACO.EBRI902
			// wire CELL15.EBR_W3_0                MACO.EBRI903
			// wire CELL15.EBR_W4_0                MACO.EBRI904
			// wire CELL15.EBR_W5_0                MACO.EBRI905
			// wire CELL15.EBR_W6_0                MACO.EBRI906
			// wire CELL15.EBR_W7_0                MACO.EBRI907
			// wire CELL15.EBR_W8_0                MACO.EBRI908
			// wire CELL15.EBR_W9_0                MACO.EBRI909
			// wire CELL15.EBR_W10_0               MACO.EBRI910
			// wire CELL15.EBR_W11_0               MACO.EBRI911
			// wire CELL15.EBR_W12_0               MACO.EBRI912
			// wire CELL15.EBR_W13_0               MACO.EBRI913
			// wire CELL15.EBR_W14_0               MACO.EBRI914
			// wire CELL15.EBR_W15_0               MACO.EBRI915
			// wire CELL15.EBR_W16_0               MACO.EBRI916
			// wire CELL15.EBR_W17_0               MACO.EBRI917
			// wire CELL15.EBR_W18_0               MACO.EBRI918
			// wire CELL15.EBR_W19_0               MACO.EBRI919
			// wire CELL15.EBR_W20_0               MACO.EBRI920
			// wire CELL15.EBR_W21_0               MACO.EBRI921
			// wire CELL15.EBR_W22_0               MACO.EBRI922
			// wire CELL15.EBR_W23_0               MACO.EBRI923
			// wire CELL15.EBR_W24_0               MACO.EBRI924
			// wire CELL15.EBR_W25_0               MACO.EBRI925
			// wire CELL15.EBR_W26_0               MACO.EBRI926
			// wire CELL15.EBR_W27_0               MACO.EBRI927
			// wire CELL15.EBR_W28_0               MACO.EBRI928
			// wire CELL15.EBR_W29_0               MACO.EBRI929
			// wire CELL15.EBR_W30_0               MACO.EBRI930
			// wire CELL15.EBR_W31_0               MACO.EBRI931
			// wire CELL15.EBR_W32_0               MACO.EBRI932
			// wire CELL15.EBR_W33_0               MACO.EBRI933
			// wire CELL15.EBR_W34_0               MACO.EBRI934
			// wire CELL15.EBR_W35_0               MACO.EBRI935
			// wire CELL15.EBR_W36_0               MACO.EBRI936
			// wire CELL15.EBR_W37_0               MACO.EBRI937
			// wire CELL15.EBR_W38_0               MACO.EBRI938
			// wire CELL15.EBR_W39_0               MACO.EBRI939
			// wire CELL15.EBR_W40_0               MACO.EBRI940
			// wire CELL15.EBR_W41_0               MACO.EBRI941
			// wire CELL15.EBR_W42_0               MACO.EBRI942
			// wire CELL15.EBR_W43_0               MACO.EBRI943
			// wire CELL15.EBR_W44_0               MACO.EBRI944
			// wire CELL15.EBR_W45_0               MACO.EBRI945
			// wire CELL15.EBR_W46_0               MACO.EBRI946
			// wire CELL15.EBR_W47_0               MACO.EBRI947
			// wire CELL15.EBR_E0_1                MACO.EBRO000
			// wire CELL15.EBR_E1_1                MACO.EBRO001
			// wire CELL15.EBR_E2_1                MACO.EBRO002
			// wire CELL15.EBR_E3_1                MACO.EBRO003
			// wire CELL15.EBR_E4_1                MACO.EBRO004
			// wire CELL15.EBR_E5_1                MACO.EBRO005
			// wire CELL15.EBR_E6_1                MACO.EBRO006
			// wire CELL15.EBR_E7_1                MACO.EBRO007
			// wire CELL15.EBR_E8_1                MACO.EBRO008
			// wire CELL15.EBR_E9_1                MACO.EBRO009
			// wire CELL15.EBR_E10_1               MACO.EBRO010
			// wire CELL15.EBR_E11_1               MACO.EBRO011
			// wire CELL15.EBR_E12_1               MACO.EBRO012
			// wire CELL15.EBR_E13_1               MACO.EBRO013
			// wire CELL15.EBR_E14_1               MACO.EBRO014
			// wire CELL15.EBR_E15_1               MACO.EBRO015
			// wire CELL15.EBR_E16_1               MACO.EBRO016
			// wire CELL15.EBR_E17_1               MACO.EBRO017
			// wire CELL15.EBR_E18_1               MACO.EBRO018
			// wire CELL15.EBR_E19_1               MACO.EBRO019
			// wire CELL15.EBR_E20_1               MACO.EBRO020
			// wire CELL15.EBR_E21_1               MACO.EBRO021
			// wire CELL15.EBR_E22_1               MACO.EBRO022
			// wire CELL15.EBR_E23_1               MACO.EBRO023
			// wire CELL15.EBR_E24_1               MACO.EBRO024
			// wire CELL15.EBR_E25_1               MACO.EBRO025
			// wire CELL15.EBR_E26_1               MACO.EBRO026
			// wire CELL15.EBR_E27_1               MACO.EBRO027
			// wire CELL15.EBR_E28_1               MACO.EBRO028
			// wire CELL15.EBR_E29_1               MACO.EBRO029
			// wire CELL15.EBR_E30_1               MACO.EBRO030
			// wire CELL15.EBR_E31_1               MACO.EBRO031
			// wire CELL15.EBR_E32_1               MACO.EBRO032
			// wire CELL15.EBR_E33_1               MACO.EBRO033
			// wire CELL15.EBR_E34_1               MACO.EBRO034
			// wire CELL15.EBR_E35_1               MACO.EBRO035
			// wire CELL15.EBR_E36_1               MACO.EBRO036
			// wire CELL15.EBR_E37_1               MACO.EBRO037
			// wire CELL15.EBR_E38_1               MACO.EBRO038
			// wire CELL15.EBR_E39_1               MACO.EBRO039
			// wire CELL15.EBR_E40_1               MACO.EBRO040
			// wire CELL15.EBR_E41_1               MACO.EBRO041
			// wire CELL15.EBR_E42_1               MACO.EBRO042
			// wire CELL15.EBR_E43_1               MACO.EBRO043
			// wire CELL15.EBR_E44_1               MACO.EBRO044
			// wire CELL15.EBR_E45_1               MACO.EBRO045
			// wire CELL15.EBR_E46_1               MACO.EBRO046
			// wire CELL15.EBR_E47_1               MACO.EBRO047
			// wire CELL15.EBR_E48_1               MACO.EBRO048
			// wire CELL15.EBR_E49_1               MACO.EBRO049
			// wire CELL15.EBR_E50_1               MACO.EBRO050
			// wire CELL15.EBR_E51_1               MACO.EBRO051
			// wire CELL15.EBR_E52_1               MACO.EBRO052
			// wire CELL15.EBR_E53_1               MACO.EBRO053
			// wire CELL15.EBR_E54_1               MACO.EBRO054
			// wire CELL15.EBR_E55_1               MACO.EBRO055
			// wire CELL15.EBR_E56_1               MACO.EBRO056
			// wire CELL15.EBR_E57_1               MACO.EBRO057
			// wire CELL15.EBR_E58_1               MACO.EBRO058
			// wire CELL15.EBR_E59_1               MACO.EBRO059
			// wire CELL15.EBR_E60_1               MACO.EBRO060
			// wire CELL15.EBR_E61_1               MACO.EBRO061
			// wire CELL15.EBR_E62_1               MACO.EBRO062
			// wire CELL15.EBR_E63_1               MACO.EBRO063
		}

		tile_class MACO_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;

			bel MACO {
				input CE_0_0 = CELL0.IMUX_CE3;
				input CE_0_1 = CELL0.IMUX_CE2;
				input CE_0_2 = CELL0.IMUX_CE1;
				input CE_0_3 = CELL0.IMUX_CE0;
				input CE_1_0 = CELL1.IMUX_CE3;
				input CE_1_1 = CELL1.IMUX_CE2;
				input CE_1_2 = CELL1.IMUX_CE1;
				input CE_1_3 = CELL1.IMUX_CE0;
				input CE_2_0 = CELL2.IMUX_CE3;
				input CE_2_1 = CELL2.IMUX_CE2;
				input CE_2_2 = CELL2.IMUX_CE1;
				input CE_2_3 = CELL2.IMUX_CE0;
				input CIBIN_0_0 = CELL0.IMUX_A7;
				input CIBIN_0_1 = CELL0.IMUX_A6;
				input CIBIN_0_10 = CELL0.IMUX_B5;
				input CIBIN_0_11 = CELL0.IMUX_B4;
				input CIBIN_0_12 = CELL0.IMUX_B3;
				input CIBIN_0_13 = CELL0.IMUX_B2;
				input CIBIN_0_14 = CELL0.IMUX_B1;
				input CIBIN_0_15 = CELL0.IMUX_B0;
				input CIBIN_0_16 = CELL0.IMUX_C7;
				input CIBIN_0_17 = CELL0.IMUX_C6;
				input CIBIN_0_18 = CELL0.IMUX_C5;
				input CIBIN_0_19 = CELL0.IMUX_C4;
				input CIBIN_0_2 = CELL0.IMUX_A5;
				input CIBIN_0_20 = CELL0.IMUX_C3;
				input CIBIN_0_21 = CELL0.IMUX_C2;
				input CIBIN_0_22 = CELL0.IMUX_C1;
				input CIBIN_0_23 = CELL0.IMUX_C0;
				input CIBIN_0_24 = CELL0.IMUX_D7;
				input CIBIN_0_25 = CELL0.IMUX_D6;
				input CIBIN_0_26 = CELL0.IMUX_D5;
				input CIBIN_0_27 = CELL0.IMUX_D4;
				input CIBIN_0_28 = CELL0.IMUX_D3;
				input CIBIN_0_29 = CELL0.IMUX_D2;
				input CIBIN_0_3 = CELL0.IMUX_A4;
				input CIBIN_0_30 = CELL0.IMUX_D1;
				input CIBIN_0_31 = CELL0.IMUX_D0;
				input CIBIN_0_4 = CELL0.IMUX_A3;
				input CIBIN_0_5 = CELL0.IMUX_A2;
				input CIBIN_0_6 = CELL0.IMUX_A1;
				input CIBIN_0_7 = CELL0.IMUX_A0;
				input CIBIN_0_8 = CELL0.IMUX_B7;
				input CIBIN_0_9 = CELL0.IMUX_B6;
				input CIBIN_1_0 = CELL1.IMUX_A7;
				input CIBIN_1_1 = CELL1.IMUX_A6;
				input CIBIN_1_10 = CELL1.IMUX_B5;
				input CIBIN_1_11 = CELL1.IMUX_B4;
				input CIBIN_1_12 = CELL1.IMUX_B3;
				input CIBIN_1_13 = CELL1.IMUX_B2;
				input CIBIN_1_14 = CELL1.IMUX_B1;
				input CIBIN_1_15 = CELL1.IMUX_B0;
				input CIBIN_1_16 = CELL1.IMUX_C7;
				input CIBIN_1_17 = CELL1.IMUX_C6;
				input CIBIN_1_18 = CELL1.IMUX_C5;
				input CIBIN_1_19 = CELL1.IMUX_C4;
				input CIBIN_1_2 = CELL1.IMUX_A5;
				input CIBIN_1_20 = CELL1.IMUX_C3;
				input CIBIN_1_21 = CELL1.IMUX_C2;
				input CIBIN_1_22 = CELL1.IMUX_C1;
				input CIBIN_1_23 = CELL1.IMUX_C0;
				input CIBIN_1_24 = CELL1.IMUX_D7;
				input CIBIN_1_25 = CELL1.IMUX_D6;
				input CIBIN_1_26 = CELL1.IMUX_D5;
				input CIBIN_1_27 = CELL1.IMUX_D4;
				input CIBIN_1_28 = CELL1.IMUX_D3;
				input CIBIN_1_29 = CELL1.IMUX_D2;
				input CIBIN_1_3 = CELL1.IMUX_A4;
				input CIBIN_1_30 = CELL1.IMUX_D1;
				input CIBIN_1_31 = CELL1.IMUX_D0;
				input CIBIN_1_4 = CELL1.IMUX_A3;
				input CIBIN_1_5 = CELL1.IMUX_A2;
				input CIBIN_1_6 = CELL1.IMUX_A1;
				input CIBIN_1_7 = CELL1.IMUX_A0;
				input CIBIN_1_8 = CELL1.IMUX_B7;
				input CIBIN_1_9 = CELL1.IMUX_B6;
				input CIBIN_2_0 = CELL2.IMUX_A7;
				input CIBIN_2_1 = CELL2.IMUX_A6;
				input CIBIN_2_10 = CELL2.IMUX_B5;
				input CIBIN_2_11 = CELL2.IMUX_B4;
				input CIBIN_2_12 = CELL2.IMUX_B3;
				input CIBIN_2_13 = CELL2.IMUX_B2;
				input CIBIN_2_14 = CELL2.IMUX_B1;
				input CIBIN_2_15 = CELL2.IMUX_B0;
				input CIBIN_2_16 = CELL2.IMUX_C7;
				input CIBIN_2_17 = CELL2.IMUX_C6;
				input CIBIN_2_18 = CELL2.IMUX_C5;
				input CIBIN_2_19 = CELL2.IMUX_C4;
				input CIBIN_2_2 = CELL2.IMUX_A5;
				input CIBIN_2_20 = CELL2.IMUX_C3;
				input CIBIN_2_21 = CELL2.IMUX_C2;
				input CIBIN_2_22 = CELL2.IMUX_C1;
				input CIBIN_2_23 = CELL2.IMUX_C0;
				input CIBIN_2_24 = CELL2.IMUX_D7;
				input CIBIN_2_25 = CELL2.IMUX_D6;
				input CIBIN_2_26 = CELL2.IMUX_D5;
				input CIBIN_2_27 = CELL2.IMUX_D4;
				input CIBIN_2_28 = CELL2.IMUX_D3;
				input CIBIN_2_29 = CELL2.IMUX_D2;
				input CIBIN_2_3 = CELL2.IMUX_A4;
				input CIBIN_2_30 = CELL2.IMUX_D1;
				input CIBIN_2_31 = CELL2.IMUX_D0;
				input CIBIN_2_4 = CELL2.IMUX_A3;
				input CIBIN_2_5 = CELL2.IMUX_A2;
				input CIBIN_2_6 = CELL2.IMUX_A1;
				input CIBIN_2_7 = CELL2.IMUX_A0;
				input CIBIN_2_8 = CELL2.IMUX_B7;
				input CIBIN_2_9 = CELL2.IMUX_B6;
				output CIBOUT_0_0 = CELL0.OUT_OFX7;
				output CIBOUT_0_1 = CELL0.OUT_OFX6;
				output CIBOUT_0_10 = CELL0.OUT_F5;
				output CIBOUT_0_11 = CELL0.OUT_F4;
				output CIBOUT_0_12 = CELL0.OUT_F3;
				output CIBOUT_0_13 = CELL0.OUT_F2;
				output CIBOUT_0_14 = CELL0.OUT_F1;
				output CIBOUT_0_15 = CELL0.OUT_F0;
				output CIBOUT_0_16 = CELL0.OUT_Q7;
				output CIBOUT_0_17 = CELL0.OUT_Q6;
				output CIBOUT_0_18 = CELL0.OUT_Q5;
				output CIBOUT_0_19 = CELL0.OUT_Q4;
				output CIBOUT_0_2 = CELL0.OUT_OFX5;
				output CIBOUT_0_20 = CELL0.OUT_Q3;
				output CIBOUT_0_21 = CELL0.OUT_Q2;
				output CIBOUT_0_3 = CELL0.OUT_OFX4;
				output CIBOUT_0_4 = CELL0.OUT_OFX3;
				output CIBOUT_0_5 = CELL0.OUT_OFX2;
				output CIBOUT_0_6 = CELL0.OUT_OFX1;
				output CIBOUT_0_7 = CELL0.OUT_OFX0;
				output CIBOUT_0_8 = CELL0.OUT_F7;
				output CIBOUT_0_9 = CELL0.OUT_F6;
				output CIBOUT_1_0 = CELL1.OUT_OFX7;
				output CIBOUT_1_1 = CELL1.OUT_OFX6;
				output CIBOUT_1_10 = CELL1.OUT_F5;
				output CIBOUT_1_11 = CELL1.OUT_F4;
				output CIBOUT_1_12 = CELL1.OUT_F3;
				output CIBOUT_1_13 = CELL1.OUT_F2;
				output CIBOUT_1_14 = CELL1.OUT_F1;
				output CIBOUT_1_15 = CELL1.OUT_F0;
				output CIBOUT_1_16 = CELL1.OUT_Q7;
				output CIBOUT_1_17 = CELL1.OUT_Q6;
				output CIBOUT_1_18 = CELL1.OUT_Q5;
				output CIBOUT_1_19 = CELL1.OUT_Q4;
				output CIBOUT_1_2 = CELL1.OUT_OFX5;
				output CIBOUT_1_20 = CELL1.OUT_Q3;
				output CIBOUT_1_21 = CELL1.OUT_Q2;
				output CIBOUT_1_22 = CELL1.OUT_Q1;
				output CIBOUT_1_23 = CELL1.OUT_Q0;
				output CIBOUT_1_3 = CELL1.OUT_OFX4;
				output CIBOUT_1_4 = CELL1.OUT_OFX3;
				output CIBOUT_1_5 = CELL1.OUT_OFX2;
				output CIBOUT_1_6 = CELL1.OUT_OFX1;
				output CIBOUT_1_7 = CELL1.OUT_OFX0;
				output CIBOUT_1_8 = CELL1.OUT_F7;
				output CIBOUT_1_9 = CELL1.OUT_F6;
				output CIBOUT_2_0 = CELL2.OUT_OFX7;
				output CIBOUT_2_1 = CELL2.OUT_OFX6;
				output CIBOUT_2_10 = CELL2.OUT_F5;
				output CIBOUT_2_11 = CELL2.OUT_F4;
				output CIBOUT_2_12 = CELL2.OUT_F3;
				output CIBOUT_2_13 = CELL2.OUT_F2;
				output CIBOUT_2_14 = CELL2.OUT_F1;
				output CIBOUT_2_15 = CELL2.OUT_F0;
				output CIBOUT_2_16 = CELL2.OUT_Q7;
				output CIBOUT_2_17 = CELL2.OUT_Q6;
				output CIBOUT_2_18 = CELL2.OUT_Q5;
				output CIBOUT_2_19 = CELL2.OUT_Q4;
				output CIBOUT_2_2 = CELL2.OUT_OFX5;
				output CIBOUT_2_20 = CELL2.OUT_Q3;
				output CIBOUT_2_21 = CELL2.OUT_Q2;
				output CIBOUT_2_22 = CELL2.OUT_Q1;
				output CIBOUT_2_23 = CELL2.OUT_Q0;
				output CIBOUT_2_3 = CELL2.OUT_OFX4;
				output CIBOUT_2_4 = CELL2.OUT_OFX3;
				output CIBOUT_2_5 = CELL2.OUT_OFX2;
				output CIBOUT_2_6 = CELL2.OUT_OFX1;
				output CIBOUT_2_7 = CELL2.OUT_OFX0;
				output CIBOUT_2_8 = CELL2.OUT_F7;
				output CIBOUT_2_9 = CELL2.OUT_F6;
				input CLK_0_0 = CELL0.IMUX_CLK3;
				input CLK_0_1 = CELL0.IMUX_CLK2;
				input CLK_0_2 = CELL0.IMUX_CLK1;
				input CLK_0_3 = CELL0.IMUX_CLK0;
				input CLK_1_0 = CELL1.IMUX_CLK3;
				input CLK_1_1 = CELL1.IMUX_CLK2;
				input CLK_1_2 = CELL1.IMUX_CLK1;
				input CLK_1_3 = CELL1.IMUX_CLK0;
				input CLK_2_0 = CELL2.IMUX_CLK3;
				input CLK_2_1 = CELL2.IMUX_CLK2;
				input CLK_2_2 = CELL2.IMUX_CLK1;
				input CLK_2_3 = CELL2.IMUX_CLK0;
				input EBRI000 = CELL6.EBR_E0_0;
				input EBRI001 = CELL6.EBR_E1_0;
				input EBRI002 = CELL6.EBR_E2_0;
				input EBRI003 = CELL6.EBR_E3_0;
				input EBRI004 = CELL6.EBR_E4_0;
				input EBRI005 = CELL6.EBR_E5_0;
				input EBRI006 = CELL6.EBR_E6_0;
				input EBRI007 = CELL6.EBR_E7_0;
				input EBRI008 = CELL6.EBR_E8_0;
				input EBRI009 = CELL6.EBR_E9_0;
				input EBRI010 = CELL6.EBR_E10_0;
				input EBRI011 = CELL6.EBR_E11_0;
				input EBRI012 = CELL6.EBR_E12_0;
				input EBRI013 = CELL6.EBR_E13_0;
				input EBRI014 = CELL6.EBR_E14_0;
				input EBRI015 = CELL6.EBR_E15_0;
				input EBRI016 = CELL6.EBR_E16_0;
				input EBRI017 = CELL6.EBR_E17_0;
				input EBRI018 = CELL6.EBR_E18_0;
				input EBRI019 = CELL6.EBR_E19_0;
				input EBRI020 = CELL6.EBR_E20_0;
				input EBRI021 = CELL6.EBR_E21_0;
				input EBRI022 = CELL6.EBR_E22_0;
				input EBRI023 = CELL6.EBR_E23_0;
				input EBRI024 = CELL6.EBR_E24_0;
				input EBRI025 = CELL6.EBR_E25_0;
				input EBRI026 = CELL6.EBR_E26_0;
				input EBRI027 = CELL6.EBR_E27_0;
				input EBRI028 = CELL6.EBR_E28_0;
				input EBRI029 = CELL6.EBR_E29_0;
				input EBRI030 = CELL6.EBR_E30_0;
				input EBRI031 = CELL6.EBR_E31_0;
				input EBRI032 = CELL6.EBR_E32_0;
				input EBRI033 = CELL6.EBR_E33_0;
				input EBRI034 = CELL6.EBR_E34_0;
				input EBRI035 = CELL6.EBR_E35_0;
				input EBRI036 = CELL6.EBR_E36_0;
				input EBRI037 = CELL6.EBR_E37_0;
				input EBRI038 = CELL6.EBR_E38_0;
				input EBRI039 = CELL6.EBR_E39_0;
				input EBRI040 = CELL6.EBR_E40_0;
				input EBRI041 = CELL6.EBR_E41_0;
				input EBRI042 = CELL6.EBR_E42_0;
				input EBRI043 = CELL6.EBR_E43_0;
				input EBRI044 = CELL6.EBR_E44_0;
				input EBRI045 = CELL6.EBR_E45_0;
				input EBRI046 = CELL6.EBR_E46_0;
				input EBRI047 = CELL6.EBR_E47_0;
				input EBRI100 = CELL7.EBR_E0_0;
				input EBRI101 = CELL7.EBR_E1_0;
				input EBRI102 = CELL7.EBR_E2_0;
				input EBRI103 = CELL7.EBR_E3_0;
				input EBRI104 = CELL7.EBR_E4_0;
				input EBRI105 = CELL7.EBR_E5_0;
				input EBRI106 = CELL7.EBR_E6_0;
				input EBRI107 = CELL7.EBR_E7_0;
				input EBRI108 = CELL7.EBR_E8_0;
				input EBRI109 = CELL7.EBR_E9_0;
				input EBRI110 = CELL7.EBR_E10_0;
				input EBRI111 = CELL7.EBR_E11_0;
				input EBRI112 = CELL7.EBR_E12_0;
				input EBRI113 = CELL7.EBR_E13_0;
				input EBRI114 = CELL7.EBR_E14_0;
				input EBRI115 = CELL7.EBR_E15_0;
				input EBRI116 = CELL7.EBR_E16_0;
				input EBRI117 = CELL7.EBR_E17_0;
				input EBRI118 = CELL7.EBR_E18_0;
				input EBRI119 = CELL7.EBR_E19_0;
				input EBRI120 = CELL7.EBR_E20_0;
				input EBRI121 = CELL7.EBR_E21_0;
				input EBRI122 = CELL7.EBR_E22_0;
				input EBRI123 = CELL7.EBR_E23_0;
				input EBRI124 = CELL7.EBR_E24_0;
				input EBRI125 = CELL7.EBR_E25_0;
				input EBRI126 = CELL7.EBR_E26_0;
				input EBRI127 = CELL7.EBR_E27_0;
				input EBRI128 = CELL7.EBR_E28_0;
				input EBRI129 = CELL7.EBR_E29_0;
				input EBRI130 = CELL7.EBR_E30_0;
				input EBRI131 = CELL7.EBR_E31_0;
				input EBRI132 = CELL7.EBR_E32_0;
				input EBRI133 = CELL7.EBR_E33_0;
				input EBRI134 = CELL7.EBR_E34_0;
				input EBRI135 = CELL7.EBR_E35_0;
				input EBRI136 = CELL7.EBR_E36_0;
				input EBRI137 = CELL7.EBR_E37_0;
				input EBRI138 = CELL7.EBR_E38_0;
				input EBRI139 = CELL7.EBR_E39_0;
				input EBRI140 = CELL7.EBR_E40_0;
				input EBRI141 = CELL7.EBR_E41_0;
				input EBRI142 = CELL7.EBR_E42_0;
				input EBRI143 = CELL7.EBR_E43_0;
				input EBRI144 = CELL7.EBR_E44_0;
				input EBRI145 = CELL7.EBR_E45_0;
				input EBRI146 = CELL7.EBR_E46_0;
				input EBRI147 = CELL7.EBR_E47_0;
				input EBRI200 = CELL8.EBR_E0_0;
				input EBRI201 = CELL8.EBR_E1_0;
				input EBRI202 = CELL8.EBR_E2_0;
				input EBRI203 = CELL8.EBR_E3_0;
				input EBRI204 = CELL8.EBR_E4_0;
				input EBRI205 = CELL8.EBR_E5_0;
				input EBRI206 = CELL8.EBR_E6_0;
				input EBRI207 = CELL8.EBR_E7_0;
				input EBRI208 = CELL8.EBR_E8_0;
				input EBRI209 = CELL8.EBR_E9_0;
				input EBRI210 = CELL8.EBR_E10_0;
				input EBRI211 = CELL8.EBR_E11_0;
				input EBRI212 = CELL8.EBR_E12_0;
				input EBRI213 = CELL8.EBR_E13_0;
				input EBRI214 = CELL8.EBR_E14_0;
				input EBRI215 = CELL8.EBR_E15_0;
				input EBRI216 = CELL8.EBR_E16_0;
				input EBRI217 = CELL8.EBR_E17_0;
				input EBRI218 = CELL8.EBR_E18_0;
				input EBRI219 = CELL8.EBR_E19_0;
				input EBRI220 = CELL8.EBR_E20_0;
				input EBRI221 = CELL8.EBR_E21_0;
				input EBRI222 = CELL8.EBR_E22_0;
				input EBRI223 = CELL8.EBR_E23_0;
				input EBRI224 = CELL8.EBR_E24_0;
				input EBRI225 = CELL8.EBR_E25_0;
				input EBRI226 = CELL8.EBR_E26_0;
				input EBRI227 = CELL8.EBR_E27_0;
				input EBRI228 = CELL8.EBR_E28_0;
				input EBRI229 = CELL8.EBR_E29_0;
				input EBRI230 = CELL8.EBR_E30_0;
				input EBRI231 = CELL8.EBR_E31_0;
				input EBRI232 = CELL8.EBR_E32_0;
				input EBRI233 = CELL8.EBR_E33_0;
				input EBRI234 = CELL8.EBR_E34_0;
				input EBRI235 = CELL8.EBR_E35_0;
				input EBRI236 = CELL8.EBR_E36_0;
				input EBRI237 = CELL8.EBR_E37_0;
				input EBRI238 = CELL8.EBR_E38_0;
				input EBRI239 = CELL8.EBR_E39_0;
				input EBRI240 = CELL8.EBR_E40_0;
				input EBRI241 = CELL8.EBR_E41_0;
				input EBRI242 = CELL8.EBR_E42_0;
				input EBRI243 = CELL8.EBR_E43_0;
				input EBRI244 = CELL8.EBR_E44_0;
				input EBRI245 = CELL8.EBR_E45_0;
				input EBRI246 = CELL8.EBR_E46_0;
				input EBRI247 = CELL8.EBR_E47_0;
				input EBRI300 = CELL9.EBR_E0_0;
				input EBRI301 = CELL9.EBR_E1_0;
				input EBRI302 = CELL9.EBR_E2_0;
				input EBRI303 = CELL9.EBR_E3_0;
				input EBRI304 = CELL9.EBR_E4_0;
				input EBRI305 = CELL9.EBR_E5_0;
				input EBRI306 = CELL9.EBR_E6_0;
				input EBRI307 = CELL9.EBR_E7_0;
				input EBRI308 = CELL9.EBR_E8_0;
				input EBRI309 = CELL9.EBR_E9_0;
				input EBRI310 = CELL9.EBR_E10_0;
				input EBRI311 = CELL9.EBR_E11_0;
				input EBRI312 = CELL9.EBR_E12_0;
				input EBRI313 = CELL9.EBR_E13_0;
				input EBRI314 = CELL9.EBR_E14_0;
				input EBRI315 = CELL9.EBR_E15_0;
				input EBRI316 = CELL9.EBR_E16_0;
				input EBRI317 = CELL9.EBR_E17_0;
				input EBRI318 = CELL9.EBR_E18_0;
				input EBRI319 = CELL9.EBR_E19_0;
				input EBRI320 = CELL9.EBR_E20_0;
				input EBRI321 = CELL9.EBR_E21_0;
				input EBRI322 = CELL9.EBR_E22_0;
				input EBRI323 = CELL9.EBR_E23_0;
				input EBRI324 = CELL9.EBR_E24_0;
				input EBRI325 = CELL9.EBR_E25_0;
				input EBRI326 = CELL9.EBR_E26_0;
				input EBRI327 = CELL9.EBR_E27_0;
				input EBRI328 = CELL9.EBR_E28_0;
				input EBRI329 = CELL9.EBR_E29_0;
				input EBRI330 = CELL9.EBR_E30_0;
				input EBRI331 = CELL9.EBR_E31_0;
				input EBRI332 = CELL9.EBR_E32_0;
				input EBRI333 = CELL9.EBR_E33_0;
				input EBRI334 = CELL9.EBR_E34_0;
				input EBRI335 = CELL9.EBR_E35_0;
				input EBRI336 = CELL9.EBR_E36_0;
				input EBRI337 = CELL9.EBR_E37_0;
				input EBRI338 = CELL9.EBR_E38_0;
				input EBRI339 = CELL9.EBR_E39_0;
				input EBRI340 = CELL9.EBR_E40_0;
				input EBRI341 = CELL9.EBR_E41_0;
				input EBRI342 = CELL9.EBR_E42_0;
				input EBRI343 = CELL9.EBR_E43_0;
				input EBRI344 = CELL9.EBR_E44_0;
				input EBRI345 = CELL9.EBR_E45_0;
				input EBRI346 = CELL9.EBR_E46_0;
				input EBRI347 = CELL9.EBR_E47_0;
				input EBRI400 = CELL10.EBR_E0_0;
				input EBRI401 = CELL10.EBR_E1_0;
				input EBRI402 = CELL10.EBR_E2_0;
				input EBRI403 = CELL10.EBR_E3_0;
				input EBRI404 = CELL10.EBR_E4_0;
				input EBRI405 = CELL10.EBR_E5_0;
				input EBRI406 = CELL10.EBR_E6_0;
				input EBRI407 = CELL10.EBR_E7_0;
				input EBRI408 = CELL10.EBR_E8_0;
				input EBRI409 = CELL10.EBR_E9_0;
				input EBRI410 = CELL10.EBR_E10_0;
				input EBRI411 = CELL10.EBR_E11_0;
				input EBRI412 = CELL10.EBR_E12_0;
				input EBRI413 = CELL10.EBR_E13_0;
				input EBRI414 = CELL10.EBR_E14_0;
				input EBRI415 = CELL10.EBR_E15_0;
				input EBRI416 = CELL10.EBR_E16_0;
				input EBRI417 = CELL10.EBR_E17_0;
				input EBRI418 = CELL10.EBR_E18_0;
				input EBRI419 = CELL10.EBR_E19_0;
				input EBRI420 = CELL10.EBR_E20_0;
				input EBRI421 = CELL10.EBR_E21_0;
				input EBRI422 = CELL10.EBR_E22_0;
				input EBRI423 = CELL10.EBR_E23_0;
				input EBRI424 = CELL10.EBR_E24_0;
				input EBRI425 = CELL10.EBR_E25_0;
				input EBRI426 = CELL10.EBR_E26_0;
				input EBRI427 = CELL10.EBR_E27_0;
				input EBRI428 = CELL10.EBR_E28_0;
				input EBRI429 = CELL10.EBR_E29_0;
				input EBRI430 = CELL10.EBR_E30_0;
				input EBRI431 = CELL10.EBR_E31_0;
				input EBRI432 = CELL10.EBR_E32_0;
				input EBRI433 = CELL10.EBR_E33_0;
				input EBRI434 = CELL10.EBR_E34_0;
				input EBRI435 = CELL10.EBR_E35_0;
				input EBRI436 = CELL10.EBR_E36_0;
				input EBRI437 = CELL10.EBR_E37_0;
				input EBRI438 = CELL10.EBR_E38_0;
				input EBRI439 = CELL10.EBR_E39_0;
				input EBRI440 = CELL10.EBR_E40_0;
				input EBRI441 = CELL10.EBR_E41_0;
				input EBRI442 = CELL10.EBR_E42_0;
				input EBRI443 = CELL10.EBR_E43_0;
				input EBRI444 = CELL10.EBR_E44_0;
				input EBRI445 = CELL10.EBR_E45_0;
				input EBRI446 = CELL10.EBR_E46_0;
				input EBRI447 = CELL10.EBR_E47_0;
				input EBRI500 = CELL11.EBR_E0_0;
				input EBRI501 = CELL11.EBR_E1_0;
				input EBRI502 = CELL11.EBR_E2_0;
				input EBRI503 = CELL11.EBR_E3_0;
				input EBRI504 = CELL11.EBR_E4_0;
				input EBRI505 = CELL11.EBR_E5_0;
				input EBRI506 = CELL11.EBR_E6_0;
				input EBRI507 = CELL11.EBR_E7_0;
				input EBRI508 = CELL11.EBR_E8_0;
				input EBRI509 = CELL11.EBR_E9_0;
				input EBRI510 = CELL11.EBR_E10_0;
				input EBRI511 = CELL11.EBR_E11_0;
				input EBRI512 = CELL11.EBR_E12_0;
				input EBRI513 = CELL11.EBR_E13_0;
				input EBRI514 = CELL11.EBR_E14_0;
				input EBRI515 = CELL11.EBR_E15_0;
				input EBRI516 = CELL11.EBR_E16_0;
				input EBRI517 = CELL11.EBR_E17_0;
				input EBRI518 = CELL11.EBR_E18_0;
				input EBRI519 = CELL11.EBR_E19_0;
				input EBRI520 = CELL11.EBR_E20_0;
				input EBRI521 = CELL11.EBR_E21_0;
				input EBRI522 = CELL11.EBR_E22_0;
				input EBRI523 = CELL11.EBR_E23_0;
				input EBRI524 = CELL11.EBR_E24_0;
				input EBRI525 = CELL11.EBR_E25_0;
				input EBRI526 = CELL11.EBR_E26_0;
				input EBRI527 = CELL11.EBR_E27_0;
				input EBRI528 = CELL11.EBR_E28_0;
				input EBRI529 = CELL11.EBR_E29_0;
				input EBRI530 = CELL11.EBR_E30_0;
				input EBRI531 = CELL11.EBR_E31_0;
				input EBRI532 = CELL11.EBR_E32_0;
				input EBRI533 = CELL11.EBR_E33_0;
				input EBRI534 = CELL11.EBR_E34_0;
				input EBRI535 = CELL11.EBR_E35_0;
				input EBRI536 = CELL11.EBR_E36_0;
				input EBRI537 = CELL11.EBR_E37_0;
				input EBRI538 = CELL11.EBR_E38_0;
				input EBRI539 = CELL11.EBR_E39_0;
				input EBRI540 = CELL11.EBR_E40_0;
				input EBRI541 = CELL11.EBR_E41_0;
				input EBRI542 = CELL11.EBR_E42_0;
				input EBRI543 = CELL11.EBR_E43_0;
				input EBRI544 = CELL11.EBR_E44_0;
				input EBRI545 = CELL11.EBR_E45_0;
				input EBRI546 = CELL11.EBR_E46_0;
				input EBRI547 = CELL11.EBR_E47_0;
				input EBRI600 = CELL12.EBR_E0_0;
				input EBRI601 = CELL12.EBR_E1_0;
				input EBRI602 = CELL12.EBR_E2_0;
				input EBRI603 = CELL12.EBR_E3_0;
				input EBRI604 = CELL12.EBR_E4_0;
				input EBRI605 = CELL12.EBR_E5_0;
				input EBRI606 = CELL12.EBR_E6_0;
				input EBRI607 = CELL12.EBR_E7_0;
				input EBRI608 = CELL12.EBR_E8_0;
				input EBRI609 = CELL12.EBR_E9_0;
				input EBRI610 = CELL12.EBR_E10_0;
				input EBRI611 = CELL12.EBR_E11_0;
				input EBRI612 = CELL12.EBR_E12_0;
				input EBRI613 = CELL12.EBR_E13_0;
				input EBRI614 = CELL12.EBR_E14_0;
				input EBRI615 = CELL12.EBR_E15_0;
				input EBRI616 = CELL12.EBR_E16_0;
				input EBRI617 = CELL12.EBR_E17_0;
				input EBRI618 = CELL12.EBR_E18_0;
				input EBRI619 = CELL12.EBR_E19_0;
				input EBRI620 = CELL12.EBR_E20_0;
				input EBRI621 = CELL12.EBR_E21_0;
				input EBRI622 = CELL12.EBR_E22_0;
				input EBRI623 = CELL12.EBR_E23_0;
				input EBRI624 = CELL12.EBR_E24_0;
				input EBRI625 = CELL12.EBR_E25_0;
				input EBRI626 = CELL12.EBR_E26_0;
				input EBRI627 = CELL12.EBR_E27_0;
				input EBRI628 = CELL12.EBR_E28_0;
				input EBRI629 = CELL12.EBR_E29_0;
				input EBRI630 = CELL12.EBR_E30_0;
				input EBRI631 = CELL12.EBR_E31_0;
				input EBRI632 = CELL12.EBR_E32_0;
				input EBRI633 = CELL12.EBR_E33_0;
				input EBRI634 = CELL12.EBR_E34_0;
				input EBRI635 = CELL12.EBR_E35_0;
				input EBRI636 = CELL12.EBR_E36_0;
				input EBRI637 = CELL12.EBR_E37_0;
				input EBRI638 = CELL12.EBR_E38_0;
				input EBRI639 = CELL12.EBR_E39_0;
				input EBRI640 = CELL12.EBR_E40_0;
				input EBRI641 = CELL12.EBR_E41_0;
				input EBRI642 = CELL12.EBR_E42_0;
				input EBRI643 = CELL12.EBR_E43_0;
				input EBRI644 = CELL12.EBR_E44_0;
				input EBRI645 = CELL12.EBR_E45_0;
				input EBRI646 = CELL12.EBR_E46_0;
				input EBRI647 = CELL12.EBR_E47_0;
				input EBRI700 = CELL13.EBR_E0_0;
				input EBRI701 = CELL13.EBR_E1_0;
				input EBRI702 = CELL13.EBR_E2_0;
				input EBRI703 = CELL13.EBR_E3_0;
				input EBRI704 = CELL13.EBR_E4_0;
				input EBRI705 = CELL13.EBR_E5_0;
				input EBRI706 = CELL13.EBR_E6_0;
				input EBRI707 = CELL13.EBR_E7_0;
				input EBRI708 = CELL13.EBR_E8_0;
				input EBRI709 = CELL13.EBR_E9_0;
				input EBRI710 = CELL13.EBR_E10_0;
				input EBRI711 = CELL13.EBR_E11_0;
				input EBRI712 = CELL13.EBR_E12_0;
				input EBRI713 = CELL13.EBR_E13_0;
				input EBRI714 = CELL13.EBR_E14_0;
				input EBRI715 = CELL13.EBR_E15_0;
				input EBRI716 = CELL13.EBR_E16_0;
				input EBRI717 = CELL13.EBR_E17_0;
				input EBRI718 = CELL13.EBR_E18_0;
				input EBRI719 = CELL13.EBR_E19_0;
				input EBRI720 = CELL13.EBR_E20_0;
				input EBRI721 = CELL13.EBR_E21_0;
				input EBRI722 = CELL13.EBR_E22_0;
				input EBRI723 = CELL13.EBR_E23_0;
				input EBRI724 = CELL13.EBR_E24_0;
				input EBRI725 = CELL13.EBR_E25_0;
				input EBRI726 = CELL13.EBR_E26_0;
				input EBRI727 = CELL13.EBR_E27_0;
				input EBRI728 = CELL13.EBR_E28_0;
				input EBRI729 = CELL13.EBR_E29_0;
				input EBRI730 = CELL13.EBR_E30_0;
				input EBRI731 = CELL13.EBR_E31_0;
				input EBRI732 = CELL13.EBR_E32_0;
				input EBRI733 = CELL13.EBR_E33_0;
				input EBRI734 = CELL13.EBR_E34_0;
				input EBRI735 = CELL13.EBR_E35_0;
				input EBRI736 = CELL13.EBR_E36_0;
				input EBRI737 = CELL13.EBR_E37_0;
				input EBRI738 = CELL13.EBR_E38_0;
				input EBRI739 = CELL13.EBR_E39_0;
				input EBRI740 = CELL13.EBR_E40_0;
				input EBRI741 = CELL13.EBR_E41_0;
				input EBRI742 = CELL13.EBR_E42_0;
				input EBRI743 = CELL13.EBR_E43_0;
				input EBRI744 = CELL13.EBR_E44_0;
				input EBRI745 = CELL13.EBR_E45_0;
				input EBRI746 = CELL13.EBR_E46_0;
				input EBRI747 = CELL13.EBR_E47_0;
				input EBRI800 = CELL14.EBR_E0_0;
				input EBRI801 = CELL14.EBR_E1_0;
				input EBRI802 = CELL14.EBR_E2_0;
				input EBRI803 = CELL14.EBR_E3_0;
				input EBRI804 = CELL14.EBR_E4_0;
				input EBRI805 = CELL14.EBR_E5_0;
				input EBRI806 = CELL14.EBR_E6_0;
				input EBRI807 = CELL14.EBR_E7_0;
				input EBRI808 = CELL14.EBR_E8_0;
				input EBRI809 = CELL14.EBR_E9_0;
				input EBRI810 = CELL14.EBR_E10_0;
				input EBRI811 = CELL14.EBR_E11_0;
				input EBRI812 = CELL14.EBR_E12_0;
				input EBRI813 = CELL14.EBR_E13_0;
				input EBRI814 = CELL14.EBR_E14_0;
				input EBRI815 = CELL14.EBR_E15_0;
				input EBRI816 = CELL14.EBR_E16_0;
				input EBRI817 = CELL14.EBR_E17_0;
				input EBRI818 = CELL14.EBR_E18_0;
				input EBRI819 = CELL14.EBR_E19_0;
				input EBRI820 = CELL14.EBR_E20_0;
				input EBRI821 = CELL14.EBR_E21_0;
				input EBRI822 = CELL14.EBR_E22_0;
				input EBRI823 = CELL14.EBR_E23_0;
				input EBRI824 = CELL14.EBR_E24_0;
				input EBRI825 = CELL14.EBR_E25_0;
				input EBRI826 = CELL14.EBR_E26_0;
				input EBRI827 = CELL14.EBR_E27_0;
				input EBRI828 = CELL14.EBR_E28_0;
				input EBRI829 = CELL14.EBR_E29_0;
				input EBRI830 = CELL14.EBR_E30_0;
				input EBRI831 = CELL14.EBR_E31_0;
				input EBRI832 = CELL14.EBR_E32_0;
				input EBRI833 = CELL14.EBR_E33_0;
				input EBRI834 = CELL14.EBR_E34_0;
				input EBRI835 = CELL14.EBR_E35_0;
				input EBRI836 = CELL14.EBR_E36_0;
				input EBRI837 = CELL14.EBR_E37_0;
				input EBRI838 = CELL14.EBR_E38_0;
				input EBRI839 = CELL14.EBR_E39_0;
				input EBRI840 = CELL14.EBR_E40_0;
				input EBRI841 = CELL14.EBR_E41_0;
				input EBRI842 = CELL14.EBR_E42_0;
				input EBRI843 = CELL14.EBR_E43_0;
				input EBRI844 = CELL14.EBR_E44_0;
				input EBRI845 = CELL14.EBR_E45_0;
				input EBRI846 = CELL14.EBR_E46_0;
				input EBRI847 = CELL14.EBR_E47_0;
				input EBRI900 = CELL15.EBR_E0_0;
				input EBRI901 = CELL15.EBR_E1_0;
				input EBRI902 = CELL15.EBR_E2_0;
				input EBRI903 = CELL15.EBR_E3_0;
				input EBRI904 = CELL15.EBR_E4_0;
				input EBRI905 = CELL15.EBR_E5_0;
				input EBRI906 = CELL15.EBR_E6_0;
				input EBRI907 = CELL15.EBR_E7_0;
				input EBRI908 = CELL15.EBR_E8_0;
				input EBRI909 = CELL15.EBR_E9_0;
				input EBRI910 = CELL15.EBR_E10_0;
				input EBRI911 = CELL15.EBR_E11_0;
				input EBRI912 = CELL15.EBR_E12_0;
				input EBRI913 = CELL15.EBR_E13_0;
				input EBRI914 = CELL15.EBR_E14_0;
				input EBRI915 = CELL15.EBR_E15_0;
				input EBRI916 = CELL15.EBR_E16_0;
				input EBRI917 = CELL15.EBR_E17_0;
				input EBRI918 = CELL15.EBR_E18_0;
				input EBRI919 = CELL15.EBR_E19_0;
				input EBRI920 = CELL15.EBR_E20_0;
				input EBRI921 = CELL15.EBR_E21_0;
				input EBRI922 = CELL15.EBR_E22_0;
				input EBRI923 = CELL15.EBR_E23_0;
				input EBRI924 = CELL15.EBR_E24_0;
				input EBRI925 = CELL15.EBR_E25_0;
				input EBRI926 = CELL15.EBR_E26_0;
				input EBRI927 = CELL15.EBR_E27_0;
				input EBRI928 = CELL15.EBR_E28_0;
				input EBRI929 = CELL15.EBR_E29_0;
				input EBRI930 = CELL15.EBR_E30_0;
				input EBRI931 = CELL15.EBR_E31_0;
				input EBRI932 = CELL15.EBR_E32_0;
				input EBRI933 = CELL15.EBR_E33_0;
				input EBRI934 = CELL15.EBR_E34_0;
				input EBRI935 = CELL15.EBR_E35_0;
				input EBRI936 = CELL15.EBR_E36_0;
				input EBRI937 = CELL15.EBR_E37_0;
				input EBRI938 = CELL15.EBR_E38_0;
				input EBRI939 = CELL15.EBR_E39_0;
				input EBRI940 = CELL15.EBR_E40_0;
				input EBRI941 = CELL15.EBR_E41_0;
				input EBRI942 = CELL15.EBR_E42_0;
				input EBRI943 = CELL15.EBR_E43_0;
				input EBRI944 = CELL15.EBR_E44_0;
				input EBRI945 = CELL15.EBR_E45_0;
				input EBRI946 = CELL15.EBR_E46_0;
				input EBRI947 = CELL15.EBR_E47_0;
				output EBRO000 = CELL15.EBR_W0_1;
				output EBRO001 = CELL15.EBR_W1_1;
				output EBRO002 = CELL15.EBR_W2_1;
				output EBRO003 = CELL15.EBR_W3_1;
				output EBRO004 = CELL15.EBR_W4_1;
				output EBRO005 = CELL15.EBR_W5_1;
				output EBRO006 = CELL15.EBR_W6_1;
				output EBRO007 = CELL15.EBR_W7_1;
				output EBRO008 = CELL15.EBR_W8_1;
				output EBRO009 = CELL15.EBR_W9_1;
				output EBRO010 = CELL15.EBR_W10_1;
				output EBRO011 = CELL15.EBR_W11_1;
				output EBRO012 = CELL15.EBR_W12_1;
				output EBRO013 = CELL15.EBR_W13_1;
				output EBRO014 = CELL15.EBR_W14_1;
				output EBRO015 = CELL15.EBR_W15_1;
				output EBRO016 = CELL15.EBR_W16_1;
				output EBRO017 = CELL15.EBR_W17_1;
				output EBRO018 = CELL15.EBR_W18_1;
				output EBRO019 = CELL15.EBR_W19_1;
				output EBRO020 = CELL15.EBR_W20_1;
				output EBRO021 = CELL15.EBR_W21_1;
				output EBRO022 = CELL15.EBR_W22_1;
				output EBRO023 = CELL15.EBR_W23_1;
				output EBRO024 = CELL15.EBR_W24_1;
				output EBRO025 = CELL15.EBR_W25_1;
				output EBRO026 = CELL15.EBR_W26_1;
				output EBRO027 = CELL15.EBR_W27_1;
				output EBRO028 = CELL15.EBR_W28_1;
				output EBRO029 = CELL15.EBR_W29_1;
				output EBRO030 = CELL15.EBR_W30_1;
				output EBRO031 = CELL15.EBR_W31_1;
				output EBRO032 = CELL15.EBR_W32_1;
				output EBRO033 = CELL15.EBR_W33_1;
				output EBRO034 = CELL15.EBR_W34_1;
				output EBRO035 = CELL15.EBR_W35_1;
				output EBRO036 = CELL15.EBR_W36_1;
				output EBRO037 = CELL15.EBR_W37_1;
				output EBRO038 = CELL15.EBR_W38_1;
				output EBRO039 = CELL15.EBR_W39_1;
				output EBRO040 = CELL15.EBR_W40_1;
				output EBRO041 = CELL15.EBR_W41_1;
				output EBRO042 = CELL15.EBR_W42_1;
				output EBRO043 = CELL15.EBR_W43_1;
				output EBRO044 = CELL15.EBR_W44_1;
				output EBRO045 = CELL15.EBR_W45_1;
				output EBRO046 = CELL15.EBR_W46_1;
				output EBRO047 = CELL15.EBR_W47_1;
				output EBRO048 = CELL15.EBR_W48_1;
				output EBRO049 = CELL15.EBR_W49_1;
				output EBRO050 = CELL15.EBR_W50_1;
				output EBRO051 = CELL15.EBR_W51_1;
				output EBRO052 = CELL15.EBR_W52_1;
				output EBRO053 = CELL15.EBR_W53_1;
				output EBRO054 = CELL15.EBR_W54_1;
				output EBRO055 = CELL15.EBR_W55_1;
				output EBRO056 = CELL15.EBR_W56_1;
				output EBRO057 = CELL15.EBR_W57_1;
				output EBRO058 = CELL15.EBR_W58_1;
				output EBRO059 = CELL15.EBR_W59_1;
				output EBRO060 = CELL15.EBR_W60_1;
				output EBRO061 = CELL15.EBR_W61_1;
				output EBRO062 = CELL15.EBR_W62_1;
				output EBRO063 = CELL15.EBR_W63_1;
				output EBRO100 = CELL14.EBR_W0_1;
				output EBRO101 = CELL14.EBR_W1_1;
				output EBRO102 = CELL14.EBR_W2_1;
				output EBRO103 = CELL14.EBR_W3_1;
				output EBRO104 = CELL14.EBR_W4_1;
				output EBRO105 = CELL14.EBR_W5_1;
				output EBRO106 = CELL14.EBR_W6_1;
				output EBRO107 = CELL14.EBR_W7_1;
				output EBRO108 = CELL14.EBR_W8_1;
				output EBRO109 = CELL14.EBR_W9_1;
				output EBRO110 = CELL14.EBR_W10_1;
				output EBRO111 = CELL14.EBR_W11_1;
				output EBRO112 = CELL14.EBR_W12_1;
				output EBRO113 = CELL14.EBR_W13_1;
				output EBRO114 = CELL14.EBR_W14_1;
				output EBRO115 = CELL14.EBR_W15_1;
				output EBRO116 = CELL14.EBR_W16_1;
				output EBRO117 = CELL14.EBR_W17_1;
				output EBRO118 = CELL14.EBR_W18_1;
				output EBRO119 = CELL14.EBR_W19_1;
				output EBRO120 = CELL14.EBR_W20_1;
				output EBRO121 = CELL14.EBR_W21_1;
				output EBRO122 = CELL14.EBR_W22_1;
				output EBRO123 = CELL14.EBR_W23_1;
				output EBRO124 = CELL14.EBR_W24_1;
				output EBRO125 = CELL14.EBR_W25_1;
				output EBRO126 = CELL14.EBR_W26_1;
				output EBRO127 = CELL14.EBR_W27_1;
				output EBRO128 = CELL14.EBR_W28_1;
				output EBRO129 = CELL14.EBR_W29_1;
				output EBRO130 = CELL14.EBR_W30_1;
				output EBRO131 = CELL14.EBR_W31_1;
				output EBRO132 = CELL14.EBR_W32_1;
				output EBRO133 = CELL14.EBR_W33_1;
				output EBRO134 = CELL14.EBR_W34_1;
				output EBRO135 = CELL14.EBR_W35_1;
				output EBRO136 = CELL14.EBR_W36_1;
				output EBRO137 = CELL14.EBR_W37_1;
				output EBRO138 = CELL14.EBR_W38_1;
				output EBRO139 = CELL14.EBR_W39_1;
				output EBRO140 = CELL14.EBR_W40_1;
				output EBRO141 = CELL14.EBR_W41_1;
				output EBRO142 = CELL14.EBR_W42_1;
				output EBRO143 = CELL14.EBR_W43_1;
				output EBRO144 = CELL14.EBR_W44_1;
				output EBRO145 = CELL14.EBR_W45_1;
				output EBRO146 = CELL14.EBR_W46_1;
				output EBRO147 = CELL14.EBR_W47_1;
				output EBRO148 = CELL14.EBR_W48_1;
				output EBRO149 = CELL14.EBR_W49_1;
				output EBRO150 = CELL14.EBR_W50_1;
				output EBRO151 = CELL14.EBR_W51_1;
				output EBRO152 = CELL14.EBR_W52_1;
				output EBRO153 = CELL14.EBR_W53_1;
				output EBRO154 = CELL14.EBR_W54_1;
				output EBRO155 = CELL14.EBR_W55_1;
				output EBRO156 = CELL14.EBR_W56_1;
				output EBRO157 = CELL14.EBR_W57_1;
				output EBRO158 = CELL14.EBR_W58_1;
				output EBRO159 = CELL14.EBR_W59_1;
				output EBRO160 = CELL14.EBR_W60_1;
				output EBRO161 = CELL14.EBR_W61_1;
				output EBRO162 = CELL14.EBR_W62_1;
				output EBRO163 = CELL14.EBR_W63_1;
				output EBRO200 = CELL13.EBR_W0_1;
				output EBRO201 = CELL13.EBR_W1_1;
				output EBRO202 = CELL13.EBR_W2_1;
				output EBRO203 = CELL13.EBR_W3_1;
				output EBRO204 = CELL13.EBR_W4_1;
				output EBRO205 = CELL13.EBR_W5_1;
				output EBRO206 = CELL13.EBR_W6_1;
				output EBRO207 = CELL13.EBR_W7_1;
				output EBRO208 = CELL13.EBR_W8_1;
				output EBRO209 = CELL13.EBR_W9_1;
				output EBRO210 = CELL13.EBR_W10_1;
				output EBRO211 = CELL13.EBR_W11_1;
				output EBRO212 = CELL13.EBR_W12_1;
				output EBRO213 = CELL13.EBR_W13_1;
				output EBRO214 = CELL13.EBR_W14_1;
				output EBRO215 = CELL13.EBR_W15_1;
				output EBRO216 = CELL13.EBR_W16_1;
				output EBRO217 = CELL13.EBR_W17_1;
				output EBRO218 = CELL13.EBR_W18_1;
				output EBRO219 = CELL13.EBR_W19_1;
				output EBRO220 = CELL13.EBR_W20_1;
				output EBRO221 = CELL13.EBR_W21_1;
				output EBRO222 = CELL13.EBR_W22_1;
				output EBRO223 = CELL13.EBR_W23_1;
				output EBRO224 = CELL13.EBR_W24_1;
				output EBRO225 = CELL13.EBR_W25_1;
				output EBRO226 = CELL13.EBR_W26_1;
				output EBRO227 = CELL13.EBR_W27_1;
				output EBRO228 = CELL13.EBR_W28_1;
				output EBRO229 = CELL13.EBR_W29_1;
				output EBRO230 = CELL13.EBR_W30_1;
				output EBRO231 = CELL13.EBR_W31_1;
				output EBRO232 = CELL13.EBR_W32_1;
				output EBRO233 = CELL13.EBR_W33_1;
				output EBRO234 = CELL13.EBR_W34_1;
				output EBRO235 = CELL13.EBR_W35_1;
				output EBRO236 = CELL13.EBR_W36_1;
				output EBRO237 = CELL13.EBR_W37_1;
				output EBRO238 = CELL13.EBR_W38_1;
				output EBRO239 = CELL13.EBR_W39_1;
				output EBRO240 = CELL13.EBR_W40_1;
				output EBRO241 = CELL13.EBR_W41_1;
				output EBRO242 = CELL13.EBR_W42_1;
				output EBRO243 = CELL13.EBR_W43_1;
				output EBRO244 = CELL13.EBR_W44_1;
				output EBRO245 = CELL13.EBR_W45_1;
				output EBRO246 = CELL13.EBR_W46_1;
				output EBRO247 = CELL13.EBR_W47_1;
				output EBRO248 = CELL13.EBR_W48_1;
				output EBRO249 = CELL13.EBR_W49_1;
				output EBRO250 = CELL13.EBR_W50_1;
				output EBRO251 = CELL13.EBR_W51_1;
				output EBRO252 = CELL13.EBR_W52_1;
				output EBRO253 = CELL13.EBR_W53_1;
				output EBRO254 = CELL13.EBR_W54_1;
				output EBRO255 = CELL13.EBR_W55_1;
				output EBRO256 = CELL13.EBR_W56_1;
				output EBRO257 = CELL13.EBR_W57_1;
				output EBRO258 = CELL13.EBR_W58_1;
				output EBRO259 = CELL13.EBR_W59_1;
				output EBRO260 = CELL13.EBR_W60_1;
				output EBRO261 = CELL13.EBR_W61_1;
				output EBRO262 = CELL13.EBR_W62_1;
				output EBRO263 = CELL13.EBR_W63_1;
				output EBRO300 = CELL12.EBR_W0_1;
				output EBRO301 = CELL12.EBR_W1_1;
				output EBRO302 = CELL12.EBR_W2_1;
				output EBRO303 = CELL12.EBR_W3_1;
				output EBRO304 = CELL12.EBR_W4_1;
				output EBRO305 = CELL12.EBR_W5_1;
				output EBRO306 = CELL12.EBR_W6_1;
				output EBRO307 = CELL12.EBR_W7_1;
				output EBRO308 = CELL12.EBR_W8_1;
				output EBRO309 = CELL12.EBR_W9_1;
				output EBRO310 = CELL12.EBR_W10_1;
				output EBRO311 = CELL12.EBR_W11_1;
				output EBRO312 = CELL12.EBR_W12_1;
				output EBRO313 = CELL12.EBR_W13_1;
				output EBRO314 = CELL12.EBR_W14_1;
				output EBRO315 = CELL12.EBR_W15_1;
				output EBRO316 = CELL12.EBR_W16_1;
				output EBRO317 = CELL12.EBR_W17_1;
				output EBRO318 = CELL12.EBR_W18_1;
				output EBRO319 = CELL12.EBR_W19_1;
				output EBRO320 = CELL12.EBR_W20_1;
				output EBRO321 = CELL12.EBR_W21_1;
				output EBRO322 = CELL12.EBR_W22_1;
				output EBRO323 = CELL12.EBR_W23_1;
				output EBRO324 = CELL12.EBR_W24_1;
				output EBRO325 = CELL12.EBR_W25_1;
				output EBRO326 = CELL12.EBR_W26_1;
				output EBRO327 = CELL12.EBR_W27_1;
				output EBRO328 = CELL12.EBR_W28_1;
				output EBRO329 = CELL12.EBR_W29_1;
				output EBRO330 = CELL12.EBR_W30_1;
				output EBRO331 = CELL12.EBR_W31_1;
				output EBRO332 = CELL12.EBR_W32_1;
				output EBRO333 = CELL12.EBR_W33_1;
				output EBRO334 = CELL12.EBR_W34_1;
				output EBRO335 = CELL12.EBR_W35_1;
				output EBRO336 = CELL12.EBR_W36_1;
				output EBRO337 = CELL12.EBR_W37_1;
				output EBRO338 = CELL12.EBR_W38_1;
				output EBRO339 = CELL12.EBR_W39_1;
				output EBRO340 = CELL12.EBR_W40_1;
				output EBRO341 = CELL12.EBR_W41_1;
				output EBRO342 = CELL12.EBR_W42_1;
				output EBRO343 = CELL12.EBR_W43_1;
				output EBRO344 = CELL12.EBR_W44_1;
				output EBRO345 = CELL12.EBR_W45_1;
				output EBRO346 = CELL12.EBR_W46_1;
				output EBRO347 = CELL12.EBR_W47_1;
				output EBRO348 = CELL12.EBR_W48_1;
				output EBRO349 = CELL12.EBR_W49_1;
				output EBRO350 = CELL12.EBR_W50_1;
				output EBRO351 = CELL12.EBR_W51_1;
				output EBRO352 = CELL12.EBR_W52_1;
				output EBRO353 = CELL12.EBR_W53_1;
				output EBRO354 = CELL12.EBR_W54_1;
				output EBRO355 = CELL12.EBR_W55_1;
				output EBRO356 = CELL12.EBR_W56_1;
				output EBRO357 = CELL12.EBR_W57_1;
				output EBRO358 = CELL12.EBR_W58_1;
				output EBRO359 = CELL12.EBR_W59_1;
				output EBRO360 = CELL12.EBR_W60_1;
				output EBRO361 = CELL12.EBR_W61_1;
				output EBRO362 = CELL12.EBR_W62_1;
				output EBRO363 = CELL12.EBR_W63_1;
				output EBRO400 = CELL11.EBR_W0_1;
				output EBRO401 = CELL11.EBR_W1_1;
				output EBRO402 = CELL11.EBR_W2_1;
				output EBRO403 = CELL11.EBR_W3_1;
				output EBRO404 = CELL11.EBR_W4_1;
				output EBRO405 = CELL11.EBR_W5_1;
				output EBRO406 = CELL11.EBR_W6_1;
				output EBRO407 = CELL11.EBR_W7_1;
				output EBRO408 = CELL11.EBR_W8_1;
				output EBRO409 = CELL11.EBR_W9_1;
				output EBRO410 = CELL11.EBR_W10_1;
				output EBRO411 = CELL11.EBR_W11_1;
				output EBRO412 = CELL11.EBR_W12_1;
				output EBRO413 = CELL11.EBR_W13_1;
				output EBRO414 = CELL11.EBR_W14_1;
				output EBRO415 = CELL11.EBR_W15_1;
				output EBRO416 = CELL11.EBR_W16_1;
				output EBRO417 = CELL11.EBR_W17_1;
				output EBRO418 = CELL11.EBR_W18_1;
				output EBRO419 = CELL11.EBR_W19_1;
				output EBRO420 = CELL11.EBR_W20_1;
				output EBRO421 = CELL11.EBR_W21_1;
				output EBRO422 = CELL11.EBR_W22_1;
				output EBRO423 = CELL11.EBR_W23_1;
				output EBRO424 = CELL11.EBR_W24_1;
				output EBRO425 = CELL11.EBR_W25_1;
				output EBRO426 = CELL11.EBR_W26_1;
				output EBRO427 = CELL11.EBR_W27_1;
				output EBRO428 = CELL11.EBR_W28_1;
				output EBRO429 = CELL11.EBR_W29_1;
				output EBRO430 = CELL11.EBR_W30_1;
				output EBRO431 = CELL11.EBR_W31_1;
				output EBRO432 = CELL11.EBR_W32_1;
				output EBRO433 = CELL11.EBR_W33_1;
				output EBRO434 = CELL11.EBR_W34_1;
				output EBRO435 = CELL11.EBR_W35_1;
				output EBRO436 = CELL11.EBR_W36_1;
				output EBRO437 = CELL11.EBR_W37_1;
				output EBRO438 = CELL11.EBR_W38_1;
				output EBRO439 = CELL11.EBR_W39_1;
				output EBRO440 = CELL11.EBR_W40_1;
				output EBRO441 = CELL11.EBR_W41_1;
				output EBRO442 = CELL11.EBR_W42_1;
				output EBRO443 = CELL11.EBR_W43_1;
				output EBRO444 = CELL11.EBR_W44_1;
				output EBRO445 = CELL11.EBR_W45_1;
				output EBRO446 = CELL11.EBR_W46_1;
				output EBRO447 = CELL11.EBR_W47_1;
				output EBRO448 = CELL11.EBR_W48_1;
				output EBRO449 = CELL11.EBR_W49_1;
				output EBRO450 = CELL11.EBR_W50_1;
				output EBRO451 = CELL11.EBR_W51_1;
				output EBRO452 = CELL11.EBR_W52_1;
				output EBRO453 = CELL11.EBR_W53_1;
				output EBRO454 = CELL11.EBR_W54_1;
				output EBRO455 = CELL11.EBR_W55_1;
				output EBRO456 = CELL11.EBR_W56_1;
				output EBRO457 = CELL11.EBR_W57_1;
				output EBRO458 = CELL11.EBR_W58_1;
				output EBRO459 = CELL11.EBR_W59_1;
				output EBRO460 = CELL11.EBR_W60_1;
				output EBRO461 = CELL11.EBR_W61_1;
				output EBRO462 = CELL11.EBR_W62_1;
				output EBRO463 = CELL11.EBR_W63_1;
				output EBRO500 = CELL10.EBR_W0_1;
				output EBRO501 = CELL10.EBR_W1_1;
				output EBRO502 = CELL10.EBR_W2_1;
				output EBRO503 = CELL10.EBR_W3_1;
				output EBRO504 = CELL10.EBR_W4_1;
				output EBRO505 = CELL10.EBR_W5_1;
				output EBRO506 = CELL10.EBR_W6_1;
				output EBRO507 = CELL10.EBR_W7_1;
				output EBRO508 = CELL10.EBR_W8_1;
				output EBRO509 = CELL10.EBR_W9_1;
				output EBRO510 = CELL10.EBR_W10_1;
				output EBRO511 = CELL10.EBR_W11_1;
				output EBRO512 = CELL10.EBR_W12_1;
				output EBRO513 = CELL10.EBR_W13_1;
				output EBRO514 = CELL10.EBR_W14_1;
				output EBRO515 = CELL10.EBR_W15_1;
				output EBRO516 = CELL10.EBR_W16_1;
				output EBRO517 = CELL10.EBR_W17_1;
				output EBRO518 = CELL10.EBR_W18_1;
				output EBRO519 = CELL10.EBR_W19_1;
				output EBRO520 = CELL10.EBR_W20_1;
				output EBRO521 = CELL10.EBR_W21_1;
				output EBRO522 = CELL10.EBR_W22_1;
				output EBRO523 = CELL10.EBR_W23_1;
				output EBRO524 = CELL10.EBR_W24_1;
				output EBRO525 = CELL10.EBR_W25_1;
				output EBRO526 = CELL10.EBR_W26_1;
				output EBRO527 = CELL10.EBR_W27_1;
				output EBRO528 = CELL10.EBR_W28_1;
				output EBRO529 = CELL10.EBR_W29_1;
				output EBRO530 = CELL10.EBR_W30_1;
				output EBRO531 = CELL10.EBR_W31_1;
				output EBRO532 = CELL10.EBR_W32_1;
				output EBRO533 = CELL10.EBR_W33_1;
				output EBRO534 = CELL10.EBR_W34_1;
				output EBRO535 = CELL10.EBR_W35_1;
				output EBRO536 = CELL10.EBR_W36_1;
				output EBRO537 = CELL10.EBR_W37_1;
				output EBRO538 = CELL10.EBR_W38_1;
				output EBRO539 = CELL10.EBR_W39_1;
				output EBRO540 = CELL10.EBR_W40_1;
				output EBRO541 = CELL10.EBR_W41_1;
				output EBRO542 = CELL10.EBR_W42_1;
				output EBRO543 = CELL10.EBR_W43_1;
				output EBRO544 = CELL10.EBR_W44_1;
				output EBRO545 = CELL10.EBR_W45_1;
				output EBRO546 = CELL10.EBR_W46_1;
				output EBRO547 = CELL10.EBR_W47_1;
				output EBRO548 = CELL10.EBR_W48_1;
				output EBRO549 = CELL10.EBR_W49_1;
				output EBRO550 = CELL10.EBR_W50_1;
				output EBRO551 = CELL10.EBR_W51_1;
				output EBRO552 = CELL10.EBR_W52_1;
				output EBRO553 = CELL10.EBR_W53_1;
				output EBRO554 = CELL10.EBR_W54_1;
				output EBRO555 = CELL10.EBR_W55_1;
				output EBRO556 = CELL10.EBR_W56_1;
				output EBRO557 = CELL10.EBR_W57_1;
				output EBRO558 = CELL10.EBR_W58_1;
				output EBRO559 = CELL10.EBR_W59_1;
				output EBRO560 = CELL10.EBR_W60_1;
				output EBRO561 = CELL10.EBR_W61_1;
				output EBRO562 = CELL10.EBR_W62_1;
				output EBRO563 = CELL10.EBR_W63_1;
				output EBRO600 = CELL9.EBR_W0_1;
				output EBRO601 = CELL9.EBR_W1_1;
				output EBRO602 = CELL9.EBR_W2_1;
				output EBRO603 = CELL9.EBR_W3_1;
				output EBRO604 = CELL9.EBR_W4_1;
				output EBRO605 = CELL9.EBR_W5_1;
				output EBRO606 = CELL9.EBR_W6_1;
				output EBRO607 = CELL9.EBR_W7_1;
				output EBRO608 = CELL9.EBR_W8_1;
				output EBRO609 = CELL9.EBR_W9_1;
				output EBRO610 = CELL9.EBR_W10_1;
				output EBRO611 = CELL9.EBR_W11_1;
				output EBRO612 = CELL9.EBR_W12_1;
				output EBRO613 = CELL9.EBR_W13_1;
				output EBRO614 = CELL9.EBR_W14_1;
				output EBRO615 = CELL9.EBR_W15_1;
				output EBRO616 = CELL9.EBR_W16_1;
				output EBRO617 = CELL9.EBR_W17_1;
				output EBRO618 = CELL9.EBR_W18_1;
				output EBRO619 = CELL9.EBR_W19_1;
				output EBRO620 = CELL9.EBR_W20_1;
				output EBRO621 = CELL9.EBR_W21_1;
				output EBRO622 = CELL9.EBR_W22_1;
				output EBRO623 = CELL9.EBR_W23_1;
				output EBRO624 = CELL9.EBR_W24_1;
				output EBRO625 = CELL9.EBR_W25_1;
				output EBRO626 = CELL9.EBR_W26_1;
				output EBRO627 = CELL9.EBR_W27_1;
				output EBRO628 = CELL9.EBR_W28_1;
				output EBRO629 = CELL9.EBR_W29_1;
				output EBRO630 = CELL9.EBR_W30_1;
				output EBRO631 = CELL9.EBR_W31_1;
				output EBRO632 = CELL9.EBR_W32_1;
				output EBRO633 = CELL9.EBR_W33_1;
				output EBRO634 = CELL9.EBR_W34_1;
				output EBRO635 = CELL9.EBR_W35_1;
				output EBRO636 = CELL9.EBR_W36_1;
				output EBRO637 = CELL9.EBR_W37_1;
				output EBRO638 = CELL9.EBR_W38_1;
				output EBRO639 = CELL9.EBR_W39_1;
				output EBRO640 = CELL9.EBR_W40_1;
				output EBRO641 = CELL9.EBR_W41_1;
				output EBRO642 = CELL9.EBR_W42_1;
				output EBRO643 = CELL9.EBR_W43_1;
				output EBRO644 = CELL9.EBR_W44_1;
				output EBRO645 = CELL9.EBR_W45_1;
				output EBRO646 = CELL9.EBR_W46_1;
				output EBRO647 = CELL9.EBR_W47_1;
				output EBRO648 = CELL9.EBR_W48_1;
				output EBRO649 = CELL9.EBR_W49_1;
				output EBRO650 = CELL9.EBR_W50_1;
				output EBRO651 = CELL9.EBR_W51_1;
				output EBRO652 = CELL9.EBR_W52_1;
				output EBRO653 = CELL9.EBR_W53_1;
				output EBRO654 = CELL9.EBR_W54_1;
				output EBRO655 = CELL9.EBR_W55_1;
				output EBRO656 = CELL9.EBR_W56_1;
				output EBRO657 = CELL9.EBR_W57_1;
				output EBRO658 = CELL9.EBR_W58_1;
				output EBRO659 = CELL9.EBR_W59_1;
				output EBRO660 = CELL9.EBR_W60_1;
				output EBRO661 = CELL9.EBR_W61_1;
				output EBRO662 = CELL9.EBR_W62_1;
				output EBRO663 = CELL9.EBR_W63_1;
				output EBRO700 = CELL8.EBR_W0_1;
				output EBRO701 = CELL8.EBR_W1_1;
				output EBRO702 = CELL8.EBR_W2_1;
				output EBRO703 = CELL8.EBR_W3_1;
				output EBRO704 = CELL8.EBR_W4_1;
				output EBRO705 = CELL8.EBR_W5_1;
				output EBRO706 = CELL8.EBR_W6_1;
				output EBRO707 = CELL8.EBR_W7_1;
				output EBRO708 = CELL8.EBR_W8_1;
				output EBRO709 = CELL8.EBR_W9_1;
				output EBRO710 = CELL8.EBR_W10_1;
				output EBRO711 = CELL8.EBR_W11_1;
				output EBRO712 = CELL8.EBR_W12_1;
				output EBRO713 = CELL8.EBR_W13_1;
				output EBRO714 = CELL8.EBR_W14_1;
				output EBRO715 = CELL8.EBR_W15_1;
				output EBRO716 = CELL8.EBR_W16_1;
				output EBRO717 = CELL8.EBR_W17_1;
				output EBRO718 = CELL8.EBR_W18_1;
				output EBRO719 = CELL8.EBR_W19_1;
				output EBRO720 = CELL8.EBR_W20_1;
				output EBRO721 = CELL8.EBR_W21_1;
				output EBRO722 = CELL8.EBR_W22_1;
				output EBRO723 = CELL8.EBR_W23_1;
				output EBRO724 = CELL8.EBR_W24_1;
				output EBRO725 = CELL8.EBR_W25_1;
				output EBRO726 = CELL8.EBR_W26_1;
				output EBRO727 = CELL8.EBR_W27_1;
				output EBRO728 = CELL8.EBR_W28_1;
				output EBRO729 = CELL8.EBR_W29_1;
				output EBRO730 = CELL8.EBR_W30_1;
				output EBRO731 = CELL8.EBR_W31_1;
				output EBRO732 = CELL8.EBR_W32_1;
				output EBRO733 = CELL8.EBR_W33_1;
				output EBRO734 = CELL8.EBR_W34_1;
				output EBRO735 = CELL8.EBR_W35_1;
				output EBRO736 = CELL8.EBR_W36_1;
				output EBRO737 = CELL8.EBR_W37_1;
				output EBRO738 = CELL8.EBR_W38_1;
				output EBRO739 = CELL8.EBR_W39_1;
				output EBRO740 = CELL8.EBR_W40_1;
				output EBRO741 = CELL8.EBR_W41_1;
				output EBRO742 = CELL8.EBR_W42_1;
				output EBRO743 = CELL8.EBR_W43_1;
				output EBRO744 = CELL8.EBR_W44_1;
				output EBRO745 = CELL8.EBR_W45_1;
				output EBRO746 = CELL8.EBR_W46_1;
				output EBRO747 = CELL8.EBR_W47_1;
				output EBRO748 = CELL8.EBR_W48_1;
				output EBRO749 = CELL8.EBR_W49_1;
				output EBRO750 = CELL8.EBR_W50_1;
				output EBRO751 = CELL8.EBR_W51_1;
				output EBRO752 = CELL8.EBR_W52_1;
				output EBRO753 = CELL8.EBR_W53_1;
				output EBRO754 = CELL8.EBR_W54_1;
				output EBRO755 = CELL8.EBR_W55_1;
				output EBRO756 = CELL8.EBR_W56_1;
				output EBRO757 = CELL8.EBR_W57_1;
				output EBRO758 = CELL8.EBR_W58_1;
				output EBRO759 = CELL8.EBR_W59_1;
				output EBRO760 = CELL8.EBR_W60_1;
				output EBRO761 = CELL8.EBR_W61_1;
				output EBRO762 = CELL8.EBR_W62_1;
				output EBRO763 = CELL8.EBR_W63_1;
				output EBRO800 = CELL7.EBR_W0_1;
				output EBRO801 = CELL7.EBR_W1_1;
				output EBRO802 = CELL7.EBR_W2_1;
				output EBRO803 = CELL7.EBR_W3_1;
				output EBRO804 = CELL7.EBR_W4_1;
				output EBRO805 = CELL7.EBR_W5_1;
				output EBRO806 = CELL7.EBR_W6_1;
				output EBRO807 = CELL7.EBR_W7_1;
				output EBRO808 = CELL7.EBR_W8_1;
				output EBRO809 = CELL7.EBR_W9_1;
				output EBRO810 = CELL7.EBR_W10_1;
				output EBRO811 = CELL7.EBR_W11_1;
				output EBRO812 = CELL7.EBR_W12_1;
				output EBRO813 = CELL7.EBR_W13_1;
				output EBRO814 = CELL7.EBR_W14_1;
				output EBRO815 = CELL7.EBR_W15_1;
				output EBRO816 = CELL7.EBR_W16_1;
				output EBRO817 = CELL7.EBR_W17_1;
				output EBRO818 = CELL7.EBR_W18_1;
				output EBRO819 = CELL7.EBR_W19_1;
				output EBRO820 = CELL7.EBR_W20_1;
				output EBRO821 = CELL7.EBR_W21_1;
				output EBRO822 = CELL7.EBR_W22_1;
				output EBRO823 = CELL7.EBR_W23_1;
				output EBRO824 = CELL7.EBR_W24_1;
				output EBRO825 = CELL7.EBR_W25_1;
				output EBRO826 = CELL7.EBR_W26_1;
				output EBRO827 = CELL7.EBR_W27_1;
				output EBRO828 = CELL7.EBR_W28_1;
				output EBRO829 = CELL7.EBR_W29_1;
				output EBRO830 = CELL7.EBR_W30_1;
				output EBRO831 = CELL7.EBR_W31_1;
				output EBRO832 = CELL7.EBR_W32_1;
				output EBRO833 = CELL7.EBR_W33_1;
				output EBRO834 = CELL7.EBR_W34_1;
				output EBRO835 = CELL7.EBR_W35_1;
				output EBRO836 = CELL7.EBR_W36_1;
				output EBRO837 = CELL7.EBR_W37_1;
				output EBRO838 = CELL7.EBR_W38_1;
				output EBRO839 = CELL7.EBR_W39_1;
				output EBRO840 = CELL7.EBR_W40_1;
				output EBRO841 = CELL7.EBR_W41_1;
				output EBRO842 = CELL7.EBR_W42_1;
				output EBRO843 = CELL7.EBR_W43_1;
				output EBRO844 = CELL7.EBR_W44_1;
				output EBRO845 = CELL7.EBR_W45_1;
				output EBRO846 = CELL7.EBR_W46_1;
				output EBRO847 = CELL7.EBR_W47_1;
				output EBRO848 = CELL7.EBR_W48_1;
				output EBRO849 = CELL7.EBR_W49_1;
				output EBRO850 = CELL7.EBR_W50_1;
				output EBRO851 = CELL7.EBR_W51_1;
				output EBRO852 = CELL7.EBR_W52_1;
				output EBRO853 = CELL7.EBR_W53_1;
				output EBRO854 = CELL7.EBR_W54_1;
				output EBRO855 = CELL7.EBR_W55_1;
				output EBRO856 = CELL7.EBR_W56_1;
				output EBRO857 = CELL7.EBR_W57_1;
				output EBRO858 = CELL7.EBR_W58_1;
				output EBRO859 = CELL7.EBR_W59_1;
				output EBRO860 = CELL7.EBR_W60_1;
				output EBRO861 = CELL7.EBR_W61_1;
				output EBRO862 = CELL7.EBR_W62_1;
				output EBRO863 = CELL7.EBR_W63_1;
				output EBRO900 = CELL6.EBR_W0_1;
				output EBRO901 = CELL6.EBR_W1_1;
				output EBRO902 = CELL6.EBR_W2_1;
				output EBRO903 = CELL6.EBR_W3_1;
				output EBRO904 = CELL6.EBR_W4_1;
				output EBRO905 = CELL6.EBR_W5_1;
				output EBRO906 = CELL6.EBR_W6_1;
				output EBRO907 = CELL6.EBR_W7_1;
				output EBRO908 = CELL6.EBR_W8_1;
				output EBRO909 = CELL6.EBR_W9_1;
				output EBRO910 = CELL6.EBR_W10_1;
				output EBRO911 = CELL6.EBR_W11_1;
				output EBRO912 = CELL6.EBR_W12_1;
				output EBRO913 = CELL6.EBR_W13_1;
				output EBRO914 = CELL6.EBR_W14_1;
				output EBRO915 = CELL6.EBR_W15_1;
				output EBRO916 = CELL6.EBR_W16_1;
				output EBRO917 = CELL6.EBR_W17_1;
				output EBRO918 = CELL6.EBR_W18_1;
				output EBRO919 = CELL6.EBR_W19_1;
				output EBRO920 = CELL6.EBR_W20_1;
				output EBRO921 = CELL6.EBR_W21_1;
				output EBRO922 = CELL6.EBR_W22_1;
				output EBRO923 = CELL6.EBR_W23_1;
				output EBRO924 = CELL6.EBR_W24_1;
				output EBRO925 = CELL6.EBR_W25_1;
				output EBRO926 = CELL6.EBR_W26_1;
				output EBRO927 = CELL6.EBR_W27_1;
				output EBRO928 = CELL6.EBR_W28_1;
				output EBRO929 = CELL6.EBR_W29_1;
				output EBRO930 = CELL6.EBR_W30_1;
				output EBRO931 = CELL6.EBR_W31_1;
				output EBRO932 = CELL6.EBR_W32_1;
				output EBRO933 = CELL6.EBR_W33_1;
				output EBRO934 = CELL6.EBR_W34_1;
				output EBRO935 = CELL6.EBR_W35_1;
				output EBRO936 = CELL6.EBR_W36_1;
				output EBRO937 = CELL6.EBR_W37_1;
				output EBRO938 = CELL6.EBR_W38_1;
				output EBRO939 = CELL6.EBR_W39_1;
				output EBRO940 = CELL6.EBR_W40_1;
				output EBRO941 = CELL6.EBR_W41_1;
				output EBRO942 = CELL6.EBR_W42_1;
				output EBRO943 = CELL6.EBR_W43_1;
				output EBRO944 = CELL6.EBR_W44_1;
				output EBRO945 = CELL6.EBR_W45_1;
				output EBRO946 = CELL6.EBR_W46_1;
				output EBRO947 = CELL6.EBR_W47_1;
				output EBRO948 = CELL6.EBR_W48_1;
				output EBRO949 = CELL6.EBR_W49_1;
				output EBRO950 = CELL6.EBR_W50_1;
				output EBRO951 = CELL6.EBR_W51_1;
				output EBRO952 = CELL6.EBR_W52_1;
				output EBRO953 = CELL6.EBR_W53_1;
				output EBRO954 = CELL6.EBR_W54_1;
				output EBRO955 = CELL6.EBR_W55_1;
				output EBRO956 = CELL6.EBR_W56_1;
				output EBRO957 = CELL6.EBR_W57_1;
				output EBRO958 = CELL6.EBR_W58_1;
				output EBRO959 = CELL6.EBR_W59_1;
				output EBRO960 = CELL6.EBR_W60_1;
				output EBRO961 = CELL6.EBR_W61_1;
				output EBRO962 = CELL6.EBR_W62_1;
				output EBRO963 = CELL6.EBR_W63_1;
				input LSR_0_0 = CELL0.IMUX_LSR3;
				input LSR_0_1 = CELL0.IMUX_LSR2;
				input LSR_1_0 = CELL1.IMUX_LSR3;
				input LSR_1_1 = CELL1.IMUX_LSR2;
				input LSR_1_2 = CELL1.IMUX_LSR1;
				input LSR_1_3 = CELL1.IMUX_LSR0;
				input LSR_2_0 = CELL2.IMUX_LSR3;
				input LSR_2_1 = CELL2.IMUX_LSR2;
				input LSR_2_2 = CELL2.IMUX_LSR1;
				input LSR_2_3 = CELL2.IMUX_LSR0;
				output NIPI000 = CELL4.IO_E0_0;
				output NIPI001 = CELL4.IO_E1_0;
				output NIPI002 = CELL4.IO_E2_0;
				output NIPI003 = CELL4.IO_E3_0;
				output NIPI004 = CELL4.IO_E4_0;
				output NIPI005 = CELL4.IO_E5_0;
				output NIPI006 = CELL4.IO_E6_0;
				output NIPI007 = CELL4.IO_E7_0;
				output NIPI008 = CELL4.IO_E8_0;
				output NIPI009 = CELL4.IO_E9_0;
				output NIPI010 = CELL4.IO_E10_0;
				output NIPI011 = CELL4.IO_E11_0;
				output NIPI012 = CELL4.IO_E12_0;
				output NIPI013 = CELL4.IO_E13_0;
				output NIPI014 = CELL4.IO_E14_0;
				output NIPI015 = CELL4.IO_E15_0;
				output NIPI016 = CELL4.IO_E16_0;
				output NIPI017 = CELL4.IO_E17_0;
				output NIPI018 = CELL4.IO_E18_0;
				output NIPI019 = CELL4.IO_E19_0;
				output NIPI020 = CELL4.IO_E20_0;
				output NIPI021 = CELL4.IO_E21_0;
				output NIPI022 = CELL4.IO_E22_0;
				output NIPI023 = CELL4.IO_E23_0;
				output NIPI024 = CELL4.IO_E24_0;
				output NIPI025 = CELL4.IO_E25_0;
				output NIPI026 = CELL4.IO_E26_0;
				output NIPI027 = CELL4.IO_E27_0;
				output NIPI028 = CELL4.IO_E28_0;
				output NIPI029 = CELL4.IO_E29_0;
				output NIPI030 = CELL4.IO_E30_0;
				output NIPI031 = CELL4.IO_E31_0;
				output NIPI100 = CELL4.IO_E0_1;
				output NIPI101 = CELL4.IO_E1_1;
				output NIPI102 = CELL4.IO_E2_1;
				output NIPI103 = CELL4.IO_E3_1;
				output NIPI104 = CELL4.IO_E4_1;
				output NIPI105 = CELL4.IO_E5_1;
				output NIPI106 = CELL4.IO_E6_1;
				output NIPI107 = CELL4.IO_E7_1;
				output NIPI108 = CELL4.IO_E8_1;
				output NIPI109 = CELL4.IO_E9_1;
				output NIPI110 = CELL4.IO_E10_1;
				output NIPI111 = CELL4.IO_E11_1;
				output NIPI112 = CELL4.IO_E12_1;
				output NIPI113 = CELL4.IO_E13_1;
				output NIPI114 = CELL4.IO_E14_1;
				output NIPI115 = CELL4.IO_E15_1;
				output NIPI116 = CELL4.IO_E16_1;
				output NIPI117 = CELL4.IO_E17_1;
				output NIPI118 = CELL4.IO_E18_1;
				output NIPI119 = CELL4.IO_E19_1;
				output NIPI120 = CELL4.IO_E20_1;
				output NIPI121 = CELL4.IO_E21_1;
				output NIPI122 = CELL4.IO_E22_1;
				output NIPI123 = CELL4.IO_E23_1;
				output NIPI124 = CELL4.IO_E24_1;
				output NIPI125 = CELL4.IO_E25_1;
				output NIPI126 = CELL4.IO_E26_1;
				output NIPI127 = CELL4.IO_E27_1;
				output NIPI128 = CELL4.IO_E28_1;
				output NIPI129 = CELL4.IO_E29_1;
				output NIPI130 = CELL4.IO_E30_1;
				output NIPI131 = CELL4.IO_E31_1;
				output NIPI200 = CELL4.IO_E0_2;
				output NIPI201 = CELL4.IO_E1_2;
				output NIPI202 = CELL4.IO_E2_2;
				output NIPI203 = CELL4.IO_E3_2;
				output NIPI204 = CELL4.IO_E4_2;
				output NIPI205 = CELL4.IO_E5_2;
				output NIPI206 = CELL4.IO_E6_2;
				output NIPI207 = CELL4.IO_E7_2;
				output NIPI208 = CELL4.IO_E8_2;
				output NIPI209 = CELL4.IO_E9_2;
				output NIPI210 = CELL4.IO_E10_2;
				output NIPI211 = CELL4.IO_E11_2;
				output NIPI212 = CELL4.IO_E12_2;
				output NIPI213 = CELL4.IO_E13_2;
				output NIPI214 = CELL4.IO_E14_2;
				output NIPI215 = CELL4.IO_E15_2;
				output NIPI216 = CELL4.IO_E16_2;
				output NIPI217 = CELL4.IO_E17_2;
				output NIPI218 = CELL4.IO_E18_2;
				output NIPI219 = CELL4.IO_E19_2;
				output NIPI220 = CELL4.IO_E20_2;
				output NIPI221 = CELL4.IO_E21_2;
				output NIPI222 = CELL4.IO_E22_2;
				output NIPI223 = CELL4.IO_E23_2;
				output NIPI224 = CELL4.IO_E24_2;
				output NIPI225 = CELL4.IO_E25_2;
				output NIPI226 = CELL4.IO_E26_2;
				output NIPI227 = CELL4.IO_E27_2;
				output NIPI228 = CELL4.IO_E28_2;
				output NIPI229 = CELL4.IO_E29_2;
				output NIPI230 = CELL4.IO_E30_2;
				output NIPI231 = CELL4.IO_E31_2;
				output NIPI300 = CELL4.IO_E0_3;
				output NIPI301 = CELL4.IO_E1_3;
				output NIPI302 = CELL4.IO_E2_3;
				output NIPI303 = CELL4.IO_E3_3;
				output NIPI304 = CELL4.IO_E4_3;
				output NIPI305 = CELL4.IO_E5_3;
				output NIPI306 = CELL4.IO_E6_3;
				output NIPI307 = CELL4.IO_E7_3;
				output NIPI308 = CELL4.IO_E8_3;
				output NIPI309 = CELL4.IO_E9_3;
				output NIPI310 = CELL4.IO_E10_3;
				output NIPI311 = CELL4.IO_E11_3;
				output NIPI312 = CELL4.IO_E12_3;
				output NIPI313 = CELL4.IO_E13_3;
				output NIPI314 = CELL4.IO_E14_3;
				output NIPI315 = CELL4.IO_E15_3;
				output NIPI316 = CELL4.IO_E16_3;
				output NIPI317 = CELL4.IO_E17_3;
				output NIPI318 = CELL4.IO_E18_3;
				output NIPI319 = CELL4.IO_E19_3;
				output NIPI320 = CELL4.IO_E20_3;
				output NIPI321 = CELL4.IO_E21_3;
				output NIPI322 = CELL4.IO_E22_3;
				output NIPI323 = CELL4.IO_E23_3;
				output NIPI324 = CELL4.IO_E24_3;
				output NIPI325 = CELL4.IO_E25_3;
				output NIPI326 = CELL4.IO_E26_3;
				output NIPI327 = CELL4.IO_E27_3;
				output NIPI328 = CELL4.IO_E28_3;
				output NIPI329 = CELL4.IO_E29_3;
				output NIPI330 = CELL4.IO_E30_3;
				output NIPI331 = CELL4.IO_E31_3;
				output NIPI400 = CELL4.IO_E0_4;
				output NIPI401 = CELL4.IO_E1_4;
				output NIPI402 = CELL4.IO_E2_4;
				output NIPI403 = CELL4.IO_E3_4;
				output NIPI404 = CELL4.IO_E4_4;
				output NIPI405 = CELL4.IO_E5_4;
				output NIPI406 = CELL4.IO_E6_4;
				output NIPI407 = CELL4.IO_E7_4;
				output NIPI408 = CELL4.IO_E8_4;
				output NIPI409 = CELL4.IO_E9_4;
				output NIPI410 = CELL4.IO_E10_4;
				output NIPI411 = CELL4.IO_E11_4;
				output NIPI412 = CELL4.IO_E12_4;
				output NIPI413 = CELL4.IO_E13_4;
				output NIPI414 = CELL4.IO_E14_4;
				output NIPI415 = CELL4.IO_E15_4;
				output NIPI416 = CELL4.IO_E16_4;
				output NIPI417 = CELL4.IO_E17_4;
				output NIPI418 = CELL4.IO_E18_4;
				output NIPI419 = CELL4.IO_E19_4;
				output NIPI420 = CELL4.IO_E20_4;
				output NIPI421 = CELL4.IO_E21_4;
				output NIPI422 = CELL4.IO_E22_4;
				output NIPI423 = CELL4.IO_E23_4;
				output NIPI424 = CELL4.IO_E24_4;
				output NIPI425 = CELL4.IO_E25_4;
				output NIPI426 = CELL4.IO_E26_4;
				output NIPI427 = CELL4.IO_E27_4;
				output NIPI428 = CELL4.IO_E28_4;
				output NIPI429 = CELL4.IO_E29_4;
				output NIPI430 = CELL4.IO_E30_4;
				output NIPI431 = CELL4.IO_E31_4;
				output NIPI500 = CELL4.IO_E0_5;
				output NIPI501 = CELL4.IO_E1_5;
				output NIPI502 = CELL4.IO_E2_5;
				output NIPI503 = CELL4.IO_E3_5;
				output NIPI504 = CELL4.IO_E4_5;
				output NIPI505 = CELL4.IO_E5_5;
				output NIPI506 = CELL4.IO_E6_5;
				output NIPI507 = CELL4.IO_E7_5;
				output NIPI508 = CELL4.IO_E8_5;
				output NIPI509 = CELL4.IO_E9_5;
				output NIPI510 = CELL4.IO_E10_5;
				output NIPI511 = CELL4.IO_E11_5;
				output NIPI512 = CELL4.IO_E12_5;
				output NIPI513 = CELL4.IO_E13_5;
				output NIPI514 = CELL4.IO_E14_5;
				output NIPI515 = CELL4.IO_E15_5;
				output NIPI516 = CELL4.IO_E16_5;
				output NIPI517 = CELL4.IO_E17_5;
				output NIPI518 = CELL4.IO_E18_5;
				output NIPI519 = CELL4.IO_E19_5;
				output NIPI520 = CELL4.IO_E20_5;
				output NIPI521 = CELL4.IO_E21_5;
				output NIPI522 = CELL4.IO_E22_5;
				output NIPI523 = CELL4.IO_E23_5;
				output NIPI524 = CELL4.IO_E24_5;
				output NIPI525 = CELL4.IO_E25_5;
				output NIPI526 = CELL4.IO_E26_5;
				output NIPI527 = CELL4.IO_E27_5;
				output NIPI528 = CELL4.IO_E28_5;
				output NIPI529 = CELL4.IO_E29_5;
				output NIPI530 = CELL4.IO_E30_5;
				output NIPI531 = CELL4.IO_E31_5;
				output NIPI600 = CELL4.IO_E0_6;
				output NIPI601 = CELL4.IO_E1_6;
				output NIPI602 = CELL4.IO_E2_6;
				output NIPI603 = CELL4.IO_E3_6;
				output NIPI604 = CELL4.IO_E4_6;
				output NIPI605 = CELL4.IO_E5_6;
				output NIPI606 = CELL4.IO_E6_6;
				output NIPI607 = CELL4.IO_E7_6;
				output NIPI608 = CELL4.IO_E8_6;
				output NIPI609 = CELL4.IO_E9_6;
				output NIPI610 = CELL4.IO_E10_6;
				output NIPI611 = CELL4.IO_E11_6;
				output NIPI612 = CELL4.IO_E12_6;
				output NIPI613 = CELL4.IO_E13_6;
				output NIPI614 = CELL4.IO_E14_6;
				output NIPI615 = CELL4.IO_E15_6;
				output NIPI616 = CELL4.IO_E16_6;
				output NIPI617 = CELL4.IO_E17_6;
				output NIPI618 = CELL4.IO_E18_6;
				output NIPI619 = CELL4.IO_E19_6;
				output NIPI620 = CELL4.IO_E20_6;
				output NIPI621 = CELL4.IO_E21_6;
				output NIPI622 = CELL4.IO_E22_6;
				output NIPI623 = CELL4.IO_E23_6;
				output NIPI624 = CELL4.IO_E24_6;
				output NIPI625 = CELL4.IO_E25_6;
				output NIPI626 = CELL4.IO_E26_6;
				output NIPI627 = CELL4.IO_E27_6;
				output NIPI628 = CELL4.IO_E28_6;
				output NIPI629 = CELL4.IO_E29_6;
				output NIPI630 = CELL4.IO_E30_6;
				output NIPI631 = CELL4.IO_E31_6;
				output NIPI700 = CELL4.IO_E0_7;
				output NIPI701 = CELL4.IO_E1_7;
				output NIPI702 = CELL4.IO_E2_7;
				output NIPI703 = CELL4.IO_E3_7;
				output NIPI704 = CELL4.IO_E4_7;
				output NIPI705 = CELL4.IO_E5_7;
				output NIPI706 = CELL4.IO_E6_7;
				output NIPI707 = CELL4.IO_E7_7;
				output NIPI708 = CELL4.IO_E8_7;
				output NIPI709 = CELL4.IO_E9_7;
				output NIPI710 = CELL4.IO_E10_7;
				output NIPI711 = CELL4.IO_E11_7;
				output NIPI712 = CELL4.IO_E12_7;
				output NIPI713 = CELL4.IO_E13_7;
				output NIPI714 = CELL4.IO_E14_7;
				output NIPI715 = CELL4.IO_E15_7;
				output NIPI716 = CELL4.IO_E16_7;
				output NIPI717 = CELL4.IO_E17_7;
				output NIPI718 = CELL4.IO_E18_7;
				output NIPI719 = CELL4.IO_E19_7;
				output NIPI720 = CELL4.IO_E20_7;
				output NIPI721 = CELL4.IO_E21_7;
				output NIPI722 = CELL4.IO_E22_7;
				output NIPI723 = CELL4.IO_E23_7;
				output NIPI724 = CELL4.IO_E24_7;
				output NIPI725 = CELL4.IO_E25_7;
				output NIPI726 = CELL4.IO_E26_7;
				output NIPI727 = CELL4.IO_E27_7;
				output NIPI728 = CELL4.IO_E28_7;
				output NIPI729 = CELL4.IO_E29_7;
				output NIPI730 = CELL4.IO_E30_7;
				output NIPI731 = CELL4.IO_E31_7;
				output NIPO000 = CELL0.OUT_MACO_IO_N0_0;
				output NIPO001 = CELL0.OUT_MACO_IO_N0_1;
				output NIPO002 = CELL0.OUT_MACO_IO_N0_2;
				output NIPO003 = CELL0.OUT_MACO_IO_N0_3;
				output NIPO004 = CELL0.OUT_MACO_IO_N0_4;
				output NIPO005 = CELL0.OUT_MACO_IO_N0_5;
				output NIPO006 = CELL0.OUT_MACO_IO_N0_6;
				output NIPO007 = CELL0.OUT_MACO_IO_N0_7;
				output NIPO008 = CELL0.OUT_MACO_IO_N0_8;
				output NIPO009 = CELL0.OUT_MACO_IO_N0_9;
				output NIPO010 = CELL0.OUT_MACO_IO_N0_10;
				output NIPO011 = CELL0.OUT_MACO_IO_N0_11;
				output NIPO012 = CELL0.OUT_MACO_IO_N0_12;
				output NIPO013 = CELL0.OUT_MACO_IO_N0_13;
				output NIPO014 = CELL0.OUT_MACO_IO_N0_14;
				output NIPO015 = CELL0.OUT_MACO_IO_N0_15;
				output NIPO016 = CELL0.OUT_MACO_IO_N0_16;
				output NIPO017 = CELL0.OUT_MACO_IO_N0_17;
				output NIPO018 = CELL0.OUT_MACO_IO_N0_18;
				output NIPO019 = CELL0.OUT_MACO_IO_N0_19;
				output NIPO020 = CELL0.OUT_MACO_IO_N0_20;
				output NIPO021 = CELL0.OUT_MACO_IO_N0_21;
				output NIPO022 = CELL0.OUT_MACO_IO_N0_22;
				output NIPO023 = CELL0.OUT_MACO_IO_N0_23;
				output NIPO024 = CELL0.OUT_MACO_IO_N0_24;
				output NIPO025 = CELL0.OUT_MACO_IO_N0_25;
				output NIPO026 = CELL0.OUT_MACO_IO_N0_26;
				output NIPO027 = CELL0.OUT_MACO_IO_N0_27;
				output NIPO028 = CELL0.OUT_MACO_IO_N0_28;
				output NIPO029 = CELL0.OUT_MACO_IO_N0_29;
				output NIPO030 = CELL0.OUT_MACO_IO_N0_30;
				output NIPO031 = CELL0.OUT_MACO_IO_N0_31;
				output NIPO100 = CELL0.OUT_MACO_IO_N1_0;
				output NIPO101 = CELL0.OUT_MACO_IO_N1_1;
				output NIPO102 = CELL0.OUT_MACO_IO_N1_2;
				output NIPO103 = CELL0.OUT_MACO_IO_N1_3;
				output NIPO104 = CELL0.OUT_MACO_IO_N1_4;
				output NIPO105 = CELL0.OUT_MACO_IO_N1_5;
				output NIPO106 = CELL0.OUT_MACO_IO_N1_6;
				output NIPO107 = CELL0.OUT_MACO_IO_N1_7;
				output NIPO108 = CELL0.OUT_MACO_IO_N1_8;
				output NIPO109 = CELL0.OUT_MACO_IO_N1_9;
				output NIPO110 = CELL0.OUT_MACO_IO_N1_10;
				output NIPO111 = CELL0.OUT_MACO_IO_N1_11;
				output NIPO112 = CELL0.OUT_MACO_IO_N1_12;
				output NIPO113 = CELL0.OUT_MACO_IO_N1_13;
				output NIPO114 = CELL0.OUT_MACO_IO_N1_14;
				output NIPO115 = CELL0.OUT_MACO_IO_N1_15;
				output NIPO116 = CELL0.OUT_MACO_IO_N1_16;
				output NIPO117 = CELL0.OUT_MACO_IO_N1_17;
				output NIPO118 = CELL0.OUT_MACO_IO_N1_18;
				output NIPO119 = CELL0.OUT_MACO_IO_N1_19;
				output NIPO120 = CELL0.OUT_MACO_IO_N1_20;
				output NIPO121 = CELL0.OUT_MACO_IO_N1_21;
				output NIPO122 = CELL0.OUT_MACO_IO_N1_22;
				output NIPO123 = CELL0.OUT_MACO_IO_N1_23;
				output NIPO124 = CELL0.OUT_MACO_IO_N1_24;
				output NIPO125 = CELL0.OUT_MACO_IO_N1_25;
				output NIPO126 = CELL0.OUT_MACO_IO_N1_26;
				output NIPO127 = CELL0.OUT_MACO_IO_N1_27;
				output NIPO128 = CELL0.OUT_MACO_IO_N1_28;
				output NIPO129 = CELL0.OUT_MACO_IO_N1_29;
				output NIPO130 = CELL0.OUT_MACO_IO_N1_30;
				output NIPO131 = CELL0.OUT_MACO_IO_N1_31;
				output NIPO200 = CELL0.OUT_MACO_IO_N2_0;
				output NIPO201 = CELL0.OUT_MACO_IO_N2_1;
				output NIPO202 = CELL0.OUT_MACO_IO_N2_2;
				output NIPO203 = CELL0.OUT_MACO_IO_N2_3;
				output NIPO204 = CELL0.OUT_MACO_IO_N2_4;
				output NIPO205 = CELL0.OUT_MACO_IO_N2_5;
				output NIPO206 = CELL0.OUT_MACO_IO_N2_6;
				output NIPO207 = CELL0.OUT_MACO_IO_N2_7;
				output NIPO208 = CELL0.OUT_MACO_IO_N2_8;
				output NIPO209 = CELL0.OUT_MACO_IO_N2_9;
				output NIPO210 = CELL0.OUT_MACO_IO_N2_10;
				output NIPO211 = CELL0.OUT_MACO_IO_N2_11;
				output NIPO212 = CELL0.OUT_MACO_IO_N2_12;
				output NIPO213 = CELL0.OUT_MACO_IO_N2_13;
				output NIPO214 = CELL0.OUT_MACO_IO_N2_14;
				output NIPO215 = CELL0.OUT_MACO_IO_N2_15;
				output NIPO216 = CELL0.OUT_MACO_IO_N2_16;
				output NIPO217 = CELL0.OUT_MACO_IO_N2_17;
				output NIPO218 = CELL0.OUT_MACO_IO_N2_18;
				output NIPO219 = CELL0.OUT_MACO_IO_N2_19;
				output NIPO220 = CELL0.OUT_MACO_IO_N2_20;
				output NIPO221 = CELL0.OUT_MACO_IO_N2_21;
				output NIPO222 = CELL0.OUT_MACO_IO_N2_22;
				output NIPO223 = CELL0.OUT_MACO_IO_N2_23;
				output NIPO224 = CELL0.OUT_MACO_IO_N2_24;
				output NIPO225 = CELL0.OUT_MACO_IO_N2_25;
				output NIPO226 = CELL0.OUT_MACO_IO_N2_26;
				output NIPO227 = CELL0.OUT_MACO_IO_N2_27;
				output NIPO228 = CELL0.OUT_MACO_IO_N2_28;
				output NIPO229 = CELL0.OUT_MACO_IO_N2_29;
				output NIPO230 = CELL0.OUT_MACO_IO_N2_30;
				output NIPO231 = CELL0.OUT_MACO_IO_N2_31;
				output NIPO300 = CELL0.OUT_MACO_IO_N3_0;
				output NIPO301 = CELL0.OUT_MACO_IO_N3_1;
				output NIPO302 = CELL0.OUT_MACO_IO_N3_2;
				output NIPO303 = CELL0.OUT_MACO_IO_N3_3;
				output NIPO304 = CELL0.OUT_MACO_IO_N3_4;
				output NIPO305 = CELL0.OUT_MACO_IO_N3_5;
				output NIPO306 = CELL0.OUT_MACO_IO_N3_6;
				output NIPO307 = CELL0.OUT_MACO_IO_N3_7;
				output NIPO308 = CELL0.OUT_MACO_IO_N3_8;
				output NIPO309 = CELL0.OUT_MACO_IO_N3_9;
				output NIPO310 = CELL0.OUT_MACO_IO_N3_10;
				output NIPO311 = CELL0.OUT_MACO_IO_N3_11;
				output NIPO312 = CELL0.OUT_MACO_IO_N3_12;
				output NIPO313 = CELL0.OUT_MACO_IO_N3_13;
				output NIPO314 = CELL0.OUT_MACO_IO_N3_14;
				output NIPO315 = CELL0.OUT_MACO_IO_N3_15;
				output NIPO316 = CELL0.OUT_MACO_IO_N3_16;
				output NIPO317 = CELL0.OUT_MACO_IO_N3_17;
				output NIPO318 = CELL0.OUT_MACO_IO_N3_18;
				output NIPO319 = CELL0.OUT_MACO_IO_N3_19;
				output NIPO320 = CELL0.OUT_MACO_IO_N3_20;
				output NIPO321 = CELL0.OUT_MACO_IO_N3_21;
				output NIPO322 = CELL0.OUT_MACO_IO_N3_22;
				output NIPO323 = CELL0.OUT_MACO_IO_N3_23;
				output NIPO324 = CELL0.OUT_MACO_IO_N3_24;
				output NIPO325 = CELL0.OUT_MACO_IO_N3_25;
				output NIPO326 = CELL0.OUT_MACO_IO_N3_26;
				output NIPO327 = CELL0.OUT_MACO_IO_N3_27;
				output NIPO328 = CELL0.OUT_MACO_IO_N3_28;
				output NIPO329 = CELL0.OUT_MACO_IO_N3_29;
				output NIPO330 = CELL0.OUT_MACO_IO_N3_30;
				output NIPO331 = CELL0.OUT_MACO_IO_N3_31;
				output NIPO400 = CELL0.OUT_MACO_IO_N4_0;
				output NIPO401 = CELL0.OUT_MACO_IO_N4_1;
				output NIPO402 = CELL0.OUT_MACO_IO_N4_2;
				output NIPO403 = CELL0.OUT_MACO_IO_N4_3;
				output NIPO404 = CELL0.OUT_MACO_IO_N4_4;
				output NIPO405 = CELL0.OUT_MACO_IO_N4_5;
				output NIPO406 = CELL0.OUT_MACO_IO_N4_6;
				output NIPO407 = CELL0.OUT_MACO_IO_N4_7;
				output NIPO408 = CELL0.OUT_MACO_IO_N4_8;
				output NIPO409 = CELL0.OUT_MACO_IO_N4_9;
				output NIPO410 = CELL0.OUT_MACO_IO_N4_10;
				output NIPO411 = CELL0.OUT_MACO_IO_N4_11;
				output NIPO412 = CELL0.OUT_MACO_IO_N4_12;
				output NIPO413 = CELL0.OUT_MACO_IO_N4_13;
				output NIPO414 = CELL0.OUT_MACO_IO_N4_14;
				output NIPO415 = CELL0.OUT_MACO_IO_N4_15;
				output NIPO416 = CELL0.OUT_MACO_IO_N4_16;
				output NIPO417 = CELL0.OUT_MACO_IO_N4_17;
				output NIPO418 = CELL0.OUT_MACO_IO_N4_18;
				output NIPO419 = CELL0.OUT_MACO_IO_N4_19;
				output NIPO420 = CELL0.OUT_MACO_IO_N4_20;
				output NIPO421 = CELL0.OUT_MACO_IO_N4_21;
				output NIPO422 = CELL0.OUT_MACO_IO_N4_22;
				output NIPO423 = CELL0.OUT_MACO_IO_N4_23;
				output NIPO424 = CELL0.OUT_MACO_IO_N4_24;
				output NIPO425 = CELL0.OUT_MACO_IO_N4_25;
				output NIPO426 = CELL0.OUT_MACO_IO_N4_26;
				output NIPO427 = CELL0.OUT_MACO_IO_N4_27;
				output NIPO428 = CELL0.OUT_MACO_IO_N4_28;
				output NIPO429 = CELL0.OUT_MACO_IO_N4_29;
				output NIPO430 = CELL0.OUT_MACO_IO_N4_30;
				output NIPO431 = CELL0.OUT_MACO_IO_N4_31;
				output NIPO500 = CELL0.OUT_MACO_IO_N5_0;
				output NIPO501 = CELL0.OUT_MACO_IO_N5_1;
				output NIPO502 = CELL0.OUT_MACO_IO_N5_2;
				output NIPO503 = CELL0.OUT_MACO_IO_N5_3;
				output NIPO504 = CELL0.OUT_MACO_IO_N5_4;
				output NIPO505 = CELL0.OUT_MACO_IO_N5_5;
				output NIPO506 = CELL0.OUT_MACO_IO_N5_6;
				output NIPO507 = CELL0.OUT_MACO_IO_N5_7;
				output NIPO508 = CELL0.OUT_MACO_IO_N5_8;
				output NIPO509 = CELL0.OUT_MACO_IO_N5_9;
				output NIPO510 = CELL0.OUT_MACO_IO_N5_10;
				output NIPO511 = CELL0.OUT_MACO_IO_N5_11;
				output NIPO512 = CELL0.OUT_MACO_IO_N5_12;
				output NIPO513 = CELL0.OUT_MACO_IO_N5_13;
				output NIPO514 = CELL0.OUT_MACO_IO_N5_14;
				output NIPO515 = CELL0.OUT_MACO_IO_N5_15;
				output NIPO516 = CELL0.OUT_MACO_IO_N5_16;
				output NIPO517 = CELL0.OUT_MACO_IO_N5_17;
				output NIPO518 = CELL0.OUT_MACO_IO_N5_18;
				output NIPO519 = CELL0.OUT_MACO_IO_N5_19;
				output NIPO520 = CELL0.OUT_MACO_IO_N5_20;
				output NIPO521 = CELL0.OUT_MACO_IO_N5_21;
				output NIPO522 = CELL0.OUT_MACO_IO_N5_22;
				output NIPO523 = CELL0.OUT_MACO_IO_N5_23;
				output NIPO524 = CELL0.OUT_MACO_IO_N5_24;
				output NIPO525 = CELL0.OUT_MACO_IO_N5_25;
				output NIPO526 = CELL0.OUT_MACO_IO_N5_26;
				output NIPO527 = CELL0.OUT_MACO_IO_N5_27;
				output NIPO528 = CELL0.OUT_MACO_IO_N5_28;
				output NIPO529 = CELL0.OUT_MACO_IO_N5_29;
				output NIPO530 = CELL0.OUT_MACO_IO_N5_30;
				output NIPO531 = CELL0.OUT_MACO_IO_N5_31;
				output NIPO600 = CELL0.OUT_MACO_IO_N6_0;
				output NIPO601 = CELL0.OUT_MACO_IO_N6_1;
				output NIPO602 = CELL0.OUT_MACO_IO_N6_2;
				output NIPO603 = CELL0.OUT_MACO_IO_N6_3;
				output NIPO604 = CELL0.OUT_MACO_IO_N6_4;
				output NIPO605 = CELL0.OUT_MACO_IO_N6_5;
				output NIPO606 = CELL0.OUT_MACO_IO_N6_6;
				output NIPO607 = CELL0.OUT_MACO_IO_N6_7;
				output NIPO608 = CELL0.OUT_MACO_IO_N6_8;
				output NIPO609 = CELL0.OUT_MACO_IO_N6_9;
				output NIPO610 = CELL0.OUT_MACO_IO_N6_10;
				output NIPO611 = CELL0.OUT_MACO_IO_N6_11;
				output NIPO612 = CELL0.OUT_MACO_IO_N6_12;
				output NIPO613 = CELL0.OUT_MACO_IO_N6_13;
				output NIPO614 = CELL0.OUT_MACO_IO_N6_14;
				output NIPO615 = CELL0.OUT_MACO_IO_N6_15;
				output NIPO616 = CELL0.OUT_MACO_IO_N6_16;
				output NIPO617 = CELL0.OUT_MACO_IO_N6_17;
				output NIPO618 = CELL0.OUT_MACO_IO_N6_18;
				output NIPO619 = CELL0.OUT_MACO_IO_N6_19;
				output NIPO620 = CELL0.OUT_MACO_IO_N6_20;
				output NIPO621 = CELL0.OUT_MACO_IO_N6_21;
				output NIPO622 = CELL0.OUT_MACO_IO_N6_22;
				output NIPO623 = CELL0.OUT_MACO_IO_N6_23;
				output NIPO624 = CELL0.OUT_MACO_IO_N6_24;
				output NIPO625 = CELL0.OUT_MACO_IO_N6_25;
				output NIPO626 = CELL0.OUT_MACO_IO_N6_26;
				output NIPO627 = CELL0.OUT_MACO_IO_N6_27;
				output NIPO628 = CELL0.OUT_MACO_IO_N6_28;
				output NIPO629 = CELL0.OUT_MACO_IO_N6_29;
				output NIPO630 = CELL0.OUT_MACO_IO_N6_30;
				output NIPO631 = CELL0.OUT_MACO_IO_N6_31;
				output NIPO700 = CELL0.OUT_MACO_IO_N7_0;
				output NIPO701 = CELL0.OUT_MACO_IO_N7_1;
				output NIPO702 = CELL0.OUT_MACO_IO_N7_2;
				output NIPO703 = CELL0.OUT_MACO_IO_N7_3;
				output NIPO704 = CELL0.OUT_MACO_IO_N7_4;
				output NIPO705 = CELL0.OUT_MACO_IO_N7_5;
				output NIPO706 = CELL0.OUT_MACO_IO_N7_6;
				output NIPO707 = CELL0.OUT_MACO_IO_N7_7;
				output NIPO708 = CELL0.OUT_MACO_IO_N7_8;
				output NIPO709 = CELL0.OUT_MACO_IO_N7_9;
				output NIPO710 = CELL0.OUT_MACO_IO_N7_10;
				output NIPO711 = CELL0.OUT_MACO_IO_N7_11;
				output NIPO712 = CELL0.OUT_MACO_IO_N7_12;
				output NIPO713 = CELL0.OUT_MACO_IO_N7_13;
				output NIPO714 = CELL0.OUT_MACO_IO_N7_14;
				output NIPO715 = CELL0.OUT_MACO_IO_N7_15;
				output NIPO716 = CELL0.OUT_MACO_IO_N7_16;
				output NIPO717 = CELL0.OUT_MACO_IO_N7_17;
				output NIPO718 = CELL0.OUT_MACO_IO_N7_18;
				output NIPO719 = CELL0.OUT_MACO_IO_N7_19;
				output NIPO720 = CELL0.OUT_MACO_IO_N7_20;
				output NIPO721 = CELL0.OUT_MACO_IO_N7_21;
				output NIPO722 = CELL0.OUT_MACO_IO_N7_22;
				output NIPO723 = CELL0.OUT_MACO_IO_N7_23;
				output NIPO724 = CELL0.OUT_MACO_IO_N7_24;
				output NIPO725 = CELL0.OUT_MACO_IO_N7_25;
				output NIPO726 = CELL0.OUT_MACO_IO_N7_26;
				output NIPO727 = CELL0.OUT_MACO_IO_N7_27;
				output NIPO728 = CELL0.OUT_MACO_IO_N7_28;
				output NIPO729 = CELL0.OUT_MACO_IO_N7_29;
				output NIPO730 = CELL0.OUT_MACO_IO_N7_30;
				output NIPO731 = CELL0.OUT_MACO_IO_N7_31;
				output SIPI000 = CELL5.IO_W0_0;
				output SIPI001 = CELL5.IO_W1_0;
				output SIPI002 = CELL5.IO_W2_0;
				output SIPI003 = CELL5.IO_W3_0;
				output SIPI004 = CELL5.IO_W4_0;
				output SIPI005 = CELL5.IO_W5_0;
				output SIPI006 = CELL5.IO_W6_0;
				output SIPI007 = CELL5.IO_W7_0;
				output SIPI008 = CELL5.IO_W8_0;
				output SIPI009 = CELL5.IO_W9_0;
				output SIPI010 = CELL5.IO_W10_0;
				output SIPI011 = CELL5.IO_W11_0;
				output SIPI012 = CELL5.IO_W12_0;
				output SIPI013 = CELL5.IO_W13_0;
				output SIPI014 = CELL5.IO_W14_0;
				output SIPI015 = CELL5.IO_W15_0;
				output SIPI016 = CELL5.IO_W16_0;
				output SIPI017 = CELL5.IO_W17_0;
				output SIPI018 = CELL5.IO_W18_0;
				output SIPI019 = CELL5.IO_W19_0;
				output SIPI020 = CELL5.IO_W20_0;
				output SIPI021 = CELL5.IO_W21_0;
				output SIPI022 = CELL5.IO_W22_0;
				output SIPI023 = CELL5.IO_W23_0;
				output SIPI024 = CELL5.IO_W24_0;
				output SIPI025 = CELL5.IO_W25_0;
				output SIPI026 = CELL5.IO_W26_0;
				output SIPI027 = CELL5.IO_W27_0;
				output SIPI028 = CELL5.IO_W28_0;
				output SIPI029 = CELL5.IO_W29_0;
				output SIPI030 = CELL5.IO_W30_0;
				output SIPI031 = CELL5.IO_W31_0;
				output SIPI100 = CELL5.IO_W0_1;
				output SIPI101 = CELL5.IO_W1_1;
				output SIPI102 = CELL5.IO_W2_1;
				output SIPI103 = CELL5.IO_W3_1;
				output SIPI104 = CELL5.IO_W4_1;
				output SIPI105 = CELL5.IO_W5_1;
				output SIPI106 = CELL5.IO_W6_1;
				output SIPI107 = CELL5.IO_W7_1;
				output SIPI108 = CELL5.IO_W8_1;
				output SIPI109 = CELL5.IO_W9_1;
				output SIPI110 = CELL5.IO_W10_1;
				output SIPI111 = CELL5.IO_W11_1;
				output SIPI112 = CELL5.IO_W12_1;
				output SIPI113 = CELL5.IO_W13_1;
				output SIPI114 = CELL5.IO_W14_1;
				output SIPI115 = CELL5.IO_W15_1;
				output SIPI116 = CELL5.IO_W16_1;
				output SIPI117 = CELL5.IO_W17_1;
				output SIPI118 = CELL5.IO_W18_1;
				output SIPI119 = CELL5.IO_W19_1;
				output SIPI120 = CELL5.IO_W20_1;
				output SIPI121 = CELL5.IO_W21_1;
				output SIPI122 = CELL5.IO_W22_1;
				output SIPI123 = CELL5.IO_W23_1;
				output SIPI124 = CELL5.IO_W24_1;
				output SIPI125 = CELL5.IO_W25_1;
				output SIPI126 = CELL5.IO_W26_1;
				output SIPI127 = CELL5.IO_W27_1;
				output SIPI128 = CELL5.IO_W28_1;
				output SIPI129 = CELL5.IO_W29_1;
				output SIPI130 = CELL5.IO_W30_1;
				output SIPI131 = CELL5.IO_W31_1;
				output SIPI200 = CELL5.IO_W0_2;
				output SIPI201 = CELL5.IO_W1_2;
				output SIPI202 = CELL5.IO_W2_2;
				output SIPI203 = CELL5.IO_W3_2;
				output SIPI204 = CELL5.IO_W4_2;
				output SIPI205 = CELL5.IO_W5_2;
				output SIPI206 = CELL5.IO_W6_2;
				output SIPI207 = CELL5.IO_W7_2;
				output SIPI208 = CELL5.IO_W8_2;
				output SIPI209 = CELL5.IO_W9_2;
				output SIPI210 = CELL5.IO_W10_2;
				output SIPI211 = CELL5.IO_W11_2;
				output SIPI212 = CELL5.IO_W12_2;
				output SIPI213 = CELL5.IO_W13_2;
				output SIPI214 = CELL5.IO_W14_2;
				output SIPI215 = CELL5.IO_W15_2;
				output SIPI216 = CELL5.IO_W16_2;
				output SIPI217 = CELL5.IO_W17_2;
				output SIPI218 = CELL5.IO_W18_2;
				output SIPI219 = CELL5.IO_W19_2;
				output SIPI220 = CELL5.IO_W20_2;
				output SIPI221 = CELL5.IO_W21_2;
				output SIPI222 = CELL5.IO_W22_2;
				output SIPI223 = CELL5.IO_W23_2;
				output SIPI224 = CELL5.IO_W24_2;
				output SIPI225 = CELL5.IO_W25_2;
				output SIPI226 = CELL5.IO_W26_2;
				output SIPI227 = CELL5.IO_W27_2;
				output SIPI228 = CELL5.IO_W28_2;
				output SIPI229 = CELL5.IO_W29_2;
				output SIPI230 = CELL5.IO_W30_2;
				output SIPI231 = CELL5.IO_W31_2;
				output SIPI300 = CELL5.IO_W0_3;
				output SIPI301 = CELL5.IO_W1_3;
				output SIPI302 = CELL5.IO_W2_3;
				output SIPI303 = CELL5.IO_W3_3;
				output SIPI304 = CELL5.IO_W4_3;
				output SIPI305 = CELL5.IO_W5_3;
				output SIPI306 = CELL5.IO_W6_3;
				output SIPI307 = CELL5.IO_W7_3;
				output SIPI308 = CELL5.IO_W8_3;
				output SIPI309 = CELL5.IO_W9_3;
				output SIPI310 = CELL5.IO_W10_3;
				output SIPI311 = CELL5.IO_W11_3;
				output SIPI312 = CELL5.IO_W12_3;
				output SIPI313 = CELL5.IO_W13_3;
				output SIPI314 = CELL5.IO_W14_3;
				output SIPI315 = CELL5.IO_W15_3;
				output SIPI316 = CELL5.IO_W16_3;
				output SIPI317 = CELL5.IO_W17_3;
				output SIPI318 = CELL5.IO_W18_3;
				output SIPI319 = CELL5.IO_W19_3;
				output SIPI320 = CELL5.IO_W20_3;
				output SIPI321 = CELL5.IO_W21_3;
				output SIPI322 = CELL5.IO_W22_3;
				output SIPI323 = CELL5.IO_W23_3;
				output SIPI324 = CELL5.IO_W24_3;
				output SIPI325 = CELL5.IO_W25_3;
				output SIPI326 = CELL5.IO_W26_3;
				output SIPI327 = CELL5.IO_W27_3;
				output SIPI328 = CELL5.IO_W28_3;
				output SIPI329 = CELL5.IO_W29_3;
				output SIPI330 = CELL5.IO_W30_3;
				output SIPI331 = CELL5.IO_W31_3;
				output SIPI400 = CELL5.IO_W0_4;
				output SIPI401 = CELL5.IO_W1_4;
				output SIPI402 = CELL5.IO_W2_4;
				output SIPI403 = CELL5.IO_W3_4;
				output SIPI404 = CELL5.IO_W4_4;
				output SIPI405 = CELL5.IO_W5_4;
				output SIPI406 = CELL5.IO_W6_4;
				output SIPI407 = CELL5.IO_W7_4;
				output SIPI408 = CELL5.IO_W8_4;
				output SIPI409 = CELL5.IO_W9_4;
				output SIPI410 = CELL5.IO_W10_4;
				output SIPI411 = CELL5.IO_W11_4;
				output SIPI412 = CELL5.IO_W12_4;
				output SIPI413 = CELL5.IO_W13_4;
				output SIPI414 = CELL5.IO_W14_4;
				output SIPI415 = CELL5.IO_W15_4;
				output SIPI416 = CELL5.IO_W16_4;
				output SIPI417 = CELL5.IO_W17_4;
				output SIPI418 = CELL5.IO_W18_4;
				output SIPI419 = CELL5.IO_W19_4;
				output SIPI420 = CELL5.IO_W20_4;
				output SIPI421 = CELL5.IO_W21_4;
				output SIPI422 = CELL5.IO_W22_4;
				output SIPI423 = CELL5.IO_W23_4;
				output SIPI424 = CELL5.IO_W24_4;
				output SIPI425 = CELL5.IO_W25_4;
				output SIPI426 = CELL5.IO_W26_4;
				output SIPI427 = CELL5.IO_W27_4;
				output SIPI428 = CELL5.IO_W28_4;
				output SIPI429 = CELL5.IO_W29_4;
				output SIPI430 = CELL5.IO_W30_4;
				output SIPI431 = CELL5.IO_W31_4;
				output SIPI500 = CELL5.IO_W0_5;
				output SIPI501 = CELL5.IO_W1_5;
				output SIPI502 = CELL5.IO_W2_5;
				output SIPI503 = CELL5.IO_W3_5;
				output SIPI504 = CELL5.IO_W4_5;
				output SIPI505 = CELL5.IO_W5_5;
				output SIPI506 = CELL5.IO_W6_5;
				output SIPI507 = CELL5.IO_W7_5;
				output SIPI508 = CELL5.IO_W8_5;
				output SIPI509 = CELL5.IO_W9_5;
				output SIPI510 = CELL5.IO_W10_5;
				output SIPI511 = CELL5.IO_W11_5;
				output SIPI512 = CELL5.IO_W12_5;
				output SIPI513 = CELL5.IO_W13_5;
				output SIPI514 = CELL5.IO_W14_5;
				output SIPI515 = CELL5.IO_W15_5;
				output SIPI516 = CELL5.IO_W16_5;
				output SIPI517 = CELL5.IO_W17_5;
				output SIPI518 = CELL5.IO_W18_5;
				output SIPI519 = CELL5.IO_W19_5;
				output SIPI520 = CELL5.IO_W20_5;
				output SIPI521 = CELL5.IO_W21_5;
				output SIPI522 = CELL5.IO_W22_5;
				output SIPI523 = CELL5.IO_W23_5;
				output SIPI524 = CELL5.IO_W24_5;
				output SIPI525 = CELL5.IO_W25_5;
				output SIPI526 = CELL5.IO_W26_5;
				output SIPI527 = CELL5.IO_W27_5;
				output SIPI528 = CELL5.IO_W28_5;
				output SIPI529 = CELL5.IO_W29_5;
				output SIPI530 = CELL5.IO_W30_5;
				output SIPI531 = CELL5.IO_W31_5;
				output SIPI600 = CELL5.IO_W0_6;
				output SIPI601 = CELL5.IO_W1_6;
				output SIPI602 = CELL5.IO_W2_6;
				output SIPI603 = CELL5.IO_W3_6;
				output SIPI604 = CELL5.IO_W4_6;
				output SIPI605 = CELL5.IO_W5_6;
				output SIPI606 = CELL5.IO_W6_6;
				output SIPI607 = CELL5.IO_W7_6;
				output SIPI608 = CELL5.IO_W8_6;
				output SIPI609 = CELL5.IO_W9_6;
				output SIPI610 = CELL5.IO_W10_6;
				output SIPI611 = CELL5.IO_W11_6;
				output SIPI612 = CELL5.IO_W12_6;
				output SIPI613 = CELL5.IO_W13_6;
				output SIPI614 = CELL5.IO_W14_6;
				output SIPI615 = CELL5.IO_W15_6;
				output SIPI616 = CELL5.IO_W16_6;
				output SIPI617 = CELL5.IO_W17_6;
				output SIPI618 = CELL5.IO_W18_6;
				output SIPI619 = CELL5.IO_W19_6;
				output SIPI620 = CELL5.IO_W20_6;
				output SIPI621 = CELL5.IO_W21_6;
				output SIPI622 = CELL5.IO_W22_6;
				output SIPI623 = CELL5.IO_W23_6;
				output SIPI624 = CELL5.IO_W24_6;
				output SIPI625 = CELL5.IO_W25_6;
				output SIPI626 = CELL5.IO_W26_6;
				output SIPI627 = CELL5.IO_W27_6;
				output SIPI628 = CELL5.IO_W28_6;
				output SIPI629 = CELL5.IO_W29_6;
				output SIPI630 = CELL5.IO_W30_6;
				output SIPI631 = CELL5.IO_W31_6;
				output SIPI700 = CELL5.IO_W0_7;
				output SIPI701 = CELL5.IO_W1_7;
				output SIPI702 = CELL5.IO_W2_7;
				output SIPI703 = CELL5.IO_W3_7;
				output SIPI704 = CELL5.IO_W4_7;
				output SIPI705 = CELL5.IO_W5_7;
				output SIPI706 = CELL5.IO_W6_7;
				output SIPI707 = CELL5.IO_W7_7;
				output SIPI708 = CELL5.IO_W8_7;
				output SIPI709 = CELL5.IO_W9_7;
				output SIPI710 = CELL5.IO_W10_7;
				output SIPI711 = CELL5.IO_W11_7;
				output SIPI712 = CELL5.IO_W12_7;
				output SIPI713 = CELL5.IO_W13_7;
				output SIPI714 = CELL5.IO_W14_7;
				output SIPI715 = CELL5.IO_W15_7;
				output SIPI716 = CELL5.IO_W16_7;
				output SIPI717 = CELL5.IO_W17_7;
				output SIPI718 = CELL5.IO_W18_7;
				output SIPI719 = CELL5.IO_W19_7;
				output SIPI720 = CELL5.IO_W20_7;
				output SIPI721 = CELL5.IO_W21_7;
				output SIPI722 = CELL5.IO_W22_7;
				output SIPI723 = CELL5.IO_W23_7;
				output SIPI724 = CELL5.IO_W24_7;
				output SIPI725 = CELL5.IO_W25_7;
				output SIPI726 = CELL5.IO_W26_7;
				output SIPI727 = CELL5.IO_W27_7;
				output SIPI728 = CELL5.IO_W28_7;
				output SIPI729 = CELL5.IO_W29_7;
				output SIPI730 = CELL5.IO_W30_7;
				output SIPI731 = CELL5.IO_W31_7;
				output SIPO000 = CELL0.OUT_MACO_IO_S0_0;
				output SIPO001 = CELL0.OUT_MACO_IO_S0_1;
				output SIPO002 = CELL0.OUT_MACO_IO_S0_2;
				output SIPO003 = CELL0.OUT_MACO_IO_S0_3;
				output SIPO004 = CELL0.OUT_MACO_IO_S0_4;
				output SIPO005 = CELL0.OUT_MACO_IO_S0_5;
				output SIPO006 = CELL0.OUT_MACO_IO_S0_6;
				output SIPO007 = CELL0.OUT_MACO_IO_S0_7;
				output SIPO008 = CELL0.OUT_MACO_IO_S0_8;
				output SIPO009 = CELL0.OUT_MACO_IO_S0_9;
				output SIPO010 = CELL0.OUT_MACO_IO_S0_10;
				output SIPO011 = CELL0.OUT_MACO_IO_S0_11;
				output SIPO012 = CELL0.OUT_MACO_IO_S0_12;
				output SIPO013 = CELL0.OUT_MACO_IO_S0_13;
				output SIPO014 = CELL0.OUT_MACO_IO_S0_14;
				output SIPO015 = CELL0.OUT_MACO_IO_S0_15;
				output SIPO016 = CELL0.OUT_MACO_IO_S0_16;
				output SIPO017 = CELL0.OUT_MACO_IO_S0_17;
				output SIPO018 = CELL0.OUT_MACO_IO_S0_18;
				output SIPO019 = CELL0.OUT_MACO_IO_S0_19;
				output SIPO020 = CELL0.OUT_MACO_IO_S0_20;
				output SIPO021 = CELL0.OUT_MACO_IO_S0_21;
				output SIPO022 = CELL0.OUT_MACO_IO_S0_22;
				output SIPO023 = CELL0.OUT_MACO_IO_S0_23;
				output SIPO024 = CELL0.OUT_MACO_IO_S0_24;
				output SIPO025 = CELL0.OUT_MACO_IO_S0_25;
				output SIPO026 = CELL0.OUT_MACO_IO_S0_26;
				output SIPO027 = CELL0.OUT_MACO_IO_S0_27;
				output SIPO028 = CELL0.OUT_MACO_IO_S0_28;
				output SIPO029 = CELL0.OUT_MACO_IO_S0_29;
				output SIPO030 = CELL0.OUT_MACO_IO_S0_30;
				output SIPO031 = CELL0.OUT_MACO_IO_S0_31;
				output SIPO100 = CELL0.OUT_MACO_IO_S1_0;
				output SIPO101 = CELL0.OUT_MACO_IO_S1_1;
				output SIPO102 = CELL0.OUT_MACO_IO_S1_2;
				output SIPO103 = CELL0.OUT_MACO_IO_S1_3;
				output SIPO104 = CELL0.OUT_MACO_IO_S1_4;
				output SIPO105 = CELL0.OUT_MACO_IO_S1_5;
				output SIPO106 = CELL0.OUT_MACO_IO_S1_6;
				output SIPO107 = CELL0.OUT_MACO_IO_S1_7;
				output SIPO108 = CELL0.OUT_MACO_IO_S1_8;
				output SIPO109 = CELL0.OUT_MACO_IO_S1_9;
				output SIPO110 = CELL0.OUT_MACO_IO_S1_10;
				output SIPO111 = CELL0.OUT_MACO_IO_S1_11;
				output SIPO112 = CELL0.OUT_MACO_IO_S1_12;
				output SIPO113 = CELL0.OUT_MACO_IO_S1_13;
				output SIPO114 = CELL0.OUT_MACO_IO_S1_14;
				output SIPO115 = CELL0.OUT_MACO_IO_S1_15;
				output SIPO116 = CELL0.OUT_MACO_IO_S1_16;
				output SIPO117 = CELL0.OUT_MACO_IO_S1_17;
				output SIPO118 = CELL0.OUT_MACO_IO_S1_18;
				output SIPO119 = CELL0.OUT_MACO_IO_S1_19;
				output SIPO120 = CELL0.OUT_MACO_IO_S1_20;
				output SIPO121 = CELL0.OUT_MACO_IO_S1_21;
				output SIPO122 = CELL0.OUT_MACO_IO_S1_22;
				output SIPO123 = CELL0.OUT_MACO_IO_S1_23;
				output SIPO124 = CELL0.OUT_MACO_IO_S1_24;
				output SIPO125 = CELL0.OUT_MACO_IO_S1_25;
				output SIPO126 = CELL0.OUT_MACO_IO_S1_26;
				output SIPO127 = CELL0.OUT_MACO_IO_S1_27;
				output SIPO128 = CELL0.OUT_MACO_IO_S1_28;
				output SIPO129 = CELL0.OUT_MACO_IO_S1_29;
				output SIPO130 = CELL0.OUT_MACO_IO_S1_30;
				output SIPO131 = CELL0.OUT_MACO_IO_S1_31;
				output SIPO200 = CELL0.OUT_MACO_IO_S2_0;
				output SIPO201 = CELL0.OUT_MACO_IO_S2_1;
				output SIPO202 = CELL0.OUT_MACO_IO_S2_2;
				output SIPO203 = CELL0.OUT_MACO_IO_S2_3;
				output SIPO204 = CELL0.OUT_MACO_IO_S2_4;
				output SIPO205 = CELL0.OUT_MACO_IO_S2_5;
				output SIPO206 = CELL0.OUT_MACO_IO_S2_6;
				output SIPO207 = CELL0.OUT_MACO_IO_S2_7;
				output SIPO208 = CELL0.OUT_MACO_IO_S2_8;
				output SIPO209 = CELL0.OUT_MACO_IO_S2_9;
				output SIPO210 = CELL0.OUT_MACO_IO_S2_10;
				output SIPO211 = CELL0.OUT_MACO_IO_S2_11;
				output SIPO212 = CELL0.OUT_MACO_IO_S2_12;
				output SIPO213 = CELL0.OUT_MACO_IO_S2_13;
				output SIPO214 = CELL0.OUT_MACO_IO_S2_14;
				output SIPO215 = CELL0.OUT_MACO_IO_S2_15;
				output SIPO216 = CELL0.OUT_MACO_IO_S2_16;
				output SIPO217 = CELL0.OUT_MACO_IO_S2_17;
				output SIPO218 = CELL0.OUT_MACO_IO_S2_18;
				output SIPO219 = CELL0.OUT_MACO_IO_S2_19;
				output SIPO220 = CELL0.OUT_MACO_IO_S2_20;
				output SIPO221 = CELL0.OUT_MACO_IO_S2_21;
				output SIPO222 = CELL0.OUT_MACO_IO_S2_22;
				output SIPO223 = CELL0.OUT_MACO_IO_S2_23;
				output SIPO224 = CELL0.OUT_MACO_IO_S2_24;
				output SIPO225 = CELL0.OUT_MACO_IO_S2_25;
				output SIPO226 = CELL0.OUT_MACO_IO_S2_26;
				output SIPO227 = CELL0.OUT_MACO_IO_S2_27;
				output SIPO228 = CELL0.OUT_MACO_IO_S2_28;
				output SIPO229 = CELL0.OUT_MACO_IO_S2_29;
				output SIPO230 = CELL0.OUT_MACO_IO_S2_30;
				output SIPO231 = CELL0.OUT_MACO_IO_S2_31;
				output SIPO300 = CELL0.OUT_MACO_IO_S3_0;
				output SIPO301 = CELL0.OUT_MACO_IO_S3_1;
				output SIPO302 = CELL0.OUT_MACO_IO_S3_2;
				output SIPO303 = CELL0.OUT_MACO_IO_S3_3;
				output SIPO304 = CELL0.OUT_MACO_IO_S3_4;
				output SIPO305 = CELL0.OUT_MACO_IO_S3_5;
				output SIPO306 = CELL0.OUT_MACO_IO_S3_6;
				output SIPO307 = CELL0.OUT_MACO_IO_S3_7;
				output SIPO308 = CELL0.OUT_MACO_IO_S3_8;
				output SIPO309 = CELL0.OUT_MACO_IO_S3_9;
				output SIPO310 = CELL0.OUT_MACO_IO_S3_10;
				output SIPO311 = CELL0.OUT_MACO_IO_S3_11;
				output SIPO312 = CELL0.OUT_MACO_IO_S3_12;
				output SIPO313 = CELL0.OUT_MACO_IO_S3_13;
				output SIPO314 = CELL0.OUT_MACO_IO_S3_14;
				output SIPO315 = CELL0.OUT_MACO_IO_S3_15;
				output SIPO316 = CELL0.OUT_MACO_IO_S3_16;
				output SIPO317 = CELL0.OUT_MACO_IO_S3_17;
				output SIPO318 = CELL0.OUT_MACO_IO_S3_18;
				output SIPO319 = CELL0.OUT_MACO_IO_S3_19;
				output SIPO320 = CELL0.OUT_MACO_IO_S3_20;
				output SIPO321 = CELL0.OUT_MACO_IO_S3_21;
				output SIPO322 = CELL0.OUT_MACO_IO_S3_22;
				output SIPO323 = CELL0.OUT_MACO_IO_S3_23;
				output SIPO324 = CELL0.OUT_MACO_IO_S3_24;
				output SIPO325 = CELL0.OUT_MACO_IO_S3_25;
				output SIPO326 = CELL0.OUT_MACO_IO_S3_26;
				output SIPO327 = CELL0.OUT_MACO_IO_S3_27;
				output SIPO328 = CELL0.OUT_MACO_IO_S3_28;
				output SIPO329 = CELL0.OUT_MACO_IO_S3_29;
				output SIPO330 = CELL0.OUT_MACO_IO_S3_30;
				output SIPO331 = CELL0.OUT_MACO_IO_S3_31;
				output SIPO400 = CELL0.OUT_MACO_IO_S4_0;
				output SIPO401 = CELL0.OUT_MACO_IO_S4_1;
				output SIPO402 = CELL0.OUT_MACO_IO_S4_2;
				output SIPO403 = CELL0.OUT_MACO_IO_S4_3;
				output SIPO404 = CELL0.OUT_MACO_IO_S4_4;
				output SIPO405 = CELL0.OUT_MACO_IO_S4_5;
				output SIPO406 = CELL0.OUT_MACO_IO_S4_6;
				output SIPO407 = CELL0.OUT_MACO_IO_S4_7;
				output SIPO408 = CELL0.OUT_MACO_IO_S4_8;
				output SIPO409 = CELL0.OUT_MACO_IO_S4_9;
				output SIPO410 = CELL0.OUT_MACO_IO_S4_10;
				output SIPO411 = CELL0.OUT_MACO_IO_S4_11;
				output SIPO412 = CELL0.OUT_MACO_IO_S4_12;
				output SIPO413 = CELL0.OUT_MACO_IO_S4_13;
				output SIPO414 = CELL0.OUT_MACO_IO_S4_14;
				output SIPO415 = CELL0.OUT_MACO_IO_S4_15;
				output SIPO416 = CELL0.OUT_MACO_IO_S4_16;
				output SIPO417 = CELL0.OUT_MACO_IO_S4_17;
				output SIPO418 = CELL0.OUT_MACO_IO_S4_18;
				output SIPO419 = CELL0.OUT_MACO_IO_S4_19;
				output SIPO420 = CELL0.OUT_MACO_IO_S4_20;
				output SIPO421 = CELL0.OUT_MACO_IO_S4_21;
				output SIPO422 = CELL0.OUT_MACO_IO_S4_22;
				output SIPO423 = CELL0.OUT_MACO_IO_S4_23;
				output SIPO424 = CELL0.OUT_MACO_IO_S4_24;
				output SIPO425 = CELL0.OUT_MACO_IO_S4_25;
				output SIPO426 = CELL0.OUT_MACO_IO_S4_26;
				output SIPO427 = CELL0.OUT_MACO_IO_S4_27;
				output SIPO428 = CELL0.OUT_MACO_IO_S4_28;
				output SIPO429 = CELL0.OUT_MACO_IO_S4_29;
				output SIPO430 = CELL0.OUT_MACO_IO_S4_30;
				output SIPO431 = CELL0.OUT_MACO_IO_S4_31;
				output SIPO500 = CELL0.OUT_MACO_IO_S5_0;
				output SIPO501 = CELL0.OUT_MACO_IO_S5_1;
				output SIPO502 = CELL0.OUT_MACO_IO_S5_2;
				output SIPO503 = CELL0.OUT_MACO_IO_S5_3;
				output SIPO504 = CELL0.OUT_MACO_IO_S5_4;
				output SIPO505 = CELL0.OUT_MACO_IO_S5_5;
				output SIPO506 = CELL0.OUT_MACO_IO_S5_6;
				output SIPO507 = CELL0.OUT_MACO_IO_S5_7;
				output SIPO508 = CELL0.OUT_MACO_IO_S5_8;
				output SIPO509 = CELL0.OUT_MACO_IO_S5_9;
				output SIPO510 = CELL0.OUT_MACO_IO_S5_10;
				output SIPO511 = CELL0.OUT_MACO_IO_S5_11;
				output SIPO512 = CELL0.OUT_MACO_IO_S5_12;
				output SIPO513 = CELL0.OUT_MACO_IO_S5_13;
				output SIPO514 = CELL0.OUT_MACO_IO_S5_14;
				output SIPO515 = CELL0.OUT_MACO_IO_S5_15;
				output SIPO516 = CELL0.OUT_MACO_IO_S5_16;
				output SIPO517 = CELL0.OUT_MACO_IO_S5_17;
				output SIPO518 = CELL0.OUT_MACO_IO_S5_18;
				output SIPO519 = CELL0.OUT_MACO_IO_S5_19;
				output SIPO520 = CELL0.OUT_MACO_IO_S5_20;
				output SIPO521 = CELL0.OUT_MACO_IO_S5_21;
				output SIPO522 = CELL0.OUT_MACO_IO_S5_22;
				output SIPO523 = CELL0.OUT_MACO_IO_S5_23;
				output SIPO524 = CELL0.OUT_MACO_IO_S5_24;
				output SIPO525 = CELL0.OUT_MACO_IO_S5_25;
				output SIPO526 = CELL0.OUT_MACO_IO_S5_26;
				output SIPO527 = CELL0.OUT_MACO_IO_S5_27;
				output SIPO528 = CELL0.OUT_MACO_IO_S5_28;
				output SIPO529 = CELL0.OUT_MACO_IO_S5_29;
				output SIPO530 = CELL0.OUT_MACO_IO_S5_30;
				output SIPO531 = CELL0.OUT_MACO_IO_S5_31;
				output SIPO600 = CELL0.OUT_MACO_IO_S6_0;
				output SIPO601 = CELL0.OUT_MACO_IO_S6_1;
				output SIPO602 = CELL0.OUT_MACO_IO_S6_2;
				output SIPO603 = CELL0.OUT_MACO_IO_S6_3;
				output SIPO604 = CELL0.OUT_MACO_IO_S6_4;
				output SIPO605 = CELL0.OUT_MACO_IO_S6_5;
				output SIPO606 = CELL0.OUT_MACO_IO_S6_6;
				output SIPO607 = CELL0.OUT_MACO_IO_S6_7;
				output SIPO608 = CELL0.OUT_MACO_IO_S6_8;
				output SIPO609 = CELL0.OUT_MACO_IO_S6_9;
				output SIPO610 = CELL0.OUT_MACO_IO_S6_10;
				output SIPO611 = CELL0.OUT_MACO_IO_S6_11;
				output SIPO612 = CELL0.OUT_MACO_IO_S6_12;
				output SIPO613 = CELL0.OUT_MACO_IO_S6_13;
				output SIPO614 = CELL0.OUT_MACO_IO_S6_14;
				output SIPO615 = CELL0.OUT_MACO_IO_S6_15;
				output SIPO616 = CELL0.OUT_MACO_IO_S6_16;
				output SIPO617 = CELL0.OUT_MACO_IO_S6_17;
				output SIPO618 = CELL0.OUT_MACO_IO_S6_18;
				output SIPO619 = CELL0.OUT_MACO_IO_S6_19;
				output SIPO620 = CELL0.OUT_MACO_IO_S6_20;
				output SIPO621 = CELL0.OUT_MACO_IO_S6_21;
				output SIPO622 = CELL0.OUT_MACO_IO_S6_22;
				output SIPO623 = CELL0.OUT_MACO_IO_S6_23;
				output SIPO624 = CELL0.OUT_MACO_IO_S6_24;
				output SIPO625 = CELL0.OUT_MACO_IO_S6_25;
				output SIPO626 = CELL0.OUT_MACO_IO_S6_26;
				output SIPO627 = CELL0.OUT_MACO_IO_S6_27;
				output SIPO628 = CELL0.OUT_MACO_IO_S6_28;
				output SIPO629 = CELL0.OUT_MACO_IO_S6_29;
				output SIPO630 = CELL0.OUT_MACO_IO_S6_30;
				output SIPO631 = CELL0.OUT_MACO_IO_S6_31;
				output SIPO700 = CELL0.OUT_MACO_IO_S7_0;
				output SIPO701 = CELL0.OUT_MACO_IO_S7_1;
				output SIPO702 = CELL0.OUT_MACO_IO_S7_2;
				output SIPO703 = CELL0.OUT_MACO_IO_S7_3;
				output SIPO704 = CELL0.OUT_MACO_IO_S7_4;
				output SIPO705 = CELL0.OUT_MACO_IO_S7_5;
				output SIPO706 = CELL0.OUT_MACO_IO_S7_6;
				output SIPO707 = CELL0.OUT_MACO_IO_S7_7;
				output SIPO708 = CELL0.OUT_MACO_IO_S7_8;
				output SIPO709 = CELL0.OUT_MACO_IO_S7_9;
				output SIPO710 = CELL0.OUT_MACO_IO_S7_10;
				output SIPO711 = CELL0.OUT_MACO_IO_S7_11;
				output SIPO712 = CELL0.OUT_MACO_IO_S7_12;
				output SIPO713 = CELL0.OUT_MACO_IO_S7_13;
				output SIPO714 = CELL0.OUT_MACO_IO_S7_14;
				output SIPO715 = CELL0.OUT_MACO_IO_S7_15;
				output SIPO716 = CELL0.OUT_MACO_IO_S7_16;
				output SIPO717 = CELL0.OUT_MACO_IO_S7_17;
				output SIPO718 = CELL0.OUT_MACO_IO_S7_18;
				output SIPO719 = CELL0.OUT_MACO_IO_S7_19;
				output SIPO720 = CELL0.OUT_MACO_IO_S7_20;
				output SIPO721 = CELL0.OUT_MACO_IO_S7_21;
				output SIPO722 = CELL0.OUT_MACO_IO_S7_22;
				output SIPO723 = CELL0.OUT_MACO_IO_S7_23;
				output SIPO724 = CELL0.OUT_MACO_IO_S7_24;
				output SIPO725 = CELL0.OUT_MACO_IO_S7_25;
				output SIPO726 = CELL0.OUT_MACO_IO_S7_26;
				output SIPO727 = CELL0.OUT_MACO_IO_S7_27;
				output SIPO728 = CELL0.OUT_MACO_IO_S7_28;
				output SIPO729 = CELL0.OUT_MACO_IO_S7_29;
				output SIPO730 = CELL0.OUT_MACO_IO_S7_30;
				output SIPO731 = CELL0.OUT_MACO_IO_S7_31;
				output TIP0000 = CELL0.OUT_Q0;
				output TIP0001 = CELL0.OUT_Q1;
			}

			switchbox MACO_INT {
				mux CELL4.IO_W0_1 = CELL0.OUT_MACO_IO_S0_0 | CELL5.IO_W0_0;
				mux CELL4.IO_W1_1 = CELL0.OUT_MACO_IO_S0_1 | CELL5.IO_W1_0;
				mux CELL4.IO_W2_1 = CELL0.OUT_MACO_IO_S0_2 | CELL5.IO_W2_0;
				mux CELL4.IO_W3_1 = CELL0.OUT_MACO_IO_S0_3 | CELL5.IO_W3_0;
				mux CELL4.IO_W4_1 = CELL0.OUT_MACO_IO_S0_4 | CELL5.IO_W4_0;
				mux CELL4.IO_W5_1 = CELL0.OUT_MACO_IO_S0_5 | CELL5.IO_W5_0;
				mux CELL4.IO_W6_1 = CELL0.OUT_MACO_IO_S0_6 | CELL5.IO_W6_0;
				mux CELL4.IO_W7_1 = CELL0.OUT_MACO_IO_S0_7 | CELL5.IO_W7_0;
				mux CELL4.IO_W8_1 = CELL0.OUT_MACO_IO_S0_8 | CELL5.IO_W8_0;
				mux CELL4.IO_W9_1 = CELL0.OUT_MACO_IO_S0_9 | CELL5.IO_W9_0;
				mux CELL4.IO_W10_1 = CELL0.OUT_MACO_IO_S0_10 | CELL5.IO_W10_0;
				mux CELL4.IO_W11_1 = CELL0.OUT_MACO_IO_S0_11 | CELL5.IO_W11_0;
				mux CELL4.IO_W12_1 = CELL0.OUT_MACO_IO_S0_12 | CELL5.IO_W12_0;
				mux CELL4.IO_W13_1 = CELL0.OUT_MACO_IO_S0_13 | CELL5.IO_W13_0;
				mux CELL4.IO_W14_1 = CELL0.OUT_MACO_IO_S0_14 | CELL5.IO_W14_0;
				mux CELL4.IO_W15_1 = CELL0.OUT_MACO_IO_S0_15 | CELL5.IO_W15_0;
				mux CELL4.IO_W16_1 = CELL0.OUT_MACO_IO_S0_16 | CELL5.IO_W16_0;
				mux CELL4.IO_W17_1 = CELL0.OUT_MACO_IO_S0_17 | CELL5.IO_W17_0;
				mux CELL4.IO_W18_1 = CELL0.OUT_MACO_IO_S0_18 | CELL5.IO_W18_0;
				mux CELL4.IO_W19_1 = CELL0.OUT_MACO_IO_S0_19 | CELL5.IO_W19_0;
				mux CELL4.IO_W20_1 = CELL0.OUT_MACO_IO_S0_20 | CELL5.IO_W20_0;
				mux CELL4.IO_W21_1 = CELL0.OUT_MACO_IO_S0_21 | CELL5.IO_W21_0;
				mux CELL4.IO_W22_1 = CELL0.OUT_MACO_IO_S0_22 | CELL5.IO_W22_0;
				mux CELL4.IO_W23_1 = CELL0.OUT_MACO_IO_S0_23 | CELL5.IO_W23_0;
				mux CELL4.IO_W24_1 = CELL0.OUT_MACO_IO_S0_24 | CELL5.IO_W24_0;
				mux CELL4.IO_W25_1 = CELL0.OUT_MACO_IO_S0_25 | CELL5.IO_W25_0;
				mux CELL4.IO_W26_1 = CELL0.OUT_MACO_IO_S0_26 | CELL5.IO_W26_0;
				mux CELL4.IO_W27_1 = CELL0.OUT_MACO_IO_S0_27 | CELL5.IO_W27_0;
				mux CELL4.IO_W28_1 = CELL0.OUT_MACO_IO_S0_28 | CELL5.IO_W28_0;
				mux CELL4.IO_W29_1 = CELL0.OUT_MACO_IO_S0_29 | CELL5.IO_W29_0;
				mux CELL4.IO_W30_1 = CELL0.OUT_MACO_IO_S0_30 | CELL5.IO_W30_0;
				mux CELL4.IO_W31_1 = CELL0.OUT_MACO_IO_S0_31 | CELL5.IO_W31_0;
				mux CELL4.IO_W0_2 = CELL0.OUT_MACO_IO_S1_0 | CELL5.IO_W0_1;
				mux CELL4.IO_W1_2 = CELL0.OUT_MACO_IO_S1_1 | CELL5.IO_W1_1;
				mux CELL4.IO_W2_2 = CELL0.OUT_MACO_IO_S1_2 | CELL5.IO_W2_1;
				mux CELL4.IO_W3_2 = CELL0.OUT_MACO_IO_S1_3 | CELL5.IO_W3_1;
				mux CELL4.IO_W4_2 = CELL0.OUT_MACO_IO_S1_4 | CELL5.IO_W4_1;
				mux CELL4.IO_W5_2 = CELL0.OUT_MACO_IO_S1_5 | CELL5.IO_W5_1;
				mux CELL4.IO_W6_2 = CELL0.OUT_MACO_IO_S1_6 | CELL5.IO_W6_1;
				mux CELL4.IO_W7_2 = CELL0.OUT_MACO_IO_S1_7 | CELL5.IO_W7_1;
				mux CELL4.IO_W8_2 = CELL0.OUT_MACO_IO_S1_8 | CELL5.IO_W8_1;
				mux CELL4.IO_W9_2 = CELL0.OUT_MACO_IO_S1_9 | CELL5.IO_W9_1;
				mux CELL4.IO_W10_2 = CELL0.OUT_MACO_IO_S1_10 | CELL5.IO_W10_1;
				mux CELL4.IO_W11_2 = CELL0.OUT_MACO_IO_S1_11 | CELL5.IO_W11_1;
				mux CELL4.IO_W12_2 = CELL0.OUT_MACO_IO_S1_12 | CELL5.IO_W12_1;
				mux CELL4.IO_W13_2 = CELL0.OUT_MACO_IO_S1_13 | CELL5.IO_W13_1;
				mux CELL4.IO_W14_2 = CELL0.OUT_MACO_IO_S1_14 | CELL5.IO_W14_1;
				mux CELL4.IO_W15_2 = CELL0.OUT_MACO_IO_S1_15 | CELL5.IO_W15_1;
				mux CELL4.IO_W16_2 = CELL0.OUT_MACO_IO_S1_16 | CELL5.IO_W16_1;
				mux CELL4.IO_W17_2 = CELL0.OUT_MACO_IO_S1_17 | CELL5.IO_W17_1;
				mux CELL4.IO_W18_2 = CELL0.OUT_MACO_IO_S1_18 | CELL5.IO_W18_1;
				mux CELL4.IO_W19_2 = CELL0.OUT_MACO_IO_S1_19 | CELL5.IO_W19_1;
				mux CELL4.IO_W20_2 = CELL0.OUT_MACO_IO_S1_20 | CELL5.IO_W20_1;
				mux CELL4.IO_W21_2 = CELL0.OUT_MACO_IO_S1_21 | CELL5.IO_W21_1;
				mux CELL4.IO_W22_2 = CELL0.OUT_MACO_IO_S1_22 | CELL5.IO_W22_1;
				mux CELL4.IO_W23_2 = CELL0.OUT_MACO_IO_S1_23 | CELL5.IO_W23_1;
				mux CELL4.IO_W24_2 = CELL0.OUT_MACO_IO_S1_24 | CELL5.IO_W24_1;
				mux CELL4.IO_W25_2 = CELL0.OUT_MACO_IO_S1_25 | CELL5.IO_W25_1;
				mux CELL4.IO_W26_2 = CELL0.OUT_MACO_IO_S1_26 | CELL5.IO_W26_1;
				mux CELL4.IO_W27_2 = CELL0.OUT_MACO_IO_S1_27 | CELL5.IO_W27_1;
				mux CELL4.IO_W28_2 = CELL0.OUT_MACO_IO_S1_28 | CELL5.IO_W28_1;
				mux CELL4.IO_W29_2 = CELL0.OUT_MACO_IO_S1_29 | CELL5.IO_W29_1;
				mux CELL4.IO_W30_2 = CELL0.OUT_MACO_IO_S1_30 | CELL5.IO_W30_1;
				mux CELL4.IO_W31_2 = CELL0.OUT_MACO_IO_S1_31 | CELL5.IO_W31_1;
				mux CELL4.IO_W0_3 = CELL0.OUT_MACO_IO_S2_0 | CELL5.IO_W0_2;
				mux CELL4.IO_W1_3 = CELL0.OUT_MACO_IO_S2_1 | CELL5.IO_W1_2;
				mux CELL4.IO_W2_3 = CELL0.OUT_MACO_IO_S2_2 | CELL5.IO_W2_2;
				mux CELL4.IO_W3_3 = CELL0.OUT_MACO_IO_S2_3 | CELL5.IO_W3_2;
				mux CELL4.IO_W4_3 = CELL0.OUT_MACO_IO_S2_4 | CELL5.IO_W4_2;
				mux CELL4.IO_W5_3 = CELL0.OUT_MACO_IO_S2_5 | CELL5.IO_W5_2;
				mux CELL4.IO_W6_3 = CELL0.OUT_MACO_IO_S2_6 | CELL5.IO_W6_2;
				mux CELL4.IO_W7_3 = CELL0.OUT_MACO_IO_S2_7 | CELL5.IO_W7_2;
				mux CELL4.IO_W8_3 = CELL0.OUT_MACO_IO_S2_8 | CELL5.IO_W8_2;
				mux CELL4.IO_W9_3 = CELL0.OUT_MACO_IO_S2_9 | CELL5.IO_W9_2;
				mux CELL4.IO_W10_3 = CELL0.OUT_MACO_IO_S2_10 | CELL5.IO_W10_2;
				mux CELL4.IO_W11_3 = CELL0.OUT_MACO_IO_S2_11 | CELL5.IO_W11_2;
				mux CELL4.IO_W12_3 = CELL0.OUT_MACO_IO_S2_12 | CELL5.IO_W12_2;
				mux CELL4.IO_W13_3 = CELL0.OUT_MACO_IO_S2_13 | CELL5.IO_W13_2;
				mux CELL4.IO_W14_3 = CELL0.OUT_MACO_IO_S2_14 | CELL5.IO_W14_2;
				mux CELL4.IO_W15_3 = CELL0.OUT_MACO_IO_S2_15 | CELL5.IO_W15_2;
				mux CELL4.IO_W16_3 = CELL0.OUT_MACO_IO_S2_16 | CELL5.IO_W16_2;
				mux CELL4.IO_W17_3 = CELL0.OUT_MACO_IO_S2_17 | CELL5.IO_W17_2;
				mux CELL4.IO_W18_3 = CELL0.OUT_MACO_IO_S2_18 | CELL5.IO_W18_2;
				mux CELL4.IO_W19_3 = CELL0.OUT_MACO_IO_S2_19 | CELL5.IO_W19_2;
				mux CELL4.IO_W20_3 = CELL0.OUT_MACO_IO_S2_20 | CELL5.IO_W20_2;
				mux CELL4.IO_W21_3 = CELL0.OUT_MACO_IO_S2_21 | CELL5.IO_W21_2;
				mux CELL4.IO_W22_3 = CELL0.OUT_MACO_IO_S2_22 | CELL5.IO_W22_2;
				mux CELL4.IO_W23_3 = CELL0.OUT_MACO_IO_S2_23 | CELL5.IO_W23_2;
				mux CELL4.IO_W24_3 = CELL0.OUT_MACO_IO_S2_24 | CELL5.IO_W24_2;
				mux CELL4.IO_W25_3 = CELL0.OUT_MACO_IO_S2_25 | CELL5.IO_W25_2;
				mux CELL4.IO_W26_3 = CELL0.OUT_MACO_IO_S2_26 | CELL5.IO_W26_2;
				mux CELL4.IO_W27_3 = CELL0.OUT_MACO_IO_S2_27 | CELL5.IO_W27_2;
				mux CELL4.IO_W28_3 = CELL0.OUT_MACO_IO_S2_28 | CELL5.IO_W28_2;
				mux CELL4.IO_W29_3 = CELL0.OUT_MACO_IO_S2_29 | CELL5.IO_W29_2;
				mux CELL4.IO_W30_3 = CELL0.OUT_MACO_IO_S2_30 | CELL5.IO_W30_2;
				mux CELL4.IO_W31_3 = CELL0.OUT_MACO_IO_S2_31 | CELL5.IO_W31_2;
				mux CELL4.IO_W0_4 = CELL0.OUT_MACO_IO_S3_0 | CELL5.IO_W0_3;
				mux CELL4.IO_W1_4 = CELL0.OUT_MACO_IO_S3_1 | CELL5.IO_W1_3;
				mux CELL4.IO_W2_4 = CELL0.OUT_MACO_IO_S3_2 | CELL5.IO_W2_3;
				mux CELL4.IO_W3_4 = CELL0.OUT_MACO_IO_S3_3 | CELL5.IO_W3_3;
				mux CELL4.IO_W4_4 = CELL0.OUT_MACO_IO_S3_4 | CELL5.IO_W4_3;
				mux CELL4.IO_W5_4 = CELL0.OUT_MACO_IO_S3_5 | CELL5.IO_W5_3;
				mux CELL4.IO_W6_4 = CELL0.OUT_MACO_IO_S3_6 | CELL5.IO_W6_3;
				mux CELL4.IO_W7_4 = CELL0.OUT_MACO_IO_S3_7 | CELL5.IO_W7_3;
				mux CELL4.IO_W8_4 = CELL0.OUT_MACO_IO_S3_8 | CELL5.IO_W8_3;
				mux CELL4.IO_W9_4 = CELL0.OUT_MACO_IO_S3_9 | CELL5.IO_W9_3;
				mux CELL4.IO_W10_4 = CELL0.OUT_MACO_IO_S3_10 | CELL5.IO_W10_3;
				mux CELL4.IO_W11_4 = CELL0.OUT_MACO_IO_S3_11 | CELL5.IO_W11_3;
				mux CELL4.IO_W12_4 = CELL0.OUT_MACO_IO_S3_12 | CELL5.IO_W12_3;
				mux CELL4.IO_W13_4 = CELL0.OUT_MACO_IO_S3_13 | CELL5.IO_W13_3;
				mux CELL4.IO_W14_4 = CELL0.OUT_MACO_IO_S3_14 | CELL5.IO_W14_3;
				mux CELL4.IO_W15_4 = CELL0.OUT_MACO_IO_S3_15 | CELL5.IO_W15_3;
				mux CELL4.IO_W16_4 = CELL0.OUT_MACO_IO_S3_16 | CELL5.IO_W16_3;
				mux CELL4.IO_W17_4 = CELL0.OUT_MACO_IO_S3_17 | CELL5.IO_W17_3;
				mux CELL4.IO_W18_4 = CELL0.OUT_MACO_IO_S3_18 | CELL5.IO_W18_3;
				mux CELL4.IO_W19_4 = CELL0.OUT_MACO_IO_S3_19 | CELL5.IO_W19_3;
				mux CELL4.IO_W20_4 = CELL0.OUT_MACO_IO_S3_20 | CELL5.IO_W20_3;
				mux CELL4.IO_W21_4 = CELL0.OUT_MACO_IO_S3_21 | CELL5.IO_W21_3;
				mux CELL4.IO_W22_4 = CELL0.OUT_MACO_IO_S3_22 | CELL5.IO_W22_3;
				mux CELL4.IO_W23_4 = CELL0.OUT_MACO_IO_S3_23 | CELL5.IO_W23_3;
				mux CELL4.IO_W24_4 = CELL0.OUT_MACO_IO_S3_24 | CELL5.IO_W24_3;
				mux CELL4.IO_W25_4 = CELL0.OUT_MACO_IO_S3_25 | CELL5.IO_W25_3;
				mux CELL4.IO_W26_4 = CELL0.OUT_MACO_IO_S3_26 | CELL5.IO_W26_3;
				mux CELL4.IO_W27_4 = CELL0.OUT_MACO_IO_S3_27 | CELL5.IO_W27_3;
				mux CELL4.IO_W28_4 = CELL0.OUT_MACO_IO_S3_28 | CELL5.IO_W28_3;
				mux CELL4.IO_W29_4 = CELL0.OUT_MACO_IO_S3_29 | CELL5.IO_W29_3;
				mux CELL4.IO_W30_4 = CELL0.OUT_MACO_IO_S3_30 | CELL5.IO_W30_3;
				mux CELL4.IO_W31_4 = CELL0.OUT_MACO_IO_S3_31 | CELL5.IO_W31_3;
				mux CELL4.IO_W0_5 = CELL0.OUT_MACO_IO_S4_0 | CELL5.IO_W0_4;
				mux CELL4.IO_W1_5 = CELL0.OUT_MACO_IO_S4_1 | CELL5.IO_W1_4;
				mux CELL4.IO_W2_5 = CELL0.OUT_MACO_IO_S4_2 | CELL5.IO_W2_4;
				mux CELL4.IO_W3_5 = CELL0.OUT_MACO_IO_S4_3 | CELL5.IO_W3_4;
				mux CELL4.IO_W4_5 = CELL0.OUT_MACO_IO_S4_4 | CELL5.IO_W4_4;
				mux CELL4.IO_W5_5 = CELL0.OUT_MACO_IO_S4_5 | CELL5.IO_W5_4;
				mux CELL4.IO_W6_5 = CELL0.OUT_MACO_IO_S4_6 | CELL5.IO_W6_4;
				mux CELL4.IO_W7_5 = CELL0.OUT_MACO_IO_S4_7 | CELL5.IO_W7_4;
				mux CELL4.IO_W8_5 = CELL0.OUT_MACO_IO_S4_8 | CELL5.IO_W8_4;
				mux CELL4.IO_W9_5 = CELL0.OUT_MACO_IO_S4_9 | CELL5.IO_W9_4;
				mux CELL4.IO_W10_5 = CELL0.OUT_MACO_IO_S4_10 | CELL5.IO_W10_4;
				mux CELL4.IO_W11_5 = CELL0.OUT_MACO_IO_S4_11 | CELL5.IO_W11_4;
				mux CELL4.IO_W12_5 = CELL0.OUT_MACO_IO_S4_12 | CELL5.IO_W12_4;
				mux CELL4.IO_W13_5 = CELL0.OUT_MACO_IO_S4_13 | CELL5.IO_W13_4;
				mux CELL4.IO_W14_5 = CELL0.OUT_MACO_IO_S4_14 | CELL5.IO_W14_4;
				mux CELL4.IO_W15_5 = CELL0.OUT_MACO_IO_S4_15 | CELL5.IO_W15_4;
				mux CELL4.IO_W16_5 = CELL0.OUT_MACO_IO_S4_16 | CELL5.IO_W16_4;
				mux CELL4.IO_W17_5 = CELL0.OUT_MACO_IO_S4_17 | CELL5.IO_W17_4;
				mux CELL4.IO_W18_5 = CELL0.OUT_MACO_IO_S4_18 | CELL5.IO_W18_4;
				mux CELL4.IO_W19_5 = CELL0.OUT_MACO_IO_S4_19 | CELL5.IO_W19_4;
				mux CELL4.IO_W20_5 = CELL0.OUT_MACO_IO_S4_20 | CELL5.IO_W20_4;
				mux CELL4.IO_W21_5 = CELL0.OUT_MACO_IO_S4_21 | CELL5.IO_W21_4;
				mux CELL4.IO_W22_5 = CELL0.OUT_MACO_IO_S4_22 | CELL5.IO_W22_4;
				mux CELL4.IO_W23_5 = CELL0.OUT_MACO_IO_S4_23 | CELL5.IO_W23_4;
				mux CELL4.IO_W24_5 = CELL0.OUT_MACO_IO_S4_24 | CELL5.IO_W24_4;
				mux CELL4.IO_W25_5 = CELL0.OUT_MACO_IO_S4_25 | CELL5.IO_W25_4;
				mux CELL4.IO_W26_5 = CELL0.OUT_MACO_IO_S4_26 | CELL5.IO_W26_4;
				mux CELL4.IO_W27_5 = CELL0.OUT_MACO_IO_S4_27 | CELL5.IO_W27_4;
				mux CELL4.IO_W28_5 = CELL0.OUT_MACO_IO_S4_28 | CELL5.IO_W28_4;
				mux CELL4.IO_W29_5 = CELL0.OUT_MACO_IO_S4_29 | CELL5.IO_W29_4;
				mux CELL4.IO_W30_5 = CELL0.OUT_MACO_IO_S4_30 | CELL5.IO_W30_4;
				mux CELL4.IO_W31_5 = CELL0.OUT_MACO_IO_S4_31 | CELL5.IO_W31_4;
				mux CELL4.IO_W0_6 = CELL0.OUT_MACO_IO_S5_0 | CELL5.IO_W0_5;
				mux CELL4.IO_W1_6 = CELL0.OUT_MACO_IO_S5_1 | CELL5.IO_W1_5;
				mux CELL4.IO_W2_6 = CELL0.OUT_MACO_IO_S5_2 | CELL5.IO_W2_5;
				mux CELL4.IO_W3_6 = CELL0.OUT_MACO_IO_S5_3 | CELL5.IO_W3_5;
				mux CELL4.IO_W4_6 = CELL0.OUT_MACO_IO_S5_4 | CELL5.IO_W4_5;
				mux CELL4.IO_W5_6 = CELL0.OUT_MACO_IO_S5_5 | CELL5.IO_W5_5;
				mux CELL4.IO_W6_6 = CELL0.OUT_MACO_IO_S5_6 | CELL5.IO_W6_5;
				mux CELL4.IO_W7_6 = CELL0.OUT_MACO_IO_S5_7 | CELL5.IO_W7_5;
				mux CELL4.IO_W8_6 = CELL0.OUT_MACO_IO_S5_8 | CELL5.IO_W8_5;
				mux CELL4.IO_W9_6 = CELL0.OUT_MACO_IO_S5_9 | CELL5.IO_W9_5;
				mux CELL4.IO_W10_6 = CELL0.OUT_MACO_IO_S5_10 | CELL5.IO_W10_5;
				mux CELL4.IO_W11_6 = CELL0.OUT_MACO_IO_S5_11 | CELL5.IO_W11_5;
				mux CELL4.IO_W12_6 = CELL0.OUT_MACO_IO_S5_12 | CELL5.IO_W12_5;
				mux CELL4.IO_W13_6 = CELL0.OUT_MACO_IO_S5_13 | CELL5.IO_W13_5;
				mux CELL4.IO_W14_6 = CELL0.OUT_MACO_IO_S5_14 | CELL5.IO_W14_5;
				mux CELL4.IO_W15_6 = CELL0.OUT_MACO_IO_S5_15 | CELL5.IO_W15_5;
				mux CELL4.IO_W16_6 = CELL0.OUT_MACO_IO_S5_16 | CELL5.IO_W16_5;
				mux CELL4.IO_W17_6 = CELL0.OUT_MACO_IO_S5_17 | CELL5.IO_W17_5;
				mux CELL4.IO_W18_6 = CELL0.OUT_MACO_IO_S5_18 | CELL5.IO_W18_5;
				mux CELL4.IO_W19_6 = CELL0.OUT_MACO_IO_S5_19 | CELL5.IO_W19_5;
				mux CELL4.IO_W20_6 = CELL0.OUT_MACO_IO_S5_20 | CELL5.IO_W20_5;
				mux CELL4.IO_W21_6 = CELL0.OUT_MACO_IO_S5_21 | CELL5.IO_W21_5;
				mux CELL4.IO_W22_6 = CELL0.OUT_MACO_IO_S5_22 | CELL5.IO_W22_5;
				mux CELL4.IO_W23_6 = CELL0.OUT_MACO_IO_S5_23 | CELL5.IO_W23_5;
				mux CELL4.IO_W24_6 = CELL0.OUT_MACO_IO_S5_24 | CELL5.IO_W24_5;
				mux CELL4.IO_W25_6 = CELL0.OUT_MACO_IO_S5_25 | CELL5.IO_W25_5;
				mux CELL4.IO_W26_6 = CELL0.OUT_MACO_IO_S5_26 | CELL5.IO_W26_5;
				mux CELL4.IO_W27_6 = CELL0.OUT_MACO_IO_S5_27 | CELL5.IO_W27_5;
				mux CELL4.IO_W28_6 = CELL0.OUT_MACO_IO_S5_28 | CELL5.IO_W28_5;
				mux CELL4.IO_W29_6 = CELL0.OUT_MACO_IO_S5_29 | CELL5.IO_W29_5;
				mux CELL4.IO_W30_6 = CELL0.OUT_MACO_IO_S5_30 | CELL5.IO_W30_5;
				mux CELL4.IO_W31_6 = CELL0.OUT_MACO_IO_S5_31 | CELL5.IO_W31_5;
				mux CELL4.IO_W0_7 = CELL0.OUT_MACO_IO_S6_0 | CELL5.IO_W0_6;
				mux CELL4.IO_W1_7 = CELL0.OUT_MACO_IO_S6_1 | CELL5.IO_W1_6;
				mux CELL4.IO_W2_7 = CELL0.OUT_MACO_IO_S6_2 | CELL5.IO_W2_6;
				mux CELL4.IO_W3_7 = CELL0.OUT_MACO_IO_S6_3 | CELL5.IO_W3_6;
				mux CELL4.IO_W4_7 = CELL0.OUT_MACO_IO_S6_4 | CELL5.IO_W4_6;
				mux CELL4.IO_W5_7 = CELL0.OUT_MACO_IO_S6_5 | CELL5.IO_W5_6;
				mux CELL4.IO_W6_7 = CELL0.OUT_MACO_IO_S6_6 | CELL5.IO_W6_6;
				mux CELL4.IO_W7_7 = CELL0.OUT_MACO_IO_S6_7 | CELL5.IO_W7_6;
				mux CELL4.IO_W8_7 = CELL0.OUT_MACO_IO_S6_8 | CELL5.IO_W8_6;
				mux CELL4.IO_W9_7 = CELL0.OUT_MACO_IO_S6_9 | CELL5.IO_W9_6;
				mux CELL4.IO_W10_7 = CELL0.OUT_MACO_IO_S6_10 | CELL5.IO_W10_6;
				mux CELL4.IO_W11_7 = CELL0.OUT_MACO_IO_S6_11 | CELL5.IO_W11_6;
				mux CELL4.IO_W12_7 = CELL0.OUT_MACO_IO_S6_12 | CELL5.IO_W12_6;
				mux CELL4.IO_W13_7 = CELL0.OUT_MACO_IO_S6_13 | CELL5.IO_W13_6;
				mux CELL4.IO_W14_7 = CELL0.OUT_MACO_IO_S6_14 | CELL5.IO_W14_6;
				mux CELL4.IO_W15_7 = CELL0.OUT_MACO_IO_S6_15 | CELL5.IO_W15_6;
				mux CELL4.IO_W16_7 = CELL0.OUT_MACO_IO_S6_16 | CELL5.IO_W16_6;
				mux CELL4.IO_W17_7 = CELL0.OUT_MACO_IO_S6_17 | CELL5.IO_W17_6;
				mux CELL4.IO_W18_7 = CELL0.OUT_MACO_IO_S6_18 | CELL5.IO_W18_6;
				mux CELL4.IO_W19_7 = CELL0.OUT_MACO_IO_S6_19 | CELL5.IO_W19_6;
				mux CELL4.IO_W20_7 = CELL0.OUT_MACO_IO_S6_20 | CELL5.IO_W20_6;
				mux CELL4.IO_W21_7 = CELL0.OUT_MACO_IO_S6_21 | CELL5.IO_W21_6;
				mux CELL4.IO_W22_7 = CELL0.OUT_MACO_IO_S6_22 | CELL5.IO_W22_6;
				mux CELL4.IO_W23_7 = CELL0.OUT_MACO_IO_S6_23 | CELL5.IO_W23_6;
				mux CELL4.IO_W24_7 = CELL0.OUT_MACO_IO_S6_24 | CELL5.IO_W24_6;
				mux CELL4.IO_W25_7 = CELL0.OUT_MACO_IO_S6_25 | CELL5.IO_W25_6;
				mux CELL4.IO_W26_7 = CELL0.OUT_MACO_IO_S6_26 | CELL5.IO_W26_6;
				mux CELL4.IO_W27_7 = CELL0.OUT_MACO_IO_S6_27 | CELL5.IO_W27_6;
				mux CELL4.IO_W28_7 = CELL0.OUT_MACO_IO_S6_28 | CELL5.IO_W28_6;
				mux CELL4.IO_W29_7 = CELL0.OUT_MACO_IO_S6_29 | CELL5.IO_W29_6;
				mux CELL4.IO_W30_7 = CELL0.OUT_MACO_IO_S6_30 | CELL5.IO_W30_6;
				mux CELL4.IO_W31_7 = CELL0.OUT_MACO_IO_S6_31 | CELL5.IO_W31_6;
				mux CELL4.IO_W0_8 = CELL0.OUT_MACO_IO_S7_0 | CELL5.IO_W0_7;
				mux CELL4.IO_W1_8 = CELL0.OUT_MACO_IO_S7_1 | CELL5.IO_W1_7;
				mux CELL4.IO_W2_8 = CELL0.OUT_MACO_IO_S7_2 | CELL5.IO_W2_7;
				mux CELL4.IO_W3_8 = CELL0.OUT_MACO_IO_S7_3 | CELL5.IO_W3_7;
				mux CELL4.IO_W4_8 = CELL0.OUT_MACO_IO_S7_4 | CELL5.IO_W4_7;
				mux CELL4.IO_W5_8 = CELL0.OUT_MACO_IO_S7_5 | CELL5.IO_W5_7;
				mux CELL4.IO_W6_8 = CELL0.OUT_MACO_IO_S7_6 | CELL5.IO_W6_7;
				mux CELL4.IO_W7_8 = CELL0.OUT_MACO_IO_S7_7 | CELL5.IO_W7_7;
				mux CELL4.IO_W8_8 = CELL0.OUT_MACO_IO_S7_8 | CELL5.IO_W8_7;
				mux CELL4.IO_W9_8 = CELL0.OUT_MACO_IO_S7_9 | CELL5.IO_W9_7;
				mux CELL4.IO_W10_8 = CELL0.OUT_MACO_IO_S7_10 | CELL5.IO_W10_7;
				mux CELL4.IO_W11_8 = CELL0.OUT_MACO_IO_S7_11 | CELL5.IO_W11_7;
				mux CELL4.IO_W12_8 = CELL0.OUT_MACO_IO_S7_12 | CELL5.IO_W12_7;
				mux CELL4.IO_W13_8 = CELL0.OUT_MACO_IO_S7_13 | CELL5.IO_W13_7;
				mux CELL4.IO_W14_8 = CELL0.OUT_MACO_IO_S7_14 | CELL5.IO_W14_7;
				mux CELL4.IO_W15_8 = CELL0.OUT_MACO_IO_S7_15 | CELL5.IO_W15_7;
				mux CELL4.IO_W16_8 = CELL0.OUT_MACO_IO_S7_16 | CELL5.IO_W16_7;
				mux CELL4.IO_W17_8 = CELL0.OUT_MACO_IO_S7_17 | CELL5.IO_W17_7;
				mux CELL4.IO_W18_8 = CELL0.OUT_MACO_IO_S7_18 | CELL5.IO_W18_7;
				mux CELL4.IO_W19_8 = CELL0.OUT_MACO_IO_S7_19 | CELL5.IO_W19_7;
				mux CELL4.IO_W20_8 = CELL0.OUT_MACO_IO_S7_20 | CELL5.IO_W20_7;
				mux CELL4.IO_W21_8 = CELL0.OUT_MACO_IO_S7_21 | CELL5.IO_W21_7;
				mux CELL4.IO_W22_8 = CELL0.OUT_MACO_IO_S7_22 | CELL5.IO_W22_7;
				mux CELL4.IO_W23_8 = CELL0.OUT_MACO_IO_S7_23 | CELL5.IO_W23_7;
				mux CELL4.IO_W24_8 = CELL0.OUT_MACO_IO_S7_24 | CELL5.IO_W24_7;
				mux CELL4.IO_W25_8 = CELL0.OUT_MACO_IO_S7_25 | CELL5.IO_W25_7;
				mux CELL4.IO_W26_8 = CELL0.OUT_MACO_IO_S7_26 | CELL5.IO_W26_7;
				mux CELL4.IO_W27_8 = CELL0.OUT_MACO_IO_S7_27 | CELL5.IO_W27_7;
				mux CELL4.IO_W28_8 = CELL0.OUT_MACO_IO_S7_28 | CELL5.IO_W28_7;
				mux CELL4.IO_W29_8 = CELL0.OUT_MACO_IO_S7_29 | CELL5.IO_W29_7;
				mux CELL4.IO_W30_8 = CELL0.OUT_MACO_IO_S7_30 | CELL5.IO_W30_7;
				mux CELL4.IO_W31_8 = CELL0.OUT_MACO_IO_S7_31 | CELL5.IO_W31_7;
				mux CELL5.IO_E0_1 = CELL0.OUT_MACO_IO_N0_0 | CELL4.IO_E0_0;
				mux CELL5.IO_E1_1 = CELL0.OUT_MACO_IO_N0_1 | CELL4.IO_E1_0;
				mux CELL5.IO_E2_1 = CELL0.OUT_MACO_IO_N0_2 | CELL4.IO_E2_0;
				mux CELL5.IO_E3_1 = CELL0.OUT_MACO_IO_N0_3 | CELL4.IO_E3_0;
				mux CELL5.IO_E4_1 = CELL0.OUT_MACO_IO_N0_4 | CELL4.IO_E4_0;
				mux CELL5.IO_E5_1 = CELL0.OUT_MACO_IO_N0_5 | CELL4.IO_E5_0;
				mux CELL5.IO_E6_1 = CELL0.OUT_MACO_IO_N0_6 | CELL4.IO_E6_0;
				mux CELL5.IO_E7_1 = CELL0.OUT_MACO_IO_N0_7 | CELL4.IO_E7_0;
				mux CELL5.IO_E8_1 = CELL0.OUT_MACO_IO_N0_8 | CELL4.IO_E8_0;
				mux CELL5.IO_E9_1 = CELL0.OUT_MACO_IO_N0_9 | CELL4.IO_E9_0;
				mux CELL5.IO_E10_1 = CELL0.OUT_MACO_IO_N0_10 | CELL4.IO_E10_0;
				mux CELL5.IO_E11_1 = CELL0.OUT_MACO_IO_N0_11 | CELL4.IO_E11_0;
				mux CELL5.IO_E12_1 = CELL0.OUT_MACO_IO_N0_12 | CELL4.IO_E12_0;
				mux CELL5.IO_E13_1 = CELL0.OUT_MACO_IO_N0_13 | CELL4.IO_E13_0;
				mux CELL5.IO_E14_1 = CELL0.OUT_MACO_IO_N0_14 | CELL4.IO_E14_0;
				mux CELL5.IO_E15_1 = CELL0.OUT_MACO_IO_N0_15 | CELL4.IO_E15_0;
				mux CELL5.IO_E16_1 = CELL0.OUT_MACO_IO_N0_16 | CELL4.IO_E16_0;
				mux CELL5.IO_E17_1 = CELL0.OUT_MACO_IO_N0_17 | CELL4.IO_E17_0;
				mux CELL5.IO_E18_1 = CELL0.OUT_MACO_IO_N0_18 | CELL4.IO_E18_0;
				mux CELL5.IO_E19_1 = CELL0.OUT_MACO_IO_N0_19 | CELL4.IO_E19_0;
				mux CELL5.IO_E20_1 = CELL0.OUT_MACO_IO_N0_20 | CELL4.IO_E20_0;
				mux CELL5.IO_E21_1 = CELL0.OUT_MACO_IO_N0_21 | CELL4.IO_E21_0;
				mux CELL5.IO_E22_1 = CELL0.OUT_MACO_IO_N0_22 | CELL4.IO_E22_0;
				mux CELL5.IO_E23_1 = CELL0.OUT_MACO_IO_N0_23 | CELL4.IO_E23_0;
				mux CELL5.IO_E24_1 = CELL0.OUT_MACO_IO_N0_24 | CELL4.IO_E24_0;
				mux CELL5.IO_E25_1 = CELL0.OUT_MACO_IO_N0_25 | CELL4.IO_E25_0;
				mux CELL5.IO_E26_1 = CELL0.OUT_MACO_IO_N0_26 | CELL4.IO_E26_0;
				mux CELL5.IO_E27_1 = CELL0.OUT_MACO_IO_N0_27 | CELL4.IO_E27_0;
				mux CELL5.IO_E28_1 = CELL0.OUT_MACO_IO_N0_28 | CELL4.IO_E28_0;
				mux CELL5.IO_E29_1 = CELL0.OUT_MACO_IO_N0_29 | CELL4.IO_E29_0;
				mux CELL5.IO_E30_1 = CELL0.OUT_MACO_IO_N0_30 | CELL4.IO_E30_0;
				mux CELL5.IO_E31_1 = CELL0.OUT_MACO_IO_N0_31 | CELL4.IO_E31_0;
				mux CELL5.IO_E0_2 = CELL0.OUT_MACO_IO_N1_0 | CELL4.IO_E0_1;
				mux CELL5.IO_E1_2 = CELL0.OUT_MACO_IO_N1_1 | CELL4.IO_E1_1;
				mux CELL5.IO_E2_2 = CELL0.OUT_MACO_IO_N1_2 | CELL4.IO_E2_1;
				mux CELL5.IO_E3_2 = CELL0.OUT_MACO_IO_N1_3 | CELL4.IO_E3_1;
				mux CELL5.IO_E4_2 = CELL0.OUT_MACO_IO_N1_4 | CELL4.IO_E4_1;
				mux CELL5.IO_E5_2 = CELL0.OUT_MACO_IO_N1_5 | CELL4.IO_E5_1;
				mux CELL5.IO_E6_2 = CELL0.OUT_MACO_IO_N1_6 | CELL4.IO_E6_1;
				mux CELL5.IO_E7_2 = CELL0.OUT_MACO_IO_N1_7 | CELL4.IO_E7_1;
				mux CELL5.IO_E8_2 = CELL0.OUT_MACO_IO_N1_8 | CELL4.IO_E8_1;
				mux CELL5.IO_E9_2 = CELL0.OUT_MACO_IO_N1_9 | CELL4.IO_E9_1;
				mux CELL5.IO_E10_2 = CELL0.OUT_MACO_IO_N1_10 | CELL4.IO_E10_1;
				mux CELL5.IO_E11_2 = CELL0.OUT_MACO_IO_N1_11 | CELL4.IO_E11_1;
				mux CELL5.IO_E12_2 = CELL0.OUT_MACO_IO_N1_12 | CELL4.IO_E12_1;
				mux CELL5.IO_E13_2 = CELL0.OUT_MACO_IO_N1_13 | CELL4.IO_E13_1;
				mux CELL5.IO_E14_2 = CELL0.OUT_MACO_IO_N1_14 | CELL4.IO_E14_1;
				mux CELL5.IO_E15_2 = CELL0.OUT_MACO_IO_N1_15 | CELL4.IO_E15_1;
				mux CELL5.IO_E16_2 = CELL0.OUT_MACO_IO_N1_16 | CELL4.IO_E16_1;
				mux CELL5.IO_E17_2 = CELL0.OUT_MACO_IO_N1_17 | CELL4.IO_E17_1;
				mux CELL5.IO_E18_2 = CELL0.OUT_MACO_IO_N1_18 | CELL4.IO_E18_1;
				mux CELL5.IO_E19_2 = CELL0.OUT_MACO_IO_N1_19 | CELL4.IO_E19_1;
				mux CELL5.IO_E20_2 = CELL0.OUT_MACO_IO_N1_20 | CELL4.IO_E20_1;
				mux CELL5.IO_E21_2 = CELL0.OUT_MACO_IO_N1_21 | CELL4.IO_E21_1;
				mux CELL5.IO_E22_2 = CELL0.OUT_MACO_IO_N1_22 | CELL4.IO_E22_1;
				mux CELL5.IO_E23_2 = CELL0.OUT_MACO_IO_N1_23 | CELL4.IO_E23_1;
				mux CELL5.IO_E24_2 = CELL0.OUT_MACO_IO_N1_24 | CELL4.IO_E24_1;
				mux CELL5.IO_E25_2 = CELL0.OUT_MACO_IO_N1_25 | CELL4.IO_E25_1;
				mux CELL5.IO_E26_2 = CELL0.OUT_MACO_IO_N1_26 | CELL4.IO_E26_1;
				mux CELL5.IO_E27_2 = CELL0.OUT_MACO_IO_N1_27 | CELL4.IO_E27_1;
				mux CELL5.IO_E28_2 = CELL0.OUT_MACO_IO_N1_28 | CELL4.IO_E28_1;
				mux CELL5.IO_E29_2 = CELL0.OUT_MACO_IO_N1_29 | CELL4.IO_E29_1;
				mux CELL5.IO_E30_2 = CELL0.OUT_MACO_IO_N1_30 | CELL4.IO_E30_1;
				mux CELL5.IO_E31_2 = CELL0.OUT_MACO_IO_N1_31 | CELL4.IO_E31_1;
				mux CELL5.IO_E0_3 = CELL0.OUT_MACO_IO_N2_0 | CELL4.IO_E0_2;
				mux CELL5.IO_E1_3 = CELL0.OUT_MACO_IO_N2_1 | CELL4.IO_E1_2;
				mux CELL5.IO_E2_3 = CELL0.OUT_MACO_IO_N2_2 | CELL4.IO_E2_2;
				mux CELL5.IO_E3_3 = CELL0.OUT_MACO_IO_N2_3 | CELL4.IO_E3_2;
				mux CELL5.IO_E4_3 = CELL0.OUT_MACO_IO_N2_4 | CELL4.IO_E4_2;
				mux CELL5.IO_E5_3 = CELL0.OUT_MACO_IO_N2_5 | CELL4.IO_E5_2;
				mux CELL5.IO_E6_3 = CELL0.OUT_MACO_IO_N2_6 | CELL4.IO_E6_2;
				mux CELL5.IO_E7_3 = CELL0.OUT_MACO_IO_N2_7 | CELL4.IO_E7_2;
				mux CELL5.IO_E8_3 = CELL0.OUT_MACO_IO_N2_8 | CELL4.IO_E8_2;
				mux CELL5.IO_E9_3 = CELL0.OUT_MACO_IO_N2_9 | CELL4.IO_E9_2;
				mux CELL5.IO_E10_3 = CELL0.OUT_MACO_IO_N2_10 | CELL4.IO_E10_2;
				mux CELL5.IO_E11_3 = CELL0.OUT_MACO_IO_N2_11 | CELL4.IO_E11_2;
				mux CELL5.IO_E12_3 = CELL0.OUT_MACO_IO_N2_12 | CELL4.IO_E12_2;
				mux CELL5.IO_E13_3 = CELL0.OUT_MACO_IO_N2_13 | CELL4.IO_E13_2;
				mux CELL5.IO_E14_3 = CELL0.OUT_MACO_IO_N2_14 | CELL4.IO_E14_2;
				mux CELL5.IO_E15_3 = CELL0.OUT_MACO_IO_N2_15 | CELL4.IO_E15_2;
				mux CELL5.IO_E16_3 = CELL0.OUT_MACO_IO_N2_16 | CELL4.IO_E16_2;
				mux CELL5.IO_E17_3 = CELL0.OUT_MACO_IO_N2_17 | CELL4.IO_E17_2;
				mux CELL5.IO_E18_3 = CELL0.OUT_MACO_IO_N2_18 | CELL4.IO_E18_2;
				mux CELL5.IO_E19_3 = CELL0.OUT_MACO_IO_N2_19 | CELL4.IO_E19_2;
				mux CELL5.IO_E20_3 = CELL0.OUT_MACO_IO_N2_20 | CELL4.IO_E20_2;
				mux CELL5.IO_E21_3 = CELL0.OUT_MACO_IO_N2_21 | CELL4.IO_E21_2;
				mux CELL5.IO_E22_3 = CELL0.OUT_MACO_IO_N2_22 | CELL4.IO_E22_2;
				mux CELL5.IO_E23_3 = CELL0.OUT_MACO_IO_N2_23 | CELL4.IO_E23_2;
				mux CELL5.IO_E24_3 = CELL0.OUT_MACO_IO_N2_24 | CELL4.IO_E24_2;
				mux CELL5.IO_E25_3 = CELL0.OUT_MACO_IO_N2_25 | CELL4.IO_E25_2;
				mux CELL5.IO_E26_3 = CELL0.OUT_MACO_IO_N2_26 | CELL4.IO_E26_2;
				mux CELL5.IO_E27_3 = CELL0.OUT_MACO_IO_N2_27 | CELL4.IO_E27_2;
				mux CELL5.IO_E28_3 = CELL0.OUT_MACO_IO_N2_28 | CELL4.IO_E28_2;
				mux CELL5.IO_E29_3 = CELL0.OUT_MACO_IO_N2_29 | CELL4.IO_E29_2;
				mux CELL5.IO_E30_3 = CELL0.OUT_MACO_IO_N2_30 | CELL4.IO_E30_2;
				mux CELL5.IO_E31_3 = CELL0.OUT_MACO_IO_N2_31 | CELL4.IO_E31_2;
				mux CELL5.IO_E0_4 = CELL0.OUT_MACO_IO_N3_0 | CELL4.IO_E0_3;
				mux CELL5.IO_E1_4 = CELL0.OUT_MACO_IO_N3_1 | CELL4.IO_E1_3;
				mux CELL5.IO_E2_4 = CELL0.OUT_MACO_IO_N3_2 | CELL4.IO_E2_3;
				mux CELL5.IO_E3_4 = CELL0.OUT_MACO_IO_N3_3 | CELL4.IO_E3_3;
				mux CELL5.IO_E4_4 = CELL0.OUT_MACO_IO_N3_4 | CELL4.IO_E4_3;
				mux CELL5.IO_E5_4 = CELL0.OUT_MACO_IO_N3_5 | CELL4.IO_E5_3;
				mux CELL5.IO_E6_4 = CELL0.OUT_MACO_IO_N3_6 | CELL4.IO_E6_3;
				mux CELL5.IO_E7_4 = CELL0.OUT_MACO_IO_N3_7 | CELL4.IO_E7_3;
				mux CELL5.IO_E8_4 = CELL0.OUT_MACO_IO_N3_8 | CELL4.IO_E8_3;
				mux CELL5.IO_E9_4 = CELL0.OUT_MACO_IO_N3_9 | CELL4.IO_E9_3;
				mux CELL5.IO_E10_4 = CELL0.OUT_MACO_IO_N3_10 | CELL4.IO_E10_3;
				mux CELL5.IO_E11_4 = CELL0.OUT_MACO_IO_N3_11 | CELL4.IO_E11_3;
				mux CELL5.IO_E12_4 = CELL0.OUT_MACO_IO_N3_12 | CELL4.IO_E12_3;
				mux CELL5.IO_E13_4 = CELL0.OUT_MACO_IO_N3_13 | CELL4.IO_E13_3;
				mux CELL5.IO_E14_4 = CELL0.OUT_MACO_IO_N3_14 | CELL4.IO_E14_3;
				mux CELL5.IO_E15_4 = CELL0.OUT_MACO_IO_N3_15 | CELL4.IO_E15_3;
				mux CELL5.IO_E16_4 = CELL0.OUT_MACO_IO_N3_16 | CELL4.IO_E16_3;
				mux CELL5.IO_E17_4 = CELL0.OUT_MACO_IO_N3_17 | CELL4.IO_E17_3;
				mux CELL5.IO_E18_4 = CELL0.OUT_MACO_IO_N3_18 | CELL4.IO_E18_3;
				mux CELL5.IO_E19_4 = CELL0.OUT_MACO_IO_N3_19 | CELL4.IO_E19_3;
				mux CELL5.IO_E20_4 = CELL0.OUT_MACO_IO_N3_20 | CELL4.IO_E20_3;
				mux CELL5.IO_E21_4 = CELL0.OUT_MACO_IO_N3_21 | CELL4.IO_E21_3;
				mux CELL5.IO_E22_4 = CELL0.OUT_MACO_IO_N3_22 | CELL4.IO_E22_3;
				mux CELL5.IO_E23_4 = CELL0.OUT_MACO_IO_N3_23 | CELL4.IO_E23_3;
				mux CELL5.IO_E24_4 = CELL0.OUT_MACO_IO_N3_24 | CELL4.IO_E24_3;
				mux CELL5.IO_E25_4 = CELL0.OUT_MACO_IO_N3_25 | CELL4.IO_E25_3;
				mux CELL5.IO_E26_4 = CELL0.OUT_MACO_IO_N3_26 | CELL4.IO_E26_3;
				mux CELL5.IO_E27_4 = CELL0.OUT_MACO_IO_N3_27 | CELL4.IO_E27_3;
				mux CELL5.IO_E28_4 = CELL0.OUT_MACO_IO_N3_28 | CELL4.IO_E28_3;
				mux CELL5.IO_E29_4 = CELL0.OUT_MACO_IO_N3_29 | CELL4.IO_E29_3;
				mux CELL5.IO_E30_4 = CELL0.OUT_MACO_IO_N3_30 | CELL4.IO_E30_3;
				mux CELL5.IO_E31_4 = CELL0.OUT_MACO_IO_N3_31 | CELL4.IO_E31_3;
				mux CELL5.IO_E0_5 = CELL0.OUT_MACO_IO_N4_0 | CELL4.IO_E0_4;
				mux CELL5.IO_E1_5 = CELL0.OUT_MACO_IO_N4_1 | CELL4.IO_E1_4;
				mux CELL5.IO_E2_5 = CELL0.OUT_MACO_IO_N4_2 | CELL4.IO_E2_4;
				mux CELL5.IO_E3_5 = CELL0.OUT_MACO_IO_N4_3 | CELL4.IO_E3_4;
				mux CELL5.IO_E4_5 = CELL0.OUT_MACO_IO_N4_4 | CELL4.IO_E4_4;
				mux CELL5.IO_E5_5 = CELL0.OUT_MACO_IO_N4_5 | CELL4.IO_E5_4;
				mux CELL5.IO_E6_5 = CELL0.OUT_MACO_IO_N4_6 | CELL4.IO_E6_4;
				mux CELL5.IO_E7_5 = CELL0.OUT_MACO_IO_N4_7 | CELL4.IO_E7_4;
				mux CELL5.IO_E8_5 = CELL0.OUT_MACO_IO_N4_8 | CELL4.IO_E8_4;
				mux CELL5.IO_E9_5 = CELL0.OUT_MACO_IO_N4_9 | CELL4.IO_E9_4;
				mux CELL5.IO_E10_5 = CELL0.OUT_MACO_IO_N4_10 | CELL4.IO_E10_4;
				mux CELL5.IO_E11_5 = CELL0.OUT_MACO_IO_N4_11 | CELL4.IO_E11_4;
				mux CELL5.IO_E12_5 = CELL0.OUT_MACO_IO_N4_12 | CELL4.IO_E12_4;
				mux CELL5.IO_E13_5 = CELL0.OUT_MACO_IO_N4_13 | CELL4.IO_E13_4;
				mux CELL5.IO_E14_5 = CELL0.OUT_MACO_IO_N4_14 | CELL4.IO_E14_4;
				mux CELL5.IO_E15_5 = CELL0.OUT_MACO_IO_N4_15 | CELL4.IO_E15_4;
				mux CELL5.IO_E16_5 = CELL0.OUT_MACO_IO_N4_16 | CELL4.IO_E16_4;
				mux CELL5.IO_E17_5 = CELL0.OUT_MACO_IO_N4_17 | CELL4.IO_E17_4;
				mux CELL5.IO_E18_5 = CELL0.OUT_MACO_IO_N4_18 | CELL4.IO_E18_4;
				mux CELL5.IO_E19_5 = CELL0.OUT_MACO_IO_N4_19 | CELL4.IO_E19_4;
				mux CELL5.IO_E20_5 = CELL0.OUT_MACO_IO_N4_20 | CELL4.IO_E20_4;
				mux CELL5.IO_E21_5 = CELL0.OUT_MACO_IO_N4_21 | CELL4.IO_E21_4;
				mux CELL5.IO_E22_5 = CELL0.OUT_MACO_IO_N4_22 | CELL4.IO_E22_4;
				mux CELL5.IO_E23_5 = CELL0.OUT_MACO_IO_N4_23 | CELL4.IO_E23_4;
				mux CELL5.IO_E24_5 = CELL0.OUT_MACO_IO_N4_24 | CELL4.IO_E24_4;
				mux CELL5.IO_E25_5 = CELL0.OUT_MACO_IO_N4_25 | CELL4.IO_E25_4;
				mux CELL5.IO_E26_5 = CELL0.OUT_MACO_IO_N4_26 | CELL4.IO_E26_4;
				mux CELL5.IO_E27_5 = CELL0.OUT_MACO_IO_N4_27 | CELL4.IO_E27_4;
				mux CELL5.IO_E28_5 = CELL0.OUT_MACO_IO_N4_28 | CELL4.IO_E28_4;
				mux CELL5.IO_E29_5 = CELL0.OUT_MACO_IO_N4_29 | CELL4.IO_E29_4;
				mux CELL5.IO_E30_5 = CELL0.OUT_MACO_IO_N4_30 | CELL4.IO_E30_4;
				mux CELL5.IO_E31_5 = CELL0.OUT_MACO_IO_N4_31 | CELL4.IO_E31_4;
				mux CELL5.IO_E0_6 = CELL0.OUT_MACO_IO_N5_0 | CELL4.IO_E0_5;
				mux CELL5.IO_E1_6 = CELL0.OUT_MACO_IO_N5_1 | CELL4.IO_E1_5;
				mux CELL5.IO_E2_6 = CELL0.OUT_MACO_IO_N5_2 | CELL4.IO_E2_5;
				mux CELL5.IO_E3_6 = CELL0.OUT_MACO_IO_N5_3 | CELL4.IO_E3_5;
				mux CELL5.IO_E4_6 = CELL0.OUT_MACO_IO_N5_4 | CELL4.IO_E4_5;
				mux CELL5.IO_E5_6 = CELL0.OUT_MACO_IO_N5_5 | CELL4.IO_E5_5;
				mux CELL5.IO_E6_6 = CELL0.OUT_MACO_IO_N5_6 | CELL4.IO_E6_5;
				mux CELL5.IO_E7_6 = CELL0.OUT_MACO_IO_N5_7 | CELL4.IO_E7_5;
				mux CELL5.IO_E8_6 = CELL0.OUT_MACO_IO_N5_8 | CELL4.IO_E8_5;
				mux CELL5.IO_E9_6 = CELL0.OUT_MACO_IO_N5_9 | CELL4.IO_E9_5;
				mux CELL5.IO_E10_6 = CELL0.OUT_MACO_IO_N5_10 | CELL4.IO_E10_5;
				mux CELL5.IO_E11_6 = CELL0.OUT_MACO_IO_N5_11 | CELL4.IO_E11_5;
				mux CELL5.IO_E12_6 = CELL0.OUT_MACO_IO_N5_12 | CELL4.IO_E12_5;
				mux CELL5.IO_E13_6 = CELL0.OUT_MACO_IO_N5_13 | CELL4.IO_E13_5;
				mux CELL5.IO_E14_6 = CELL0.OUT_MACO_IO_N5_14 | CELL4.IO_E14_5;
				mux CELL5.IO_E15_6 = CELL0.OUT_MACO_IO_N5_15 | CELL4.IO_E15_5;
				mux CELL5.IO_E16_6 = CELL0.OUT_MACO_IO_N5_16 | CELL4.IO_E16_5;
				mux CELL5.IO_E17_6 = CELL0.OUT_MACO_IO_N5_17 | CELL4.IO_E17_5;
				mux CELL5.IO_E18_6 = CELL0.OUT_MACO_IO_N5_18 | CELL4.IO_E18_5;
				mux CELL5.IO_E19_6 = CELL0.OUT_MACO_IO_N5_19 | CELL4.IO_E19_5;
				mux CELL5.IO_E20_6 = CELL0.OUT_MACO_IO_N5_20 | CELL4.IO_E20_5;
				mux CELL5.IO_E21_6 = CELL0.OUT_MACO_IO_N5_21 | CELL4.IO_E21_5;
				mux CELL5.IO_E22_6 = CELL0.OUT_MACO_IO_N5_22 | CELL4.IO_E22_5;
				mux CELL5.IO_E23_6 = CELL0.OUT_MACO_IO_N5_23 | CELL4.IO_E23_5;
				mux CELL5.IO_E24_6 = CELL0.OUT_MACO_IO_N5_24 | CELL4.IO_E24_5;
				mux CELL5.IO_E25_6 = CELL0.OUT_MACO_IO_N5_25 | CELL4.IO_E25_5;
				mux CELL5.IO_E26_6 = CELL0.OUT_MACO_IO_N5_26 | CELL4.IO_E26_5;
				mux CELL5.IO_E27_6 = CELL0.OUT_MACO_IO_N5_27 | CELL4.IO_E27_5;
				mux CELL5.IO_E28_6 = CELL0.OUT_MACO_IO_N5_28 | CELL4.IO_E28_5;
				mux CELL5.IO_E29_6 = CELL0.OUT_MACO_IO_N5_29 | CELL4.IO_E29_5;
				mux CELL5.IO_E30_6 = CELL0.OUT_MACO_IO_N5_30 | CELL4.IO_E30_5;
				mux CELL5.IO_E31_6 = CELL0.OUT_MACO_IO_N5_31 | CELL4.IO_E31_5;
				mux CELL5.IO_E0_7 = CELL0.OUT_MACO_IO_N6_0 | CELL4.IO_E0_6;
				mux CELL5.IO_E1_7 = CELL0.OUT_MACO_IO_N6_1 | CELL4.IO_E1_6;
				mux CELL5.IO_E2_7 = CELL0.OUT_MACO_IO_N6_2 | CELL4.IO_E2_6;
				mux CELL5.IO_E3_7 = CELL0.OUT_MACO_IO_N6_3 | CELL4.IO_E3_6;
				mux CELL5.IO_E4_7 = CELL0.OUT_MACO_IO_N6_4 | CELL4.IO_E4_6;
				mux CELL5.IO_E5_7 = CELL0.OUT_MACO_IO_N6_5 | CELL4.IO_E5_6;
				mux CELL5.IO_E6_7 = CELL0.OUT_MACO_IO_N6_6 | CELL4.IO_E6_6;
				mux CELL5.IO_E7_7 = CELL0.OUT_MACO_IO_N6_7 | CELL4.IO_E7_6;
				mux CELL5.IO_E8_7 = CELL0.OUT_MACO_IO_N6_8 | CELL4.IO_E8_6;
				mux CELL5.IO_E9_7 = CELL0.OUT_MACO_IO_N6_9 | CELL4.IO_E9_6;
				mux CELL5.IO_E10_7 = CELL0.OUT_MACO_IO_N6_10 | CELL4.IO_E10_6;
				mux CELL5.IO_E11_7 = CELL0.OUT_MACO_IO_N6_11 | CELL4.IO_E11_6;
				mux CELL5.IO_E12_7 = CELL0.OUT_MACO_IO_N6_12 | CELL4.IO_E12_6;
				mux CELL5.IO_E13_7 = CELL0.OUT_MACO_IO_N6_13 | CELL4.IO_E13_6;
				mux CELL5.IO_E14_7 = CELL0.OUT_MACO_IO_N6_14 | CELL4.IO_E14_6;
				mux CELL5.IO_E15_7 = CELL0.OUT_MACO_IO_N6_15 | CELL4.IO_E15_6;
				mux CELL5.IO_E16_7 = CELL0.OUT_MACO_IO_N6_16 | CELL4.IO_E16_6;
				mux CELL5.IO_E17_7 = CELL0.OUT_MACO_IO_N6_17 | CELL4.IO_E17_6;
				mux CELL5.IO_E18_7 = CELL0.OUT_MACO_IO_N6_18 | CELL4.IO_E18_6;
				mux CELL5.IO_E19_7 = CELL0.OUT_MACO_IO_N6_19 | CELL4.IO_E19_6;
				mux CELL5.IO_E20_7 = CELL0.OUT_MACO_IO_N6_20 | CELL4.IO_E20_6;
				mux CELL5.IO_E21_7 = CELL0.OUT_MACO_IO_N6_21 | CELL4.IO_E21_6;
				mux CELL5.IO_E22_7 = CELL0.OUT_MACO_IO_N6_22 | CELL4.IO_E22_6;
				mux CELL5.IO_E23_7 = CELL0.OUT_MACO_IO_N6_23 | CELL4.IO_E23_6;
				mux CELL5.IO_E24_7 = CELL0.OUT_MACO_IO_N6_24 | CELL4.IO_E24_6;
				mux CELL5.IO_E25_7 = CELL0.OUT_MACO_IO_N6_25 | CELL4.IO_E25_6;
				mux CELL5.IO_E26_7 = CELL0.OUT_MACO_IO_N6_26 | CELL4.IO_E26_6;
				mux CELL5.IO_E27_7 = CELL0.OUT_MACO_IO_N6_27 | CELL4.IO_E27_6;
				mux CELL5.IO_E28_7 = CELL0.OUT_MACO_IO_N6_28 | CELL4.IO_E28_6;
				mux CELL5.IO_E29_7 = CELL0.OUT_MACO_IO_N6_29 | CELL4.IO_E29_6;
				mux CELL5.IO_E30_7 = CELL0.OUT_MACO_IO_N6_30 | CELL4.IO_E30_6;
				mux CELL5.IO_E31_7 = CELL0.OUT_MACO_IO_N6_31 | CELL4.IO_E31_6;
				mux CELL5.IO_E0_8 = CELL0.OUT_MACO_IO_N7_0 | CELL4.IO_E0_7;
				mux CELL5.IO_E1_8 = CELL0.OUT_MACO_IO_N7_1 | CELL4.IO_E1_7;
				mux CELL5.IO_E2_8 = CELL0.OUT_MACO_IO_N7_2 | CELL4.IO_E2_7;
				mux CELL5.IO_E3_8 = CELL0.OUT_MACO_IO_N7_3 | CELL4.IO_E3_7;
				mux CELL5.IO_E4_8 = CELL0.OUT_MACO_IO_N7_4 | CELL4.IO_E4_7;
				mux CELL5.IO_E5_8 = CELL0.OUT_MACO_IO_N7_5 | CELL4.IO_E5_7;
				mux CELL5.IO_E6_8 = CELL0.OUT_MACO_IO_N7_6 | CELL4.IO_E6_7;
				mux CELL5.IO_E7_8 = CELL0.OUT_MACO_IO_N7_7 | CELL4.IO_E7_7;
				mux CELL5.IO_E8_8 = CELL0.OUT_MACO_IO_N7_8 | CELL4.IO_E8_7;
				mux CELL5.IO_E9_8 = CELL0.OUT_MACO_IO_N7_9 | CELL4.IO_E9_7;
				mux CELL5.IO_E10_8 = CELL0.OUT_MACO_IO_N7_10 | CELL4.IO_E10_7;
				mux CELL5.IO_E11_8 = CELL0.OUT_MACO_IO_N7_11 | CELL4.IO_E11_7;
				mux CELL5.IO_E12_8 = CELL0.OUT_MACO_IO_N7_12 | CELL4.IO_E12_7;
				mux CELL5.IO_E13_8 = CELL0.OUT_MACO_IO_N7_13 | CELL4.IO_E13_7;
				mux CELL5.IO_E14_8 = CELL0.OUT_MACO_IO_N7_14 | CELL4.IO_E14_7;
				mux CELL5.IO_E15_8 = CELL0.OUT_MACO_IO_N7_15 | CELL4.IO_E15_7;
				mux CELL5.IO_E16_8 = CELL0.OUT_MACO_IO_N7_16 | CELL4.IO_E16_7;
				mux CELL5.IO_E17_8 = CELL0.OUT_MACO_IO_N7_17 | CELL4.IO_E17_7;
				mux CELL5.IO_E18_8 = CELL0.OUT_MACO_IO_N7_18 | CELL4.IO_E18_7;
				mux CELL5.IO_E19_8 = CELL0.OUT_MACO_IO_N7_19 | CELL4.IO_E19_7;
				mux CELL5.IO_E20_8 = CELL0.OUT_MACO_IO_N7_20 | CELL4.IO_E20_7;
				mux CELL5.IO_E21_8 = CELL0.OUT_MACO_IO_N7_21 | CELL4.IO_E21_7;
				mux CELL5.IO_E22_8 = CELL0.OUT_MACO_IO_N7_22 | CELL4.IO_E22_7;
				mux CELL5.IO_E23_8 = CELL0.OUT_MACO_IO_N7_23 | CELL4.IO_E23_7;
				mux CELL5.IO_E24_8 = CELL0.OUT_MACO_IO_N7_24 | CELL4.IO_E24_7;
				mux CELL5.IO_E25_8 = CELL0.OUT_MACO_IO_N7_25 | CELL4.IO_E25_7;
				mux CELL5.IO_E26_8 = CELL0.OUT_MACO_IO_N7_26 | CELL4.IO_E26_7;
				mux CELL5.IO_E27_8 = CELL0.OUT_MACO_IO_N7_27 | CELL4.IO_E27_7;
				mux CELL5.IO_E28_8 = CELL0.OUT_MACO_IO_N7_28 | CELL4.IO_E28_7;
				mux CELL5.IO_E29_8 = CELL0.OUT_MACO_IO_N7_29 | CELL4.IO_E29_7;
				mux CELL5.IO_E30_8 = CELL0.OUT_MACO_IO_N7_30 | CELL4.IO_E30_7;
				mux CELL5.IO_E31_8 = CELL0.OUT_MACO_IO_N7_31 | CELL4.IO_E31_7;
				mux CELL4.IO_T_W = CELL0.IMUX_LSR1 | CELL0.OUT_Q0 | CELL0.OUT_Q1 | CELL5.IO_T_W;
				mux CELL5.IO_T_E = CELL0.IMUX_LSR0 | CELL0.OUT_Q0 | CELL0.OUT_Q1 | CELL4.IO_T_E;
			}

			// wire CELL0.IMUX_A0                  MACO.CIBIN_0_7
			// wire CELL0.IMUX_A1                  MACO.CIBIN_0_6
			// wire CELL0.IMUX_A2                  MACO.CIBIN_0_5
			// wire CELL0.IMUX_A3                  MACO.CIBIN_0_4
			// wire CELL0.IMUX_A4                  MACO.CIBIN_0_3
			// wire CELL0.IMUX_A5                  MACO.CIBIN_0_2
			// wire CELL0.IMUX_A6                  MACO.CIBIN_0_1
			// wire CELL0.IMUX_A7                  MACO.CIBIN_0_0
			// wire CELL0.IMUX_B0                  MACO.CIBIN_0_15
			// wire CELL0.IMUX_B1                  MACO.CIBIN_0_14
			// wire CELL0.IMUX_B2                  MACO.CIBIN_0_13
			// wire CELL0.IMUX_B3                  MACO.CIBIN_0_12
			// wire CELL0.IMUX_B4                  MACO.CIBIN_0_11
			// wire CELL0.IMUX_B5                  MACO.CIBIN_0_10
			// wire CELL0.IMUX_B6                  MACO.CIBIN_0_9
			// wire CELL0.IMUX_B7                  MACO.CIBIN_0_8
			// wire CELL0.IMUX_C0                  MACO.CIBIN_0_23
			// wire CELL0.IMUX_C1                  MACO.CIBIN_0_22
			// wire CELL0.IMUX_C2                  MACO.CIBIN_0_21
			// wire CELL0.IMUX_C3                  MACO.CIBIN_0_20
			// wire CELL0.IMUX_C4                  MACO.CIBIN_0_19
			// wire CELL0.IMUX_C5                  MACO.CIBIN_0_18
			// wire CELL0.IMUX_C6                  MACO.CIBIN_0_17
			// wire CELL0.IMUX_C7                  MACO.CIBIN_0_16
			// wire CELL0.IMUX_D0                  MACO.CIBIN_0_31
			// wire CELL0.IMUX_D1                  MACO.CIBIN_0_30
			// wire CELL0.IMUX_D2                  MACO.CIBIN_0_29
			// wire CELL0.IMUX_D3                  MACO.CIBIN_0_28
			// wire CELL0.IMUX_D4                  MACO.CIBIN_0_27
			// wire CELL0.IMUX_D5                  MACO.CIBIN_0_26
			// wire CELL0.IMUX_D6                  MACO.CIBIN_0_25
			// wire CELL0.IMUX_D7                  MACO.CIBIN_0_24
			// wire CELL0.IMUX_CLK0                MACO.CLK_0_3
			// wire CELL0.IMUX_CLK1                MACO.CLK_0_2
			// wire CELL0.IMUX_CLK2                MACO.CLK_0_1
			// wire CELL0.IMUX_CLK3                MACO.CLK_0_0
			// wire CELL0.IMUX_LSR2                MACO.LSR_0_1
			// wire CELL0.IMUX_LSR3                MACO.LSR_0_0
			// wire CELL0.IMUX_CE0                 MACO.CE_0_3
			// wire CELL0.IMUX_CE1                 MACO.CE_0_2
			// wire CELL0.IMUX_CE2                 MACO.CE_0_1
			// wire CELL0.IMUX_CE3                 MACO.CE_0_0
			// wire CELL0.OUT_F0                   MACO.CIBOUT_0_15
			// wire CELL0.OUT_F1                   MACO.CIBOUT_0_14
			// wire CELL0.OUT_F2                   MACO.CIBOUT_0_13
			// wire CELL0.OUT_F3                   MACO.CIBOUT_0_12
			// wire CELL0.OUT_F4                   MACO.CIBOUT_0_11
			// wire CELL0.OUT_F5                   MACO.CIBOUT_0_10
			// wire CELL0.OUT_F6                   MACO.CIBOUT_0_9
			// wire CELL0.OUT_F7                   MACO.CIBOUT_0_8
			// wire CELL0.OUT_Q0                   MACO.TIP0000
			// wire CELL0.OUT_Q1                   MACO.TIP0001
			// wire CELL0.OUT_Q2                   MACO.CIBOUT_0_21
			// wire CELL0.OUT_Q3                   MACO.CIBOUT_0_20
			// wire CELL0.OUT_Q4                   MACO.CIBOUT_0_19
			// wire CELL0.OUT_Q5                   MACO.CIBOUT_0_18
			// wire CELL0.OUT_Q6                   MACO.CIBOUT_0_17
			// wire CELL0.OUT_Q7                   MACO.CIBOUT_0_16
			// wire CELL0.OUT_OFX0                 MACO.CIBOUT_0_7
			// wire CELL0.OUT_OFX1                 MACO.CIBOUT_0_6
			// wire CELL0.OUT_OFX2                 MACO.CIBOUT_0_5
			// wire CELL0.OUT_OFX3                 MACO.CIBOUT_0_4
			// wire CELL0.OUT_OFX4                 MACO.CIBOUT_0_3
			// wire CELL0.OUT_OFX5                 MACO.CIBOUT_0_2
			// wire CELL0.OUT_OFX6                 MACO.CIBOUT_0_1
			// wire CELL0.OUT_OFX7                 MACO.CIBOUT_0_0
			// wire CELL0.OUT_MACO_IO_S0_0         MACO.SIPO000
			// wire CELL0.OUT_MACO_IO_S0_1         MACO.SIPO001
			// wire CELL0.OUT_MACO_IO_S0_2         MACO.SIPO002
			// wire CELL0.OUT_MACO_IO_S0_3         MACO.SIPO003
			// wire CELL0.OUT_MACO_IO_S0_4         MACO.SIPO004
			// wire CELL0.OUT_MACO_IO_S0_5         MACO.SIPO005
			// wire CELL0.OUT_MACO_IO_S0_6         MACO.SIPO006
			// wire CELL0.OUT_MACO_IO_S0_7         MACO.SIPO007
			// wire CELL0.OUT_MACO_IO_S0_8         MACO.SIPO008
			// wire CELL0.OUT_MACO_IO_S0_9         MACO.SIPO009
			// wire CELL0.OUT_MACO_IO_S0_10        MACO.SIPO010
			// wire CELL0.OUT_MACO_IO_S0_11        MACO.SIPO011
			// wire CELL0.OUT_MACO_IO_S0_12        MACO.SIPO012
			// wire CELL0.OUT_MACO_IO_S0_13        MACO.SIPO013
			// wire CELL0.OUT_MACO_IO_S0_14        MACO.SIPO014
			// wire CELL0.OUT_MACO_IO_S0_15        MACO.SIPO015
			// wire CELL0.OUT_MACO_IO_S0_16        MACO.SIPO016
			// wire CELL0.OUT_MACO_IO_S0_17        MACO.SIPO017
			// wire CELL0.OUT_MACO_IO_S0_18        MACO.SIPO018
			// wire CELL0.OUT_MACO_IO_S0_19        MACO.SIPO019
			// wire CELL0.OUT_MACO_IO_S0_20        MACO.SIPO020
			// wire CELL0.OUT_MACO_IO_S0_21        MACO.SIPO021
			// wire CELL0.OUT_MACO_IO_S0_22        MACO.SIPO022
			// wire CELL0.OUT_MACO_IO_S0_23        MACO.SIPO023
			// wire CELL0.OUT_MACO_IO_S0_24        MACO.SIPO024
			// wire CELL0.OUT_MACO_IO_S0_25        MACO.SIPO025
			// wire CELL0.OUT_MACO_IO_S0_26        MACO.SIPO026
			// wire CELL0.OUT_MACO_IO_S0_27        MACO.SIPO027
			// wire CELL0.OUT_MACO_IO_S0_28        MACO.SIPO028
			// wire CELL0.OUT_MACO_IO_S0_29        MACO.SIPO029
			// wire CELL0.OUT_MACO_IO_S0_30        MACO.SIPO030
			// wire CELL0.OUT_MACO_IO_S0_31        MACO.SIPO031
			// wire CELL0.OUT_MACO_IO_S1_0         MACO.SIPO100
			// wire CELL0.OUT_MACO_IO_S1_1         MACO.SIPO101
			// wire CELL0.OUT_MACO_IO_S1_2         MACO.SIPO102
			// wire CELL0.OUT_MACO_IO_S1_3         MACO.SIPO103
			// wire CELL0.OUT_MACO_IO_S1_4         MACO.SIPO104
			// wire CELL0.OUT_MACO_IO_S1_5         MACO.SIPO105
			// wire CELL0.OUT_MACO_IO_S1_6         MACO.SIPO106
			// wire CELL0.OUT_MACO_IO_S1_7         MACO.SIPO107
			// wire CELL0.OUT_MACO_IO_S1_8         MACO.SIPO108
			// wire CELL0.OUT_MACO_IO_S1_9         MACO.SIPO109
			// wire CELL0.OUT_MACO_IO_S1_10        MACO.SIPO110
			// wire CELL0.OUT_MACO_IO_S1_11        MACO.SIPO111
			// wire CELL0.OUT_MACO_IO_S1_12        MACO.SIPO112
			// wire CELL0.OUT_MACO_IO_S1_13        MACO.SIPO113
			// wire CELL0.OUT_MACO_IO_S1_14        MACO.SIPO114
			// wire CELL0.OUT_MACO_IO_S1_15        MACO.SIPO115
			// wire CELL0.OUT_MACO_IO_S1_16        MACO.SIPO116
			// wire CELL0.OUT_MACO_IO_S1_17        MACO.SIPO117
			// wire CELL0.OUT_MACO_IO_S1_18        MACO.SIPO118
			// wire CELL0.OUT_MACO_IO_S1_19        MACO.SIPO119
			// wire CELL0.OUT_MACO_IO_S1_20        MACO.SIPO120
			// wire CELL0.OUT_MACO_IO_S1_21        MACO.SIPO121
			// wire CELL0.OUT_MACO_IO_S1_22        MACO.SIPO122
			// wire CELL0.OUT_MACO_IO_S1_23        MACO.SIPO123
			// wire CELL0.OUT_MACO_IO_S1_24        MACO.SIPO124
			// wire CELL0.OUT_MACO_IO_S1_25        MACO.SIPO125
			// wire CELL0.OUT_MACO_IO_S1_26        MACO.SIPO126
			// wire CELL0.OUT_MACO_IO_S1_27        MACO.SIPO127
			// wire CELL0.OUT_MACO_IO_S1_28        MACO.SIPO128
			// wire CELL0.OUT_MACO_IO_S1_29        MACO.SIPO129
			// wire CELL0.OUT_MACO_IO_S1_30        MACO.SIPO130
			// wire CELL0.OUT_MACO_IO_S1_31        MACO.SIPO131
			// wire CELL0.OUT_MACO_IO_S2_0         MACO.SIPO200
			// wire CELL0.OUT_MACO_IO_S2_1         MACO.SIPO201
			// wire CELL0.OUT_MACO_IO_S2_2         MACO.SIPO202
			// wire CELL0.OUT_MACO_IO_S2_3         MACO.SIPO203
			// wire CELL0.OUT_MACO_IO_S2_4         MACO.SIPO204
			// wire CELL0.OUT_MACO_IO_S2_5         MACO.SIPO205
			// wire CELL0.OUT_MACO_IO_S2_6         MACO.SIPO206
			// wire CELL0.OUT_MACO_IO_S2_7         MACO.SIPO207
			// wire CELL0.OUT_MACO_IO_S2_8         MACO.SIPO208
			// wire CELL0.OUT_MACO_IO_S2_9         MACO.SIPO209
			// wire CELL0.OUT_MACO_IO_S2_10        MACO.SIPO210
			// wire CELL0.OUT_MACO_IO_S2_11        MACO.SIPO211
			// wire CELL0.OUT_MACO_IO_S2_12        MACO.SIPO212
			// wire CELL0.OUT_MACO_IO_S2_13        MACO.SIPO213
			// wire CELL0.OUT_MACO_IO_S2_14        MACO.SIPO214
			// wire CELL0.OUT_MACO_IO_S2_15        MACO.SIPO215
			// wire CELL0.OUT_MACO_IO_S2_16        MACO.SIPO216
			// wire CELL0.OUT_MACO_IO_S2_17        MACO.SIPO217
			// wire CELL0.OUT_MACO_IO_S2_18        MACO.SIPO218
			// wire CELL0.OUT_MACO_IO_S2_19        MACO.SIPO219
			// wire CELL0.OUT_MACO_IO_S2_20        MACO.SIPO220
			// wire CELL0.OUT_MACO_IO_S2_21        MACO.SIPO221
			// wire CELL0.OUT_MACO_IO_S2_22        MACO.SIPO222
			// wire CELL0.OUT_MACO_IO_S2_23        MACO.SIPO223
			// wire CELL0.OUT_MACO_IO_S2_24        MACO.SIPO224
			// wire CELL0.OUT_MACO_IO_S2_25        MACO.SIPO225
			// wire CELL0.OUT_MACO_IO_S2_26        MACO.SIPO226
			// wire CELL0.OUT_MACO_IO_S2_27        MACO.SIPO227
			// wire CELL0.OUT_MACO_IO_S2_28        MACO.SIPO228
			// wire CELL0.OUT_MACO_IO_S2_29        MACO.SIPO229
			// wire CELL0.OUT_MACO_IO_S2_30        MACO.SIPO230
			// wire CELL0.OUT_MACO_IO_S2_31        MACO.SIPO231
			// wire CELL0.OUT_MACO_IO_S3_0         MACO.SIPO300
			// wire CELL0.OUT_MACO_IO_S3_1         MACO.SIPO301
			// wire CELL0.OUT_MACO_IO_S3_2         MACO.SIPO302
			// wire CELL0.OUT_MACO_IO_S3_3         MACO.SIPO303
			// wire CELL0.OUT_MACO_IO_S3_4         MACO.SIPO304
			// wire CELL0.OUT_MACO_IO_S3_5         MACO.SIPO305
			// wire CELL0.OUT_MACO_IO_S3_6         MACO.SIPO306
			// wire CELL0.OUT_MACO_IO_S3_7         MACO.SIPO307
			// wire CELL0.OUT_MACO_IO_S3_8         MACO.SIPO308
			// wire CELL0.OUT_MACO_IO_S3_9         MACO.SIPO309
			// wire CELL0.OUT_MACO_IO_S3_10        MACO.SIPO310
			// wire CELL0.OUT_MACO_IO_S3_11        MACO.SIPO311
			// wire CELL0.OUT_MACO_IO_S3_12        MACO.SIPO312
			// wire CELL0.OUT_MACO_IO_S3_13        MACO.SIPO313
			// wire CELL0.OUT_MACO_IO_S3_14        MACO.SIPO314
			// wire CELL0.OUT_MACO_IO_S3_15        MACO.SIPO315
			// wire CELL0.OUT_MACO_IO_S3_16        MACO.SIPO316
			// wire CELL0.OUT_MACO_IO_S3_17        MACO.SIPO317
			// wire CELL0.OUT_MACO_IO_S3_18        MACO.SIPO318
			// wire CELL0.OUT_MACO_IO_S3_19        MACO.SIPO319
			// wire CELL0.OUT_MACO_IO_S3_20        MACO.SIPO320
			// wire CELL0.OUT_MACO_IO_S3_21        MACO.SIPO321
			// wire CELL0.OUT_MACO_IO_S3_22        MACO.SIPO322
			// wire CELL0.OUT_MACO_IO_S3_23        MACO.SIPO323
			// wire CELL0.OUT_MACO_IO_S3_24        MACO.SIPO324
			// wire CELL0.OUT_MACO_IO_S3_25        MACO.SIPO325
			// wire CELL0.OUT_MACO_IO_S3_26        MACO.SIPO326
			// wire CELL0.OUT_MACO_IO_S3_27        MACO.SIPO327
			// wire CELL0.OUT_MACO_IO_S3_28        MACO.SIPO328
			// wire CELL0.OUT_MACO_IO_S3_29        MACO.SIPO329
			// wire CELL0.OUT_MACO_IO_S3_30        MACO.SIPO330
			// wire CELL0.OUT_MACO_IO_S3_31        MACO.SIPO331
			// wire CELL0.OUT_MACO_IO_S4_0         MACO.SIPO400
			// wire CELL0.OUT_MACO_IO_S4_1         MACO.SIPO401
			// wire CELL0.OUT_MACO_IO_S4_2         MACO.SIPO402
			// wire CELL0.OUT_MACO_IO_S4_3         MACO.SIPO403
			// wire CELL0.OUT_MACO_IO_S4_4         MACO.SIPO404
			// wire CELL0.OUT_MACO_IO_S4_5         MACO.SIPO405
			// wire CELL0.OUT_MACO_IO_S4_6         MACO.SIPO406
			// wire CELL0.OUT_MACO_IO_S4_7         MACO.SIPO407
			// wire CELL0.OUT_MACO_IO_S4_8         MACO.SIPO408
			// wire CELL0.OUT_MACO_IO_S4_9         MACO.SIPO409
			// wire CELL0.OUT_MACO_IO_S4_10        MACO.SIPO410
			// wire CELL0.OUT_MACO_IO_S4_11        MACO.SIPO411
			// wire CELL0.OUT_MACO_IO_S4_12        MACO.SIPO412
			// wire CELL0.OUT_MACO_IO_S4_13        MACO.SIPO413
			// wire CELL0.OUT_MACO_IO_S4_14        MACO.SIPO414
			// wire CELL0.OUT_MACO_IO_S4_15        MACO.SIPO415
			// wire CELL0.OUT_MACO_IO_S4_16        MACO.SIPO416
			// wire CELL0.OUT_MACO_IO_S4_17        MACO.SIPO417
			// wire CELL0.OUT_MACO_IO_S4_18        MACO.SIPO418
			// wire CELL0.OUT_MACO_IO_S4_19        MACO.SIPO419
			// wire CELL0.OUT_MACO_IO_S4_20        MACO.SIPO420
			// wire CELL0.OUT_MACO_IO_S4_21        MACO.SIPO421
			// wire CELL0.OUT_MACO_IO_S4_22        MACO.SIPO422
			// wire CELL0.OUT_MACO_IO_S4_23        MACO.SIPO423
			// wire CELL0.OUT_MACO_IO_S4_24        MACO.SIPO424
			// wire CELL0.OUT_MACO_IO_S4_25        MACO.SIPO425
			// wire CELL0.OUT_MACO_IO_S4_26        MACO.SIPO426
			// wire CELL0.OUT_MACO_IO_S4_27        MACO.SIPO427
			// wire CELL0.OUT_MACO_IO_S4_28        MACO.SIPO428
			// wire CELL0.OUT_MACO_IO_S4_29        MACO.SIPO429
			// wire CELL0.OUT_MACO_IO_S4_30        MACO.SIPO430
			// wire CELL0.OUT_MACO_IO_S4_31        MACO.SIPO431
			// wire CELL0.OUT_MACO_IO_S5_0         MACO.SIPO500
			// wire CELL0.OUT_MACO_IO_S5_1         MACO.SIPO501
			// wire CELL0.OUT_MACO_IO_S5_2         MACO.SIPO502
			// wire CELL0.OUT_MACO_IO_S5_3         MACO.SIPO503
			// wire CELL0.OUT_MACO_IO_S5_4         MACO.SIPO504
			// wire CELL0.OUT_MACO_IO_S5_5         MACO.SIPO505
			// wire CELL0.OUT_MACO_IO_S5_6         MACO.SIPO506
			// wire CELL0.OUT_MACO_IO_S5_7         MACO.SIPO507
			// wire CELL0.OUT_MACO_IO_S5_8         MACO.SIPO508
			// wire CELL0.OUT_MACO_IO_S5_9         MACO.SIPO509
			// wire CELL0.OUT_MACO_IO_S5_10        MACO.SIPO510
			// wire CELL0.OUT_MACO_IO_S5_11        MACO.SIPO511
			// wire CELL0.OUT_MACO_IO_S5_12        MACO.SIPO512
			// wire CELL0.OUT_MACO_IO_S5_13        MACO.SIPO513
			// wire CELL0.OUT_MACO_IO_S5_14        MACO.SIPO514
			// wire CELL0.OUT_MACO_IO_S5_15        MACO.SIPO515
			// wire CELL0.OUT_MACO_IO_S5_16        MACO.SIPO516
			// wire CELL0.OUT_MACO_IO_S5_17        MACO.SIPO517
			// wire CELL0.OUT_MACO_IO_S5_18        MACO.SIPO518
			// wire CELL0.OUT_MACO_IO_S5_19        MACO.SIPO519
			// wire CELL0.OUT_MACO_IO_S5_20        MACO.SIPO520
			// wire CELL0.OUT_MACO_IO_S5_21        MACO.SIPO521
			// wire CELL0.OUT_MACO_IO_S5_22        MACO.SIPO522
			// wire CELL0.OUT_MACO_IO_S5_23        MACO.SIPO523
			// wire CELL0.OUT_MACO_IO_S5_24        MACO.SIPO524
			// wire CELL0.OUT_MACO_IO_S5_25        MACO.SIPO525
			// wire CELL0.OUT_MACO_IO_S5_26        MACO.SIPO526
			// wire CELL0.OUT_MACO_IO_S5_27        MACO.SIPO527
			// wire CELL0.OUT_MACO_IO_S5_28        MACO.SIPO528
			// wire CELL0.OUT_MACO_IO_S5_29        MACO.SIPO529
			// wire CELL0.OUT_MACO_IO_S5_30        MACO.SIPO530
			// wire CELL0.OUT_MACO_IO_S5_31        MACO.SIPO531
			// wire CELL0.OUT_MACO_IO_S6_0         MACO.SIPO600
			// wire CELL0.OUT_MACO_IO_S6_1         MACO.SIPO601
			// wire CELL0.OUT_MACO_IO_S6_2         MACO.SIPO602
			// wire CELL0.OUT_MACO_IO_S6_3         MACO.SIPO603
			// wire CELL0.OUT_MACO_IO_S6_4         MACO.SIPO604
			// wire CELL0.OUT_MACO_IO_S6_5         MACO.SIPO605
			// wire CELL0.OUT_MACO_IO_S6_6         MACO.SIPO606
			// wire CELL0.OUT_MACO_IO_S6_7         MACO.SIPO607
			// wire CELL0.OUT_MACO_IO_S6_8         MACO.SIPO608
			// wire CELL0.OUT_MACO_IO_S6_9         MACO.SIPO609
			// wire CELL0.OUT_MACO_IO_S6_10        MACO.SIPO610
			// wire CELL0.OUT_MACO_IO_S6_11        MACO.SIPO611
			// wire CELL0.OUT_MACO_IO_S6_12        MACO.SIPO612
			// wire CELL0.OUT_MACO_IO_S6_13        MACO.SIPO613
			// wire CELL0.OUT_MACO_IO_S6_14        MACO.SIPO614
			// wire CELL0.OUT_MACO_IO_S6_15        MACO.SIPO615
			// wire CELL0.OUT_MACO_IO_S6_16        MACO.SIPO616
			// wire CELL0.OUT_MACO_IO_S6_17        MACO.SIPO617
			// wire CELL0.OUT_MACO_IO_S6_18        MACO.SIPO618
			// wire CELL0.OUT_MACO_IO_S6_19        MACO.SIPO619
			// wire CELL0.OUT_MACO_IO_S6_20        MACO.SIPO620
			// wire CELL0.OUT_MACO_IO_S6_21        MACO.SIPO621
			// wire CELL0.OUT_MACO_IO_S6_22        MACO.SIPO622
			// wire CELL0.OUT_MACO_IO_S6_23        MACO.SIPO623
			// wire CELL0.OUT_MACO_IO_S6_24        MACO.SIPO624
			// wire CELL0.OUT_MACO_IO_S6_25        MACO.SIPO625
			// wire CELL0.OUT_MACO_IO_S6_26        MACO.SIPO626
			// wire CELL0.OUT_MACO_IO_S6_27        MACO.SIPO627
			// wire CELL0.OUT_MACO_IO_S6_28        MACO.SIPO628
			// wire CELL0.OUT_MACO_IO_S6_29        MACO.SIPO629
			// wire CELL0.OUT_MACO_IO_S6_30        MACO.SIPO630
			// wire CELL0.OUT_MACO_IO_S6_31        MACO.SIPO631
			// wire CELL0.OUT_MACO_IO_S7_0         MACO.SIPO700
			// wire CELL0.OUT_MACO_IO_S7_1         MACO.SIPO701
			// wire CELL0.OUT_MACO_IO_S7_2         MACO.SIPO702
			// wire CELL0.OUT_MACO_IO_S7_3         MACO.SIPO703
			// wire CELL0.OUT_MACO_IO_S7_4         MACO.SIPO704
			// wire CELL0.OUT_MACO_IO_S7_5         MACO.SIPO705
			// wire CELL0.OUT_MACO_IO_S7_6         MACO.SIPO706
			// wire CELL0.OUT_MACO_IO_S7_7         MACO.SIPO707
			// wire CELL0.OUT_MACO_IO_S7_8         MACO.SIPO708
			// wire CELL0.OUT_MACO_IO_S7_9         MACO.SIPO709
			// wire CELL0.OUT_MACO_IO_S7_10        MACO.SIPO710
			// wire CELL0.OUT_MACO_IO_S7_11        MACO.SIPO711
			// wire CELL0.OUT_MACO_IO_S7_12        MACO.SIPO712
			// wire CELL0.OUT_MACO_IO_S7_13        MACO.SIPO713
			// wire CELL0.OUT_MACO_IO_S7_14        MACO.SIPO714
			// wire CELL0.OUT_MACO_IO_S7_15        MACO.SIPO715
			// wire CELL0.OUT_MACO_IO_S7_16        MACO.SIPO716
			// wire CELL0.OUT_MACO_IO_S7_17        MACO.SIPO717
			// wire CELL0.OUT_MACO_IO_S7_18        MACO.SIPO718
			// wire CELL0.OUT_MACO_IO_S7_19        MACO.SIPO719
			// wire CELL0.OUT_MACO_IO_S7_20        MACO.SIPO720
			// wire CELL0.OUT_MACO_IO_S7_21        MACO.SIPO721
			// wire CELL0.OUT_MACO_IO_S7_22        MACO.SIPO722
			// wire CELL0.OUT_MACO_IO_S7_23        MACO.SIPO723
			// wire CELL0.OUT_MACO_IO_S7_24        MACO.SIPO724
			// wire CELL0.OUT_MACO_IO_S7_25        MACO.SIPO725
			// wire CELL0.OUT_MACO_IO_S7_26        MACO.SIPO726
			// wire CELL0.OUT_MACO_IO_S7_27        MACO.SIPO727
			// wire CELL0.OUT_MACO_IO_S7_28        MACO.SIPO728
			// wire CELL0.OUT_MACO_IO_S7_29        MACO.SIPO729
			// wire CELL0.OUT_MACO_IO_S7_30        MACO.SIPO730
			// wire CELL0.OUT_MACO_IO_S7_31        MACO.SIPO731
			// wire CELL0.OUT_MACO_IO_N0_0         MACO.NIPO000
			// wire CELL0.OUT_MACO_IO_N0_1         MACO.NIPO001
			// wire CELL0.OUT_MACO_IO_N0_2         MACO.NIPO002
			// wire CELL0.OUT_MACO_IO_N0_3         MACO.NIPO003
			// wire CELL0.OUT_MACO_IO_N0_4         MACO.NIPO004
			// wire CELL0.OUT_MACO_IO_N0_5         MACO.NIPO005
			// wire CELL0.OUT_MACO_IO_N0_6         MACO.NIPO006
			// wire CELL0.OUT_MACO_IO_N0_7         MACO.NIPO007
			// wire CELL0.OUT_MACO_IO_N0_8         MACO.NIPO008
			// wire CELL0.OUT_MACO_IO_N0_9         MACO.NIPO009
			// wire CELL0.OUT_MACO_IO_N0_10        MACO.NIPO010
			// wire CELL0.OUT_MACO_IO_N0_11        MACO.NIPO011
			// wire CELL0.OUT_MACO_IO_N0_12        MACO.NIPO012
			// wire CELL0.OUT_MACO_IO_N0_13        MACO.NIPO013
			// wire CELL0.OUT_MACO_IO_N0_14        MACO.NIPO014
			// wire CELL0.OUT_MACO_IO_N0_15        MACO.NIPO015
			// wire CELL0.OUT_MACO_IO_N0_16        MACO.NIPO016
			// wire CELL0.OUT_MACO_IO_N0_17        MACO.NIPO017
			// wire CELL0.OUT_MACO_IO_N0_18        MACO.NIPO018
			// wire CELL0.OUT_MACO_IO_N0_19        MACO.NIPO019
			// wire CELL0.OUT_MACO_IO_N0_20        MACO.NIPO020
			// wire CELL0.OUT_MACO_IO_N0_21        MACO.NIPO021
			// wire CELL0.OUT_MACO_IO_N0_22        MACO.NIPO022
			// wire CELL0.OUT_MACO_IO_N0_23        MACO.NIPO023
			// wire CELL0.OUT_MACO_IO_N0_24        MACO.NIPO024
			// wire CELL0.OUT_MACO_IO_N0_25        MACO.NIPO025
			// wire CELL0.OUT_MACO_IO_N0_26        MACO.NIPO026
			// wire CELL0.OUT_MACO_IO_N0_27        MACO.NIPO027
			// wire CELL0.OUT_MACO_IO_N0_28        MACO.NIPO028
			// wire CELL0.OUT_MACO_IO_N0_29        MACO.NIPO029
			// wire CELL0.OUT_MACO_IO_N0_30        MACO.NIPO030
			// wire CELL0.OUT_MACO_IO_N0_31        MACO.NIPO031
			// wire CELL0.OUT_MACO_IO_N1_0         MACO.NIPO100
			// wire CELL0.OUT_MACO_IO_N1_1         MACO.NIPO101
			// wire CELL0.OUT_MACO_IO_N1_2         MACO.NIPO102
			// wire CELL0.OUT_MACO_IO_N1_3         MACO.NIPO103
			// wire CELL0.OUT_MACO_IO_N1_4         MACO.NIPO104
			// wire CELL0.OUT_MACO_IO_N1_5         MACO.NIPO105
			// wire CELL0.OUT_MACO_IO_N1_6         MACO.NIPO106
			// wire CELL0.OUT_MACO_IO_N1_7         MACO.NIPO107
			// wire CELL0.OUT_MACO_IO_N1_8         MACO.NIPO108
			// wire CELL0.OUT_MACO_IO_N1_9         MACO.NIPO109
			// wire CELL0.OUT_MACO_IO_N1_10        MACO.NIPO110
			// wire CELL0.OUT_MACO_IO_N1_11        MACO.NIPO111
			// wire CELL0.OUT_MACO_IO_N1_12        MACO.NIPO112
			// wire CELL0.OUT_MACO_IO_N1_13        MACO.NIPO113
			// wire CELL0.OUT_MACO_IO_N1_14        MACO.NIPO114
			// wire CELL0.OUT_MACO_IO_N1_15        MACO.NIPO115
			// wire CELL0.OUT_MACO_IO_N1_16        MACO.NIPO116
			// wire CELL0.OUT_MACO_IO_N1_17        MACO.NIPO117
			// wire CELL0.OUT_MACO_IO_N1_18        MACO.NIPO118
			// wire CELL0.OUT_MACO_IO_N1_19        MACO.NIPO119
			// wire CELL0.OUT_MACO_IO_N1_20        MACO.NIPO120
			// wire CELL0.OUT_MACO_IO_N1_21        MACO.NIPO121
			// wire CELL0.OUT_MACO_IO_N1_22        MACO.NIPO122
			// wire CELL0.OUT_MACO_IO_N1_23        MACO.NIPO123
			// wire CELL0.OUT_MACO_IO_N1_24        MACO.NIPO124
			// wire CELL0.OUT_MACO_IO_N1_25        MACO.NIPO125
			// wire CELL0.OUT_MACO_IO_N1_26        MACO.NIPO126
			// wire CELL0.OUT_MACO_IO_N1_27        MACO.NIPO127
			// wire CELL0.OUT_MACO_IO_N1_28        MACO.NIPO128
			// wire CELL0.OUT_MACO_IO_N1_29        MACO.NIPO129
			// wire CELL0.OUT_MACO_IO_N1_30        MACO.NIPO130
			// wire CELL0.OUT_MACO_IO_N1_31        MACO.NIPO131
			// wire CELL0.OUT_MACO_IO_N2_0         MACO.NIPO200
			// wire CELL0.OUT_MACO_IO_N2_1         MACO.NIPO201
			// wire CELL0.OUT_MACO_IO_N2_2         MACO.NIPO202
			// wire CELL0.OUT_MACO_IO_N2_3         MACO.NIPO203
			// wire CELL0.OUT_MACO_IO_N2_4         MACO.NIPO204
			// wire CELL0.OUT_MACO_IO_N2_5         MACO.NIPO205
			// wire CELL0.OUT_MACO_IO_N2_6         MACO.NIPO206
			// wire CELL0.OUT_MACO_IO_N2_7         MACO.NIPO207
			// wire CELL0.OUT_MACO_IO_N2_8         MACO.NIPO208
			// wire CELL0.OUT_MACO_IO_N2_9         MACO.NIPO209
			// wire CELL0.OUT_MACO_IO_N2_10        MACO.NIPO210
			// wire CELL0.OUT_MACO_IO_N2_11        MACO.NIPO211
			// wire CELL0.OUT_MACO_IO_N2_12        MACO.NIPO212
			// wire CELL0.OUT_MACO_IO_N2_13        MACO.NIPO213
			// wire CELL0.OUT_MACO_IO_N2_14        MACO.NIPO214
			// wire CELL0.OUT_MACO_IO_N2_15        MACO.NIPO215
			// wire CELL0.OUT_MACO_IO_N2_16        MACO.NIPO216
			// wire CELL0.OUT_MACO_IO_N2_17        MACO.NIPO217
			// wire CELL0.OUT_MACO_IO_N2_18        MACO.NIPO218
			// wire CELL0.OUT_MACO_IO_N2_19        MACO.NIPO219
			// wire CELL0.OUT_MACO_IO_N2_20        MACO.NIPO220
			// wire CELL0.OUT_MACO_IO_N2_21        MACO.NIPO221
			// wire CELL0.OUT_MACO_IO_N2_22        MACO.NIPO222
			// wire CELL0.OUT_MACO_IO_N2_23        MACO.NIPO223
			// wire CELL0.OUT_MACO_IO_N2_24        MACO.NIPO224
			// wire CELL0.OUT_MACO_IO_N2_25        MACO.NIPO225
			// wire CELL0.OUT_MACO_IO_N2_26        MACO.NIPO226
			// wire CELL0.OUT_MACO_IO_N2_27        MACO.NIPO227
			// wire CELL0.OUT_MACO_IO_N2_28        MACO.NIPO228
			// wire CELL0.OUT_MACO_IO_N2_29        MACO.NIPO229
			// wire CELL0.OUT_MACO_IO_N2_30        MACO.NIPO230
			// wire CELL0.OUT_MACO_IO_N2_31        MACO.NIPO231
			// wire CELL0.OUT_MACO_IO_N3_0         MACO.NIPO300
			// wire CELL0.OUT_MACO_IO_N3_1         MACO.NIPO301
			// wire CELL0.OUT_MACO_IO_N3_2         MACO.NIPO302
			// wire CELL0.OUT_MACO_IO_N3_3         MACO.NIPO303
			// wire CELL0.OUT_MACO_IO_N3_4         MACO.NIPO304
			// wire CELL0.OUT_MACO_IO_N3_5         MACO.NIPO305
			// wire CELL0.OUT_MACO_IO_N3_6         MACO.NIPO306
			// wire CELL0.OUT_MACO_IO_N3_7         MACO.NIPO307
			// wire CELL0.OUT_MACO_IO_N3_8         MACO.NIPO308
			// wire CELL0.OUT_MACO_IO_N3_9         MACO.NIPO309
			// wire CELL0.OUT_MACO_IO_N3_10        MACO.NIPO310
			// wire CELL0.OUT_MACO_IO_N3_11        MACO.NIPO311
			// wire CELL0.OUT_MACO_IO_N3_12        MACO.NIPO312
			// wire CELL0.OUT_MACO_IO_N3_13        MACO.NIPO313
			// wire CELL0.OUT_MACO_IO_N3_14        MACO.NIPO314
			// wire CELL0.OUT_MACO_IO_N3_15        MACO.NIPO315
			// wire CELL0.OUT_MACO_IO_N3_16        MACO.NIPO316
			// wire CELL0.OUT_MACO_IO_N3_17        MACO.NIPO317
			// wire CELL0.OUT_MACO_IO_N3_18        MACO.NIPO318
			// wire CELL0.OUT_MACO_IO_N3_19        MACO.NIPO319
			// wire CELL0.OUT_MACO_IO_N3_20        MACO.NIPO320
			// wire CELL0.OUT_MACO_IO_N3_21        MACO.NIPO321
			// wire CELL0.OUT_MACO_IO_N3_22        MACO.NIPO322
			// wire CELL0.OUT_MACO_IO_N3_23        MACO.NIPO323
			// wire CELL0.OUT_MACO_IO_N3_24        MACO.NIPO324
			// wire CELL0.OUT_MACO_IO_N3_25        MACO.NIPO325
			// wire CELL0.OUT_MACO_IO_N3_26        MACO.NIPO326
			// wire CELL0.OUT_MACO_IO_N3_27        MACO.NIPO327
			// wire CELL0.OUT_MACO_IO_N3_28        MACO.NIPO328
			// wire CELL0.OUT_MACO_IO_N3_29        MACO.NIPO329
			// wire CELL0.OUT_MACO_IO_N3_30        MACO.NIPO330
			// wire CELL0.OUT_MACO_IO_N3_31        MACO.NIPO331
			// wire CELL0.OUT_MACO_IO_N4_0         MACO.NIPO400
			// wire CELL0.OUT_MACO_IO_N4_1         MACO.NIPO401
			// wire CELL0.OUT_MACO_IO_N4_2         MACO.NIPO402
			// wire CELL0.OUT_MACO_IO_N4_3         MACO.NIPO403
			// wire CELL0.OUT_MACO_IO_N4_4         MACO.NIPO404
			// wire CELL0.OUT_MACO_IO_N4_5         MACO.NIPO405
			// wire CELL0.OUT_MACO_IO_N4_6         MACO.NIPO406
			// wire CELL0.OUT_MACO_IO_N4_7         MACO.NIPO407
			// wire CELL0.OUT_MACO_IO_N4_8         MACO.NIPO408
			// wire CELL0.OUT_MACO_IO_N4_9         MACO.NIPO409
			// wire CELL0.OUT_MACO_IO_N4_10        MACO.NIPO410
			// wire CELL0.OUT_MACO_IO_N4_11        MACO.NIPO411
			// wire CELL0.OUT_MACO_IO_N4_12        MACO.NIPO412
			// wire CELL0.OUT_MACO_IO_N4_13        MACO.NIPO413
			// wire CELL0.OUT_MACO_IO_N4_14        MACO.NIPO414
			// wire CELL0.OUT_MACO_IO_N4_15        MACO.NIPO415
			// wire CELL0.OUT_MACO_IO_N4_16        MACO.NIPO416
			// wire CELL0.OUT_MACO_IO_N4_17        MACO.NIPO417
			// wire CELL0.OUT_MACO_IO_N4_18        MACO.NIPO418
			// wire CELL0.OUT_MACO_IO_N4_19        MACO.NIPO419
			// wire CELL0.OUT_MACO_IO_N4_20        MACO.NIPO420
			// wire CELL0.OUT_MACO_IO_N4_21        MACO.NIPO421
			// wire CELL0.OUT_MACO_IO_N4_22        MACO.NIPO422
			// wire CELL0.OUT_MACO_IO_N4_23        MACO.NIPO423
			// wire CELL0.OUT_MACO_IO_N4_24        MACO.NIPO424
			// wire CELL0.OUT_MACO_IO_N4_25        MACO.NIPO425
			// wire CELL0.OUT_MACO_IO_N4_26        MACO.NIPO426
			// wire CELL0.OUT_MACO_IO_N4_27        MACO.NIPO427
			// wire CELL0.OUT_MACO_IO_N4_28        MACO.NIPO428
			// wire CELL0.OUT_MACO_IO_N4_29        MACO.NIPO429
			// wire CELL0.OUT_MACO_IO_N4_30        MACO.NIPO430
			// wire CELL0.OUT_MACO_IO_N4_31        MACO.NIPO431
			// wire CELL0.OUT_MACO_IO_N5_0         MACO.NIPO500
			// wire CELL0.OUT_MACO_IO_N5_1         MACO.NIPO501
			// wire CELL0.OUT_MACO_IO_N5_2         MACO.NIPO502
			// wire CELL0.OUT_MACO_IO_N5_3         MACO.NIPO503
			// wire CELL0.OUT_MACO_IO_N5_4         MACO.NIPO504
			// wire CELL0.OUT_MACO_IO_N5_5         MACO.NIPO505
			// wire CELL0.OUT_MACO_IO_N5_6         MACO.NIPO506
			// wire CELL0.OUT_MACO_IO_N5_7         MACO.NIPO507
			// wire CELL0.OUT_MACO_IO_N5_8         MACO.NIPO508
			// wire CELL0.OUT_MACO_IO_N5_9         MACO.NIPO509
			// wire CELL0.OUT_MACO_IO_N5_10        MACO.NIPO510
			// wire CELL0.OUT_MACO_IO_N5_11        MACO.NIPO511
			// wire CELL0.OUT_MACO_IO_N5_12        MACO.NIPO512
			// wire CELL0.OUT_MACO_IO_N5_13        MACO.NIPO513
			// wire CELL0.OUT_MACO_IO_N5_14        MACO.NIPO514
			// wire CELL0.OUT_MACO_IO_N5_15        MACO.NIPO515
			// wire CELL0.OUT_MACO_IO_N5_16        MACO.NIPO516
			// wire CELL0.OUT_MACO_IO_N5_17        MACO.NIPO517
			// wire CELL0.OUT_MACO_IO_N5_18        MACO.NIPO518
			// wire CELL0.OUT_MACO_IO_N5_19        MACO.NIPO519
			// wire CELL0.OUT_MACO_IO_N5_20        MACO.NIPO520
			// wire CELL0.OUT_MACO_IO_N5_21        MACO.NIPO521
			// wire CELL0.OUT_MACO_IO_N5_22        MACO.NIPO522
			// wire CELL0.OUT_MACO_IO_N5_23        MACO.NIPO523
			// wire CELL0.OUT_MACO_IO_N5_24        MACO.NIPO524
			// wire CELL0.OUT_MACO_IO_N5_25        MACO.NIPO525
			// wire CELL0.OUT_MACO_IO_N5_26        MACO.NIPO526
			// wire CELL0.OUT_MACO_IO_N5_27        MACO.NIPO527
			// wire CELL0.OUT_MACO_IO_N5_28        MACO.NIPO528
			// wire CELL0.OUT_MACO_IO_N5_29        MACO.NIPO529
			// wire CELL0.OUT_MACO_IO_N5_30        MACO.NIPO530
			// wire CELL0.OUT_MACO_IO_N5_31        MACO.NIPO531
			// wire CELL0.OUT_MACO_IO_N6_0         MACO.NIPO600
			// wire CELL0.OUT_MACO_IO_N6_1         MACO.NIPO601
			// wire CELL0.OUT_MACO_IO_N6_2         MACO.NIPO602
			// wire CELL0.OUT_MACO_IO_N6_3         MACO.NIPO603
			// wire CELL0.OUT_MACO_IO_N6_4         MACO.NIPO604
			// wire CELL0.OUT_MACO_IO_N6_5         MACO.NIPO605
			// wire CELL0.OUT_MACO_IO_N6_6         MACO.NIPO606
			// wire CELL0.OUT_MACO_IO_N6_7         MACO.NIPO607
			// wire CELL0.OUT_MACO_IO_N6_8         MACO.NIPO608
			// wire CELL0.OUT_MACO_IO_N6_9         MACO.NIPO609
			// wire CELL0.OUT_MACO_IO_N6_10        MACO.NIPO610
			// wire CELL0.OUT_MACO_IO_N6_11        MACO.NIPO611
			// wire CELL0.OUT_MACO_IO_N6_12        MACO.NIPO612
			// wire CELL0.OUT_MACO_IO_N6_13        MACO.NIPO613
			// wire CELL0.OUT_MACO_IO_N6_14        MACO.NIPO614
			// wire CELL0.OUT_MACO_IO_N6_15        MACO.NIPO615
			// wire CELL0.OUT_MACO_IO_N6_16        MACO.NIPO616
			// wire CELL0.OUT_MACO_IO_N6_17        MACO.NIPO617
			// wire CELL0.OUT_MACO_IO_N6_18        MACO.NIPO618
			// wire CELL0.OUT_MACO_IO_N6_19        MACO.NIPO619
			// wire CELL0.OUT_MACO_IO_N6_20        MACO.NIPO620
			// wire CELL0.OUT_MACO_IO_N6_21        MACO.NIPO621
			// wire CELL0.OUT_MACO_IO_N6_22        MACO.NIPO622
			// wire CELL0.OUT_MACO_IO_N6_23        MACO.NIPO623
			// wire CELL0.OUT_MACO_IO_N6_24        MACO.NIPO624
			// wire CELL0.OUT_MACO_IO_N6_25        MACO.NIPO625
			// wire CELL0.OUT_MACO_IO_N6_26        MACO.NIPO626
			// wire CELL0.OUT_MACO_IO_N6_27        MACO.NIPO627
			// wire CELL0.OUT_MACO_IO_N6_28        MACO.NIPO628
			// wire CELL0.OUT_MACO_IO_N6_29        MACO.NIPO629
			// wire CELL0.OUT_MACO_IO_N6_30        MACO.NIPO630
			// wire CELL0.OUT_MACO_IO_N6_31        MACO.NIPO631
			// wire CELL0.OUT_MACO_IO_N7_0         MACO.NIPO700
			// wire CELL0.OUT_MACO_IO_N7_1         MACO.NIPO701
			// wire CELL0.OUT_MACO_IO_N7_2         MACO.NIPO702
			// wire CELL0.OUT_MACO_IO_N7_3         MACO.NIPO703
			// wire CELL0.OUT_MACO_IO_N7_4         MACO.NIPO704
			// wire CELL0.OUT_MACO_IO_N7_5         MACO.NIPO705
			// wire CELL0.OUT_MACO_IO_N7_6         MACO.NIPO706
			// wire CELL0.OUT_MACO_IO_N7_7         MACO.NIPO707
			// wire CELL0.OUT_MACO_IO_N7_8         MACO.NIPO708
			// wire CELL0.OUT_MACO_IO_N7_9         MACO.NIPO709
			// wire CELL0.OUT_MACO_IO_N7_10        MACO.NIPO710
			// wire CELL0.OUT_MACO_IO_N7_11        MACO.NIPO711
			// wire CELL0.OUT_MACO_IO_N7_12        MACO.NIPO712
			// wire CELL0.OUT_MACO_IO_N7_13        MACO.NIPO713
			// wire CELL0.OUT_MACO_IO_N7_14        MACO.NIPO714
			// wire CELL0.OUT_MACO_IO_N7_15        MACO.NIPO715
			// wire CELL0.OUT_MACO_IO_N7_16        MACO.NIPO716
			// wire CELL0.OUT_MACO_IO_N7_17        MACO.NIPO717
			// wire CELL0.OUT_MACO_IO_N7_18        MACO.NIPO718
			// wire CELL0.OUT_MACO_IO_N7_19        MACO.NIPO719
			// wire CELL0.OUT_MACO_IO_N7_20        MACO.NIPO720
			// wire CELL0.OUT_MACO_IO_N7_21        MACO.NIPO721
			// wire CELL0.OUT_MACO_IO_N7_22        MACO.NIPO722
			// wire CELL0.OUT_MACO_IO_N7_23        MACO.NIPO723
			// wire CELL0.OUT_MACO_IO_N7_24        MACO.NIPO724
			// wire CELL0.OUT_MACO_IO_N7_25        MACO.NIPO725
			// wire CELL0.OUT_MACO_IO_N7_26        MACO.NIPO726
			// wire CELL0.OUT_MACO_IO_N7_27        MACO.NIPO727
			// wire CELL0.OUT_MACO_IO_N7_28        MACO.NIPO728
			// wire CELL0.OUT_MACO_IO_N7_29        MACO.NIPO729
			// wire CELL0.OUT_MACO_IO_N7_30        MACO.NIPO730
			// wire CELL0.OUT_MACO_IO_N7_31        MACO.NIPO731
			// wire CELL1.IMUX_A0                  MACO.CIBIN_1_7
			// wire CELL1.IMUX_A1                  MACO.CIBIN_1_6
			// wire CELL1.IMUX_A2                  MACO.CIBIN_1_5
			// wire CELL1.IMUX_A3                  MACO.CIBIN_1_4
			// wire CELL1.IMUX_A4                  MACO.CIBIN_1_3
			// wire CELL1.IMUX_A5                  MACO.CIBIN_1_2
			// wire CELL1.IMUX_A6                  MACO.CIBIN_1_1
			// wire CELL1.IMUX_A7                  MACO.CIBIN_1_0
			// wire CELL1.IMUX_B0                  MACO.CIBIN_1_15
			// wire CELL1.IMUX_B1                  MACO.CIBIN_1_14
			// wire CELL1.IMUX_B2                  MACO.CIBIN_1_13
			// wire CELL1.IMUX_B3                  MACO.CIBIN_1_12
			// wire CELL1.IMUX_B4                  MACO.CIBIN_1_11
			// wire CELL1.IMUX_B5                  MACO.CIBIN_1_10
			// wire CELL1.IMUX_B6                  MACO.CIBIN_1_9
			// wire CELL1.IMUX_B7                  MACO.CIBIN_1_8
			// wire CELL1.IMUX_C0                  MACO.CIBIN_1_23
			// wire CELL1.IMUX_C1                  MACO.CIBIN_1_22
			// wire CELL1.IMUX_C2                  MACO.CIBIN_1_21
			// wire CELL1.IMUX_C3                  MACO.CIBIN_1_20
			// wire CELL1.IMUX_C4                  MACO.CIBIN_1_19
			// wire CELL1.IMUX_C5                  MACO.CIBIN_1_18
			// wire CELL1.IMUX_C6                  MACO.CIBIN_1_17
			// wire CELL1.IMUX_C7                  MACO.CIBIN_1_16
			// wire CELL1.IMUX_D0                  MACO.CIBIN_1_31
			// wire CELL1.IMUX_D1                  MACO.CIBIN_1_30
			// wire CELL1.IMUX_D2                  MACO.CIBIN_1_29
			// wire CELL1.IMUX_D3                  MACO.CIBIN_1_28
			// wire CELL1.IMUX_D4                  MACO.CIBIN_1_27
			// wire CELL1.IMUX_D5                  MACO.CIBIN_1_26
			// wire CELL1.IMUX_D6                  MACO.CIBIN_1_25
			// wire CELL1.IMUX_D7                  MACO.CIBIN_1_24
			// wire CELL1.IMUX_CLK0                MACO.CLK_1_3
			// wire CELL1.IMUX_CLK1                MACO.CLK_1_2
			// wire CELL1.IMUX_CLK2                MACO.CLK_1_1
			// wire CELL1.IMUX_CLK3                MACO.CLK_1_0
			// wire CELL1.IMUX_LSR0                MACO.LSR_1_3
			// wire CELL1.IMUX_LSR1                MACO.LSR_1_2
			// wire CELL1.IMUX_LSR2                MACO.LSR_1_1
			// wire CELL1.IMUX_LSR3                MACO.LSR_1_0
			// wire CELL1.IMUX_CE0                 MACO.CE_1_3
			// wire CELL1.IMUX_CE1                 MACO.CE_1_2
			// wire CELL1.IMUX_CE2                 MACO.CE_1_1
			// wire CELL1.IMUX_CE3                 MACO.CE_1_0
			// wire CELL1.OUT_F0                   MACO.CIBOUT_1_15
			// wire CELL1.OUT_F1                   MACO.CIBOUT_1_14
			// wire CELL1.OUT_F2                   MACO.CIBOUT_1_13
			// wire CELL1.OUT_F3                   MACO.CIBOUT_1_12
			// wire CELL1.OUT_F4                   MACO.CIBOUT_1_11
			// wire CELL1.OUT_F5                   MACO.CIBOUT_1_10
			// wire CELL1.OUT_F6                   MACO.CIBOUT_1_9
			// wire CELL1.OUT_F7                   MACO.CIBOUT_1_8
			// wire CELL1.OUT_Q0                   MACO.CIBOUT_1_23
			// wire CELL1.OUT_Q1                   MACO.CIBOUT_1_22
			// wire CELL1.OUT_Q2                   MACO.CIBOUT_1_21
			// wire CELL1.OUT_Q3                   MACO.CIBOUT_1_20
			// wire CELL1.OUT_Q4                   MACO.CIBOUT_1_19
			// wire CELL1.OUT_Q5                   MACO.CIBOUT_1_18
			// wire CELL1.OUT_Q6                   MACO.CIBOUT_1_17
			// wire CELL1.OUT_Q7                   MACO.CIBOUT_1_16
			// wire CELL1.OUT_OFX0                 MACO.CIBOUT_1_7
			// wire CELL1.OUT_OFX1                 MACO.CIBOUT_1_6
			// wire CELL1.OUT_OFX2                 MACO.CIBOUT_1_5
			// wire CELL1.OUT_OFX3                 MACO.CIBOUT_1_4
			// wire CELL1.OUT_OFX4                 MACO.CIBOUT_1_3
			// wire CELL1.OUT_OFX5                 MACO.CIBOUT_1_2
			// wire CELL1.OUT_OFX6                 MACO.CIBOUT_1_1
			// wire CELL1.OUT_OFX7                 MACO.CIBOUT_1_0
			// wire CELL2.IMUX_A0                  MACO.CIBIN_2_7
			// wire CELL2.IMUX_A1                  MACO.CIBIN_2_6
			// wire CELL2.IMUX_A2                  MACO.CIBIN_2_5
			// wire CELL2.IMUX_A3                  MACO.CIBIN_2_4
			// wire CELL2.IMUX_A4                  MACO.CIBIN_2_3
			// wire CELL2.IMUX_A5                  MACO.CIBIN_2_2
			// wire CELL2.IMUX_A6                  MACO.CIBIN_2_1
			// wire CELL2.IMUX_A7                  MACO.CIBIN_2_0
			// wire CELL2.IMUX_B0                  MACO.CIBIN_2_15
			// wire CELL2.IMUX_B1                  MACO.CIBIN_2_14
			// wire CELL2.IMUX_B2                  MACO.CIBIN_2_13
			// wire CELL2.IMUX_B3                  MACO.CIBIN_2_12
			// wire CELL2.IMUX_B4                  MACO.CIBIN_2_11
			// wire CELL2.IMUX_B5                  MACO.CIBIN_2_10
			// wire CELL2.IMUX_B6                  MACO.CIBIN_2_9
			// wire CELL2.IMUX_B7                  MACO.CIBIN_2_8
			// wire CELL2.IMUX_C0                  MACO.CIBIN_2_23
			// wire CELL2.IMUX_C1                  MACO.CIBIN_2_22
			// wire CELL2.IMUX_C2                  MACO.CIBIN_2_21
			// wire CELL2.IMUX_C3                  MACO.CIBIN_2_20
			// wire CELL2.IMUX_C4                  MACO.CIBIN_2_19
			// wire CELL2.IMUX_C5                  MACO.CIBIN_2_18
			// wire CELL2.IMUX_C6                  MACO.CIBIN_2_17
			// wire CELL2.IMUX_C7                  MACO.CIBIN_2_16
			// wire CELL2.IMUX_D0                  MACO.CIBIN_2_31
			// wire CELL2.IMUX_D1                  MACO.CIBIN_2_30
			// wire CELL2.IMUX_D2                  MACO.CIBIN_2_29
			// wire CELL2.IMUX_D3                  MACO.CIBIN_2_28
			// wire CELL2.IMUX_D4                  MACO.CIBIN_2_27
			// wire CELL2.IMUX_D5                  MACO.CIBIN_2_26
			// wire CELL2.IMUX_D6                  MACO.CIBIN_2_25
			// wire CELL2.IMUX_D7                  MACO.CIBIN_2_24
			// wire CELL2.IMUX_CLK0                MACO.CLK_2_3
			// wire CELL2.IMUX_CLK1                MACO.CLK_2_2
			// wire CELL2.IMUX_CLK2                MACO.CLK_2_1
			// wire CELL2.IMUX_CLK3                MACO.CLK_2_0
			// wire CELL2.IMUX_LSR0                MACO.LSR_2_3
			// wire CELL2.IMUX_LSR1                MACO.LSR_2_2
			// wire CELL2.IMUX_LSR2                MACO.LSR_2_1
			// wire CELL2.IMUX_LSR3                MACO.LSR_2_0
			// wire CELL2.IMUX_CE0                 MACO.CE_2_3
			// wire CELL2.IMUX_CE1                 MACO.CE_2_2
			// wire CELL2.IMUX_CE2                 MACO.CE_2_1
			// wire CELL2.IMUX_CE3                 MACO.CE_2_0
			// wire CELL2.OUT_F0                   MACO.CIBOUT_2_15
			// wire CELL2.OUT_F1                   MACO.CIBOUT_2_14
			// wire CELL2.OUT_F2                   MACO.CIBOUT_2_13
			// wire CELL2.OUT_F3                   MACO.CIBOUT_2_12
			// wire CELL2.OUT_F4                   MACO.CIBOUT_2_11
			// wire CELL2.OUT_F5                   MACO.CIBOUT_2_10
			// wire CELL2.OUT_F6                   MACO.CIBOUT_2_9
			// wire CELL2.OUT_F7                   MACO.CIBOUT_2_8
			// wire CELL2.OUT_Q0                   MACO.CIBOUT_2_23
			// wire CELL2.OUT_Q1                   MACO.CIBOUT_2_22
			// wire CELL2.OUT_Q2                   MACO.CIBOUT_2_21
			// wire CELL2.OUT_Q3                   MACO.CIBOUT_2_20
			// wire CELL2.OUT_Q4                   MACO.CIBOUT_2_19
			// wire CELL2.OUT_Q5                   MACO.CIBOUT_2_18
			// wire CELL2.OUT_Q6                   MACO.CIBOUT_2_17
			// wire CELL2.OUT_Q7                   MACO.CIBOUT_2_16
			// wire CELL2.OUT_OFX0                 MACO.CIBOUT_2_7
			// wire CELL2.OUT_OFX1                 MACO.CIBOUT_2_6
			// wire CELL2.OUT_OFX2                 MACO.CIBOUT_2_5
			// wire CELL2.OUT_OFX3                 MACO.CIBOUT_2_4
			// wire CELL2.OUT_OFX4                 MACO.CIBOUT_2_3
			// wire CELL2.OUT_OFX5                 MACO.CIBOUT_2_2
			// wire CELL2.OUT_OFX6                 MACO.CIBOUT_2_1
			// wire CELL2.OUT_OFX7                 MACO.CIBOUT_2_0
			// wire CELL4.IO_E0_0                  MACO.NIPI000
			// wire CELL4.IO_E0_1                  MACO.NIPI100
			// wire CELL4.IO_E0_2                  MACO.NIPI200
			// wire CELL4.IO_E0_3                  MACO.NIPI300
			// wire CELL4.IO_E0_4                  MACO.NIPI400
			// wire CELL4.IO_E0_5                  MACO.NIPI500
			// wire CELL4.IO_E0_6                  MACO.NIPI600
			// wire CELL4.IO_E0_7                  MACO.NIPI700
			// wire CELL4.IO_E1_0                  MACO.NIPI001
			// wire CELL4.IO_E1_1                  MACO.NIPI101
			// wire CELL4.IO_E1_2                  MACO.NIPI201
			// wire CELL4.IO_E1_3                  MACO.NIPI301
			// wire CELL4.IO_E1_4                  MACO.NIPI401
			// wire CELL4.IO_E1_5                  MACO.NIPI501
			// wire CELL4.IO_E1_6                  MACO.NIPI601
			// wire CELL4.IO_E1_7                  MACO.NIPI701
			// wire CELL4.IO_E2_0                  MACO.NIPI002
			// wire CELL4.IO_E2_1                  MACO.NIPI102
			// wire CELL4.IO_E2_2                  MACO.NIPI202
			// wire CELL4.IO_E2_3                  MACO.NIPI302
			// wire CELL4.IO_E2_4                  MACO.NIPI402
			// wire CELL4.IO_E2_5                  MACO.NIPI502
			// wire CELL4.IO_E2_6                  MACO.NIPI602
			// wire CELL4.IO_E2_7                  MACO.NIPI702
			// wire CELL4.IO_E3_0                  MACO.NIPI003
			// wire CELL4.IO_E3_1                  MACO.NIPI103
			// wire CELL4.IO_E3_2                  MACO.NIPI203
			// wire CELL4.IO_E3_3                  MACO.NIPI303
			// wire CELL4.IO_E3_4                  MACO.NIPI403
			// wire CELL4.IO_E3_5                  MACO.NIPI503
			// wire CELL4.IO_E3_6                  MACO.NIPI603
			// wire CELL4.IO_E3_7                  MACO.NIPI703
			// wire CELL4.IO_E4_0                  MACO.NIPI004
			// wire CELL4.IO_E4_1                  MACO.NIPI104
			// wire CELL4.IO_E4_2                  MACO.NIPI204
			// wire CELL4.IO_E4_3                  MACO.NIPI304
			// wire CELL4.IO_E4_4                  MACO.NIPI404
			// wire CELL4.IO_E4_5                  MACO.NIPI504
			// wire CELL4.IO_E4_6                  MACO.NIPI604
			// wire CELL4.IO_E4_7                  MACO.NIPI704
			// wire CELL4.IO_E5_0                  MACO.NIPI005
			// wire CELL4.IO_E5_1                  MACO.NIPI105
			// wire CELL4.IO_E5_2                  MACO.NIPI205
			// wire CELL4.IO_E5_3                  MACO.NIPI305
			// wire CELL4.IO_E5_4                  MACO.NIPI405
			// wire CELL4.IO_E5_5                  MACO.NIPI505
			// wire CELL4.IO_E5_6                  MACO.NIPI605
			// wire CELL4.IO_E5_7                  MACO.NIPI705
			// wire CELL4.IO_E6_0                  MACO.NIPI006
			// wire CELL4.IO_E6_1                  MACO.NIPI106
			// wire CELL4.IO_E6_2                  MACO.NIPI206
			// wire CELL4.IO_E6_3                  MACO.NIPI306
			// wire CELL4.IO_E6_4                  MACO.NIPI406
			// wire CELL4.IO_E6_5                  MACO.NIPI506
			// wire CELL4.IO_E6_6                  MACO.NIPI606
			// wire CELL4.IO_E6_7                  MACO.NIPI706
			// wire CELL4.IO_E7_0                  MACO.NIPI007
			// wire CELL4.IO_E7_1                  MACO.NIPI107
			// wire CELL4.IO_E7_2                  MACO.NIPI207
			// wire CELL4.IO_E7_3                  MACO.NIPI307
			// wire CELL4.IO_E7_4                  MACO.NIPI407
			// wire CELL4.IO_E7_5                  MACO.NIPI507
			// wire CELL4.IO_E7_6                  MACO.NIPI607
			// wire CELL4.IO_E7_7                  MACO.NIPI707
			// wire CELL4.IO_E8_0                  MACO.NIPI008
			// wire CELL4.IO_E8_1                  MACO.NIPI108
			// wire CELL4.IO_E8_2                  MACO.NIPI208
			// wire CELL4.IO_E8_3                  MACO.NIPI308
			// wire CELL4.IO_E8_4                  MACO.NIPI408
			// wire CELL4.IO_E8_5                  MACO.NIPI508
			// wire CELL4.IO_E8_6                  MACO.NIPI608
			// wire CELL4.IO_E8_7                  MACO.NIPI708
			// wire CELL4.IO_E9_0                  MACO.NIPI009
			// wire CELL4.IO_E9_1                  MACO.NIPI109
			// wire CELL4.IO_E9_2                  MACO.NIPI209
			// wire CELL4.IO_E9_3                  MACO.NIPI309
			// wire CELL4.IO_E9_4                  MACO.NIPI409
			// wire CELL4.IO_E9_5                  MACO.NIPI509
			// wire CELL4.IO_E9_6                  MACO.NIPI609
			// wire CELL4.IO_E9_7                  MACO.NIPI709
			// wire CELL4.IO_E10_0                 MACO.NIPI010
			// wire CELL4.IO_E10_1                 MACO.NIPI110
			// wire CELL4.IO_E10_2                 MACO.NIPI210
			// wire CELL4.IO_E10_3                 MACO.NIPI310
			// wire CELL4.IO_E10_4                 MACO.NIPI410
			// wire CELL4.IO_E10_5                 MACO.NIPI510
			// wire CELL4.IO_E10_6                 MACO.NIPI610
			// wire CELL4.IO_E10_7                 MACO.NIPI710
			// wire CELL4.IO_E11_0                 MACO.NIPI011
			// wire CELL4.IO_E11_1                 MACO.NIPI111
			// wire CELL4.IO_E11_2                 MACO.NIPI211
			// wire CELL4.IO_E11_3                 MACO.NIPI311
			// wire CELL4.IO_E11_4                 MACO.NIPI411
			// wire CELL4.IO_E11_5                 MACO.NIPI511
			// wire CELL4.IO_E11_6                 MACO.NIPI611
			// wire CELL4.IO_E11_7                 MACO.NIPI711
			// wire CELL4.IO_E12_0                 MACO.NIPI012
			// wire CELL4.IO_E12_1                 MACO.NIPI112
			// wire CELL4.IO_E12_2                 MACO.NIPI212
			// wire CELL4.IO_E12_3                 MACO.NIPI312
			// wire CELL4.IO_E12_4                 MACO.NIPI412
			// wire CELL4.IO_E12_5                 MACO.NIPI512
			// wire CELL4.IO_E12_6                 MACO.NIPI612
			// wire CELL4.IO_E12_7                 MACO.NIPI712
			// wire CELL4.IO_E13_0                 MACO.NIPI013
			// wire CELL4.IO_E13_1                 MACO.NIPI113
			// wire CELL4.IO_E13_2                 MACO.NIPI213
			// wire CELL4.IO_E13_3                 MACO.NIPI313
			// wire CELL4.IO_E13_4                 MACO.NIPI413
			// wire CELL4.IO_E13_5                 MACO.NIPI513
			// wire CELL4.IO_E13_6                 MACO.NIPI613
			// wire CELL4.IO_E13_7                 MACO.NIPI713
			// wire CELL4.IO_E14_0                 MACO.NIPI014
			// wire CELL4.IO_E14_1                 MACO.NIPI114
			// wire CELL4.IO_E14_2                 MACO.NIPI214
			// wire CELL4.IO_E14_3                 MACO.NIPI314
			// wire CELL4.IO_E14_4                 MACO.NIPI414
			// wire CELL4.IO_E14_5                 MACO.NIPI514
			// wire CELL4.IO_E14_6                 MACO.NIPI614
			// wire CELL4.IO_E14_7                 MACO.NIPI714
			// wire CELL4.IO_E15_0                 MACO.NIPI015
			// wire CELL4.IO_E15_1                 MACO.NIPI115
			// wire CELL4.IO_E15_2                 MACO.NIPI215
			// wire CELL4.IO_E15_3                 MACO.NIPI315
			// wire CELL4.IO_E15_4                 MACO.NIPI415
			// wire CELL4.IO_E15_5                 MACO.NIPI515
			// wire CELL4.IO_E15_6                 MACO.NIPI615
			// wire CELL4.IO_E15_7                 MACO.NIPI715
			// wire CELL4.IO_E16_0                 MACO.NIPI016
			// wire CELL4.IO_E16_1                 MACO.NIPI116
			// wire CELL4.IO_E16_2                 MACO.NIPI216
			// wire CELL4.IO_E16_3                 MACO.NIPI316
			// wire CELL4.IO_E16_4                 MACO.NIPI416
			// wire CELL4.IO_E16_5                 MACO.NIPI516
			// wire CELL4.IO_E16_6                 MACO.NIPI616
			// wire CELL4.IO_E16_7                 MACO.NIPI716
			// wire CELL4.IO_E17_0                 MACO.NIPI017
			// wire CELL4.IO_E17_1                 MACO.NIPI117
			// wire CELL4.IO_E17_2                 MACO.NIPI217
			// wire CELL4.IO_E17_3                 MACO.NIPI317
			// wire CELL4.IO_E17_4                 MACO.NIPI417
			// wire CELL4.IO_E17_5                 MACO.NIPI517
			// wire CELL4.IO_E17_6                 MACO.NIPI617
			// wire CELL4.IO_E17_7                 MACO.NIPI717
			// wire CELL4.IO_E18_0                 MACO.NIPI018
			// wire CELL4.IO_E18_1                 MACO.NIPI118
			// wire CELL4.IO_E18_2                 MACO.NIPI218
			// wire CELL4.IO_E18_3                 MACO.NIPI318
			// wire CELL4.IO_E18_4                 MACO.NIPI418
			// wire CELL4.IO_E18_5                 MACO.NIPI518
			// wire CELL4.IO_E18_6                 MACO.NIPI618
			// wire CELL4.IO_E18_7                 MACO.NIPI718
			// wire CELL4.IO_E19_0                 MACO.NIPI019
			// wire CELL4.IO_E19_1                 MACO.NIPI119
			// wire CELL4.IO_E19_2                 MACO.NIPI219
			// wire CELL4.IO_E19_3                 MACO.NIPI319
			// wire CELL4.IO_E19_4                 MACO.NIPI419
			// wire CELL4.IO_E19_5                 MACO.NIPI519
			// wire CELL4.IO_E19_6                 MACO.NIPI619
			// wire CELL4.IO_E19_7                 MACO.NIPI719
			// wire CELL4.IO_E20_0                 MACO.NIPI020
			// wire CELL4.IO_E20_1                 MACO.NIPI120
			// wire CELL4.IO_E20_2                 MACO.NIPI220
			// wire CELL4.IO_E20_3                 MACO.NIPI320
			// wire CELL4.IO_E20_4                 MACO.NIPI420
			// wire CELL4.IO_E20_5                 MACO.NIPI520
			// wire CELL4.IO_E20_6                 MACO.NIPI620
			// wire CELL4.IO_E20_7                 MACO.NIPI720
			// wire CELL4.IO_E21_0                 MACO.NIPI021
			// wire CELL4.IO_E21_1                 MACO.NIPI121
			// wire CELL4.IO_E21_2                 MACO.NIPI221
			// wire CELL4.IO_E21_3                 MACO.NIPI321
			// wire CELL4.IO_E21_4                 MACO.NIPI421
			// wire CELL4.IO_E21_5                 MACO.NIPI521
			// wire CELL4.IO_E21_6                 MACO.NIPI621
			// wire CELL4.IO_E21_7                 MACO.NIPI721
			// wire CELL4.IO_E22_0                 MACO.NIPI022
			// wire CELL4.IO_E22_1                 MACO.NIPI122
			// wire CELL4.IO_E22_2                 MACO.NIPI222
			// wire CELL4.IO_E22_3                 MACO.NIPI322
			// wire CELL4.IO_E22_4                 MACO.NIPI422
			// wire CELL4.IO_E22_5                 MACO.NIPI522
			// wire CELL4.IO_E22_6                 MACO.NIPI622
			// wire CELL4.IO_E22_7                 MACO.NIPI722
			// wire CELL4.IO_E23_0                 MACO.NIPI023
			// wire CELL4.IO_E23_1                 MACO.NIPI123
			// wire CELL4.IO_E23_2                 MACO.NIPI223
			// wire CELL4.IO_E23_3                 MACO.NIPI323
			// wire CELL4.IO_E23_4                 MACO.NIPI423
			// wire CELL4.IO_E23_5                 MACO.NIPI523
			// wire CELL4.IO_E23_6                 MACO.NIPI623
			// wire CELL4.IO_E23_7                 MACO.NIPI723
			// wire CELL4.IO_E24_0                 MACO.NIPI024
			// wire CELL4.IO_E24_1                 MACO.NIPI124
			// wire CELL4.IO_E24_2                 MACO.NIPI224
			// wire CELL4.IO_E24_3                 MACO.NIPI324
			// wire CELL4.IO_E24_4                 MACO.NIPI424
			// wire CELL4.IO_E24_5                 MACO.NIPI524
			// wire CELL4.IO_E24_6                 MACO.NIPI624
			// wire CELL4.IO_E24_7                 MACO.NIPI724
			// wire CELL4.IO_E25_0                 MACO.NIPI025
			// wire CELL4.IO_E25_1                 MACO.NIPI125
			// wire CELL4.IO_E25_2                 MACO.NIPI225
			// wire CELL4.IO_E25_3                 MACO.NIPI325
			// wire CELL4.IO_E25_4                 MACO.NIPI425
			// wire CELL4.IO_E25_5                 MACO.NIPI525
			// wire CELL4.IO_E25_6                 MACO.NIPI625
			// wire CELL4.IO_E25_7                 MACO.NIPI725
			// wire CELL4.IO_E26_0                 MACO.NIPI026
			// wire CELL4.IO_E26_1                 MACO.NIPI126
			// wire CELL4.IO_E26_2                 MACO.NIPI226
			// wire CELL4.IO_E26_3                 MACO.NIPI326
			// wire CELL4.IO_E26_4                 MACO.NIPI426
			// wire CELL4.IO_E26_5                 MACO.NIPI526
			// wire CELL4.IO_E26_6                 MACO.NIPI626
			// wire CELL4.IO_E26_7                 MACO.NIPI726
			// wire CELL4.IO_E27_0                 MACO.NIPI027
			// wire CELL4.IO_E27_1                 MACO.NIPI127
			// wire CELL4.IO_E27_2                 MACO.NIPI227
			// wire CELL4.IO_E27_3                 MACO.NIPI327
			// wire CELL4.IO_E27_4                 MACO.NIPI427
			// wire CELL4.IO_E27_5                 MACO.NIPI527
			// wire CELL4.IO_E27_6                 MACO.NIPI627
			// wire CELL4.IO_E27_7                 MACO.NIPI727
			// wire CELL4.IO_E28_0                 MACO.NIPI028
			// wire CELL4.IO_E28_1                 MACO.NIPI128
			// wire CELL4.IO_E28_2                 MACO.NIPI228
			// wire CELL4.IO_E28_3                 MACO.NIPI328
			// wire CELL4.IO_E28_4                 MACO.NIPI428
			// wire CELL4.IO_E28_5                 MACO.NIPI528
			// wire CELL4.IO_E28_6                 MACO.NIPI628
			// wire CELL4.IO_E28_7                 MACO.NIPI728
			// wire CELL4.IO_E29_0                 MACO.NIPI029
			// wire CELL4.IO_E29_1                 MACO.NIPI129
			// wire CELL4.IO_E29_2                 MACO.NIPI229
			// wire CELL4.IO_E29_3                 MACO.NIPI329
			// wire CELL4.IO_E29_4                 MACO.NIPI429
			// wire CELL4.IO_E29_5                 MACO.NIPI529
			// wire CELL4.IO_E29_6                 MACO.NIPI629
			// wire CELL4.IO_E29_7                 MACO.NIPI729
			// wire CELL4.IO_E30_0                 MACO.NIPI030
			// wire CELL4.IO_E30_1                 MACO.NIPI130
			// wire CELL4.IO_E30_2                 MACO.NIPI230
			// wire CELL4.IO_E30_3                 MACO.NIPI330
			// wire CELL4.IO_E30_4                 MACO.NIPI430
			// wire CELL4.IO_E30_5                 MACO.NIPI530
			// wire CELL4.IO_E30_6                 MACO.NIPI630
			// wire CELL4.IO_E30_7                 MACO.NIPI730
			// wire CELL4.IO_E31_0                 MACO.NIPI031
			// wire CELL4.IO_E31_1                 MACO.NIPI131
			// wire CELL4.IO_E31_2                 MACO.NIPI231
			// wire CELL4.IO_E31_3                 MACO.NIPI331
			// wire CELL4.IO_E31_4                 MACO.NIPI431
			// wire CELL4.IO_E31_5                 MACO.NIPI531
			// wire CELL4.IO_E31_6                 MACO.NIPI631
			// wire CELL4.IO_E31_7                 MACO.NIPI731
			// wire CELL5.IO_W0_0                  MACO.SIPI000
			// wire CELL5.IO_W0_1                  MACO.SIPI100
			// wire CELL5.IO_W0_2                  MACO.SIPI200
			// wire CELL5.IO_W0_3                  MACO.SIPI300
			// wire CELL5.IO_W0_4                  MACO.SIPI400
			// wire CELL5.IO_W0_5                  MACO.SIPI500
			// wire CELL5.IO_W0_6                  MACO.SIPI600
			// wire CELL5.IO_W0_7                  MACO.SIPI700
			// wire CELL5.IO_W1_0                  MACO.SIPI001
			// wire CELL5.IO_W1_1                  MACO.SIPI101
			// wire CELL5.IO_W1_2                  MACO.SIPI201
			// wire CELL5.IO_W1_3                  MACO.SIPI301
			// wire CELL5.IO_W1_4                  MACO.SIPI401
			// wire CELL5.IO_W1_5                  MACO.SIPI501
			// wire CELL5.IO_W1_6                  MACO.SIPI601
			// wire CELL5.IO_W1_7                  MACO.SIPI701
			// wire CELL5.IO_W2_0                  MACO.SIPI002
			// wire CELL5.IO_W2_1                  MACO.SIPI102
			// wire CELL5.IO_W2_2                  MACO.SIPI202
			// wire CELL5.IO_W2_3                  MACO.SIPI302
			// wire CELL5.IO_W2_4                  MACO.SIPI402
			// wire CELL5.IO_W2_5                  MACO.SIPI502
			// wire CELL5.IO_W2_6                  MACO.SIPI602
			// wire CELL5.IO_W2_7                  MACO.SIPI702
			// wire CELL5.IO_W3_0                  MACO.SIPI003
			// wire CELL5.IO_W3_1                  MACO.SIPI103
			// wire CELL5.IO_W3_2                  MACO.SIPI203
			// wire CELL5.IO_W3_3                  MACO.SIPI303
			// wire CELL5.IO_W3_4                  MACO.SIPI403
			// wire CELL5.IO_W3_5                  MACO.SIPI503
			// wire CELL5.IO_W3_6                  MACO.SIPI603
			// wire CELL5.IO_W3_7                  MACO.SIPI703
			// wire CELL5.IO_W4_0                  MACO.SIPI004
			// wire CELL5.IO_W4_1                  MACO.SIPI104
			// wire CELL5.IO_W4_2                  MACO.SIPI204
			// wire CELL5.IO_W4_3                  MACO.SIPI304
			// wire CELL5.IO_W4_4                  MACO.SIPI404
			// wire CELL5.IO_W4_5                  MACO.SIPI504
			// wire CELL5.IO_W4_6                  MACO.SIPI604
			// wire CELL5.IO_W4_7                  MACO.SIPI704
			// wire CELL5.IO_W5_0                  MACO.SIPI005
			// wire CELL5.IO_W5_1                  MACO.SIPI105
			// wire CELL5.IO_W5_2                  MACO.SIPI205
			// wire CELL5.IO_W5_3                  MACO.SIPI305
			// wire CELL5.IO_W5_4                  MACO.SIPI405
			// wire CELL5.IO_W5_5                  MACO.SIPI505
			// wire CELL5.IO_W5_6                  MACO.SIPI605
			// wire CELL5.IO_W5_7                  MACO.SIPI705
			// wire CELL5.IO_W6_0                  MACO.SIPI006
			// wire CELL5.IO_W6_1                  MACO.SIPI106
			// wire CELL5.IO_W6_2                  MACO.SIPI206
			// wire CELL5.IO_W6_3                  MACO.SIPI306
			// wire CELL5.IO_W6_4                  MACO.SIPI406
			// wire CELL5.IO_W6_5                  MACO.SIPI506
			// wire CELL5.IO_W6_6                  MACO.SIPI606
			// wire CELL5.IO_W6_7                  MACO.SIPI706
			// wire CELL5.IO_W7_0                  MACO.SIPI007
			// wire CELL5.IO_W7_1                  MACO.SIPI107
			// wire CELL5.IO_W7_2                  MACO.SIPI207
			// wire CELL5.IO_W7_3                  MACO.SIPI307
			// wire CELL5.IO_W7_4                  MACO.SIPI407
			// wire CELL5.IO_W7_5                  MACO.SIPI507
			// wire CELL5.IO_W7_6                  MACO.SIPI607
			// wire CELL5.IO_W7_7                  MACO.SIPI707
			// wire CELL5.IO_W8_0                  MACO.SIPI008
			// wire CELL5.IO_W8_1                  MACO.SIPI108
			// wire CELL5.IO_W8_2                  MACO.SIPI208
			// wire CELL5.IO_W8_3                  MACO.SIPI308
			// wire CELL5.IO_W8_4                  MACO.SIPI408
			// wire CELL5.IO_W8_5                  MACO.SIPI508
			// wire CELL5.IO_W8_6                  MACO.SIPI608
			// wire CELL5.IO_W8_7                  MACO.SIPI708
			// wire CELL5.IO_W9_0                  MACO.SIPI009
			// wire CELL5.IO_W9_1                  MACO.SIPI109
			// wire CELL5.IO_W9_2                  MACO.SIPI209
			// wire CELL5.IO_W9_3                  MACO.SIPI309
			// wire CELL5.IO_W9_4                  MACO.SIPI409
			// wire CELL5.IO_W9_5                  MACO.SIPI509
			// wire CELL5.IO_W9_6                  MACO.SIPI609
			// wire CELL5.IO_W9_7                  MACO.SIPI709
			// wire CELL5.IO_W10_0                 MACO.SIPI010
			// wire CELL5.IO_W10_1                 MACO.SIPI110
			// wire CELL5.IO_W10_2                 MACO.SIPI210
			// wire CELL5.IO_W10_3                 MACO.SIPI310
			// wire CELL5.IO_W10_4                 MACO.SIPI410
			// wire CELL5.IO_W10_5                 MACO.SIPI510
			// wire CELL5.IO_W10_6                 MACO.SIPI610
			// wire CELL5.IO_W10_7                 MACO.SIPI710
			// wire CELL5.IO_W11_0                 MACO.SIPI011
			// wire CELL5.IO_W11_1                 MACO.SIPI111
			// wire CELL5.IO_W11_2                 MACO.SIPI211
			// wire CELL5.IO_W11_3                 MACO.SIPI311
			// wire CELL5.IO_W11_4                 MACO.SIPI411
			// wire CELL5.IO_W11_5                 MACO.SIPI511
			// wire CELL5.IO_W11_6                 MACO.SIPI611
			// wire CELL5.IO_W11_7                 MACO.SIPI711
			// wire CELL5.IO_W12_0                 MACO.SIPI012
			// wire CELL5.IO_W12_1                 MACO.SIPI112
			// wire CELL5.IO_W12_2                 MACO.SIPI212
			// wire CELL5.IO_W12_3                 MACO.SIPI312
			// wire CELL5.IO_W12_4                 MACO.SIPI412
			// wire CELL5.IO_W12_5                 MACO.SIPI512
			// wire CELL5.IO_W12_6                 MACO.SIPI612
			// wire CELL5.IO_W12_7                 MACO.SIPI712
			// wire CELL5.IO_W13_0                 MACO.SIPI013
			// wire CELL5.IO_W13_1                 MACO.SIPI113
			// wire CELL5.IO_W13_2                 MACO.SIPI213
			// wire CELL5.IO_W13_3                 MACO.SIPI313
			// wire CELL5.IO_W13_4                 MACO.SIPI413
			// wire CELL5.IO_W13_5                 MACO.SIPI513
			// wire CELL5.IO_W13_6                 MACO.SIPI613
			// wire CELL5.IO_W13_7                 MACO.SIPI713
			// wire CELL5.IO_W14_0                 MACO.SIPI014
			// wire CELL5.IO_W14_1                 MACO.SIPI114
			// wire CELL5.IO_W14_2                 MACO.SIPI214
			// wire CELL5.IO_W14_3                 MACO.SIPI314
			// wire CELL5.IO_W14_4                 MACO.SIPI414
			// wire CELL5.IO_W14_5                 MACO.SIPI514
			// wire CELL5.IO_W14_6                 MACO.SIPI614
			// wire CELL5.IO_W14_7                 MACO.SIPI714
			// wire CELL5.IO_W15_0                 MACO.SIPI015
			// wire CELL5.IO_W15_1                 MACO.SIPI115
			// wire CELL5.IO_W15_2                 MACO.SIPI215
			// wire CELL5.IO_W15_3                 MACO.SIPI315
			// wire CELL5.IO_W15_4                 MACO.SIPI415
			// wire CELL5.IO_W15_5                 MACO.SIPI515
			// wire CELL5.IO_W15_6                 MACO.SIPI615
			// wire CELL5.IO_W15_7                 MACO.SIPI715
			// wire CELL5.IO_W16_0                 MACO.SIPI016
			// wire CELL5.IO_W16_1                 MACO.SIPI116
			// wire CELL5.IO_W16_2                 MACO.SIPI216
			// wire CELL5.IO_W16_3                 MACO.SIPI316
			// wire CELL5.IO_W16_4                 MACO.SIPI416
			// wire CELL5.IO_W16_5                 MACO.SIPI516
			// wire CELL5.IO_W16_6                 MACO.SIPI616
			// wire CELL5.IO_W16_7                 MACO.SIPI716
			// wire CELL5.IO_W17_0                 MACO.SIPI017
			// wire CELL5.IO_W17_1                 MACO.SIPI117
			// wire CELL5.IO_W17_2                 MACO.SIPI217
			// wire CELL5.IO_W17_3                 MACO.SIPI317
			// wire CELL5.IO_W17_4                 MACO.SIPI417
			// wire CELL5.IO_W17_5                 MACO.SIPI517
			// wire CELL5.IO_W17_6                 MACO.SIPI617
			// wire CELL5.IO_W17_7                 MACO.SIPI717
			// wire CELL5.IO_W18_0                 MACO.SIPI018
			// wire CELL5.IO_W18_1                 MACO.SIPI118
			// wire CELL5.IO_W18_2                 MACO.SIPI218
			// wire CELL5.IO_W18_3                 MACO.SIPI318
			// wire CELL5.IO_W18_4                 MACO.SIPI418
			// wire CELL5.IO_W18_5                 MACO.SIPI518
			// wire CELL5.IO_W18_6                 MACO.SIPI618
			// wire CELL5.IO_W18_7                 MACO.SIPI718
			// wire CELL5.IO_W19_0                 MACO.SIPI019
			// wire CELL5.IO_W19_1                 MACO.SIPI119
			// wire CELL5.IO_W19_2                 MACO.SIPI219
			// wire CELL5.IO_W19_3                 MACO.SIPI319
			// wire CELL5.IO_W19_4                 MACO.SIPI419
			// wire CELL5.IO_W19_5                 MACO.SIPI519
			// wire CELL5.IO_W19_6                 MACO.SIPI619
			// wire CELL5.IO_W19_7                 MACO.SIPI719
			// wire CELL5.IO_W20_0                 MACO.SIPI020
			// wire CELL5.IO_W20_1                 MACO.SIPI120
			// wire CELL5.IO_W20_2                 MACO.SIPI220
			// wire CELL5.IO_W20_3                 MACO.SIPI320
			// wire CELL5.IO_W20_4                 MACO.SIPI420
			// wire CELL5.IO_W20_5                 MACO.SIPI520
			// wire CELL5.IO_W20_6                 MACO.SIPI620
			// wire CELL5.IO_W20_7                 MACO.SIPI720
			// wire CELL5.IO_W21_0                 MACO.SIPI021
			// wire CELL5.IO_W21_1                 MACO.SIPI121
			// wire CELL5.IO_W21_2                 MACO.SIPI221
			// wire CELL5.IO_W21_3                 MACO.SIPI321
			// wire CELL5.IO_W21_4                 MACO.SIPI421
			// wire CELL5.IO_W21_5                 MACO.SIPI521
			// wire CELL5.IO_W21_6                 MACO.SIPI621
			// wire CELL5.IO_W21_7                 MACO.SIPI721
			// wire CELL5.IO_W22_0                 MACO.SIPI022
			// wire CELL5.IO_W22_1                 MACO.SIPI122
			// wire CELL5.IO_W22_2                 MACO.SIPI222
			// wire CELL5.IO_W22_3                 MACO.SIPI322
			// wire CELL5.IO_W22_4                 MACO.SIPI422
			// wire CELL5.IO_W22_5                 MACO.SIPI522
			// wire CELL5.IO_W22_6                 MACO.SIPI622
			// wire CELL5.IO_W22_7                 MACO.SIPI722
			// wire CELL5.IO_W23_0                 MACO.SIPI023
			// wire CELL5.IO_W23_1                 MACO.SIPI123
			// wire CELL5.IO_W23_2                 MACO.SIPI223
			// wire CELL5.IO_W23_3                 MACO.SIPI323
			// wire CELL5.IO_W23_4                 MACO.SIPI423
			// wire CELL5.IO_W23_5                 MACO.SIPI523
			// wire CELL5.IO_W23_6                 MACO.SIPI623
			// wire CELL5.IO_W23_7                 MACO.SIPI723
			// wire CELL5.IO_W24_0                 MACO.SIPI024
			// wire CELL5.IO_W24_1                 MACO.SIPI124
			// wire CELL5.IO_W24_2                 MACO.SIPI224
			// wire CELL5.IO_W24_3                 MACO.SIPI324
			// wire CELL5.IO_W24_4                 MACO.SIPI424
			// wire CELL5.IO_W24_5                 MACO.SIPI524
			// wire CELL5.IO_W24_6                 MACO.SIPI624
			// wire CELL5.IO_W24_7                 MACO.SIPI724
			// wire CELL5.IO_W25_0                 MACO.SIPI025
			// wire CELL5.IO_W25_1                 MACO.SIPI125
			// wire CELL5.IO_W25_2                 MACO.SIPI225
			// wire CELL5.IO_W25_3                 MACO.SIPI325
			// wire CELL5.IO_W25_4                 MACO.SIPI425
			// wire CELL5.IO_W25_5                 MACO.SIPI525
			// wire CELL5.IO_W25_6                 MACO.SIPI625
			// wire CELL5.IO_W25_7                 MACO.SIPI725
			// wire CELL5.IO_W26_0                 MACO.SIPI026
			// wire CELL5.IO_W26_1                 MACO.SIPI126
			// wire CELL5.IO_W26_2                 MACO.SIPI226
			// wire CELL5.IO_W26_3                 MACO.SIPI326
			// wire CELL5.IO_W26_4                 MACO.SIPI426
			// wire CELL5.IO_W26_5                 MACO.SIPI526
			// wire CELL5.IO_W26_6                 MACO.SIPI626
			// wire CELL5.IO_W26_7                 MACO.SIPI726
			// wire CELL5.IO_W27_0                 MACO.SIPI027
			// wire CELL5.IO_W27_1                 MACO.SIPI127
			// wire CELL5.IO_W27_2                 MACO.SIPI227
			// wire CELL5.IO_W27_3                 MACO.SIPI327
			// wire CELL5.IO_W27_4                 MACO.SIPI427
			// wire CELL5.IO_W27_5                 MACO.SIPI527
			// wire CELL5.IO_W27_6                 MACO.SIPI627
			// wire CELL5.IO_W27_7                 MACO.SIPI727
			// wire CELL5.IO_W28_0                 MACO.SIPI028
			// wire CELL5.IO_W28_1                 MACO.SIPI128
			// wire CELL5.IO_W28_2                 MACO.SIPI228
			// wire CELL5.IO_W28_3                 MACO.SIPI328
			// wire CELL5.IO_W28_4                 MACO.SIPI428
			// wire CELL5.IO_W28_5                 MACO.SIPI528
			// wire CELL5.IO_W28_6                 MACO.SIPI628
			// wire CELL5.IO_W28_7                 MACO.SIPI728
			// wire CELL5.IO_W29_0                 MACO.SIPI029
			// wire CELL5.IO_W29_1                 MACO.SIPI129
			// wire CELL5.IO_W29_2                 MACO.SIPI229
			// wire CELL5.IO_W29_3                 MACO.SIPI329
			// wire CELL5.IO_W29_4                 MACO.SIPI429
			// wire CELL5.IO_W29_5                 MACO.SIPI529
			// wire CELL5.IO_W29_6                 MACO.SIPI629
			// wire CELL5.IO_W29_7                 MACO.SIPI729
			// wire CELL5.IO_W30_0                 MACO.SIPI030
			// wire CELL5.IO_W30_1                 MACO.SIPI130
			// wire CELL5.IO_W30_2                 MACO.SIPI230
			// wire CELL5.IO_W30_3                 MACO.SIPI330
			// wire CELL5.IO_W30_4                 MACO.SIPI430
			// wire CELL5.IO_W30_5                 MACO.SIPI530
			// wire CELL5.IO_W30_6                 MACO.SIPI630
			// wire CELL5.IO_W30_7                 MACO.SIPI730
			// wire CELL5.IO_W31_0                 MACO.SIPI031
			// wire CELL5.IO_W31_1                 MACO.SIPI131
			// wire CELL5.IO_W31_2                 MACO.SIPI231
			// wire CELL5.IO_W31_3                 MACO.SIPI331
			// wire CELL5.IO_W31_4                 MACO.SIPI431
			// wire CELL5.IO_W31_5                 MACO.SIPI531
			// wire CELL5.IO_W31_6                 MACO.SIPI631
			// wire CELL5.IO_W31_7                 MACO.SIPI731
			// wire CELL6.EBR_W0_1                 MACO.EBRO900
			// wire CELL6.EBR_W1_1                 MACO.EBRO901
			// wire CELL6.EBR_W2_1                 MACO.EBRO902
			// wire CELL6.EBR_W3_1                 MACO.EBRO903
			// wire CELL6.EBR_W4_1                 MACO.EBRO904
			// wire CELL6.EBR_W5_1                 MACO.EBRO905
			// wire CELL6.EBR_W6_1                 MACO.EBRO906
			// wire CELL6.EBR_W7_1                 MACO.EBRO907
			// wire CELL6.EBR_W8_1                 MACO.EBRO908
			// wire CELL6.EBR_W9_1                 MACO.EBRO909
			// wire CELL6.EBR_W10_1                MACO.EBRO910
			// wire CELL6.EBR_W11_1                MACO.EBRO911
			// wire CELL6.EBR_W12_1                MACO.EBRO912
			// wire CELL6.EBR_W13_1                MACO.EBRO913
			// wire CELL6.EBR_W14_1                MACO.EBRO914
			// wire CELL6.EBR_W15_1                MACO.EBRO915
			// wire CELL6.EBR_W16_1                MACO.EBRO916
			// wire CELL6.EBR_W17_1                MACO.EBRO917
			// wire CELL6.EBR_W18_1                MACO.EBRO918
			// wire CELL6.EBR_W19_1                MACO.EBRO919
			// wire CELL6.EBR_W20_1                MACO.EBRO920
			// wire CELL6.EBR_W21_1                MACO.EBRO921
			// wire CELL6.EBR_W22_1                MACO.EBRO922
			// wire CELL6.EBR_W23_1                MACO.EBRO923
			// wire CELL6.EBR_W24_1                MACO.EBRO924
			// wire CELL6.EBR_W25_1                MACO.EBRO925
			// wire CELL6.EBR_W26_1                MACO.EBRO926
			// wire CELL6.EBR_W27_1                MACO.EBRO927
			// wire CELL6.EBR_W28_1                MACO.EBRO928
			// wire CELL6.EBR_W29_1                MACO.EBRO929
			// wire CELL6.EBR_W30_1                MACO.EBRO930
			// wire CELL6.EBR_W31_1                MACO.EBRO931
			// wire CELL6.EBR_W32_1                MACO.EBRO932
			// wire CELL6.EBR_W33_1                MACO.EBRO933
			// wire CELL6.EBR_W34_1                MACO.EBRO934
			// wire CELL6.EBR_W35_1                MACO.EBRO935
			// wire CELL6.EBR_W36_1                MACO.EBRO936
			// wire CELL6.EBR_W37_1                MACO.EBRO937
			// wire CELL6.EBR_W38_1                MACO.EBRO938
			// wire CELL6.EBR_W39_1                MACO.EBRO939
			// wire CELL6.EBR_W40_1                MACO.EBRO940
			// wire CELL6.EBR_W41_1                MACO.EBRO941
			// wire CELL6.EBR_W42_1                MACO.EBRO942
			// wire CELL6.EBR_W43_1                MACO.EBRO943
			// wire CELL6.EBR_W44_1                MACO.EBRO944
			// wire CELL6.EBR_W45_1                MACO.EBRO945
			// wire CELL6.EBR_W46_1                MACO.EBRO946
			// wire CELL6.EBR_W47_1                MACO.EBRO947
			// wire CELL6.EBR_W48_1                MACO.EBRO948
			// wire CELL6.EBR_W49_1                MACO.EBRO949
			// wire CELL6.EBR_W50_1                MACO.EBRO950
			// wire CELL6.EBR_W51_1                MACO.EBRO951
			// wire CELL6.EBR_W52_1                MACO.EBRO952
			// wire CELL6.EBR_W53_1                MACO.EBRO953
			// wire CELL6.EBR_W54_1                MACO.EBRO954
			// wire CELL6.EBR_W55_1                MACO.EBRO955
			// wire CELL6.EBR_W56_1                MACO.EBRO956
			// wire CELL6.EBR_W57_1                MACO.EBRO957
			// wire CELL6.EBR_W58_1                MACO.EBRO958
			// wire CELL6.EBR_W59_1                MACO.EBRO959
			// wire CELL6.EBR_W60_1                MACO.EBRO960
			// wire CELL6.EBR_W61_1                MACO.EBRO961
			// wire CELL6.EBR_W62_1                MACO.EBRO962
			// wire CELL6.EBR_W63_1                MACO.EBRO963
			// wire CELL6.EBR_E0_0                 MACO.EBRI000
			// wire CELL6.EBR_E1_0                 MACO.EBRI001
			// wire CELL6.EBR_E2_0                 MACO.EBRI002
			// wire CELL6.EBR_E3_0                 MACO.EBRI003
			// wire CELL6.EBR_E4_0                 MACO.EBRI004
			// wire CELL6.EBR_E5_0                 MACO.EBRI005
			// wire CELL6.EBR_E6_0                 MACO.EBRI006
			// wire CELL6.EBR_E7_0                 MACO.EBRI007
			// wire CELL6.EBR_E8_0                 MACO.EBRI008
			// wire CELL6.EBR_E9_0                 MACO.EBRI009
			// wire CELL6.EBR_E10_0                MACO.EBRI010
			// wire CELL6.EBR_E11_0                MACO.EBRI011
			// wire CELL6.EBR_E12_0                MACO.EBRI012
			// wire CELL6.EBR_E13_0                MACO.EBRI013
			// wire CELL6.EBR_E14_0                MACO.EBRI014
			// wire CELL6.EBR_E15_0                MACO.EBRI015
			// wire CELL6.EBR_E16_0                MACO.EBRI016
			// wire CELL6.EBR_E17_0                MACO.EBRI017
			// wire CELL6.EBR_E18_0                MACO.EBRI018
			// wire CELL6.EBR_E19_0                MACO.EBRI019
			// wire CELL6.EBR_E20_0                MACO.EBRI020
			// wire CELL6.EBR_E21_0                MACO.EBRI021
			// wire CELL6.EBR_E22_0                MACO.EBRI022
			// wire CELL6.EBR_E23_0                MACO.EBRI023
			// wire CELL6.EBR_E24_0                MACO.EBRI024
			// wire CELL6.EBR_E25_0                MACO.EBRI025
			// wire CELL6.EBR_E26_0                MACO.EBRI026
			// wire CELL6.EBR_E27_0                MACO.EBRI027
			// wire CELL6.EBR_E28_0                MACO.EBRI028
			// wire CELL6.EBR_E29_0                MACO.EBRI029
			// wire CELL6.EBR_E30_0                MACO.EBRI030
			// wire CELL6.EBR_E31_0                MACO.EBRI031
			// wire CELL6.EBR_E32_0                MACO.EBRI032
			// wire CELL6.EBR_E33_0                MACO.EBRI033
			// wire CELL6.EBR_E34_0                MACO.EBRI034
			// wire CELL6.EBR_E35_0                MACO.EBRI035
			// wire CELL6.EBR_E36_0                MACO.EBRI036
			// wire CELL6.EBR_E37_0                MACO.EBRI037
			// wire CELL6.EBR_E38_0                MACO.EBRI038
			// wire CELL6.EBR_E39_0                MACO.EBRI039
			// wire CELL6.EBR_E40_0                MACO.EBRI040
			// wire CELL6.EBR_E41_0                MACO.EBRI041
			// wire CELL6.EBR_E42_0                MACO.EBRI042
			// wire CELL6.EBR_E43_0                MACO.EBRI043
			// wire CELL6.EBR_E44_0                MACO.EBRI044
			// wire CELL6.EBR_E45_0                MACO.EBRI045
			// wire CELL6.EBR_E46_0                MACO.EBRI046
			// wire CELL6.EBR_E47_0                MACO.EBRI047
			// wire CELL7.EBR_W0_1                 MACO.EBRO800
			// wire CELL7.EBR_W1_1                 MACO.EBRO801
			// wire CELL7.EBR_W2_1                 MACO.EBRO802
			// wire CELL7.EBR_W3_1                 MACO.EBRO803
			// wire CELL7.EBR_W4_1                 MACO.EBRO804
			// wire CELL7.EBR_W5_1                 MACO.EBRO805
			// wire CELL7.EBR_W6_1                 MACO.EBRO806
			// wire CELL7.EBR_W7_1                 MACO.EBRO807
			// wire CELL7.EBR_W8_1                 MACO.EBRO808
			// wire CELL7.EBR_W9_1                 MACO.EBRO809
			// wire CELL7.EBR_W10_1                MACO.EBRO810
			// wire CELL7.EBR_W11_1                MACO.EBRO811
			// wire CELL7.EBR_W12_1                MACO.EBRO812
			// wire CELL7.EBR_W13_1                MACO.EBRO813
			// wire CELL7.EBR_W14_1                MACO.EBRO814
			// wire CELL7.EBR_W15_1                MACO.EBRO815
			// wire CELL7.EBR_W16_1                MACO.EBRO816
			// wire CELL7.EBR_W17_1                MACO.EBRO817
			// wire CELL7.EBR_W18_1                MACO.EBRO818
			// wire CELL7.EBR_W19_1                MACO.EBRO819
			// wire CELL7.EBR_W20_1                MACO.EBRO820
			// wire CELL7.EBR_W21_1                MACO.EBRO821
			// wire CELL7.EBR_W22_1                MACO.EBRO822
			// wire CELL7.EBR_W23_1                MACO.EBRO823
			// wire CELL7.EBR_W24_1                MACO.EBRO824
			// wire CELL7.EBR_W25_1                MACO.EBRO825
			// wire CELL7.EBR_W26_1                MACO.EBRO826
			// wire CELL7.EBR_W27_1                MACO.EBRO827
			// wire CELL7.EBR_W28_1                MACO.EBRO828
			// wire CELL7.EBR_W29_1                MACO.EBRO829
			// wire CELL7.EBR_W30_1                MACO.EBRO830
			// wire CELL7.EBR_W31_1                MACO.EBRO831
			// wire CELL7.EBR_W32_1                MACO.EBRO832
			// wire CELL7.EBR_W33_1                MACO.EBRO833
			// wire CELL7.EBR_W34_1                MACO.EBRO834
			// wire CELL7.EBR_W35_1                MACO.EBRO835
			// wire CELL7.EBR_W36_1                MACO.EBRO836
			// wire CELL7.EBR_W37_1                MACO.EBRO837
			// wire CELL7.EBR_W38_1                MACO.EBRO838
			// wire CELL7.EBR_W39_1                MACO.EBRO839
			// wire CELL7.EBR_W40_1                MACO.EBRO840
			// wire CELL7.EBR_W41_1                MACO.EBRO841
			// wire CELL7.EBR_W42_1                MACO.EBRO842
			// wire CELL7.EBR_W43_1                MACO.EBRO843
			// wire CELL7.EBR_W44_1                MACO.EBRO844
			// wire CELL7.EBR_W45_1                MACO.EBRO845
			// wire CELL7.EBR_W46_1                MACO.EBRO846
			// wire CELL7.EBR_W47_1                MACO.EBRO847
			// wire CELL7.EBR_W48_1                MACO.EBRO848
			// wire CELL7.EBR_W49_1                MACO.EBRO849
			// wire CELL7.EBR_W50_1                MACO.EBRO850
			// wire CELL7.EBR_W51_1                MACO.EBRO851
			// wire CELL7.EBR_W52_1                MACO.EBRO852
			// wire CELL7.EBR_W53_1                MACO.EBRO853
			// wire CELL7.EBR_W54_1                MACO.EBRO854
			// wire CELL7.EBR_W55_1                MACO.EBRO855
			// wire CELL7.EBR_W56_1                MACO.EBRO856
			// wire CELL7.EBR_W57_1                MACO.EBRO857
			// wire CELL7.EBR_W58_1                MACO.EBRO858
			// wire CELL7.EBR_W59_1                MACO.EBRO859
			// wire CELL7.EBR_W60_1                MACO.EBRO860
			// wire CELL7.EBR_W61_1                MACO.EBRO861
			// wire CELL7.EBR_W62_1                MACO.EBRO862
			// wire CELL7.EBR_W63_1                MACO.EBRO863
			// wire CELL7.EBR_E0_0                 MACO.EBRI100
			// wire CELL7.EBR_E1_0                 MACO.EBRI101
			// wire CELL7.EBR_E2_0                 MACO.EBRI102
			// wire CELL7.EBR_E3_0                 MACO.EBRI103
			// wire CELL7.EBR_E4_0                 MACO.EBRI104
			// wire CELL7.EBR_E5_0                 MACO.EBRI105
			// wire CELL7.EBR_E6_0                 MACO.EBRI106
			// wire CELL7.EBR_E7_0                 MACO.EBRI107
			// wire CELL7.EBR_E8_0                 MACO.EBRI108
			// wire CELL7.EBR_E9_0                 MACO.EBRI109
			// wire CELL7.EBR_E10_0                MACO.EBRI110
			// wire CELL7.EBR_E11_0                MACO.EBRI111
			// wire CELL7.EBR_E12_0                MACO.EBRI112
			// wire CELL7.EBR_E13_0                MACO.EBRI113
			// wire CELL7.EBR_E14_0                MACO.EBRI114
			// wire CELL7.EBR_E15_0                MACO.EBRI115
			// wire CELL7.EBR_E16_0                MACO.EBRI116
			// wire CELL7.EBR_E17_0                MACO.EBRI117
			// wire CELL7.EBR_E18_0                MACO.EBRI118
			// wire CELL7.EBR_E19_0                MACO.EBRI119
			// wire CELL7.EBR_E20_0                MACO.EBRI120
			// wire CELL7.EBR_E21_0                MACO.EBRI121
			// wire CELL7.EBR_E22_0                MACO.EBRI122
			// wire CELL7.EBR_E23_0                MACO.EBRI123
			// wire CELL7.EBR_E24_0                MACO.EBRI124
			// wire CELL7.EBR_E25_0                MACO.EBRI125
			// wire CELL7.EBR_E26_0                MACO.EBRI126
			// wire CELL7.EBR_E27_0                MACO.EBRI127
			// wire CELL7.EBR_E28_0                MACO.EBRI128
			// wire CELL7.EBR_E29_0                MACO.EBRI129
			// wire CELL7.EBR_E30_0                MACO.EBRI130
			// wire CELL7.EBR_E31_0                MACO.EBRI131
			// wire CELL7.EBR_E32_0                MACO.EBRI132
			// wire CELL7.EBR_E33_0                MACO.EBRI133
			// wire CELL7.EBR_E34_0                MACO.EBRI134
			// wire CELL7.EBR_E35_0                MACO.EBRI135
			// wire CELL7.EBR_E36_0                MACO.EBRI136
			// wire CELL7.EBR_E37_0                MACO.EBRI137
			// wire CELL7.EBR_E38_0                MACO.EBRI138
			// wire CELL7.EBR_E39_0                MACO.EBRI139
			// wire CELL7.EBR_E40_0                MACO.EBRI140
			// wire CELL7.EBR_E41_0                MACO.EBRI141
			// wire CELL7.EBR_E42_0                MACO.EBRI142
			// wire CELL7.EBR_E43_0                MACO.EBRI143
			// wire CELL7.EBR_E44_0                MACO.EBRI144
			// wire CELL7.EBR_E45_0                MACO.EBRI145
			// wire CELL7.EBR_E46_0                MACO.EBRI146
			// wire CELL7.EBR_E47_0                MACO.EBRI147
			// wire CELL8.EBR_W0_1                 MACO.EBRO700
			// wire CELL8.EBR_W1_1                 MACO.EBRO701
			// wire CELL8.EBR_W2_1                 MACO.EBRO702
			// wire CELL8.EBR_W3_1                 MACO.EBRO703
			// wire CELL8.EBR_W4_1                 MACO.EBRO704
			// wire CELL8.EBR_W5_1                 MACO.EBRO705
			// wire CELL8.EBR_W6_1                 MACO.EBRO706
			// wire CELL8.EBR_W7_1                 MACO.EBRO707
			// wire CELL8.EBR_W8_1                 MACO.EBRO708
			// wire CELL8.EBR_W9_1                 MACO.EBRO709
			// wire CELL8.EBR_W10_1                MACO.EBRO710
			// wire CELL8.EBR_W11_1                MACO.EBRO711
			// wire CELL8.EBR_W12_1                MACO.EBRO712
			// wire CELL8.EBR_W13_1                MACO.EBRO713
			// wire CELL8.EBR_W14_1                MACO.EBRO714
			// wire CELL8.EBR_W15_1                MACO.EBRO715
			// wire CELL8.EBR_W16_1                MACO.EBRO716
			// wire CELL8.EBR_W17_1                MACO.EBRO717
			// wire CELL8.EBR_W18_1                MACO.EBRO718
			// wire CELL8.EBR_W19_1                MACO.EBRO719
			// wire CELL8.EBR_W20_1                MACO.EBRO720
			// wire CELL8.EBR_W21_1                MACO.EBRO721
			// wire CELL8.EBR_W22_1                MACO.EBRO722
			// wire CELL8.EBR_W23_1                MACO.EBRO723
			// wire CELL8.EBR_W24_1                MACO.EBRO724
			// wire CELL8.EBR_W25_1                MACO.EBRO725
			// wire CELL8.EBR_W26_1                MACO.EBRO726
			// wire CELL8.EBR_W27_1                MACO.EBRO727
			// wire CELL8.EBR_W28_1                MACO.EBRO728
			// wire CELL8.EBR_W29_1                MACO.EBRO729
			// wire CELL8.EBR_W30_1                MACO.EBRO730
			// wire CELL8.EBR_W31_1                MACO.EBRO731
			// wire CELL8.EBR_W32_1                MACO.EBRO732
			// wire CELL8.EBR_W33_1                MACO.EBRO733
			// wire CELL8.EBR_W34_1                MACO.EBRO734
			// wire CELL8.EBR_W35_1                MACO.EBRO735
			// wire CELL8.EBR_W36_1                MACO.EBRO736
			// wire CELL8.EBR_W37_1                MACO.EBRO737
			// wire CELL8.EBR_W38_1                MACO.EBRO738
			// wire CELL8.EBR_W39_1                MACO.EBRO739
			// wire CELL8.EBR_W40_1                MACO.EBRO740
			// wire CELL8.EBR_W41_1                MACO.EBRO741
			// wire CELL8.EBR_W42_1                MACO.EBRO742
			// wire CELL8.EBR_W43_1                MACO.EBRO743
			// wire CELL8.EBR_W44_1                MACO.EBRO744
			// wire CELL8.EBR_W45_1                MACO.EBRO745
			// wire CELL8.EBR_W46_1                MACO.EBRO746
			// wire CELL8.EBR_W47_1                MACO.EBRO747
			// wire CELL8.EBR_W48_1                MACO.EBRO748
			// wire CELL8.EBR_W49_1                MACO.EBRO749
			// wire CELL8.EBR_W50_1                MACO.EBRO750
			// wire CELL8.EBR_W51_1                MACO.EBRO751
			// wire CELL8.EBR_W52_1                MACO.EBRO752
			// wire CELL8.EBR_W53_1                MACO.EBRO753
			// wire CELL8.EBR_W54_1                MACO.EBRO754
			// wire CELL8.EBR_W55_1                MACO.EBRO755
			// wire CELL8.EBR_W56_1                MACO.EBRO756
			// wire CELL8.EBR_W57_1                MACO.EBRO757
			// wire CELL8.EBR_W58_1                MACO.EBRO758
			// wire CELL8.EBR_W59_1                MACO.EBRO759
			// wire CELL8.EBR_W60_1                MACO.EBRO760
			// wire CELL8.EBR_W61_1                MACO.EBRO761
			// wire CELL8.EBR_W62_1                MACO.EBRO762
			// wire CELL8.EBR_W63_1                MACO.EBRO763
			// wire CELL8.EBR_E0_0                 MACO.EBRI200
			// wire CELL8.EBR_E1_0                 MACO.EBRI201
			// wire CELL8.EBR_E2_0                 MACO.EBRI202
			// wire CELL8.EBR_E3_0                 MACO.EBRI203
			// wire CELL8.EBR_E4_0                 MACO.EBRI204
			// wire CELL8.EBR_E5_0                 MACO.EBRI205
			// wire CELL8.EBR_E6_0                 MACO.EBRI206
			// wire CELL8.EBR_E7_0                 MACO.EBRI207
			// wire CELL8.EBR_E8_0                 MACO.EBRI208
			// wire CELL8.EBR_E9_0                 MACO.EBRI209
			// wire CELL8.EBR_E10_0                MACO.EBRI210
			// wire CELL8.EBR_E11_0                MACO.EBRI211
			// wire CELL8.EBR_E12_0                MACO.EBRI212
			// wire CELL8.EBR_E13_0                MACO.EBRI213
			// wire CELL8.EBR_E14_0                MACO.EBRI214
			// wire CELL8.EBR_E15_0                MACO.EBRI215
			// wire CELL8.EBR_E16_0                MACO.EBRI216
			// wire CELL8.EBR_E17_0                MACO.EBRI217
			// wire CELL8.EBR_E18_0                MACO.EBRI218
			// wire CELL8.EBR_E19_0                MACO.EBRI219
			// wire CELL8.EBR_E20_0                MACO.EBRI220
			// wire CELL8.EBR_E21_0                MACO.EBRI221
			// wire CELL8.EBR_E22_0                MACO.EBRI222
			// wire CELL8.EBR_E23_0                MACO.EBRI223
			// wire CELL8.EBR_E24_0                MACO.EBRI224
			// wire CELL8.EBR_E25_0                MACO.EBRI225
			// wire CELL8.EBR_E26_0                MACO.EBRI226
			// wire CELL8.EBR_E27_0                MACO.EBRI227
			// wire CELL8.EBR_E28_0                MACO.EBRI228
			// wire CELL8.EBR_E29_0                MACO.EBRI229
			// wire CELL8.EBR_E30_0                MACO.EBRI230
			// wire CELL8.EBR_E31_0                MACO.EBRI231
			// wire CELL8.EBR_E32_0                MACO.EBRI232
			// wire CELL8.EBR_E33_0                MACO.EBRI233
			// wire CELL8.EBR_E34_0                MACO.EBRI234
			// wire CELL8.EBR_E35_0                MACO.EBRI235
			// wire CELL8.EBR_E36_0                MACO.EBRI236
			// wire CELL8.EBR_E37_0                MACO.EBRI237
			// wire CELL8.EBR_E38_0                MACO.EBRI238
			// wire CELL8.EBR_E39_0                MACO.EBRI239
			// wire CELL8.EBR_E40_0                MACO.EBRI240
			// wire CELL8.EBR_E41_0                MACO.EBRI241
			// wire CELL8.EBR_E42_0                MACO.EBRI242
			// wire CELL8.EBR_E43_0                MACO.EBRI243
			// wire CELL8.EBR_E44_0                MACO.EBRI244
			// wire CELL8.EBR_E45_0                MACO.EBRI245
			// wire CELL8.EBR_E46_0                MACO.EBRI246
			// wire CELL8.EBR_E47_0                MACO.EBRI247
			// wire CELL9.EBR_W0_1                 MACO.EBRO600
			// wire CELL9.EBR_W1_1                 MACO.EBRO601
			// wire CELL9.EBR_W2_1                 MACO.EBRO602
			// wire CELL9.EBR_W3_1                 MACO.EBRO603
			// wire CELL9.EBR_W4_1                 MACO.EBRO604
			// wire CELL9.EBR_W5_1                 MACO.EBRO605
			// wire CELL9.EBR_W6_1                 MACO.EBRO606
			// wire CELL9.EBR_W7_1                 MACO.EBRO607
			// wire CELL9.EBR_W8_1                 MACO.EBRO608
			// wire CELL9.EBR_W9_1                 MACO.EBRO609
			// wire CELL9.EBR_W10_1                MACO.EBRO610
			// wire CELL9.EBR_W11_1                MACO.EBRO611
			// wire CELL9.EBR_W12_1                MACO.EBRO612
			// wire CELL9.EBR_W13_1                MACO.EBRO613
			// wire CELL9.EBR_W14_1                MACO.EBRO614
			// wire CELL9.EBR_W15_1                MACO.EBRO615
			// wire CELL9.EBR_W16_1                MACO.EBRO616
			// wire CELL9.EBR_W17_1                MACO.EBRO617
			// wire CELL9.EBR_W18_1                MACO.EBRO618
			// wire CELL9.EBR_W19_1                MACO.EBRO619
			// wire CELL9.EBR_W20_1                MACO.EBRO620
			// wire CELL9.EBR_W21_1                MACO.EBRO621
			// wire CELL9.EBR_W22_1                MACO.EBRO622
			// wire CELL9.EBR_W23_1                MACO.EBRO623
			// wire CELL9.EBR_W24_1                MACO.EBRO624
			// wire CELL9.EBR_W25_1                MACO.EBRO625
			// wire CELL9.EBR_W26_1                MACO.EBRO626
			// wire CELL9.EBR_W27_1                MACO.EBRO627
			// wire CELL9.EBR_W28_1                MACO.EBRO628
			// wire CELL9.EBR_W29_1                MACO.EBRO629
			// wire CELL9.EBR_W30_1                MACO.EBRO630
			// wire CELL9.EBR_W31_1                MACO.EBRO631
			// wire CELL9.EBR_W32_1                MACO.EBRO632
			// wire CELL9.EBR_W33_1                MACO.EBRO633
			// wire CELL9.EBR_W34_1                MACO.EBRO634
			// wire CELL9.EBR_W35_1                MACO.EBRO635
			// wire CELL9.EBR_W36_1                MACO.EBRO636
			// wire CELL9.EBR_W37_1                MACO.EBRO637
			// wire CELL9.EBR_W38_1                MACO.EBRO638
			// wire CELL9.EBR_W39_1                MACO.EBRO639
			// wire CELL9.EBR_W40_1                MACO.EBRO640
			// wire CELL9.EBR_W41_1                MACO.EBRO641
			// wire CELL9.EBR_W42_1                MACO.EBRO642
			// wire CELL9.EBR_W43_1                MACO.EBRO643
			// wire CELL9.EBR_W44_1                MACO.EBRO644
			// wire CELL9.EBR_W45_1                MACO.EBRO645
			// wire CELL9.EBR_W46_1                MACO.EBRO646
			// wire CELL9.EBR_W47_1                MACO.EBRO647
			// wire CELL9.EBR_W48_1                MACO.EBRO648
			// wire CELL9.EBR_W49_1                MACO.EBRO649
			// wire CELL9.EBR_W50_1                MACO.EBRO650
			// wire CELL9.EBR_W51_1                MACO.EBRO651
			// wire CELL9.EBR_W52_1                MACO.EBRO652
			// wire CELL9.EBR_W53_1                MACO.EBRO653
			// wire CELL9.EBR_W54_1                MACO.EBRO654
			// wire CELL9.EBR_W55_1                MACO.EBRO655
			// wire CELL9.EBR_W56_1                MACO.EBRO656
			// wire CELL9.EBR_W57_1                MACO.EBRO657
			// wire CELL9.EBR_W58_1                MACO.EBRO658
			// wire CELL9.EBR_W59_1                MACO.EBRO659
			// wire CELL9.EBR_W60_1                MACO.EBRO660
			// wire CELL9.EBR_W61_1                MACO.EBRO661
			// wire CELL9.EBR_W62_1                MACO.EBRO662
			// wire CELL9.EBR_W63_1                MACO.EBRO663
			// wire CELL9.EBR_E0_0                 MACO.EBRI300
			// wire CELL9.EBR_E1_0                 MACO.EBRI301
			// wire CELL9.EBR_E2_0                 MACO.EBRI302
			// wire CELL9.EBR_E3_0                 MACO.EBRI303
			// wire CELL9.EBR_E4_0                 MACO.EBRI304
			// wire CELL9.EBR_E5_0                 MACO.EBRI305
			// wire CELL9.EBR_E6_0                 MACO.EBRI306
			// wire CELL9.EBR_E7_0                 MACO.EBRI307
			// wire CELL9.EBR_E8_0                 MACO.EBRI308
			// wire CELL9.EBR_E9_0                 MACO.EBRI309
			// wire CELL9.EBR_E10_0                MACO.EBRI310
			// wire CELL9.EBR_E11_0                MACO.EBRI311
			// wire CELL9.EBR_E12_0                MACO.EBRI312
			// wire CELL9.EBR_E13_0                MACO.EBRI313
			// wire CELL9.EBR_E14_0                MACO.EBRI314
			// wire CELL9.EBR_E15_0                MACO.EBRI315
			// wire CELL9.EBR_E16_0                MACO.EBRI316
			// wire CELL9.EBR_E17_0                MACO.EBRI317
			// wire CELL9.EBR_E18_0                MACO.EBRI318
			// wire CELL9.EBR_E19_0                MACO.EBRI319
			// wire CELL9.EBR_E20_0                MACO.EBRI320
			// wire CELL9.EBR_E21_0                MACO.EBRI321
			// wire CELL9.EBR_E22_0                MACO.EBRI322
			// wire CELL9.EBR_E23_0                MACO.EBRI323
			// wire CELL9.EBR_E24_0                MACO.EBRI324
			// wire CELL9.EBR_E25_0                MACO.EBRI325
			// wire CELL9.EBR_E26_0                MACO.EBRI326
			// wire CELL9.EBR_E27_0                MACO.EBRI327
			// wire CELL9.EBR_E28_0                MACO.EBRI328
			// wire CELL9.EBR_E29_0                MACO.EBRI329
			// wire CELL9.EBR_E30_0                MACO.EBRI330
			// wire CELL9.EBR_E31_0                MACO.EBRI331
			// wire CELL9.EBR_E32_0                MACO.EBRI332
			// wire CELL9.EBR_E33_0                MACO.EBRI333
			// wire CELL9.EBR_E34_0                MACO.EBRI334
			// wire CELL9.EBR_E35_0                MACO.EBRI335
			// wire CELL9.EBR_E36_0                MACO.EBRI336
			// wire CELL9.EBR_E37_0                MACO.EBRI337
			// wire CELL9.EBR_E38_0                MACO.EBRI338
			// wire CELL9.EBR_E39_0                MACO.EBRI339
			// wire CELL9.EBR_E40_0                MACO.EBRI340
			// wire CELL9.EBR_E41_0                MACO.EBRI341
			// wire CELL9.EBR_E42_0                MACO.EBRI342
			// wire CELL9.EBR_E43_0                MACO.EBRI343
			// wire CELL9.EBR_E44_0                MACO.EBRI344
			// wire CELL9.EBR_E45_0                MACO.EBRI345
			// wire CELL9.EBR_E46_0                MACO.EBRI346
			// wire CELL9.EBR_E47_0                MACO.EBRI347
			// wire CELL10.EBR_W0_1                MACO.EBRO500
			// wire CELL10.EBR_W1_1                MACO.EBRO501
			// wire CELL10.EBR_W2_1                MACO.EBRO502
			// wire CELL10.EBR_W3_1                MACO.EBRO503
			// wire CELL10.EBR_W4_1                MACO.EBRO504
			// wire CELL10.EBR_W5_1                MACO.EBRO505
			// wire CELL10.EBR_W6_1                MACO.EBRO506
			// wire CELL10.EBR_W7_1                MACO.EBRO507
			// wire CELL10.EBR_W8_1                MACO.EBRO508
			// wire CELL10.EBR_W9_1                MACO.EBRO509
			// wire CELL10.EBR_W10_1               MACO.EBRO510
			// wire CELL10.EBR_W11_1               MACO.EBRO511
			// wire CELL10.EBR_W12_1               MACO.EBRO512
			// wire CELL10.EBR_W13_1               MACO.EBRO513
			// wire CELL10.EBR_W14_1               MACO.EBRO514
			// wire CELL10.EBR_W15_1               MACO.EBRO515
			// wire CELL10.EBR_W16_1               MACO.EBRO516
			// wire CELL10.EBR_W17_1               MACO.EBRO517
			// wire CELL10.EBR_W18_1               MACO.EBRO518
			// wire CELL10.EBR_W19_1               MACO.EBRO519
			// wire CELL10.EBR_W20_1               MACO.EBRO520
			// wire CELL10.EBR_W21_1               MACO.EBRO521
			// wire CELL10.EBR_W22_1               MACO.EBRO522
			// wire CELL10.EBR_W23_1               MACO.EBRO523
			// wire CELL10.EBR_W24_1               MACO.EBRO524
			// wire CELL10.EBR_W25_1               MACO.EBRO525
			// wire CELL10.EBR_W26_1               MACO.EBRO526
			// wire CELL10.EBR_W27_1               MACO.EBRO527
			// wire CELL10.EBR_W28_1               MACO.EBRO528
			// wire CELL10.EBR_W29_1               MACO.EBRO529
			// wire CELL10.EBR_W30_1               MACO.EBRO530
			// wire CELL10.EBR_W31_1               MACO.EBRO531
			// wire CELL10.EBR_W32_1               MACO.EBRO532
			// wire CELL10.EBR_W33_1               MACO.EBRO533
			// wire CELL10.EBR_W34_1               MACO.EBRO534
			// wire CELL10.EBR_W35_1               MACO.EBRO535
			// wire CELL10.EBR_W36_1               MACO.EBRO536
			// wire CELL10.EBR_W37_1               MACO.EBRO537
			// wire CELL10.EBR_W38_1               MACO.EBRO538
			// wire CELL10.EBR_W39_1               MACO.EBRO539
			// wire CELL10.EBR_W40_1               MACO.EBRO540
			// wire CELL10.EBR_W41_1               MACO.EBRO541
			// wire CELL10.EBR_W42_1               MACO.EBRO542
			// wire CELL10.EBR_W43_1               MACO.EBRO543
			// wire CELL10.EBR_W44_1               MACO.EBRO544
			// wire CELL10.EBR_W45_1               MACO.EBRO545
			// wire CELL10.EBR_W46_1               MACO.EBRO546
			// wire CELL10.EBR_W47_1               MACO.EBRO547
			// wire CELL10.EBR_W48_1               MACO.EBRO548
			// wire CELL10.EBR_W49_1               MACO.EBRO549
			// wire CELL10.EBR_W50_1               MACO.EBRO550
			// wire CELL10.EBR_W51_1               MACO.EBRO551
			// wire CELL10.EBR_W52_1               MACO.EBRO552
			// wire CELL10.EBR_W53_1               MACO.EBRO553
			// wire CELL10.EBR_W54_1               MACO.EBRO554
			// wire CELL10.EBR_W55_1               MACO.EBRO555
			// wire CELL10.EBR_W56_1               MACO.EBRO556
			// wire CELL10.EBR_W57_1               MACO.EBRO557
			// wire CELL10.EBR_W58_1               MACO.EBRO558
			// wire CELL10.EBR_W59_1               MACO.EBRO559
			// wire CELL10.EBR_W60_1               MACO.EBRO560
			// wire CELL10.EBR_W61_1               MACO.EBRO561
			// wire CELL10.EBR_W62_1               MACO.EBRO562
			// wire CELL10.EBR_W63_1               MACO.EBRO563
			// wire CELL10.EBR_E0_0                MACO.EBRI400
			// wire CELL10.EBR_E1_0                MACO.EBRI401
			// wire CELL10.EBR_E2_0                MACO.EBRI402
			// wire CELL10.EBR_E3_0                MACO.EBRI403
			// wire CELL10.EBR_E4_0                MACO.EBRI404
			// wire CELL10.EBR_E5_0                MACO.EBRI405
			// wire CELL10.EBR_E6_0                MACO.EBRI406
			// wire CELL10.EBR_E7_0                MACO.EBRI407
			// wire CELL10.EBR_E8_0                MACO.EBRI408
			// wire CELL10.EBR_E9_0                MACO.EBRI409
			// wire CELL10.EBR_E10_0               MACO.EBRI410
			// wire CELL10.EBR_E11_0               MACO.EBRI411
			// wire CELL10.EBR_E12_0               MACO.EBRI412
			// wire CELL10.EBR_E13_0               MACO.EBRI413
			// wire CELL10.EBR_E14_0               MACO.EBRI414
			// wire CELL10.EBR_E15_0               MACO.EBRI415
			// wire CELL10.EBR_E16_0               MACO.EBRI416
			// wire CELL10.EBR_E17_0               MACO.EBRI417
			// wire CELL10.EBR_E18_0               MACO.EBRI418
			// wire CELL10.EBR_E19_0               MACO.EBRI419
			// wire CELL10.EBR_E20_0               MACO.EBRI420
			// wire CELL10.EBR_E21_0               MACO.EBRI421
			// wire CELL10.EBR_E22_0               MACO.EBRI422
			// wire CELL10.EBR_E23_0               MACO.EBRI423
			// wire CELL10.EBR_E24_0               MACO.EBRI424
			// wire CELL10.EBR_E25_0               MACO.EBRI425
			// wire CELL10.EBR_E26_0               MACO.EBRI426
			// wire CELL10.EBR_E27_0               MACO.EBRI427
			// wire CELL10.EBR_E28_0               MACO.EBRI428
			// wire CELL10.EBR_E29_0               MACO.EBRI429
			// wire CELL10.EBR_E30_0               MACO.EBRI430
			// wire CELL10.EBR_E31_0               MACO.EBRI431
			// wire CELL10.EBR_E32_0               MACO.EBRI432
			// wire CELL10.EBR_E33_0               MACO.EBRI433
			// wire CELL10.EBR_E34_0               MACO.EBRI434
			// wire CELL10.EBR_E35_0               MACO.EBRI435
			// wire CELL10.EBR_E36_0               MACO.EBRI436
			// wire CELL10.EBR_E37_0               MACO.EBRI437
			// wire CELL10.EBR_E38_0               MACO.EBRI438
			// wire CELL10.EBR_E39_0               MACO.EBRI439
			// wire CELL10.EBR_E40_0               MACO.EBRI440
			// wire CELL10.EBR_E41_0               MACO.EBRI441
			// wire CELL10.EBR_E42_0               MACO.EBRI442
			// wire CELL10.EBR_E43_0               MACO.EBRI443
			// wire CELL10.EBR_E44_0               MACO.EBRI444
			// wire CELL10.EBR_E45_0               MACO.EBRI445
			// wire CELL10.EBR_E46_0               MACO.EBRI446
			// wire CELL10.EBR_E47_0               MACO.EBRI447
			// wire CELL11.EBR_W0_1                MACO.EBRO400
			// wire CELL11.EBR_W1_1                MACO.EBRO401
			// wire CELL11.EBR_W2_1                MACO.EBRO402
			// wire CELL11.EBR_W3_1                MACO.EBRO403
			// wire CELL11.EBR_W4_1                MACO.EBRO404
			// wire CELL11.EBR_W5_1                MACO.EBRO405
			// wire CELL11.EBR_W6_1                MACO.EBRO406
			// wire CELL11.EBR_W7_1                MACO.EBRO407
			// wire CELL11.EBR_W8_1                MACO.EBRO408
			// wire CELL11.EBR_W9_1                MACO.EBRO409
			// wire CELL11.EBR_W10_1               MACO.EBRO410
			// wire CELL11.EBR_W11_1               MACO.EBRO411
			// wire CELL11.EBR_W12_1               MACO.EBRO412
			// wire CELL11.EBR_W13_1               MACO.EBRO413
			// wire CELL11.EBR_W14_1               MACO.EBRO414
			// wire CELL11.EBR_W15_1               MACO.EBRO415
			// wire CELL11.EBR_W16_1               MACO.EBRO416
			// wire CELL11.EBR_W17_1               MACO.EBRO417
			// wire CELL11.EBR_W18_1               MACO.EBRO418
			// wire CELL11.EBR_W19_1               MACO.EBRO419
			// wire CELL11.EBR_W20_1               MACO.EBRO420
			// wire CELL11.EBR_W21_1               MACO.EBRO421
			// wire CELL11.EBR_W22_1               MACO.EBRO422
			// wire CELL11.EBR_W23_1               MACO.EBRO423
			// wire CELL11.EBR_W24_1               MACO.EBRO424
			// wire CELL11.EBR_W25_1               MACO.EBRO425
			// wire CELL11.EBR_W26_1               MACO.EBRO426
			// wire CELL11.EBR_W27_1               MACO.EBRO427
			// wire CELL11.EBR_W28_1               MACO.EBRO428
			// wire CELL11.EBR_W29_1               MACO.EBRO429
			// wire CELL11.EBR_W30_1               MACO.EBRO430
			// wire CELL11.EBR_W31_1               MACO.EBRO431
			// wire CELL11.EBR_W32_1               MACO.EBRO432
			// wire CELL11.EBR_W33_1               MACO.EBRO433
			// wire CELL11.EBR_W34_1               MACO.EBRO434
			// wire CELL11.EBR_W35_1               MACO.EBRO435
			// wire CELL11.EBR_W36_1               MACO.EBRO436
			// wire CELL11.EBR_W37_1               MACO.EBRO437
			// wire CELL11.EBR_W38_1               MACO.EBRO438
			// wire CELL11.EBR_W39_1               MACO.EBRO439
			// wire CELL11.EBR_W40_1               MACO.EBRO440
			// wire CELL11.EBR_W41_1               MACO.EBRO441
			// wire CELL11.EBR_W42_1               MACO.EBRO442
			// wire CELL11.EBR_W43_1               MACO.EBRO443
			// wire CELL11.EBR_W44_1               MACO.EBRO444
			// wire CELL11.EBR_W45_1               MACO.EBRO445
			// wire CELL11.EBR_W46_1               MACO.EBRO446
			// wire CELL11.EBR_W47_1               MACO.EBRO447
			// wire CELL11.EBR_W48_1               MACO.EBRO448
			// wire CELL11.EBR_W49_1               MACO.EBRO449
			// wire CELL11.EBR_W50_1               MACO.EBRO450
			// wire CELL11.EBR_W51_1               MACO.EBRO451
			// wire CELL11.EBR_W52_1               MACO.EBRO452
			// wire CELL11.EBR_W53_1               MACO.EBRO453
			// wire CELL11.EBR_W54_1               MACO.EBRO454
			// wire CELL11.EBR_W55_1               MACO.EBRO455
			// wire CELL11.EBR_W56_1               MACO.EBRO456
			// wire CELL11.EBR_W57_1               MACO.EBRO457
			// wire CELL11.EBR_W58_1               MACO.EBRO458
			// wire CELL11.EBR_W59_1               MACO.EBRO459
			// wire CELL11.EBR_W60_1               MACO.EBRO460
			// wire CELL11.EBR_W61_1               MACO.EBRO461
			// wire CELL11.EBR_W62_1               MACO.EBRO462
			// wire CELL11.EBR_W63_1               MACO.EBRO463
			// wire CELL11.EBR_E0_0                MACO.EBRI500
			// wire CELL11.EBR_E1_0                MACO.EBRI501
			// wire CELL11.EBR_E2_0                MACO.EBRI502
			// wire CELL11.EBR_E3_0                MACO.EBRI503
			// wire CELL11.EBR_E4_0                MACO.EBRI504
			// wire CELL11.EBR_E5_0                MACO.EBRI505
			// wire CELL11.EBR_E6_0                MACO.EBRI506
			// wire CELL11.EBR_E7_0                MACO.EBRI507
			// wire CELL11.EBR_E8_0                MACO.EBRI508
			// wire CELL11.EBR_E9_0                MACO.EBRI509
			// wire CELL11.EBR_E10_0               MACO.EBRI510
			// wire CELL11.EBR_E11_0               MACO.EBRI511
			// wire CELL11.EBR_E12_0               MACO.EBRI512
			// wire CELL11.EBR_E13_0               MACO.EBRI513
			// wire CELL11.EBR_E14_0               MACO.EBRI514
			// wire CELL11.EBR_E15_0               MACO.EBRI515
			// wire CELL11.EBR_E16_0               MACO.EBRI516
			// wire CELL11.EBR_E17_0               MACO.EBRI517
			// wire CELL11.EBR_E18_0               MACO.EBRI518
			// wire CELL11.EBR_E19_0               MACO.EBRI519
			// wire CELL11.EBR_E20_0               MACO.EBRI520
			// wire CELL11.EBR_E21_0               MACO.EBRI521
			// wire CELL11.EBR_E22_0               MACO.EBRI522
			// wire CELL11.EBR_E23_0               MACO.EBRI523
			// wire CELL11.EBR_E24_0               MACO.EBRI524
			// wire CELL11.EBR_E25_0               MACO.EBRI525
			// wire CELL11.EBR_E26_0               MACO.EBRI526
			// wire CELL11.EBR_E27_0               MACO.EBRI527
			// wire CELL11.EBR_E28_0               MACO.EBRI528
			// wire CELL11.EBR_E29_0               MACO.EBRI529
			// wire CELL11.EBR_E30_0               MACO.EBRI530
			// wire CELL11.EBR_E31_0               MACO.EBRI531
			// wire CELL11.EBR_E32_0               MACO.EBRI532
			// wire CELL11.EBR_E33_0               MACO.EBRI533
			// wire CELL11.EBR_E34_0               MACO.EBRI534
			// wire CELL11.EBR_E35_0               MACO.EBRI535
			// wire CELL11.EBR_E36_0               MACO.EBRI536
			// wire CELL11.EBR_E37_0               MACO.EBRI537
			// wire CELL11.EBR_E38_0               MACO.EBRI538
			// wire CELL11.EBR_E39_0               MACO.EBRI539
			// wire CELL11.EBR_E40_0               MACO.EBRI540
			// wire CELL11.EBR_E41_0               MACO.EBRI541
			// wire CELL11.EBR_E42_0               MACO.EBRI542
			// wire CELL11.EBR_E43_0               MACO.EBRI543
			// wire CELL11.EBR_E44_0               MACO.EBRI544
			// wire CELL11.EBR_E45_0               MACO.EBRI545
			// wire CELL11.EBR_E46_0               MACO.EBRI546
			// wire CELL11.EBR_E47_0               MACO.EBRI547
			// wire CELL12.EBR_W0_1                MACO.EBRO300
			// wire CELL12.EBR_W1_1                MACO.EBRO301
			// wire CELL12.EBR_W2_1                MACO.EBRO302
			// wire CELL12.EBR_W3_1                MACO.EBRO303
			// wire CELL12.EBR_W4_1                MACO.EBRO304
			// wire CELL12.EBR_W5_1                MACO.EBRO305
			// wire CELL12.EBR_W6_1                MACO.EBRO306
			// wire CELL12.EBR_W7_1                MACO.EBRO307
			// wire CELL12.EBR_W8_1                MACO.EBRO308
			// wire CELL12.EBR_W9_1                MACO.EBRO309
			// wire CELL12.EBR_W10_1               MACO.EBRO310
			// wire CELL12.EBR_W11_1               MACO.EBRO311
			// wire CELL12.EBR_W12_1               MACO.EBRO312
			// wire CELL12.EBR_W13_1               MACO.EBRO313
			// wire CELL12.EBR_W14_1               MACO.EBRO314
			// wire CELL12.EBR_W15_1               MACO.EBRO315
			// wire CELL12.EBR_W16_1               MACO.EBRO316
			// wire CELL12.EBR_W17_1               MACO.EBRO317
			// wire CELL12.EBR_W18_1               MACO.EBRO318
			// wire CELL12.EBR_W19_1               MACO.EBRO319
			// wire CELL12.EBR_W20_1               MACO.EBRO320
			// wire CELL12.EBR_W21_1               MACO.EBRO321
			// wire CELL12.EBR_W22_1               MACO.EBRO322
			// wire CELL12.EBR_W23_1               MACO.EBRO323
			// wire CELL12.EBR_W24_1               MACO.EBRO324
			// wire CELL12.EBR_W25_1               MACO.EBRO325
			// wire CELL12.EBR_W26_1               MACO.EBRO326
			// wire CELL12.EBR_W27_1               MACO.EBRO327
			// wire CELL12.EBR_W28_1               MACO.EBRO328
			// wire CELL12.EBR_W29_1               MACO.EBRO329
			// wire CELL12.EBR_W30_1               MACO.EBRO330
			// wire CELL12.EBR_W31_1               MACO.EBRO331
			// wire CELL12.EBR_W32_1               MACO.EBRO332
			// wire CELL12.EBR_W33_1               MACO.EBRO333
			// wire CELL12.EBR_W34_1               MACO.EBRO334
			// wire CELL12.EBR_W35_1               MACO.EBRO335
			// wire CELL12.EBR_W36_1               MACO.EBRO336
			// wire CELL12.EBR_W37_1               MACO.EBRO337
			// wire CELL12.EBR_W38_1               MACO.EBRO338
			// wire CELL12.EBR_W39_1               MACO.EBRO339
			// wire CELL12.EBR_W40_1               MACO.EBRO340
			// wire CELL12.EBR_W41_1               MACO.EBRO341
			// wire CELL12.EBR_W42_1               MACO.EBRO342
			// wire CELL12.EBR_W43_1               MACO.EBRO343
			// wire CELL12.EBR_W44_1               MACO.EBRO344
			// wire CELL12.EBR_W45_1               MACO.EBRO345
			// wire CELL12.EBR_W46_1               MACO.EBRO346
			// wire CELL12.EBR_W47_1               MACO.EBRO347
			// wire CELL12.EBR_W48_1               MACO.EBRO348
			// wire CELL12.EBR_W49_1               MACO.EBRO349
			// wire CELL12.EBR_W50_1               MACO.EBRO350
			// wire CELL12.EBR_W51_1               MACO.EBRO351
			// wire CELL12.EBR_W52_1               MACO.EBRO352
			// wire CELL12.EBR_W53_1               MACO.EBRO353
			// wire CELL12.EBR_W54_1               MACO.EBRO354
			// wire CELL12.EBR_W55_1               MACO.EBRO355
			// wire CELL12.EBR_W56_1               MACO.EBRO356
			// wire CELL12.EBR_W57_1               MACO.EBRO357
			// wire CELL12.EBR_W58_1               MACO.EBRO358
			// wire CELL12.EBR_W59_1               MACO.EBRO359
			// wire CELL12.EBR_W60_1               MACO.EBRO360
			// wire CELL12.EBR_W61_1               MACO.EBRO361
			// wire CELL12.EBR_W62_1               MACO.EBRO362
			// wire CELL12.EBR_W63_1               MACO.EBRO363
			// wire CELL12.EBR_E0_0                MACO.EBRI600
			// wire CELL12.EBR_E1_0                MACO.EBRI601
			// wire CELL12.EBR_E2_0                MACO.EBRI602
			// wire CELL12.EBR_E3_0                MACO.EBRI603
			// wire CELL12.EBR_E4_0                MACO.EBRI604
			// wire CELL12.EBR_E5_0                MACO.EBRI605
			// wire CELL12.EBR_E6_0                MACO.EBRI606
			// wire CELL12.EBR_E7_0                MACO.EBRI607
			// wire CELL12.EBR_E8_0                MACO.EBRI608
			// wire CELL12.EBR_E9_0                MACO.EBRI609
			// wire CELL12.EBR_E10_0               MACO.EBRI610
			// wire CELL12.EBR_E11_0               MACO.EBRI611
			// wire CELL12.EBR_E12_0               MACO.EBRI612
			// wire CELL12.EBR_E13_0               MACO.EBRI613
			// wire CELL12.EBR_E14_0               MACO.EBRI614
			// wire CELL12.EBR_E15_0               MACO.EBRI615
			// wire CELL12.EBR_E16_0               MACO.EBRI616
			// wire CELL12.EBR_E17_0               MACO.EBRI617
			// wire CELL12.EBR_E18_0               MACO.EBRI618
			// wire CELL12.EBR_E19_0               MACO.EBRI619
			// wire CELL12.EBR_E20_0               MACO.EBRI620
			// wire CELL12.EBR_E21_0               MACO.EBRI621
			// wire CELL12.EBR_E22_0               MACO.EBRI622
			// wire CELL12.EBR_E23_0               MACO.EBRI623
			// wire CELL12.EBR_E24_0               MACO.EBRI624
			// wire CELL12.EBR_E25_0               MACO.EBRI625
			// wire CELL12.EBR_E26_0               MACO.EBRI626
			// wire CELL12.EBR_E27_0               MACO.EBRI627
			// wire CELL12.EBR_E28_0               MACO.EBRI628
			// wire CELL12.EBR_E29_0               MACO.EBRI629
			// wire CELL12.EBR_E30_0               MACO.EBRI630
			// wire CELL12.EBR_E31_0               MACO.EBRI631
			// wire CELL12.EBR_E32_0               MACO.EBRI632
			// wire CELL12.EBR_E33_0               MACO.EBRI633
			// wire CELL12.EBR_E34_0               MACO.EBRI634
			// wire CELL12.EBR_E35_0               MACO.EBRI635
			// wire CELL12.EBR_E36_0               MACO.EBRI636
			// wire CELL12.EBR_E37_0               MACO.EBRI637
			// wire CELL12.EBR_E38_0               MACO.EBRI638
			// wire CELL12.EBR_E39_0               MACO.EBRI639
			// wire CELL12.EBR_E40_0               MACO.EBRI640
			// wire CELL12.EBR_E41_0               MACO.EBRI641
			// wire CELL12.EBR_E42_0               MACO.EBRI642
			// wire CELL12.EBR_E43_0               MACO.EBRI643
			// wire CELL12.EBR_E44_0               MACO.EBRI644
			// wire CELL12.EBR_E45_0               MACO.EBRI645
			// wire CELL12.EBR_E46_0               MACO.EBRI646
			// wire CELL12.EBR_E47_0               MACO.EBRI647
			// wire CELL13.EBR_W0_1                MACO.EBRO200
			// wire CELL13.EBR_W1_1                MACO.EBRO201
			// wire CELL13.EBR_W2_1                MACO.EBRO202
			// wire CELL13.EBR_W3_1                MACO.EBRO203
			// wire CELL13.EBR_W4_1                MACO.EBRO204
			// wire CELL13.EBR_W5_1                MACO.EBRO205
			// wire CELL13.EBR_W6_1                MACO.EBRO206
			// wire CELL13.EBR_W7_1                MACO.EBRO207
			// wire CELL13.EBR_W8_1                MACO.EBRO208
			// wire CELL13.EBR_W9_1                MACO.EBRO209
			// wire CELL13.EBR_W10_1               MACO.EBRO210
			// wire CELL13.EBR_W11_1               MACO.EBRO211
			// wire CELL13.EBR_W12_1               MACO.EBRO212
			// wire CELL13.EBR_W13_1               MACO.EBRO213
			// wire CELL13.EBR_W14_1               MACO.EBRO214
			// wire CELL13.EBR_W15_1               MACO.EBRO215
			// wire CELL13.EBR_W16_1               MACO.EBRO216
			// wire CELL13.EBR_W17_1               MACO.EBRO217
			// wire CELL13.EBR_W18_1               MACO.EBRO218
			// wire CELL13.EBR_W19_1               MACO.EBRO219
			// wire CELL13.EBR_W20_1               MACO.EBRO220
			// wire CELL13.EBR_W21_1               MACO.EBRO221
			// wire CELL13.EBR_W22_1               MACO.EBRO222
			// wire CELL13.EBR_W23_1               MACO.EBRO223
			// wire CELL13.EBR_W24_1               MACO.EBRO224
			// wire CELL13.EBR_W25_1               MACO.EBRO225
			// wire CELL13.EBR_W26_1               MACO.EBRO226
			// wire CELL13.EBR_W27_1               MACO.EBRO227
			// wire CELL13.EBR_W28_1               MACO.EBRO228
			// wire CELL13.EBR_W29_1               MACO.EBRO229
			// wire CELL13.EBR_W30_1               MACO.EBRO230
			// wire CELL13.EBR_W31_1               MACO.EBRO231
			// wire CELL13.EBR_W32_1               MACO.EBRO232
			// wire CELL13.EBR_W33_1               MACO.EBRO233
			// wire CELL13.EBR_W34_1               MACO.EBRO234
			// wire CELL13.EBR_W35_1               MACO.EBRO235
			// wire CELL13.EBR_W36_1               MACO.EBRO236
			// wire CELL13.EBR_W37_1               MACO.EBRO237
			// wire CELL13.EBR_W38_1               MACO.EBRO238
			// wire CELL13.EBR_W39_1               MACO.EBRO239
			// wire CELL13.EBR_W40_1               MACO.EBRO240
			// wire CELL13.EBR_W41_1               MACO.EBRO241
			// wire CELL13.EBR_W42_1               MACO.EBRO242
			// wire CELL13.EBR_W43_1               MACO.EBRO243
			// wire CELL13.EBR_W44_1               MACO.EBRO244
			// wire CELL13.EBR_W45_1               MACO.EBRO245
			// wire CELL13.EBR_W46_1               MACO.EBRO246
			// wire CELL13.EBR_W47_1               MACO.EBRO247
			// wire CELL13.EBR_W48_1               MACO.EBRO248
			// wire CELL13.EBR_W49_1               MACO.EBRO249
			// wire CELL13.EBR_W50_1               MACO.EBRO250
			// wire CELL13.EBR_W51_1               MACO.EBRO251
			// wire CELL13.EBR_W52_1               MACO.EBRO252
			// wire CELL13.EBR_W53_1               MACO.EBRO253
			// wire CELL13.EBR_W54_1               MACO.EBRO254
			// wire CELL13.EBR_W55_1               MACO.EBRO255
			// wire CELL13.EBR_W56_1               MACO.EBRO256
			// wire CELL13.EBR_W57_1               MACO.EBRO257
			// wire CELL13.EBR_W58_1               MACO.EBRO258
			// wire CELL13.EBR_W59_1               MACO.EBRO259
			// wire CELL13.EBR_W60_1               MACO.EBRO260
			// wire CELL13.EBR_W61_1               MACO.EBRO261
			// wire CELL13.EBR_W62_1               MACO.EBRO262
			// wire CELL13.EBR_W63_1               MACO.EBRO263
			// wire CELL13.EBR_E0_0                MACO.EBRI700
			// wire CELL13.EBR_E1_0                MACO.EBRI701
			// wire CELL13.EBR_E2_0                MACO.EBRI702
			// wire CELL13.EBR_E3_0                MACO.EBRI703
			// wire CELL13.EBR_E4_0                MACO.EBRI704
			// wire CELL13.EBR_E5_0                MACO.EBRI705
			// wire CELL13.EBR_E6_0                MACO.EBRI706
			// wire CELL13.EBR_E7_0                MACO.EBRI707
			// wire CELL13.EBR_E8_0                MACO.EBRI708
			// wire CELL13.EBR_E9_0                MACO.EBRI709
			// wire CELL13.EBR_E10_0               MACO.EBRI710
			// wire CELL13.EBR_E11_0               MACO.EBRI711
			// wire CELL13.EBR_E12_0               MACO.EBRI712
			// wire CELL13.EBR_E13_0               MACO.EBRI713
			// wire CELL13.EBR_E14_0               MACO.EBRI714
			// wire CELL13.EBR_E15_0               MACO.EBRI715
			// wire CELL13.EBR_E16_0               MACO.EBRI716
			// wire CELL13.EBR_E17_0               MACO.EBRI717
			// wire CELL13.EBR_E18_0               MACO.EBRI718
			// wire CELL13.EBR_E19_0               MACO.EBRI719
			// wire CELL13.EBR_E20_0               MACO.EBRI720
			// wire CELL13.EBR_E21_0               MACO.EBRI721
			// wire CELL13.EBR_E22_0               MACO.EBRI722
			// wire CELL13.EBR_E23_0               MACO.EBRI723
			// wire CELL13.EBR_E24_0               MACO.EBRI724
			// wire CELL13.EBR_E25_0               MACO.EBRI725
			// wire CELL13.EBR_E26_0               MACO.EBRI726
			// wire CELL13.EBR_E27_0               MACO.EBRI727
			// wire CELL13.EBR_E28_0               MACO.EBRI728
			// wire CELL13.EBR_E29_0               MACO.EBRI729
			// wire CELL13.EBR_E30_0               MACO.EBRI730
			// wire CELL13.EBR_E31_0               MACO.EBRI731
			// wire CELL13.EBR_E32_0               MACO.EBRI732
			// wire CELL13.EBR_E33_0               MACO.EBRI733
			// wire CELL13.EBR_E34_0               MACO.EBRI734
			// wire CELL13.EBR_E35_0               MACO.EBRI735
			// wire CELL13.EBR_E36_0               MACO.EBRI736
			// wire CELL13.EBR_E37_0               MACO.EBRI737
			// wire CELL13.EBR_E38_0               MACO.EBRI738
			// wire CELL13.EBR_E39_0               MACO.EBRI739
			// wire CELL13.EBR_E40_0               MACO.EBRI740
			// wire CELL13.EBR_E41_0               MACO.EBRI741
			// wire CELL13.EBR_E42_0               MACO.EBRI742
			// wire CELL13.EBR_E43_0               MACO.EBRI743
			// wire CELL13.EBR_E44_0               MACO.EBRI744
			// wire CELL13.EBR_E45_0               MACO.EBRI745
			// wire CELL13.EBR_E46_0               MACO.EBRI746
			// wire CELL13.EBR_E47_0               MACO.EBRI747
			// wire CELL14.EBR_W0_1                MACO.EBRO100
			// wire CELL14.EBR_W1_1                MACO.EBRO101
			// wire CELL14.EBR_W2_1                MACO.EBRO102
			// wire CELL14.EBR_W3_1                MACO.EBRO103
			// wire CELL14.EBR_W4_1                MACO.EBRO104
			// wire CELL14.EBR_W5_1                MACO.EBRO105
			// wire CELL14.EBR_W6_1                MACO.EBRO106
			// wire CELL14.EBR_W7_1                MACO.EBRO107
			// wire CELL14.EBR_W8_1                MACO.EBRO108
			// wire CELL14.EBR_W9_1                MACO.EBRO109
			// wire CELL14.EBR_W10_1               MACO.EBRO110
			// wire CELL14.EBR_W11_1               MACO.EBRO111
			// wire CELL14.EBR_W12_1               MACO.EBRO112
			// wire CELL14.EBR_W13_1               MACO.EBRO113
			// wire CELL14.EBR_W14_1               MACO.EBRO114
			// wire CELL14.EBR_W15_1               MACO.EBRO115
			// wire CELL14.EBR_W16_1               MACO.EBRO116
			// wire CELL14.EBR_W17_1               MACO.EBRO117
			// wire CELL14.EBR_W18_1               MACO.EBRO118
			// wire CELL14.EBR_W19_1               MACO.EBRO119
			// wire CELL14.EBR_W20_1               MACO.EBRO120
			// wire CELL14.EBR_W21_1               MACO.EBRO121
			// wire CELL14.EBR_W22_1               MACO.EBRO122
			// wire CELL14.EBR_W23_1               MACO.EBRO123
			// wire CELL14.EBR_W24_1               MACO.EBRO124
			// wire CELL14.EBR_W25_1               MACO.EBRO125
			// wire CELL14.EBR_W26_1               MACO.EBRO126
			// wire CELL14.EBR_W27_1               MACO.EBRO127
			// wire CELL14.EBR_W28_1               MACO.EBRO128
			// wire CELL14.EBR_W29_1               MACO.EBRO129
			// wire CELL14.EBR_W30_1               MACO.EBRO130
			// wire CELL14.EBR_W31_1               MACO.EBRO131
			// wire CELL14.EBR_W32_1               MACO.EBRO132
			// wire CELL14.EBR_W33_1               MACO.EBRO133
			// wire CELL14.EBR_W34_1               MACO.EBRO134
			// wire CELL14.EBR_W35_1               MACO.EBRO135
			// wire CELL14.EBR_W36_1               MACO.EBRO136
			// wire CELL14.EBR_W37_1               MACO.EBRO137
			// wire CELL14.EBR_W38_1               MACO.EBRO138
			// wire CELL14.EBR_W39_1               MACO.EBRO139
			// wire CELL14.EBR_W40_1               MACO.EBRO140
			// wire CELL14.EBR_W41_1               MACO.EBRO141
			// wire CELL14.EBR_W42_1               MACO.EBRO142
			// wire CELL14.EBR_W43_1               MACO.EBRO143
			// wire CELL14.EBR_W44_1               MACO.EBRO144
			// wire CELL14.EBR_W45_1               MACO.EBRO145
			// wire CELL14.EBR_W46_1               MACO.EBRO146
			// wire CELL14.EBR_W47_1               MACO.EBRO147
			// wire CELL14.EBR_W48_1               MACO.EBRO148
			// wire CELL14.EBR_W49_1               MACO.EBRO149
			// wire CELL14.EBR_W50_1               MACO.EBRO150
			// wire CELL14.EBR_W51_1               MACO.EBRO151
			// wire CELL14.EBR_W52_1               MACO.EBRO152
			// wire CELL14.EBR_W53_1               MACO.EBRO153
			// wire CELL14.EBR_W54_1               MACO.EBRO154
			// wire CELL14.EBR_W55_1               MACO.EBRO155
			// wire CELL14.EBR_W56_1               MACO.EBRO156
			// wire CELL14.EBR_W57_1               MACO.EBRO157
			// wire CELL14.EBR_W58_1               MACO.EBRO158
			// wire CELL14.EBR_W59_1               MACO.EBRO159
			// wire CELL14.EBR_W60_1               MACO.EBRO160
			// wire CELL14.EBR_W61_1               MACO.EBRO161
			// wire CELL14.EBR_W62_1               MACO.EBRO162
			// wire CELL14.EBR_W63_1               MACO.EBRO163
			// wire CELL14.EBR_E0_0                MACO.EBRI800
			// wire CELL14.EBR_E1_0                MACO.EBRI801
			// wire CELL14.EBR_E2_0                MACO.EBRI802
			// wire CELL14.EBR_E3_0                MACO.EBRI803
			// wire CELL14.EBR_E4_0                MACO.EBRI804
			// wire CELL14.EBR_E5_0                MACO.EBRI805
			// wire CELL14.EBR_E6_0                MACO.EBRI806
			// wire CELL14.EBR_E7_0                MACO.EBRI807
			// wire CELL14.EBR_E8_0                MACO.EBRI808
			// wire CELL14.EBR_E9_0                MACO.EBRI809
			// wire CELL14.EBR_E10_0               MACO.EBRI810
			// wire CELL14.EBR_E11_0               MACO.EBRI811
			// wire CELL14.EBR_E12_0               MACO.EBRI812
			// wire CELL14.EBR_E13_0               MACO.EBRI813
			// wire CELL14.EBR_E14_0               MACO.EBRI814
			// wire CELL14.EBR_E15_0               MACO.EBRI815
			// wire CELL14.EBR_E16_0               MACO.EBRI816
			// wire CELL14.EBR_E17_0               MACO.EBRI817
			// wire CELL14.EBR_E18_0               MACO.EBRI818
			// wire CELL14.EBR_E19_0               MACO.EBRI819
			// wire CELL14.EBR_E20_0               MACO.EBRI820
			// wire CELL14.EBR_E21_0               MACO.EBRI821
			// wire CELL14.EBR_E22_0               MACO.EBRI822
			// wire CELL14.EBR_E23_0               MACO.EBRI823
			// wire CELL14.EBR_E24_0               MACO.EBRI824
			// wire CELL14.EBR_E25_0               MACO.EBRI825
			// wire CELL14.EBR_E26_0               MACO.EBRI826
			// wire CELL14.EBR_E27_0               MACO.EBRI827
			// wire CELL14.EBR_E28_0               MACO.EBRI828
			// wire CELL14.EBR_E29_0               MACO.EBRI829
			// wire CELL14.EBR_E30_0               MACO.EBRI830
			// wire CELL14.EBR_E31_0               MACO.EBRI831
			// wire CELL14.EBR_E32_0               MACO.EBRI832
			// wire CELL14.EBR_E33_0               MACO.EBRI833
			// wire CELL14.EBR_E34_0               MACO.EBRI834
			// wire CELL14.EBR_E35_0               MACO.EBRI835
			// wire CELL14.EBR_E36_0               MACO.EBRI836
			// wire CELL14.EBR_E37_0               MACO.EBRI837
			// wire CELL14.EBR_E38_0               MACO.EBRI838
			// wire CELL14.EBR_E39_0               MACO.EBRI839
			// wire CELL14.EBR_E40_0               MACO.EBRI840
			// wire CELL14.EBR_E41_0               MACO.EBRI841
			// wire CELL14.EBR_E42_0               MACO.EBRI842
			// wire CELL14.EBR_E43_0               MACO.EBRI843
			// wire CELL14.EBR_E44_0               MACO.EBRI844
			// wire CELL14.EBR_E45_0               MACO.EBRI845
			// wire CELL14.EBR_E46_0               MACO.EBRI846
			// wire CELL14.EBR_E47_0               MACO.EBRI847
			// wire CELL15.EBR_W0_1                MACO.EBRO000
			// wire CELL15.EBR_W1_1                MACO.EBRO001
			// wire CELL15.EBR_W2_1                MACO.EBRO002
			// wire CELL15.EBR_W3_1                MACO.EBRO003
			// wire CELL15.EBR_W4_1                MACO.EBRO004
			// wire CELL15.EBR_W5_1                MACO.EBRO005
			// wire CELL15.EBR_W6_1                MACO.EBRO006
			// wire CELL15.EBR_W7_1                MACO.EBRO007
			// wire CELL15.EBR_W8_1                MACO.EBRO008
			// wire CELL15.EBR_W9_1                MACO.EBRO009
			// wire CELL15.EBR_W10_1               MACO.EBRO010
			// wire CELL15.EBR_W11_1               MACO.EBRO011
			// wire CELL15.EBR_W12_1               MACO.EBRO012
			// wire CELL15.EBR_W13_1               MACO.EBRO013
			// wire CELL15.EBR_W14_1               MACO.EBRO014
			// wire CELL15.EBR_W15_1               MACO.EBRO015
			// wire CELL15.EBR_W16_1               MACO.EBRO016
			// wire CELL15.EBR_W17_1               MACO.EBRO017
			// wire CELL15.EBR_W18_1               MACO.EBRO018
			// wire CELL15.EBR_W19_1               MACO.EBRO019
			// wire CELL15.EBR_W20_1               MACO.EBRO020
			// wire CELL15.EBR_W21_1               MACO.EBRO021
			// wire CELL15.EBR_W22_1               MACO.EBRO022
			// wire CELL15.EBR_W23_1               MACO.EBRO023
			// wire CELL15.EBR_W24_1               MACO.EBRO024
			// wire CELL15.EBR_W25_1               MACO.EBRO025
			// wire CELL15.EBR_W26_1               MACO.EBRO026
			// wire CELL15.EBR_W27_1               MACO.EBRO027
			// wire CELL15.EBR_W28_1               MACO.EBRO028
			// wire CELL15.EBR_W29_1               MACO.EBRO029
			// wire CELL15.EBR_W30_1               MACO.EBRO030
			// wire CELL15.EBR_W31_1               MACO.EBRO031
			// wire CELL15.EBR_W32_1               MACO.EBRO032
			// wire CELL15.EBR_W33_1               MACO.EBRO033
			// wire CELL15.EBR_W34_1               MACO.EBRO034
			// wire CELL15.EBR_W35_1               MACO.EBRO035
			// wire CELL15.EBR_W36_1               MACO.EBRO036
			// wire CELL15.EBR_W37_1               MACO.EBRO037
			// wire CELL15.EBR_W38_1               MACO.EBRO038
			// wire CELL15.EBR_W39_1               MACO.EBRO039
			// wire CELL15.EBR_W40_1               MACO.EBRO040
			// wire CELL15.EBR_W41_1               MACO.EBRO041
			// wire CELL15.EBR_W42_1               MACO.EBRO042
			// wire CELL15.EBR_W43_1               MACO.EBRO043
			// wire CELL15.EBR_W44_1               MACO.EBRO044
			// wire CELL15.EBR_W45_1               MACO.EBRO045
			// wire CELL15.EBR_W46_1               MACO.EBRO046
			// wire CELL15.EBR_W47_1               MACO.EBRO047
			// wire CELL15.EBR_W48_1               MACO.EBRO048
			// wire CELL15.EBR_W49_1               MACO.EBRO049
			// wire CELL15.EBR_W50_1               MACO.EBRO050
			// wire CELL15.EBR_W51_1               MACO.EBRO051
			// wire CELL15.EBR_W52_1               MACO.EBRO052
			// wire CELL15.EBR_W53_1               MACO.EBRO053
			// wire CELL15.EBR_W54_1               MACO.EBRO054
			// wire CELL15.EBR_W55_1               MACO.EBRO055
			// wire CELL15.EBR_W56_1               MACO.EBRO056
			// wire CELL15.EBR_W57_1               MACO.EBRO057
			// wire CELL15.EBR_W58_1               MACO.EBRO058
			// wire CELL15.EBR_W59_1               MACO.EBRO059
			// wire CELL15.EBR_W60_1               MACO.EBRO060
			// wire CELL15.EBR_W61_1               MACO.EBRO061
			// wire CELL15.EBR_W62_1               MACO.EBRO062
			// wire CELL15.EBR_W63_1               MACO.EBRO063
			// wire CELL15.EBR_E0_0                MACO.EBRI900
			// wire CELL15.EBR_E1_0                MACO.EBRI901
			// wire CELL15.EBR_E2_0                MACO.EBRI902
			// wire CELL15.EBR_E3_0                MACO.EBRI903
			// wire CELL15.EBR_E4_0                MACO.EBRI904
			// wire CELL15.EBR_E5_0                MACO.EBRI905
			// wire CELL15.EBR_E6_0                MACO.EBRI906
			// wire CELL15.EBR_E7_0                MACO.EBRI907
			// wire CELL15.EBR_E8_0                MACO.EBRI908
			// wire CELL15.EBR_E9_0                MACO.EBRI909
			// wire CELL15.EBR_E10_0               MACO.EBRI910
			// wire CELL15.EBR_E11_0               MACO.EBRI911
			// wire CELL15.EBR_E12_0               MACO.EBRI912
			// wire CELL15.EBR_E13_0               MACO.EBRI913
			// wire CELL15.EBR_E14_0               MACO.EBRI914
			// wire CELL15.EBR_E15_0               MACO.EBRI915
			// wire CELL15.EBR_E16_0               MACO.EBRI916
			// wire CELL15.EBR_E17_0               MACO.EBRI917
			// wire CELL15.EBR_E18_0               MACO.EBRI918
			// wire CELL15.EBR_E19_0               MACO.EBRI919
			// wire CELL15.EBR_E20_0               MACO.EBRI920
			// wire CELL15.EBR_E21_0               MACO.EBRI921
			// wire CELL15.EBR_E22_0               MACO.EBRI922
			// wire CELL15.EBR_E23_0               MACO.EBRI923
			// wire CELL15.EBR_E24_0               MACO.EBRI924
			// wire CELL15.EBR_E25_0               MACO.EBRI925
			// wire CELL15.EBR_E26_0               MACO.EBRI926
			// wire CELL15.EBR_E27_0               MACO.EBRI927
			// wire CELL15.EBR_E28_0               MACO.EBRI928
			// wire CELL15.EBR_E29_0               MACO.EBRI929
			// wire CELL15.EBR_E30_0               MACO.EBRI930
			// wire CELL15.EBR_E31_0               MACO.EBRI931
			// wire CELL15.EBR_E32_0               MACO.EBRI932
			// wire CELL15.EBR_E33_0               MACO.EBRI933
			// wire CELL15.EBR_E34_0               MACO.EBRI934
			// wire CELL15.EBR_E35_0               MACO.EBRI935
			// wire CELL15.EBR_E36_0               MACO.EBRI936
			// wire CELL15.EBR_E37_0               MACO.EBRI937
			// wire CELL15.EBR_E38_0               MACO.EBRI938
			// wire CELL15.EBR_E39_0               MACO.EBRI939
			// wire CELL15.EBR_E40_0               MACO.EBRI940
			// wire CELL15.EBR_E41_0               MACO.EBRI941
			// wire CELL15.EBR_E42_0               MACO.EBRI942
			// wire CELL15.EBR_E43_0               MACO.EBRI943
			// wire CELL15.EBR_E44_0               MACO.EBRI944
			// wire CELL15.EBR_E45_0               MACO.EBRI945
			// wire CELL15.EBR_E46_0               MACO.EBRI946
			// wire CELL15.EBR_E47_0               MACO.EBRI947
		}

		tile_class PLL_SW {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;

			bel PLL0 {
				input CLKFB = CELL1.IMUX_CLK1;
				input CLKI = CELL1.IMUX_CLK0;
				output CLKOP = CELL0.OUT_Q2;
				output CLKOS = CELL0.OUT_F2;
				output LOCK = CELL1.OUT_OFX6;
				input RST = CELL1.IMUX_LSR3;
				output SMIRDATA = CELL1.OUT_OFX3;
				output TPFB = CELL0.OUT_F4;
				output TPREF = CELL0.OUT_Q4;
			}

			bel PLL1 {
				input CLKFB = CELL1.IMUX_CLK3;
				input CLKI = CELL1.IMUX_CLK2;
				output CLKOP = CELL0.OUT_Q7;
				output CLKOS = CELL0.OUT_F7;
				output LOCK = CELL1.OUT_OFX4;
				input RST = CELL1.IMUX_LSR2;
				output SMIRDATA = CELL1.OUT_OFX2;
				output TPFB = CELL0.OUT_Q5;
				output TPREF = CELL0.OUT_F5;
			}

			bel PLL_SMI {
				input SMIADDR0 = CELL0.IMUX_B2;
				input SMIADDR1 = CELL0.IMUX_A2;
				input SMIADDR2 = CELL0.IMUX_A1;
				input SMIADDR3 = CELL0.IMUX_B1;
				input SMIADDR4 = CELL0.IMUX_C1;
				input SMIADDR5 = CELL0.IMUX_D1;
				input SMIADDR6 = CELL0.IMUX_D0;
				input SMIADDR7 = CELL0.IMUX_C0;
				input SMIADDR8 = CELL0.IMUX_B0;
				input SMIADDR9 = CELL0.IMUX_A0;
				input SMICLK = CELL0.IMUX_C2;
				input SMIRD = CELL0.IMUX_C3;
				input SMIRSTN = CELL0.IMUX_LSR0;
				input SMIWDATA = CELL0.IMUX_D3;
				input SMIWR = CELL0.IMUX_D2;
			}

			bel DLL0 {
				input CLKFB = CELL0.IMUX_CLK3;
				input CLKI = CELL0.IMUX_CLK2;
				output CLKOP = CELL1.OUT_F6;
				output CLKOS = CELL1.OUT_Q6;
				input DTCCST0 = CELL0.IMUX_A6;
				input DTCCST1 = CELL0.IMUX_B6;
				output LOCK = CELL1.OUT_Q3;
				input RST = CELL1.IMUX_LSR0;
				output SMIRDATA = CELL1.OUT_Q5;
				input UDDCNTL = CELL0.IMUX_A5;
			}

			bel DLL1 {
				input CLKFB = CELL2.IMUX_CLK2;
				input CLKI = CELL3.IMUX_CLK2;
				output CLKOP = CELL1.OUT_OFX7;
				output CLKOS = CELL1.OUT_F7;
				input DTCCST0 = CELL0.IMUX_C5;
				input DTCCST1 = CELL0.IMUX_D5;
				output LOCK = CELL1.OUT_Q2;
				input RST = CELL0.IMUX_LSR3;
				output SMIRDATA = CELL1.OUT_Q4;
				input UDDCNTL = CELL0.IMUX_B5;
			}

			bel DLL2 {
				input CLKFB = CELL0.IMUX_CLK0;
				input CLKI = CELL0.IMUX_CLK1;
				output CLKOP = CELL0.OUT_F1;
				output CLKOS = CELL0.OUT_Q1;
				input DTCCST0 = CELL0.IMUX_B4;
				input DTCCST1 = CELL0.IMUX_A4;
				output LOCK = CELL1.OUT_F3;
				input RST = CELL0.IMUX_LSR2;
				output SMIRDATA = CELL1.OUT_F5;
				input UDDCNTL = CELL0.IMUX_D4;
			}

			bel DLL3 {
				input CLKFB = CELL5.IMUX_CLK1;
				input CLKI = CELL4.IMUX_CLK1;
				output CLKOP = CELL0.OUT_F0;
				output CLKOS = CELL0.OUT_OFX0;
				input DTCCST0 = CELL0.IMUX_B3;
				input DTCCST1 = CELL0.IMUX_A3;
				output LOCK = CELL1.OUT_F2;
				input RST = CELL0.IMUX_LSR1;
				output SMIRDATA = CELL1.OUT_F4;
				input UDDCNTL = CELL0.IMUX_C4;
			}

			bel DLL_DCNTL0 {
				input DCNTL_IN0 = CELL1.IMUX_D0;
				input DCNTL_IN1 = CELL1.IMUX_D1;
				input DCNTL_IN2 = CELL1.IMUX_C1;
				input DCNTL_IN3 = CELL1.IMUX_B1;
				input DCNTL_IN4 = CELL1.IMUX_A1;
				input DCNTL_IN5 = CELL1.IMUX_A2;
				input DCNTL_IN6 = CELL1.IMUX_D2;
				input DCNTL_IN7 = CELL1.IMUX_C2;
				input DCNTL_IN8 = CELL1.IMUX_B2;
				output DCNTL_OUT0 = CELL0.OUT_F6;
				output DCNTL_OUT1 = CELL0.OUT_Q6;
				output DCNTL_OUT2 = CELL0.OUT_OFX7;
				output DCNTL_OUT3 = CELL1.OUT_OFX0;
				output DCNTL_OUT4 = CELL1.OUT_F0;
				output DCNTL_OUT5 = CELL1.OUT_Q0;
				output DCNTL_OUT6 = CELL1.OUT_Q1;
				output DCNTL_OUT7 = CELL1.OUT_F1;
				output DCNTL_OUT8 = CELL1.OUT_OFX1;
			}

			bel DLL_DCNTL1 {
				input DCNTL_IN0 = CELL0.IMUX_C6;
				input DCNTL_IN1 = CELL0.IMUX_D6;
				input DCNTL_IN2 = CELL0.IMUX_D7;
				input DCNTL_IN3 = CELL0.IMUX_C7;
				input DCNTL_IN4 = CELL0.IMUX_B7;
				input DCNTL_IN5 = CELL0.IMUX_A7;
				input DCNTL_IN6 = CELL1.IMUX_C0;
				input DCNTL_IN7 = CELL1.IMUX_B0;
				input DCNTL_IN8 = CELL1.IMUX_A0;
				output DCNTL_OUT0 = CELL0.OUT_Q0;
				output DCNTL_OUT1 = CELL0.OUT_OFX1;
				output DCNTL_OUT2 = CELL0.OUT_OFX2;
				output DCNTL_OUT3 = CELL0.OUT_Q3;
				output DCNTL_OUT4 = CELL0.OUT_F3;
				output DCNTL_OUT5 = CELL0.OUT_OFX3;
				output DCNTL_OUT6 = CELL0.OUT_OFX4;
				output DCNTL_OUT7 = CELL0.OUT_OFX5;
				output DCNTL_OUT8 = CELL0.OUT_OFX6;
			}

			bel PROMON {
				input PROCHK = CELL1.IMUX_B4;
				output PROMON = CELL1.OUT_Q7;
			}

			bel RNET {
				input RNETI0 = CELL1.IMUX_D5;
				input RNETI1 = CELL1.IMUX_D4;
				input RNETI2 = CELL1.IMUX_C4;
				input RNETI3 = CELL1.IMUX_A5;
				input RNETI4 = CELL1.IMUX_B5;
				input RNETI5 = CELL1.IMUX_C5;
				output RNETO0 = CELL4.OUT_IO7;
				output RNETO1 = CELL4.OUT_IO5;
				output RNETO2 = CELL3.OUT_IO1;
				output RNETO3 = CELL2.OUT_IO7;
				output RNETO4 = CELL2.OUT_IO1;
				output RNETO5 = CELL1.OUT_OFX5;
				input RNETUPD = CELL1.IMUX_CE3;
			}

			// wire CELL0.IMUX_A0                  PLL_SMI.SMIADDR9
			// wire CELL0.IMUX_A1                  PLL_SMI.SMIADDR2
			// wire CELL0.IMUX_A2                  PLL_SMI.SMIADDR1
			// wire CELL0.IMUX_A3                  DLL3.DTCCST1
			// wire CELL0.IMUX_A4                  DLL2.DTCCST1
			// wire CELL0.IMUX_A5                  DLL0.UDDCNTL
			// wire CELL0.IMUX_A6                  DLL0.DTCCST0
			// wire CELL0.IMUX_A7                  DLL_DCNTL1.DCNTL_IN5
			// wire CELL0.IMUX_B0                  PLL_SMI.SMIADDR8
			// wire CELL0.IMUX_B1                  PLL_SMI.SMIADDR3
			// wire CELL0.IMUX_B2                  PLL_SMI.SMIADDR0
			// wire CELL0.IMUX_B3                  DLL3.DTCCST0
			// wire CELL0.IMUX_B4                  DLL2.DTCCST0
			// wire CELL0.IMUX_B5                  DLL1.UDDCNTL
			// wire CELL0.IMUX_B6                  DLL0.DTCCST1
			// wire CELL0.IMUX_B7                  DLL_DCNTL1.DCNTL_IN4
			// wire CELL0.IMUX_C0                  PLL_SMI.SMIADDR7
			// wire CELL0.IMUX_C1                  PLL_SMI.SMIADDR4
			// wire CELL0.IMUX_C2                  PLL_SMI.SMICLK
			// wire CELL0.IMUX_C3                  PLL_SMI.SMIRD
			// wire CELL0.IMUX_C4                  DLL3.UDDCNTL
			// wire CELL0.IMUX_C5                  DLL1.DTCCST0
			// wire CELL0.IMUX_C6                  DLL_DCNTL1.DCNTL_IN0
			// wire CELL0.IMUX_C7                  DLL_DCNTL1.DCNTL_IN3
			// wire CELL0.IMUX_D0                  PLL_SMI.SMIADDR6
			// wire CELL0.IMUX_D1                  PLL_SMI.SMIADDR5
			// wire CELL0.IMUX_D2                  PLL_SMI.SMIWR
			// wire CELL0.IMUX_D3                  PLL_SMI.SMIWDATA
			// wire CELL0.IMUX_D4                  DLL2.UDDCNTL
			// wire CELL0.IMUX_D5                  DLL1.DTCCST1
			// wire CELL0.IMUX_D6                  DLL_DCNTL1.DCNTL_IN1
			// wire CELL0.IMUX_D7                  DLL_DCNTL1.DCNTL_IN2
			// wire CELL0.IMUX_CLK0                DLL2.CLKFB
			// wire CELL0.IMUX_CLK1                DLL2.CLKI
			// wire CELL0.IMUX_CLK2                DLL0.CLKI
			// wire CELL0.IMUX_CLK3                DLL0.CLKFB
			// wire CELL0.IMUX_LSR0                PLL_SMI.SMIRSTN
			// wire CELL0.IMUX_LSR1                DLL3.RST
			// wire CELL0.IMUX_LSR2                DLL2.RST
			// wire CELL0.IMUX_LSR3                DLL1.RST
			// wire CELL0.OUT_F0                   DLL3.CLKOP
			// wire CELL0.OUT_F1                   DLL2.CLKOP
			// wire CELL0.OUT_F2                   PLL0.CLKOS
			// wire CELL0.OUT_F3                   DLL_DCNTL1.DCNTL_OUT4
			// wire CELL0.OUT_F4                   PLL0.TPFB
			// wire CELL0.OUT_F5                   PLL1.TPREF
			// wire CELL0.OUT_F6                   DLL_DCNTL0.DCNTL_OUT0
			// wire CELL0.OUT_F7                   PLL1.CLKOS
			// wire CELL0.OUT_Q0                   DLL_DCNTL1.DCNTL_OUT0
			// wire CELL0.OUT_Q1                   DLL2.CLKOS
			// wire CELL0.OUT_Q2                   PLL0.CLKOP
			// wire CELL0.OUT_Q3                   DLL_DCNTL1.DCNTL_OUT3
			// wire CELL0.OUT_Q4                   PLL0.TPREF
			// wire CELL0.OUT_Q5                   PLL1.TPFB
			// wire CELL0.OUT_Q6                   DLL_DCNTL0.DCNTL_OUT1
			// wire CELL0.OUT_Q7                   PLL1.CLKOP
			// wire CELL0.OUT_OFX0                 DLL3.CLKOS
			// wire CELL0.OUT_OFX1                 DLL_DCNTL1.DCNTL_OUT1
			// wire CELL0.OUT_OFX2                 DLL_DCNTL1.DCNTL_OUT2
			// wire CELL0.OUT_OFX3                 DLL_DCNTL1.DCNTL_OUT5
			// wire CELL0.OUT_OFX4                 DLL_DCNTL1.DCNTL_OUT6
			// wire CELL0.OUT_OFX5                 DLL_DCNTL1.DCNTL_OUT7
			// wire CELL0.OUT_OFX6                 DLL_DCNTL1.DCNTL_OUT8
			// wire CELL0.OUT_OFX7                 DLL_DCNTL0.DCNTL_OUT2
			// wire CELL1.IMUX_A0                  DLL_DCNTL1.DCNTL_IN8
			// wire CELL1.IMUX_A1                  DLL_DCNTL0.DCNTL_IN4
			// wire CELL1.IMUX_A2                  DLL_DCNTL0.DCNTL_IN5
			// wire CELL1.IMUX_A5                  RNET.RNETI3
			// wire CELL1.IMUX_B0                  DLL_DCNTL1.DCNTL_IN7
			// wire CELL1.IMUX_B1                  DLL_DCNTL0.DCNTL_IN3
			// wire CELL1.IMUX_B2                  DLL_DCNTL0.DCNTL_IN8
			// wire CELL1.IMUX_B4                  PROMON.PROCHK
			// wire CELL1.IMUX_B5                  RNET.RNETI4
			// wire CELL1.IMUX_C0                  DLL_DCNTL1.DCNTL_IN6
			// wire CELL1.IMUX_C1                  DLL_DCNTL0.DCNTL_IN2
			// wire CELL1.IMUX_C2                  DLL_DCNTL0.DCNTL_IN7
			// wire CELL1.IMUX_C4                  RNET.RNETI2
			// wire CELL1.IMUX_C5                  RNET.RNETI5
			// wire CELL1.IMUX_D0                  DLL_DCNTL0.DCNTL_IN0
			// wire CELL1.IMUX_D1                  DLL_DCNTL0.DCNTL_IN1
			// wire CELL1.IMUX_D2                  DLL_DCNTL0.DCNTL_IN6
			// wire CELL1.IMUX_D4                  RNET.RNETI1
			// wire CELL1.IMUX_D5                  RNET.RNETI0
			// wire CELL1.IMUX_CLK0                PLL0.CLKI
			// wire CELL1.IMUX_CLK1                PLL0.CLKFB
			// wire CELL1.IMUX_CLK2                PLL1.CLKI
			// wire CELL1.IMUX_CLK3                PLL1.CLKFB
			// wire CELL1.IMUX_LSR0                DLL0.RST
			// wire CELL1.IMUX_LSR2                PLL1.RST
			// wire CELL1.IMUX_LSR3                PLL0.RST
			// wire CELL1.IMUX_CE3                 RNET.RNETUPD
			// wire CELL1.OUT_F0                   DLL_DCNTL0.DCNTL_OUT4
			// wire CELL1.OUT_F1                   DLL_DCNTL0.DCNTL_OUT7
			// wire CELL1.OUT_F2                   DLL3.LOCK
			// wire CELL1.OUT_F3                   DLL2.LOCK
			// wire CELL1.OUT_F4                   DLL3.SMIRDATA
			// wire CELL1.OUT_F5                   DLL2.SMIRDATA
			// wire CELL1.OUT_F6                   DLL0.CLKOP
			// wire CELL1.OUT_F7                   DLL1.CLKOS
			// wire CELL1.OUT_Q0                   DLL_DCNTL0.DCNTL_OUT5
			// wire CELL1.OUT_Q1                   DLL_DCNTL0.DCNTL_OUT6
			// wire CELL1.OUT_Q2                   DLL1.LOCK
			// wire CELL1.OUT_Q3                   DLL0.LOCK
			// wire CELL1.OUT_Q4                   DLL1.SMIRDATA
			// wire CELL1.OUT_Q5                   DLL0.SMIRDATA
			// wire CELL1.OUT_Q6                   DLL0.CLKOS
			// wire CELL1.OUT_Q7                   PROMON.PROMON
			// wire CELL1.OUT_OFX0                 DLL_DCNTL0.DCNTL_OUT3
			// wire CELL1.OUT_OFX1                 DLL_DCNTL0.DCNTL_OUT8
			// wire CELL1.OUT_OFX2                 PLL1.SMIRDATA
			// wire CELL1.OUT_OFX3                 PLL0.SMIRDATA
			// wire CELL1.OUT_OFX4                 PLL1.LOCK
			// wire CELL1.OUT_OFX5                 RNET.RNETO5
			// wire CELL1.OUT_OFX6                 PLL0.LOCK
			// wire CELL1.OUT_OFX7                 DLL1.CLKOP
			// wire CELL2.IMUX_CLK2                DLL1.CLKFB
			// wire CELL2.OUT_IO1                  RNET.RNETO4
			// wire CELL2.OUT_IO7                  RNET.RNETO3
			// wire CELL3.IMUX_CLK2                DLL1.CLKI
			// wire CELL3.OUT_IO1                  RNET.RNETO2
			// wire CELL4.IMUX_CLK1                DLL3.CLKI
			// wire CELL4.OUT_IO5                  RNET.RNETO1
			// wire CELL4.OUT_IO7                  RNET.RNETO0
			// wire CELL5.IMUX_CLK1                DLL3.CLKFB
		}

		tile_class PLL_SE {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;

			bel PLL0 {
				input CLKFB = CELL1.IMUX_CLK2;
				input CLKI = CELL1.IMUX_CLK3;
				output CLKOP = CELL0.OUT_Q5;
				output CLKOS = CELL0.OUT_F5;
				output LOCK = CELL1.OUT_OFX1;
				input RST = CELL1.IMUX_LSR0;
				output SMIRDATA = CELL1.OUT_OFX4;
				output TPFB = CELL0.OUT_F3;
				output TPREF = CELL0.OUT_Q3;
			}

			bel PLL1 {
				input CLKFB = CELL1.IMUX_CLK0;
				input CLKI = CELL1.IMUX_CLK1;
				output CLKOP = CELL0.OUT_Q0;
				output CLKOS = CELL0.OUT_F0;
				output LOCK = CELL1.OUT_OFX3;
				input RST = CELL1.IMUX_LSR1;
				output SMIRDATA = CELL1.OUT_OFX5;
				output TPFB = CELL0.OUT_Q2;
				output TPREF = CELL0.OUT_F2;
			}

			bel PLL_SMI {
				input SMIADDR0 = CELL0.IMUX_B5;
				input SMIADDR1 = CELL0.IMUX_A5;
				input SMIADDR2 = CELL0.IMUX_A6;
				input SMIADDR3 = CELL0.IMUX_B6;
				input SMIADDR4 = CELL0.IMUX_C6;
				input SMIADDR5 = CELL0.IMUX_D6;
				input SMIADDR6 = CELL0.IMUX_D7;
				input SMIADDR7 = CELL0.IMUX_C7;
				input SMIADDR8 = CELL0.IMUX_B7;
				input SMIADDR9 = CELL0.IMUX_A7;
				input SMICLK = CELL0.IMUX_C5;
				input SMIRD = CELL0.IMUX_C4;
				input SMIRSTN = CELL0.IMUX_LSR3;
				input SMIWDATA = CELL0.IMUX_D4;
				input SMIWR = CELL0.IMUX_D5;
			}

			bel DLL0 {
				input CLKFB = CELL0.IMUX_CLK0;
				input CLKI = CELL0.IMUX_CLK1;
				output CLKOP = CELL1.OUT_F1;
				output CLKOS = CELL1.OUT_Q1;
				input DTCCST0 = CELL0.IMUX_A1;
				input DTCCST1 = CELL0.IMUX_B1;
				output LOCK = CELL1.OUT_Q4;
				input RST = CELL1.IMUX_LSR3;
				output SMIRDATA = CELL1.OUT_Q2;
				input UDDCNTL = CELL0.IMUX_A2;
			}

			bel DLL1 {
				input CLKFB = CELL2.IMUX_CLK2;
				input CLKI = CELL3.IMUX_CLK2;
				output CLKOP = CELL1.OUT_OFX0;
				output CLKOS = CELL1.OUT_F0;
				input DTCCST0 = CELL0.IMUX_C2;
				input DTCCST1 = CELL0.IMUX_D2;
				output LOCK = CELL1.OUT_Q5;
				input RST = CELL0.IMUX_LSR0;
				output SMIRDATA = CELL1.OUT_Q3;
				input UDDCNTL = CELL0.IMUX_B2;
			}

			bel DLL2 {
				input CLKFB = CELL0.IMUX_CLK3;
				input CLKI = CELL0.IMUX_CLK2;
				output CLKOP = CELL0.OUT_F6;
				output CLKOS = CELL0.OUT_Q6;
				input DTCCST0 = CELL0.IMUX_B3;
				input DTCCST1 = CELL0.IMUX_A3;
				output LOCK = CELL1.OUT_F4;
				input RST = CELL0.IMUX_LSR1;
				output SMIRDATA = CELL1.OUT_F2;
				input UDDCNTL = CELL0.IMUX_D3;
			}

			bel DLL3 {
				input CLKFB = CELL5.IMUX_CLK2;
				input CLKI = CELL4.IMUX_CLK2;
				output CLKOP = CELL0.OUT_F7;
				output CLKOS = CELL0.OUT_OFX7;
				input DTCCST0 = CELL0.IMUX_B4;
				input DTCCST1 = CELL0.IMUX_A4;
				output LOCK = CELL1.OUT_F5;
				input RST = CELL0.IMUX_LSR2;
				output SMIRDATA = CELL1.OUT_F3;
				input UDDCNTL = CELL0.IMUX_C3;
			}

			bel DLL_DCNTL0 {
				input DCNTL_IN0 = CELL1.IMUX_D7;
				input DCNTL_IN1 = CELL1.IMUX_D6;
				input DCNTL_IN2 = CELL1.IMUX_C6;
				input DCNTL_IN3 = CELL1.IMUX_B6;
				input DCNTL_IN4 = CELL1.IMUX_A6;
				input DCNTL_IN5 = CELL1.IMUX_A5;
				input DCNTL_IN6 = CELL1.IMUX_D5;
				input DCNTL_IN7 = CELL1.IMUX_C5;
				input DCNTL_IN8 = CELL1.IMUX_B5;
				output DCNTL_OUT0 = CELL0.OUT_F1;
				output DCNTL_OUT1 = CELL0.OUT_Q1;
				output DCNTL_OUT2 = CELL0.OUT_OFX0;
				output DCNTL_OUT3 = CELL1.OUT_OFX7;
				output DCNTL_OUT4 = CELL1.OUT_F7;
				output DCNTL_OUT5 = CELL1.OUT_Q7;
				output DCNTL_OUT6 = CELL1.OUT_Q6;
				output DCNTL_OUT7 = CELL1.OUT_F6;
				output DCNTL_OUT8 = CELL1.OUT_OFX6;
			}

			bel DLL_DCNTL1 {
				input DCNTL_IN0 = CELL0.IMUX_C1;
				input DCNTL_IN1 = CELL0.IMUX_D1;
				input DCNTL_IN2 = CELL0.IMUX_D0;
				input DCNTL_IN3 = CELL0.IMUX_C0;
				input DCNTL_IN4 = CELL0.IMUX_B0;
				input DCNTL_IN5 = CELL0.IMUX_A0;
				input DCNTL_IN6 = CELL1.IMUX_C7;
				input DCNTL_IN7 = CELL1.IMUX_B7;
				input DCNTL_IN8 = CELL1.IMUX_A7;
				output DCNTL_OUT0 = CELL0.OUT_Q7;
				output DCNTL_OUT1 = CELL0.OUT_OFX6;
				output DCNTL_OUT2 = CELL0.OUT_OFX5;
				output DCNTL_OUT3 = CELL0.OUT_Q4;
				output DCNTL_OUT4 = CELL0.OUT_F4;
				output DCNTL_OUT5 = CELL0.OUT_OFX4;
				output DCNTL_OUT6 = CELL0.OUT_OFX3;
				output DCNTL_OUT7 = CELL0.OUT_OFX2;
				output DCNTL_OUT8 = CELL0.OUT_OFX1;
			}

			bel PROMON {
				input PROCHK = CELL1.IMUX_B3;
				output PROMON = CELL1.OUT_Q0;
			}

			// wire CELL0.IMUX_A0                  DLL_DCNTL1.DCNTL_IN5
			// wire CELL0.IMUX_A1                  DLL0.DTCCST0
			// wire CELL0.IMUX_A2                  DLL0.UDDCNTL
			// wire CELL0.IMUX_A3                  DLL2.DTCCST1
			// wire CELL0.IMUX_A4                  DLL3.DTCCST1
			// wire CELL0.IMUX_A5                  PLL_SMI.SMIADDR1
			// wire CELL0.IMUX_A6                  PLL_SMI.SMIADDR2
			// wire CELL0.IMUX_A7                  PLL_SMI.SMIADDR9
			// wire CELL0.IMUX_B0                  DLL_DCNTL1.DCNTL_IN4
			// wire CELL0.IMUX_B1                  DLL0.DTCCST1
			// wire CELL0.IMUX_B2                  DLL1.UDDCNTL
			// wire CELL0.IMUX_B3                  DLL2.DTCCST0
			// wire CELL0.IMUX_B4                  DLL3.DTCCST0
			// wire CELL0.IMUX_B5                  PLL_SMI.SMIADDR0
			// wire CELL0.IMUX_B6                  PLL_SMI.SMIADDR3
			// wire CELL0.IMUX_B7                  PLL_SMI.SMIADDR8
			// wire CELL0.IMUX_C0                  DLL_DCNTL1.DCNTL_IN3
			// wire CELL0.IMUX_C1                  DLL_DCNTL1.DCNTL_IN0
			// wire CELL0.IMUX_C2                  DLL1.DTCCST0
			// wire CELL0.IMUX_C3                  DLL3.UDDCNTL
			// wire CELL0.IMUX_C4                  PLL_SMI.SMIRD
			// wire CELL0.IMUX_C5                  PLL_SMI.SMICLK
			// wire CELL0.IMUX_C6                  PLL_SMI.SMIADDR4
			// wire CELL0.IMUX_C7                  PLL_SMI.SMIADDR7
			// wire CELL0.IMUX_D0                  DLL_DCNTL1.DCNTL_IN2
			// wire CELL0.IMUX_D1                  DLL_DCNTL1.DCNTL_IN1
			// wire CELL0.IMUX_D2                  DLL1.DTCCST1
			// wire CELL0.IMUX_D3                  DLL2.UDDCNTL
			// wire CELL0.IMUX_D4                  PLL_SMI.SMIWDATA
			// wire CELL0.IMUX_D5                  PLL_SMI.SMIWR
			// wire CELL0.IMUX_D6                  PLL_SMI.SMIADDR5
			// wire CELL0.IMUX_D7                  PLL_SMI.SMIADDR6
			// wire CELL0.IMUX_CLK0                DLL0.CLKFB
			// wire CELL0.IMUX_CLK1                DLL0.CLKI
			// wire CELL0.IMUX_CLK2                DLL2.CLKI
			// wire CELL0.IMUX_CLK3                DLL2.CLKFB
			// wire CELL0.IMUX_LSR0                DLL1.RST
			// wire CELL0.IMUX_LSR1                DLL2.RST
			// wire CELL0.IMUX_LSR2                DLL3.RST
			// wire CELL0.IMUX_LSR3                PLL_SMI.SMIRSTN
			// wire CELL0.OUT_F0                   PLL1.CLKOS
			// wire CELL0.OUT_F1                   DLL_DCNTL0.DCNTL_OUT0
			// wire CELL0.OUT_F2                   PLL1.TPREF
			// wire CELL0.OUT_F3                   PLL0.TPFB
			// wire CELL0.OUT_F4                   DLL_DCNTL1.DCNTL_OUT4
			// wire CELL0.OUT_F5                   PLL0.CLKOS
			// wire CELL0.OUT_F6                   DLL2.CLKOP
			// wire CELL0.OUT_F7                   DLL3.CLKOP
			// wire CELL0.OUT_Q0                   PLL1.CLKOP
			// wire CELL0.OUT_Q1                   DLL_DCNTL0.DCNTL_OUT1
			// wire CELL0.OUT_Q2                   PLL1.TPFB
			// wire CELL0.OUT_Q3                   PLL0.TPREF
			// wire CELL0.OUT_Q4                   DLL_DCNTL1.DCNTL_OUT3
			// wire CELL0.OUT_Q5                   PLL0.CLKOP
			// wire CELL0.OUT_Q6                   DLL2.CLKOS
			// wire CELL0.OUT_Q7                   DLL_DCNTL1.DCNTL_OUT0
			// wire CELL0.OUT_OFX0                 DLL_DCNTL0.DCNTL_OUT2
			// wire CELL0.OUT_OFX1                 DLL_DCNTL1.DCNTL_OUT8
			// wire CELL0.OUT_OFX2                 DLL_DCNTL1.DCNTL_OUT7
			// wire CELL0.OUT_OFX3                 DLL_DCNTL1.DCNTL_OUT6
			// wire CELL0.OUT_OFX4                 DLL_DCNTL1.DCNTL_OUT5
			// wire CELL0.OUT_OFX5                 DLL_DCNTL1.DCNTL_OUT2
			// wire CELL0.OUT_OFX6                 DLL_DCNTL1.DCNTL_OUT1
			// wire CELL0.OUT_OFX7                 DLL3.CLKOS
			// wire CELL1.IMUX_A5                  DLL_DCNTL0.DCNTL_IN5
			// wire CELL1.IMUX_A6                  DLL_DCNTL0.DCNTL_IN4
			// wire CELL1.IMUX_A7                  DLL_DCNTL1.DCNTL_IN8
			// wire CELL1.IMUX_B3                  PROMON.PROCHK
			// wire CELL1.IMUX_B5                  DLL_DCNTL0.DCNTL_IN8
			// wire CELL1.IMUX_B6                  DLL_DCNTL0.DCNTL_IN3
			// wire CELL1.IMUX_B7                  DLL_DCNTL1.DCNTL_IN7
			// wire CELL1.IMUX_C5                  DLL_DCNTL0.DCNTL_IN7
			// wire CELL1.IMUX_C6                  DLL_DCNTL0.DCNTL_IN2
			// wire CELL1.IMUX_C7                  DLL_DCNTL1.DCNTL_IN6
			// wire CELL1.IMUX_D5                  DLL_DCNTL0.DCNTL_IN6
			// wire CELL1.IMUX_D6                  DLL_DCNTL0.DCNTL_IN1
			// wire CELL1.IMUX_D7                  DLL_DCNTL0.DCNTL_IN0
			// wire CELL1.IMUX_CLK0                PLL1.CLKFB
			// wire CELL1.IMUX_CLK1                PLL1.CLKI
			// wire CELL1.IMUX_CLK2                PLL0.CLKFB
			// wire CELL1.IMUX_CLK3                PLL0.CLKI
			// wire CELL1.IMUX_LSR0                PLL0.RST
			// wire CELL1.IMUX_LSR1                PLL1.RST
			// wire CELL1.IMUX_LSR3                DLL0.RST
			// wire CELL1.OUT_F0                   DLL1.CLKOS
			// wire CELL1.OUT_F1                   DLL0.CLKOP
			// wire CELL1.OUT_F2                   DLL2.SMIRDATA
			// wire CELL1.OUT_F3                   DLL3.SMIRDATA
			// wire CELL1.OUT_F4                   DLL2.LOCK
			// wire CELL1.OUT_F5                   DLL3.LOCK
			// wire CELL1.OUT_F6                   DLL_DCNTL0.DCNTL_OUT7
			// wire CELL1.OUT_F7                   DLL_DCNTL0.DCNTL_OUT4
			// wire CELL1.OUT_Q0                   PROMON.PROMON
			// wire CELL1.OUT_Q1                   DLL0.CLKOS
			// wire CELL1.OUT_Q2                   DLL0.SMIRDATA
			// wire CELL1.OUT_Q3                   DLL1.SMIRDATA
			// wire CELL1.OUT_Q4                   DLL0.LOCK
			// wire CELL1.OUT_Q5                   DLL1.LOCK
			// wire CELL1.OUT_Q6                   DLL_DCNTL0.DCNTL_OUT6
			// wire CELL1.OUT_Q7                   DLL_DCNTL0.DCNTL_OUT5
			// wire CELL1.OUT_OFX0                 DLL1.CLKOP
			// wire CELL1.OUT_OFX1                 PLL0.LOCK
			// wire CELL1.OUT_OFX3                 PLL1.LOCK
			// wire CELL1.OUT_OFX4                 PLL0.SMIRDATA
			// wire CELL1.OUT_OFX5                 PLL1.SMIRDATA
			// wire CELL1.OUT_OFX6                 DLL_DCNTL0.DCNTL_OUT8
			// wire CELL1.OUT_OFX7                 DLL_DCNTL0.DCNTL_OUT3
			// wire CELL2.IMUX_CLK2                DLL1.CLKFB
			// wire CELL3.IMUX_CLK2                DLL1.CLKI
			// wire CELL4.IMUX_CLK2                DLL3.CLKI
			// wire CELL5.IMUX_CLK2                DLL3.CLKFB
		}

		tile_class PLL_NW {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel SERDES_CORNER {
				input CIN_0 = CELL2.IO_W0_1;
				input CIN_1 = CELL2.IO_W1_1;
				input CIN_10 = CELL2.IO_W10_1;
				input CIN_11 = CELL2.IO_W11_1;
				input CIN_12 = CELL2.IO_W12_1;
				input CIN_2 = CELL2.IO_W2_1;
				input CIN_3 = CELL2.IO_W3_1;
				input CIN_4 = CELL2.IO_W4_1;
				input CIN_5 = CELL2.IO_W5_1;
				input CIN_6 = CELL2.IO_W6_1;
				input CIN_7 = CELL2.IO_W7_1;
				input CIN_8 = CELL2.IO_W8_1;
				input CIN_9 = CELL2.IO_W9_1;
				output COUT_0 = CELL2.IO_E0_2;
				output COUT_1 = CELL2.IO_E1_2;
				output COUT_10 = CELL2.IO_E13_2;
				output COUT_11 = CELL2.IO_E14_2;
				output COUT_12 = CELL2.IO_E15_2;
				output COUT_13 = CELL2.IO_E16_2;
				output COUT_14 = CELL2.IO_E17_2;
				output COUT_15 = CELL2.IO_E18_2;
				output COUT_16 = CELL2.IO_E19_2;
				output COUT_17 = CELL2.IO_E20_2;
				output COUT_18 = CELL2.IO_E21_2;
				output COUT_19 = CELL2.IO_E22_2;
				output COUT_2 = CELL2.IO_E2_2;
				output COUT_20 = CELL2.IO_E23_2;
				output COUT_21 = CELL2.IO_E24_2;
				output COUT_3 = CELL2.IO_E3_2;
				output COUT_4 = CELL2.IO_E4_2;
				output COUT_5 = CELL2.IO_E5_2;
				output COUT_6 = CELL2.IO_E9_2;
				output COUT_7 = CELL2.IO_E10_2;
				output COUT_8 = CELL2.IO_E11_2;
				output COUT_9 = CELL2.IO_E12_2;
				output SERDES0_BS4PAD_0 = CELL2.IO_E25_2;
				output SERDES0_BS4PAD_1 = CELL2.IO_E26_2;
				output SERDES0_BS4PAD_2 = CELL2.IO_E27_2;
				output SERDES0_BS4PAD_3 = CELL2.IO_E28_2;
				output SERDES1_BS4PAD_0 = CELL2.IO_E29_2;
				output SERDES1_BS4PAD_1 = CELL2.IO_E30_2;
				output SERDES1_BS4PAD_2 = CELL2.IO_E31_2;
				output SERDES1_BS4PAD_3 = CELL2.IO_E0_3;
				output SERDES2_BS4PAD_0 = CELL2.IO_E1_3;
				output SERDES2_BS4PAD_1 = CELL2.IO_E2_3;
				output SERDES2_BS4PAD_2 = CELL2.IO_E3_3;
				output SERDES2_BS4PAD_3 = CELL2.IO_E4_3;
				output SERDES3_BS4PAD_0 = CELL2.IO_E5_3;
				output SERDES3_BS4PAD_1 = CELL2.IO_E9_3;
				output SERDES3_BS4PAD_2 = CELL2.IO_E10_3;
				output SERDES3_BS4PAD_3 = CELL2.IO_E11_3;
				output TCK_FMAC_PCS = CELL2.IO_E7_2;
				input TESTCLK_MACO = CELL2.IO_W14_1;
			}

			bel PLL0 {
				input CLKFB = CELL0.IMUX_CLK1;
				input CLKI = CELL0.IMUX_CLK0;
				output CLKOP = CELL0.OUT_F1;
				output CLKOS = CELL0.OUT_F0;
				output LOCK = CELL0.OUT_Q3;
				input RST = CELL0.IMUX_LSR0;
				output SMIRDATA = CELL0.OUT_OFX1;
				output TPFB = CELL0.OUT_Q5;
				output TPREF = CELL0.OUT_Q4;
			}

			bel PLL1 {
				input CLKFB = CELL0.IMUX_CLK3;
				input CLKI = CELL0.IMUX_CLK2;
				output CLKOP = CELL0.OUT_F3;
				output CLKOS = CELL0.OUT_F2;
				output LOCK = CELL0.OUT_Q2;
				input RST = CELL0.IMUX_LSR1;
				output SMIRDATA = CELL0.OUT_OFX0;
				output TPFB = CELL0.OUT_Q7;
				output TPREF = CELL0.OUT_Q6;
			}

			bel PLL_SMI {
				input SMIADDR0 = CELL0.IMUX_A1;
				input SMIADDR1 = CELL0.IMUX_A2;
				input SMIADDR2 = CELL0.IMUX_A3;
				input SMIADDR3 = CELL0.IMUX_A4;
				input SMIADDR4 = CELL0.IMUX_A5;
				input SMIADDR5 = CELL0.IMUX_A6;
				input SMIADDR6 = CELL0.IMUX_A7;
				input SMIADDR7 = CELL0.IMUX_B0;
				input SMIADDR8 = CELL0.IMUX_B1;
				input SMIADDR9 = CELL0.IMUX_B2;
				input SMICLK = CELL0.IMUX_B3;
				input SMIRD = CELL0.IMUX_B4;
				input SMIRSTN = CELL1.IMUX_LSR0;
				input SMIWDATA = CELL0.IMUX_B6;
				input SMIWR = CELL0.IMUX_B7;
			}

			bel DLL0 {
				input CLKFB = CELL1.IMUX_CLK1;
				input CLKI = CELL1.IMUX_CLK0;
				output CLKOP = CELL0.OUT_F4;
				output CLKOS = CELL0.OUT_F5;
				input DTCCST0 = CELL0.IMUX_C2;
				input DTCCST1 = CELL0.IMUX_C3;
				output LOCK = CELL0.OUT_Q1;
				input RST = CELL0.IMUX_LSR2;
				output SMIRDATA = CELL0.OUT_OFX3;
				input UDDCNTL = CELL0.IMUX_C0;
			}

			bel DLL1 {
				input CLKFB = CELL1.IMUX_CLK3;
				input CLKI = CELL1.IMUX_CLK2;
				output CLKOP = CELL0.OUT_F6;
				output CLKOS = CELL0.OUT_F7;
				input DTCCST0 = CELL0.IMUX_C4;
				input DTCCST1 = CELL0.IMUX_C5;
				output LOCK = CELL0.OUT_Q0;
				input RST = CELL0.IMUX_LSR3;
				output SMIRDATA = CELL0.OUT_OFX2;
				input UDDCNTL = CELL0.IMUX_C1;
			}

			bel DLL_DCNTL0 {
				input DCNTL_IN0 = CELL1.IMUX_A0;
				input DCNTL_IN1 = CELL1.IMUX_A1;
				input DCNTL_IN2 = CELL1.IMUX_A2;
				input DCNTL_IN3 = CELL1.IMUX_A3;
				input DCNTL_IN4 = CELL1.IMUX_A4;
				input DCNTL_IN5 = CELL1.IMUX_A5;
				input DCNTL_IN6 = CELL1.IMUX_A6;
				input DCNTL_IN7 = CELL1.IMUX_A7;
				input DCNTL_IN8 = CELL1.IMUX_B0;
				output DCNTL_OUT0 = CELL1.OUT_F6;
				output DCNTL_OUT1 = CELL1.OUT_F7;
				output DCNTL_OUT2 = CELL1.OUT_Q0;
				output DCNTL_OUT3 = CELL1.OUT_Q1;
				output DCNTL_OUT4 = CELL1.OUT_Q2;
				output DCNTL_OUT5 = CELL1.OUT_Q3;
				output DCNTL_OUT6 = CELL1.OUT_Q4;
				output DCNTL_OUT7 = CELL1.OUT_Q5;
				output DCNTL_OUT8 = CELL1.OUT_Q6;
			}

			bel DLL_DCNTL1 {
				input DCNTL_IN0 = CELL1.IMUX_B1;
				input DCNTL_IN1 = CELL1.IMUX_B2;
				input DCNTL_IN2 = CELL1.IMUX_B3;
				input DCNTL_IN3 = CELL1.IMUX_B4;
				input DCNTL_IN4 = CELL1.IMUX_B5;
				input DCNTL_IN5 = CELL1.IMUX_B6;
				input DCNTL_IN6 = CELL1.IMUX_B7;
				input DCNTL_IN7 = CELL1.IMUX_C0;
				input DCNTL_IN8 = CELL1.IMUX_C1;
				output DCNTL_OUT0 = CELL1.OUT_Q7;
				output DCNTL_OUT1 = CELL1.OUT_OFX0;
				output DCNTL_OUT2 = CELL1.OUT_OFX1;
				output DCNTL_OUT3 = CELL1.OUT_OFX2;
				output DCNTL_OUT4 = CELL1.OUT_OFX3;
				output DCNTL_OUT5 = CELL1.OUT_OFX4;
				output DCNTL_OUT6 = CELL1.OUT_OFX5;
				output DCNTL_OUT7 = CELL1.OUT_OFX6;
				output DCNTL_OUT8 = CELL1.OUT_OFX7;
			}

			bel M0 {
				output M0 = CELL1.OUT_F2;
			}

			bel M1 {
				output M1 = CELL1.OUT_F3;
			}

			bel M2 {
				output M2 = CELL1.OUT_F4;
			}

			bel M3 {
				output M3 = CELL1.OUT_F5;
			}

			bel RESETN {
				output RSTN = CELL1.OUT_F0;
			}

			bel RDCFGN {
				output RDCFGN = CELL1.OUT_F1;
				input TSALLN = CELL0.IMUX_CE0;
			}

			// wire CELL0.IMUX_A1                  PLL_SMI.SMIADDR0
			// wire CELL0.IMUX_A2                  PLL_SMI.SMIADDR1
			// wire CELL0.IMUX_A3                  PLL_SMI.SMIADDR2
			// wire CELL0.IMUX_A4                  PLL_SMI.SMIADDR3
			// wire CELL0.IMUX_A5                  PLL_SMI.SMIADDR4
			// wire CELL0.IMUX_A6                  PLL_SMI.SMIADDR5
			// wire CELL0.IMUX_A7                  PLL_SMI.SMIADDR6
			// wire CELL0.IMUX_B0                  PLL_SMI.SMIADDR7
			// wire CELL0.IMUX_B1                  PLL_SMI.SMIADDR8
			// wire CELL0.IMUX_B2                  PLL_SMI.SMIADDR9
			// wire CELL0.IMUX_B3                  PLL_SMI.SMICLK
			// wire CELL0.IMUX_B4                  PLL_SMI.SMIRD
			// wire CELL0.IMUX_B6                  PLL_SMI.SMIWDATA
			// wire CELL0.IMUX_B7                  PLL_SMI.SMIWR
			// wire CELL0.IMUX_C0                  DLL0.UDDCNTL
			// wire CELL0.IMUX_C1                  DLL1.UDDCNTL
			// wire CELL0.IMUX_C2                  DLL0.DTCCST0
			// wire CELL0.IMUX_C3                  DLL0.DTCCST1
			// wire CELL0.IMUX_C4                  DLL1.DTCCST0
			// wire CELL0.IMUX_C5                  DLL1.DTCCST1
			// wire CELL0.IMUX_CLK0                PLL0.CLKI
			// wire CELL0.IMUX_CLK1                PLL0.CLKFB
			// wire CELL0.IMUX_CLK2                PLL1.CLKI
			// wire CELL0.IMUX_CLK3                PLL1.CLKFB
			// wire CELL0.IMUX_LSR0                PLL0.RST
			// wire CELL0.IMUX_LSR1                PLL1.RST
			// wire CELL0.IMUX_LSR2                DLL0.RST
			// wire CELL0.IMUX_LSR3                DLL1.RST
			// wire CELL0.IMUX_CE0                 RDCFGN.TSALLN
			// wire CELL0.OUT_F0                   PLL0.CLKOS
			// wire CELL0.OUT_F1                   PLL0.CLKOP
			// wire CELL0.OUT_F2                   PLL1.CLKOS
			// wire CELL0.OUT_F3                   PLL1.CLKOP
			// wire CELL0.OUT_F4                   DLL0.CLKOP
			// wire CELL0.OUT_F5                   DLL0.CLKOS
			// wire CELL0.OUT_F6                   DLL1.CLKOP
			// wire CELL0.OUT_F7                   DLL1.CLKOS
			// wire CELL0.OUT_Q0                   DLL1.LOCK
			// wire CELL0.OUT_Q1                   DLL0.LOCK
			// wire CELL0.OUT_Q2                   PLL1.LOCK
			// wire CELL0.OUT_Q3                   PLL0.LOCK
			// wire CELL0.OUT_Q4                   PLL0.TPREF
			// wire CELL0.OUT_Q5                   PLL0.TPFB
			// wire CELL0.OUT_Q6                   PLL1.TPREF
			// wire CELL0.OUT_Q7                   PLL1.TPFB
			// wire CELL0.OUT_OFX0                 PLL1.SMIRDATA
			// wire CELL0.OUT_OFX1                 PLL0.SMIRDATA
			// wire CELL0.OUT_OFX2                 DLL1.SMIRDATA
			// wire CELL0.OUT_OFX3                 DLL0.SMIRDATA
			// wire CELL1.IMUX_A0                  DLL_DCNTL0.DCNTL_IN0
			// wire CELL1.IMUX_A1                  DLL_DCNTL0.DCNTL_IN1
			// wire CELL1.IMUX_A2                  DLL_DCNTL0.DCNTL_IN2
			// wire CELL1.IMUX_A3                  DLL_DCNTL0.DCNTL_IN3
			// wire CELL1.IMUX_A4                  DLL_DCNTL0.DCNTL_IN4
			// wire CELL1.IMUX_A5                  DLL_DCNTL0.DCNTL_IN5
			// wire CELL1.IMUX_A6                  DLL_DCNTL0.DCNTL_IN6
			// wire CELL1.IMUX_A7                  DLL_DCNTL0.DCNTL_IN7
			// wire CELL1.IMUX_B0                  DLL_DCNTL0.DCNTL_IN8
			// wire CELL1.IMUX_B1                  DLL_DCNTL1.DCNTL_IN0
			// wire CELL1.IMUX_B2                  DLL_DCNTL1.DCNTL_IN1
			// wire CELL1.IMUX_B3                  DLL_DCNTL1.DCNTL_IN2
			// wire CELL1.IMUX_B4                  DLL_DCNTL1.DCNTL_IN3
			// wire CELL1.IMUX_B5                  DLL_DCNTL1.DCNTL_IN4
			// wire CELL1.IMUX_B6                  DLL_DCNTL1.DCNTL_IN5
			// wire CELL1.IMUX_B7                  DLL_DCNTL1.DCNTL_IN6
			// wire CELL1.IMUX_C0                  DLL_DCNTL1.DCNTL_IN7
			// wire CELL1.IMUX_C1                  DLL_DCNTL1.DCNTL_IN8
			// wire CELL1.IMUX_CLK0                DLL0.CLKI
			// wire CELL1.IMUX_CLK1                DLL0.CLKFB
			// wire CELL1.IMUX_CLK2                DLL1.CLKI
			// wire CELL1.IMUX_CLK3                DLL1.CLKFB
			// wire CELL1.IMUX_LSR0                PLL_SMI.SMIRSTN
			// wire CELL1.OUT_F0                   RESETN.RSTN
			// wire CELL1.OUT_F1                   RDCFGN.RDCFGN
			// wire CELL1.OUT_F2                   M0.M0
			// wire CELL1.OUT_F3                   M1.M1
			// wire CELL1.OUT_F4                   M2.M2
			// wire CELL1.OUT_F5                   M3.M3
			// wire CELL1.OUT_F6                   DLL_DCNTL0.DCNTL_OUT0
			// wire CELL1.OUT_F7                   DLL_DCNTL0.DCNTL_OUT1
			// wire CELL1.OUT_Q0                   DLL_DCNTL0.DCNTL_OUT2
			// wire CELL1.OUT_Q1                   DLL_DCNTL0.DCNTL_OUT3
			// wire CELL1.OUT_Q2                   DLL_DCNTL0.DCNTL_OUT4
			// wire CELL1.OUT_Q3                   DLL_DCNTL0.DCNTL_OUT5
			// wire CELL1.OUT_Q4                   DLL_DCNTL0.DCNTL_OUT6
			// wire CELL1.OUT_Q5                   DLL_DCNTL0.DCNTL_OUT7
			// wire CELL1.OUT_Q6                   DLL_DCNTL0.DCNTL_OUT8
			// wire CELL1.OUT_Q7                   DLL_DCNTL1.DCNTL_OUT0
			// wire CELL1.OUT_OFX0                 DLL_DCNTL1.DCNTL_OUT1
			// wire CELL1.OUT_OFX1                 DLL_DCNTL1.DCNTL_OUT2
			// wire CELL1.OUT_OFX2                 DLL_DCNTL1.DCNTL_OUT3
			// wire CELL1.OUT_OFX3                 DLL_DCNTL1.DCNTL_OUT4
			// wire CELL1.OUT_OFX4                 DLL_DCNTL1.DCNTL_OUT5
			// wire CELL1.OUT_OFX5                 DLL_DCNTL1.DCNTL_OUT6
			// wire CELL1.OUT_OFX6                 DLL_DCNTL1.DCNTL_OUT7
			// wire CELL1.OUT_OFX7                 DLL_DCNTL1.DCNTL_OUT8
			// wire CELL2.IO_W0_1                  SERDES_CORNER.CIN_0
			// wire CELL2.IO_W1_1                  SERDES_CORNER.CIN_1
			// wire CELL2.IO_W2_1                  SERDES_CORNER.CIN_2
			// wire CELL2.IO_W3_1                  SERDES_CORNER.CIN_3
			// wire CELL2.IO_W4_1                  SERDES_CORNER.CIN_4
			// wire CELL2.IO_W5_1                  SERDES_CORNER.CIN_5
			// wire CELL2.IO_W6_1                  SERDES_CORNER.CIN_6
			// wire CELL2.IO_W7_1                  SERDES_CORNER.CIN_7
			// wire CELL2.IO_W8_1                  SERDES_CORNER.CIN_8
			// wire CELL2.IO_W9_1                  SERDES_CORNER.CIN_9
			// wire CELL2.IO_W10_1                 SERDES_CORNER.CIN_10
			// wire CELL2.IO_W11_1                 SERDES_CORNER.CIN_11
			// wire CELL2.IO_W12_1                 SERDES_CORNER.CIN_12
			// wire CELL2.IO_W14_1                 SERDES_CORNER.TESTCLK_MACO
			// wire CELL2.IO_E0_2                  SERDES_CORNER.COUT_0
			// wire CELL2.IO_E0_3                  SERDES_CORNER.SERDES1_BS4PAD_3
			// wire CELL2.IO_E1_2                  SERDES_CORNER.COUT_1
			// wire CELL2.IO_E1_3                  SERDES_CORNER.SERDES2_BS4PAD_0
			// wire CELL2.IO_E2_2                  SERDES_CORNER.COUT_2
			// wire CELL2.IO_E2_3                  SERDES_CORNER.SERDES2_BS4PAD_1
			// wire CELL2.IO_E3_2                  SERDES_CORNER.COUT_3
			// wire CELL2.IO_E3_3                  SERDES_CORNER.SERDES2_BS4PAD_2
			// wire CELL2.IO_E4_2                  SERDES_CORNER.COUT_4
			// wire CELL2.IO_E4_3                  SERDES_CORNER.SERDES2_BS4PAD_3
			// wire CELL2.IO_E5_2                  SERDES_CORNER.COUT_5
			// wire CELL2.IO_E5_3                  SERDES_CORNER.SERDES3_BS4PAD_0
			// wire CELL2.IO_E7_2                  SERDES_CORNER.TCK_FMAC_PCS
			// wire CELL2.IO_E9_2                  SERDES_CORNER.COUT_6
			// wire CELL2.IO_E9_3                  SERDES_CORNER.SERDES3_BS4PAD_1
			// wire CELL2.IO_E10_2                 SERDES_CORNER.COUT_7
			// wire CELL2.IO_E10_3                 SERDES_CORNER.SERDES3_BS4PAD_2
			// wire CELL2.IO_E11_2                 SERDES_CORNER.COUT_8
			// wire CELL2.IO_E11_3                 SERDES_CORNER.SERDES3_BS4PAD_3
			// wire CELL2.IO_E12_2                 SERDES_CORNER.COUT_9
			// wire CELL2.IO_E13_2                 SERDES_CORNER.COUT_10
			// wire CELL2.IO_E14_2                 SERDES_CORNER.COUT_11
			// wire CELL2.IO_E15_2                 SERDES_CORNER.COUT_12
			// wire CELL2.IO_E16_2                 SERDES_CORNER.COUT_13
			// wire CELL2.IO_E17_2                 SERDES_CORNER.COUT_14
			// wire CELL2.IO_E18_2                 SERDES_CORNER.COUT_15
			// wire CELL2.IO_E19_2                 SERDES_CORNER.COUT_16
			// wire CELL2.IO_E20_2                 SERDES_CORNER.COUT_17
			// wire CELL2.IO_E21_2                 SERDES_CORNER.COUT_18
			// wire CELL2.IO_E22_2                 SERDES_CORNER.COUT_19
			// wire CELL2.IO_E23_2                 SERDES_CORNER.COUT_20
			// wire CELL2.IO_E24_2                 SERDES_CORNER.COUT_21
			// wire CELL2.IO_E25_2                 SERDES_CORNER.SERDES0_BS4PAD_0
			// wire CELL2.IO_E26_2                 SERDES_CORNER.SERDES0_BS4PAD_1
			// wire CELL2.IO_E27_2                 SERDES_CORNER.SERDES0_BS4PAD_2
			// wire CELL2.IO_E28_2                 SERDES_CORNER.SERDES0_BS4PAD_3
			// wire CELL2.IO_E29_2                 SERDES_CORNER.SERDES1_BS4PAD_0
			// wire CELL2.IO_E30_2                 SERDES_CORNER.SERDES1_BS4PAD_1
			// wire CELL2.IO_E31_2                 SERDES_CORNER.SERDES1_BS4PAD_2
		}

		tile_class PLL_NE {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel SERDES_CORNER {
				input CIN_0 = CELL2.IO_E0_1;
				input CIN_1 = CELL2.IO_E1_1;
				input CIN_10 = CELL2.IO_E10_1;
				input CIN_11 = CELL2.IO_E11_1;
				input CIN_12 = CELL2.IO_E12_1;
				input CIN_2 = CELL2.IO_E2_1;
				input CIN_3 = CELL2.IO_E3_1;
				input CIN_4 = CELL2.IO_E4_1;
				input CIN_5 = CELL2.IO_E5_1;
				input CIN_6 = CELL2.IO_E6_1;
				input CIN_7 = CELL2.IO_E7_1;
				input CIN_8 = CELL2.IO_E8_1;
				input CIN_9 = CELL2.IO_E9_1;
				output COUT_0 = CELL2.IO_W0_2;
				output COUT_1 = CELL2.IO_W1_2;
				output COUT_10 = CELL2.IO_W13_2;
				output COUT_11 = CELL2.IO_W14_2;
				output COUT_12 = CELL2.IO_W15_2;
				output COUT_13 = CELL2.IO_W16_2;
				output COUT_14 = CELL2.IO_W17_2;
				output COUT_15 = CELL2.IO_W18_2;
				output COUT_16 = CELL2.IO_W19_2;
				output COUT_17 = CELL2.IO_W20_2;
				output COUT_18 = CELL2.IO_W21_2;
				output COUT_19 = CELL2.IO_W22_2;
				output COUT_2 = CELL2.IO_W2_2;
				output COUT_20 = CELL2.IO_W23_2;
				output COUT_21 = CELL2.IO_W24_2;
				output COUT_3 = CELL2.IO_W3_2;
				output COUT_4 = CELL2.IO_W4_2;
				output COUT_5 = CELL2.IO_W5_2;
				output COUT_6 = CELL2.IO_W9_2;
				output COUT_7 = CELL2.IO_W10_2;
				output COUT_8 = CELL2.IO_W11_2;
				output COUT_9 = CELL2.IO_W12_2;
				output SERDES0_BS4PAD_0 = CELL2.IO_W25_2;
				output SERDES0_BS4PAD_1 = CELL2.IO_W26_2;
				output SERDES0_BS4PAD_2 = CELL2.IO_W27_2;
				output SERDES0_BS4PAD_3 = CELL2.IO_W28_2;
				output SERDES1_BS4PAD_0 = CELL2.IO_W29_2;
				output SERDES1_BS4PAD_1 = CELL2.IO_W30_2;
				output SERDES1_BS4PAD_2 = CELL2.IO_W31_2;
				output SERDES1_BS4PAD_3 = CELL2.IO_W0_3;
				output SERDES2_BS4PAD_0 = CELL2.IO_W1_3;
				output SERDES2_BS4PAD_1 = CELL2.IO_W2_3;
				output SERDES2_BS4PAD_2 = CELL2.IO_W3_3;
				output SERDES2_BS4PAD_3 = CELL2.IO_W4_3;
				output SERDES3_BS4PAD_0 = CELL2.IO_W5_3;
				output SERDES3_BS4PAD_1 = CELL2.IO_W9_3;
				output SERDES3_BS4PAD_2 = CELL2.IO_W10_3;
				output SERDES3_BS4PAD_3 = CELL2.IO_W11_3;
				output TCK_FMAC_PCS = CELL2.IO_W7_2;
				input TESTCLK_MACO = CELL2.IO_E14_1;
			}

			bel PLL0 {
				input CLKFB = CELL0.IMUX_CLK2;
				input CLKI = CELL0.IMUX_CLK3;
				output CLKOP = CELL0.OUT_F6;
				output CLKOS = CELL0.OUT_F7;
				output LOCK = CELL0.OUT_Q4;
				input RST = CELL0.IMUX_LSR3;
				output SMIRDATA = CELL0.OUT_OFX6;
				output TPFB = CELL0.OUT_Q2;
				output TPREF = CELL0.OUT_Q3;
			}

			bel PLL1 {
				input CLKFB = CELL0.IMUX_CLK0;
				input CLKI = CELL0.IMUX_CLK1;
				output CLKOP = CELL0.OUT_F4;
				output CLKOS = CELL0.OUT_F5;
				output LOCK = CELL0.OUT_Q5;
				input RST = CELL0.IMUX_LSR2;
				output SMIRDATA = CELL0.OUT_OFX7;
				output TPFB = CELL0.OUT_Q0;
				output TPREF = CELL0.OUT_Q1;
			}

			bel PLL_SMI {
				input SMIADDR0 = CELL0.IMUX_A6;
				input SMIADDR1 = CELL0.IMUX_A5;
				input SMIADDR2 = CELL0.IMUX_A4;
				input SMIADDR3 = CELL0.IMUX_A3;
				input SMIADDR4 = CELL0.IMUX_A2;
				input SMIADDR5 = CELL0.IMUX_A1;
				input SMIADDR6 = CELL0.IMUX_A0;
				input SMIADDR7 = CELL0.IMUX_B7;
				input SMIADDR8 = CELL0.IMUX_B6;
				input SMIADDR9 = CELL0.IMUX_B5;
				input SMICLK = CELL0.IMUX_B4;
				input SMIRD = CELL0.IMUX_B3;
				input SMIRSTN = CELL1.IMUX_LSR3;
				input SMIWDATA = CELL0.IMUX_B1;
				input SMIWR = CELL0.IMUX_B0;
			}

			bel DLL0 {
				input CLKFB = CELL1.IMUX_CLK2;
				input CLKI = CELL1.IMUX_CLK3;
				output CLKOP = CELL0.OUT_F3;
				output CLKOS = CELL0.OUT_F2;
				input DTCCST0 = CELL0.IMUX_C5;
				input DTCCST1 = CELL0.IMUX_C4;
				output LOCK = CELL0.OUT_Q6;
				input RST = CELL0.IMUX_LSR1;
				output SMIRDATA = CELL0.OUT_OFX4;
				input UDDCNTL = CELL0.IMUX_C7;
			}

			bel DLL1 {
				input CLKFB = CELL1.IMUX_CLK0;
				input CLKI = CELL1.IMUX_CLK1;
				output CLKOP = CELL0.OUT_F1;
				output CLKOS = CELL0.OUT_F0;
				input DTCCST0 = CELL0.IMUX_C3;
				input DTCCST1 = CELL0.IMUX_C2;
				output LOCK = CELL0.OUT_Q7;
				input RST = CELL0.IMUX_LSR0;
				output SMIRDATA = CELL0.OUT_OFX5;
				input UDDCNTL = CELL0.IMUX_C6;
			}

			bel DLL_DCNTL0 {
				input DCNTL_IN0 = CELL1.IMUX_A7;
				input DCNTL_IN1 = CELL1.IMUX_A6;
				input DCNTL_IN2 = CELL1.IMUX_A5;
				input DCNTL_IN3 = CELL1.IMUX_A4;
				input DCNTL_IN4 = CELL1.IMUX_A3;
				input DCNTL_IN5 = CELL1.IMUX_A2;
				input DCNTL_IN6 = CELL1.IMUX_A1;
				input DCNTL_IN7 = CELL1.IMUX_A0;
				input DCNTL_IN8 = CELL1.IMUX_B7;
				output DCNTL_OUT0 = CELL1.OUT_F1;
				output DCNTL_OUT1 = CELL1.OUT_F0;
				output DCNTL_OUT2 = CELL1.OUT_Q7;
				output DCNTL_OUT3 = CELL1.OUT_Q6;
				output DCNTL_OUT4 = CELL1.OUT_Q5;
				output DCNTL_OUT5 = CELL1.OUT_Q4;
				output DCNTL_OUT6 = CELL1.OUT_Q3;
				output DCNTL_OUT7 = CELL1.OUT_Q2;
				output DCNTL_OUT8 = CELL1.OUT_Q1;
			}

			bel DLL_DCNTL1 {
				input DCNTL_IN0 = CELL1.IMUX_B6;
				input DCNTL_IN1 = CELL1.IMUX_B5;
				input DCNTL_IN2 = CELL1.IMUX_B4;
				input DCNTL_IN3 = CELL1.IMUX_B3;
				input DCNTL_IN4 = CELL1.IMUX_B2;
				input DCNTL_IN5 = CELL1.IMUX_B1;
				input DCNTL_IN6 = CELL1.IMUX_B0;
				input DCNTL_IN7 = CELL1.IMUX_C7;
				input DCNTL_IN8 = CELL1.IMUX_C6;
				output DCNTL_OUT0 = CELL1.OUT_Q0;
				output DCNTL_OUT1 = CELL1.OUT_OFX7;
				output DCNTL_OUT2 = CELL1.OUT_OFX6;
				output DCNTL_OUT3 = CELL1.OUT_OFX5;
				output DCNTL_OUT4 = CELL1.OUT_OFX4;
				output DCNTL_OUT5 = CELL1.OUT_OFX3;
				output DCNTL_OUT6 = CELL1.OUT_OFX2;
				output DCNTL_OUT7 = CELL1.OUT_OFX1;
				output DCNTL_OUT8 = CELL1.OUT_OFX0;
			}

			bel CCLK {
				output CCLK = CELL1.OUT_F7;
			}

			bel TCK {
				output TCK = CELL1.OUT_F6;
			}

			bel TMS {
				output TMS = CELL1.OUT_F4;
			}

			bel TDI {
				output TDI = CELL1.OUT_F5;
			}

			// wire CELL0.IMUX_A0                  PLL_SMI.SMIADDR6
			// wire CELL0.IMUX_A1                  PLL_SMI.SMIADDR5
			// wire CELL0.IMUX_A2                  PLL_SMI.SMIADDR4
			// wire CELL0.IMUX_A3                  PLL_SMI.SMIADDR3
			// wire CELL0.IMUX_A4                  PLL_SMI.SMIADDR2
			// wire CELL0.IMUX_A5                  PLL_SMI.SMIADDR1
			// wire CELL0.IMUX_A6                  PLL_SMI.SMIADDR0
			// wire CELL0.IMUX_B0                  PLL_SMI.SMIWR
			// wire CELL0.IMUX_B1                  PLL_SMI.SMIWDATA
			// wire CELL0.IMUX_B3                  PLL_SMI.SMIRD
			// wire CELL0.IMUX_B4                  PLL_SMI.SMICLK
			// wire CELL0.IMUX_B5                  PLL_SMI.SMIADDR9
			// wire CELL0.IMUX_B6                  PLL_SMI.SMIADDR8
			// wire CELL0.IMUX_B7                  PLL_SMI.SMIADDR7
			// wire CELL0.IMUX_C2                  DLL1.DTCCST1
			// wire CELL0.IMUX_C3                  DLL1.DTCCST0
			// wire CELL0.IMUX_C4                  DLL0.DTCCST1
			// wire CELL0.IMUX_C5                  DLL0.DTCCST0
			// wire CELL0.IMUX_C6                  DLL1.UDDCNTL
			// wire CELL0.IMUX_C7                  DLL0.UDDCNTL
			// wire CELL0.IMUX_CLK0                PLL1.CLKFB
			// wire CELL0.IMUX_CLK1                PLL1.CLKI
			// wire CELL0.IMUX_CLK2                PLL0.CLKFB
			// wire CELL0.IMUX_CLK3                PLL0.CLKI
			// wire CELL0.IMUX_LSR0                DLL1.RST
			// wire CELL0.IMUX_LSR1                DLL0.RST
			// wire CELL0.IMUX_LSR2                PLL1.RST
			// wire CELL0.IMUX_LSR3                PLL0.RST
			// wire CELL0.OUT_F0                   DLL1.CLKOS
			// wire CELL0.OUT_F1                   DLL1.CLKOP
			// wire CELL0.OUT_F2                   DLL0.CLKOS
			// wire CELL0.OUT_F3                   DLL0.CLKOP
			// wire CELL0.OUT_F4                   PLL1.CLKOP
			// wire CELL0.OUT_F5                   PLL1.CLKOS
			// wire CELL0.OUT_F6                   PLL0.CLKOP
			// wire CELL0.OUT_F7                   PLL0.CLKOS
			// wire CELL0.OUT_Q0                   PLL1.TPFB
			// wire CELL0.OUT_Q1                   PLL1.TPREF
			// wire CELL0.OUT_Q2                   PLL0.TPFB
			// wire CELL0.OUT_Q3                   PLL0.TPREF
			// wire CELL0.OUT_Q4                   PLL0.LOCK
			// wire CELL0.OUT_Q5                   PLL1.LOCK
			// wire CELL0.OUT_Q6                   DLL0.LOCK
			// wire CELL0.OUT_Q7                   DLL1.LOCK
			// wire CELL0.OUT_OFX4                 DLL0.SMIRDATA
			// wire CELL0.OUT_OFX5                 DLL1.SMIRDATA
			// wire CELL0.OUT_OFX6                 PLL0.SMIRDATA
			// wire CELL0.OUT_OFX7                 PLL1.SMIRDATA
			// wire CELL1.IMUX_A0                  DLL_DCNTL0.DCNTL_IN7
			// wire CELL1.IMUX_A1                  DLL_DCNTL0.DCNTL_IN6
			// wire CELL1.IMUX_A2                  DLL_DCNTL0.DCNTL_IN5
			// wire CELL1.IMUX_A3                  DLL_DCNTL0.DCNTL_IN4
			// wire CELL1.IMUX_A4                  DLL_DCNTL0.DCNTL_IN3
			// wire CELL1.IMUX_A5                  DLL_DCNTL0.DCNTL_IN2
			// wire CELL1.IMUX_A6                  DLL_DCNTL0.DCNTL_IN1
			// wire CELL1.IMUX_A7                  DLL_DCNTL0.DCNTL_IN0
			// wire CELL1.IMUX_B0                  DLL_DCNTL1.DCNTL_IN6
			// wire CELL1.IMUX_B1                  DLL_DCNTL1.DCNTL_IN5
			// wire CELL1.IMUX_B2                  DLL_DCNTL1.DCNTL_IN4
			// wire CELL1.IMUX_B3                  DLL_DCNTL1.DCNTL_IN3
			// wire CELL1.IMUX_B4                  DLL_DCNTL1.DCNTL_IN2
			// wire CELL1.IMUX_B5                  DLL_DCNTL1.DCNTL_IN1
			// wire CELL1.IMUX_B6                  DLL_DCNTL1.DCNTL_IN0
			// wire CELL1.IMUX_B7                  DLL_DCNTL0.DCNTL_IN8
			// wire CELL1.IMUX_C6                  DLL_DCNTL1.DCNTL_IN8
			// wire CELL1.IMUX_C7                  DLL_DCNTL1.DCNTL_IN7
			// wire CELL1.IMUX_CLK0                DLL1.CLKFB
			// wire CELL1.IMUX_CLK1                DLL1.CLKI
			// wire CELL1.IMUX_CLK2                DLL0.CLKFB
			// wire CELL1.IMUX_CLK3                DLL0.CLKI
			// wire CELL1.IMUX_LSR3                PLL_SMI.SMIRSTN
			// wire CELL1.OUT_F0                   DLL_DCNTL0.DCNTL_OUT1
			// wire CELL1.OUT_F1                   DLL_DCNTL0.DCNTL_OUT0
			// wire CELL1.OUT_F4                   TMS.TMS
			// wire CELL1.OUT_F5                   TDI.TDI
			// wire CELL1.OUT_F6                   TCK.TCK
			// wire CELL1.OUT_F7                   CCLK.CCLK
			// wire CELL1.OUT_Q0                   DLL_DCNTL1.DCNTL_OUT0
			// wire CELL1.OUT_Q1                   DLL_DCNTL0.DCNTL_OUT8
			// wire CELL1.OUT_Q2                   DLL_DCNTL0.DCNTL_OUT7
			// wire CELL1.OUT_Q3                   DLL_DCNTL0.DCNTL_OUT6
			// wire CELL1.OUT_Q4                   DLL_DCNTL0.DCNTL_OUT5
			// wire CELL1.OUT_Q5                   DLL_DCNTL0.DCNTL_OUT4
			// wire CELL1.OUT_Q6                   DLL_DCNTL0.DCNTL_OUT3
			// wire CELL1.OUT_Q7                   DLL_DCNTL0.DCNTL_OUT2
			// wire CELL1.OUT_OFX0                 DLL_DCNTL1.DCNTL_OUT8
			// wire CELL1.OUT_OFX1                 DLL_DCNTL1.DCNTL_OUT7
			// wire CELL1.OUT_OFX2                 DLL_DCNTL1.DCNTL_OUT6
			// wire CELL1.OUT_OFX3                 DLL_DCNTL1.DCNTL_OUT5
			// wire CELL1.OUT_OFX4                 DLL_DCNTL1.DCNTL_OUT4
			// wire CELL1.OUT_OFX5                 DLL_DCNTL1.DCNTL_OUT3
			// wire CELL1.OUT_OFX6                 DLL_DCNTL1.DCNTL_OUT2
			// wire CELL1.OUT_OFX7                 DLL_DCNTL1.DCNTL_OUT1
			// wire CELL2.IO_W0_2                  SERDES_CORNER.COUT_0
			// wire CELL2.IO_W0_3                  SERDES_CORNER.SERDES1_BS4PAD_3
			// wire CELL2.IO_W1_2                  SERDES_CORNER.COUT_1
			// wire CELL2.IO_W1_3                  SERDES_CORNER.SERDES2_BS4PAD_0
			// wire CELL2.IO_W2_2                  SERDES_CORNER.COUT_2
			// wire CELL2.IO_W2_3                  SERDES_CORNER.SERDES2_BS4PAD_1
			// wire CELL2.IO_W3_2                  SERDES_CORNER.COUT_3
			// wire CELL2.IO_W3_3                  SERDES_CORNER.SERDES2_BS4PAD_2
			// wire CELL2.IO_W4_2                  SERDES_CORNER.COUT_4
			// wire CELL2.IO_W4_3                  SERDES_CORNER.SERDES2_BS4PAD_3
			// wire CELL2.IO_W5_2                  SERDES_CORNER.COUT_5
			// wire CELL2.IO_W5_3                  SERDES_CORNER.SERDES3_BS4PAD_0
			// wire CELL2.IO_W7_2                  SERDES_CORNER.TCK_FMAC_PCS
			// wire CELL2.IO_W9_2                  SERDES_CORNER.COUT_6
			// wire CELL2.IO_W9_3                  SERDES_CORNER.SERDES3_BS4PAD_1
			// wire CELL2.IO_W10_2                 SERDES_CORNER.COUT_7
			// wire CELL2.IO_W10_3                 SERDES_CORNER.SERDES3_BS4PAD_2
			// wire CELL2.IO_W11_2                 SERDES_CORNER.COUT_8
			// wire CELL2.IO_W11_3                 SERDES_CORNER.SERDES3_BS4PAD_3
			// wire CELL2.IO_W12_2                 SERDES_CORNER.COUT_9
			// wire CELL2.IO_W13_2                 SERDES_CORNER.COUT_10
			// wire CELL2.IO_W14_2                 SERDES_CORNER.COUT_11
			// wire CELL2.IO_W15_2                 SERDES_CORNER.COUT_12
			// wire CELL2.IO_W16_2                 SERDES_CORNER.COUT_13
			// wire CELL2.IO_W17_2                 SERDES_CORNER.COUT_14
			// wire CELL2.IO_W18_2                 SERDES_CORNER.COUT_15
			// wire CELL2.IO_W19_2                 SERDES_CORNER.COUT_16
			// wire CELL2.IO_W20_2                 SERDES_CORNER.COUT_17
			// wire CELL2.IO_W21_2                 SERDES_CORNER.COUT_18
			// wire CELL2.IO_W22_2                 SERDES_CORNER.COUT_19
			// wire CELL2.IO_W23_2                 SERDES_CORNER.COUT_20
			// wire CELL2.IO_W24_2                 SERDES_CORNER.COUT_21
			// wire CELL2.IO_W25_2                 SERDES_CORNER.SERDES0_BS4PAD_0
			// wire CELL2.IO_W26_2                 SERDES_CORNER.SERDES0_BS4PAD_1
			// wire CELL2.IO_W27_2                 SERDES_CORNER.SERDES0_BS4PAD_2
			// wire CELL2.IO_W28_2                 SERDES_CORNER.SERDES0_BS4PAD_3
			// wire CELL2.IO_W29_2                 SERDES_CORNER.SERDES1_BS4PAD_0
			// wire CELL2.IO_W30_2                 SERDES_CORNER.SERDES1_BS4PAD_1
			// wire CELL2.IO_W31_2                 SERDES_CORNER.SERDES1_BS4PAD_2
			// wire CELL2.IO_E0_1                  SERDES_CORNER.CIN_0
			// wire CELL2.IO_E1_1                  SERDES_CORNER.CIN_1
			// wire CELL2.IO_E2_1                  SERDES_CORNER.CIN_2
			// wire CELL2.IO_E3_1                  SERDES_CORNER.CIN_3
			// wire CELL2.IO_E4_1                  SERDES_CORNER.CIN_4
			// wire CELL2.IO_E5_1                  SERDES_CORNER.CIN_5
			// wire CELL2.IO_E6_1                  SERDES_CORNER.CIN_6
			// wire CELL2.IO_E7_1                  SERDES_CORNER.CIN_7
			// wire CELL2.IO_E8_1                  SERDES_CORNER.CIN_8
			// wire CELL2.IO_E9_1                  SERDES_CORNER.CIN_9
			// wire CELL2.IO_E10_1                 SERDES_CORNER.CIN_10
			// wire CELL2.IO_E11_1                 SERDES_CORNER.CIN_11
			// wire CELL2.IO_E12_1                 SERDES_CORNER.CIN_12
			// wire CELL2.IO_E14_1                 SERDES_CORNER.TESTCLK_MACO
		}
	}

	tile_slot BC {
		bel_slot BCPG: legacy;
		bel_slot BCINRD: legacy;
		bel_slot BCLVDSO: legacy;
		bel_slot BCSLEWRATE: legacy;
		bel_slot BCPUSL: legacy;
		bel_slot BREFTEST: legacy;
	}

	tile_slot CLK {
		bel_slot CLKDIV0: legacy;
		bel_slot CLKDIV1: legacy;
		bel_slot CLKDIV2: legacy;
		bel_slot CLKDIV3: legacy;
		bel_slot PCSCLKDIV0: legacy;
		bel_slot PCSCLKDIV1: legacy;
		bel_slot PCSCLKDIV2: legacy;
		bel_slot PCSCLKDIV3: legacy;
		bel_slot DCC_SW0: legacy;
		bel_slot DCC_SW1: legacy;
		bel_slot DCC_SW2: legacy;
		bel_slot DCC_SW3: legacy;
		bel_slot DCC_SW4: legacy;
		bel_slot DCC_SW5: legacy;
		bel_slot DCC_SE0: legacy;
		bel_slot DCC_SE1: legacy;
		bel_slot DCC_SE2: legacy;
		bel_slot DCC_SE3: legacy;
		bel_slot DCC_SE4: legacy;
		bel_slot DCC_SE5: legacy;
		bel_slot DCC_NW0: legacy;
		bel_slot DCC_NW1: legacy;
		bel_slot DCC_NW2: legacy;
		bel_slot DCC_NW3: legacy;
		bel_slot DCC_NW4: legacy;
		bel_slot DCC_NW5: legacy;
		bel_slot DCC_NE0: legacy;
		bel_slot DCC_NE1: legacy;
		bel_slot DCC_NE2: legacy;
		bel_slot DCC_NE3: legacy;
		bel_slot DCC_NE4: legacy;
		bel_slot DCC_NE5: legacy;
		bel_slot DCS_SW0: legacy;
		bel_slot DCS_SW1: legacy;
		bel_slot DCS_SE0: legacy;
		bel_slot DCS_SE1: legacy;
		bel_slot DCS_NW0: legacy;
		bel_slot DCS_NW1: legacy;
		bel_slot DCS_NE0: legacy;
		bel_slot DCS_NE1: legacy;
		bel_slot DCC0: legacy;
		bel_slot DCC1: legacy;
		bel_slot DCC2: legacy;
		bel_slot DCC3: legacy;
		bel_slot DCC4: legacy;
		bel_slot DCC5: legacy;
		bel_slot DCC6: legacy;
		bel_slot DCC7: legacy;
		bel_slot DCC8: legacy;
		bel_slot DCC9: legacy;
		bel_slot DCC10: legacy;
		bel_slot DCC11: legacy;
		bel_slot DCC12: legacy;
		bel_slot DCC13: legacy;
		bel_slot DCC14: legacy;
		bel_slot DCC15: legacy;
		bel_slot DCM0: legacy;
		bel_slot DCM1: legacy;
		bel_slot DCS0: legacy;
		bel_slot DCS1: legacy;
		bel_slot ECLKBRIDGECS0: legacy;
		bel_slot ECLKBRIDGECS1: legacy;
		bel_slot BRGECLKSYNC0: legacy;
		bel_slot BRGECLKSYNC1: legacy;
		bel_slot CLKFBBUF0: legacy;
		bel_slot CLKFBBUF1: legacy;
		bel_slot CLK_ROOT: legacy;
		bel_slot CLK_EDGE: legacy;
		bel_slot CLKTEST: legacy;
		bel_slot ECLK_ROOT: legacy;
		bel_slot ECLKSYNC0: legacy;
		bel_slot ECLKSYNC1: legacy;
		bel_slot ECLKSYNC2: legacy;
		bel_slot ECLKSYNC3: legacy;
		bel_slot ECLKSYNC4: legacy;
		bel_slot ECLKSYNC5: legacy;
		bel_slot ECLKSYNC6: legacy;
		bel_slot ECLKSYNC7: legacy;
		bel_slot ECLKSYNC8: legacy;
		bel_slot ECLKSYNC9: legacy;
		bel_slot ECLKSYNC10: legacy;
		bel_slot ECLKSYNC11: legacy;
		bel_slot ECLKSYNC12: legacy;
		bel_slot ECLKSYNC13: legacy;
		bel_slot ECLKSYNC14: legacy;
		bel_slot ECLKSYNC15: legacy;
		bel_slot CLKTEST_ECLK: legacy;

		tile_class CLK_W {
			cell CELL0;
			cell CELL1;

			bel CLKDIV0 {
				input LSR = CELL1.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input LSR = CELL1.IMUX_CE1;
			}

			bel CLKDIV2 {
				input LSR = CELL0.IMUX_LSR0;
			}

			bel CLKDIV3 {
				input LSR = CELL0.IMUX_CE1;
			}

			bel DCS0 {
				input CLK0 = CELL1.IMUX_IO20;
				input CLK1 = CELL1.IMUX_IO25;
				input SEL = CELL1.IMUX_IO27;
			}

			bel DCS1 {
				input CLK0 = CELL0.IMUX_IO20;
				input CLK1 = CELL0.IMUX_IO25;
				input SEL = CELL0.IMUX_IO27;
			}

			bel CLK_EDGE {
			}

			bel ECLK_ROOT {
				input CIB0 = CELL1.IMUX_CLK1;
				input CIB1 = CELL0.IMUX_CLK1;
			}

			// wire CELL0.IMUX_CLK1                ECLK_ROOT.CIB1
			// wire CELL0.IMUX_LSR0                CLKDIV2.LSR
			// wire CELL0.IMUX_CE1                 CLKDIV3.LSR
			// wire CELL0.IMUX_IO20                DCS1.CLK0
			// wire CELL0.IMUX_IO25                DCS1.CLK1
			// wire CELL0.IMUX_IO27                DCS1.SEL
			// wire CELL1.IMUX_CLK1                ECLK_ROOT.CIB0
			// wire CELL1.IMUX_LSR0                CLKDIV0.LSR
			// wire CELL1.IMUX_CE1                 CLKDIV1.LSR
			// wire CELL1.IMUX_IO20                DCS0.CLK0
			// wire CELL1.IMUX_IO25                DCS0.CLK1
			// wire CELL1.IMUX_IO27                DCS0.SEL
		}

		tile_class CLK_E {
			cell CELL0;
			cell CELL1;

			bel CLKDIV0 {
				input LSR = CELL1.IMUX_LSR3;
			}

			bel CLKDIV1 {
				input LSR = CELL1.IMUX_CE2;
			}

			bel CLKDIV2 {
				input LSR = CELL0.IMUX_LSR3;
			}

			bel CLKDIV3 {
				input LSR = CELL0.IMUX_CE2;
			}

			bel DCS0 {
				input CLK0 = CELL1.IMUX_IO20;
				input CLK1 = CELL1.IMUX_IO25;
				input SEL = CELL1.IMUX_IO27;
			}

			bel DCS1 {
				input CLK0 = CELL0.IMUX_IO20;
				input CLK1 = CELL0.IMUX_IO25;
				input SEL = CELL0.IMUX_IO27;
			}

			bel CLK_EDGE {
			}

			bel ECLK_ROOT {
				input CIB0 = CELL1.IMUX_CLK2;
				input CIB1 = CELL0.IMUX_CLK2;
			}

			// wire CELL0.IMUX_CLK2                ECLK_ROOT.CIB1
			// wire CELL0.IMUX_LSR3                CLKDIV2.LSR
			// wire CELL0.IMUX_CE2                 CLKDIV3.LSR
			// wire CELL0.IMUX_IO20                DCS1.CLK0
			// wire CELL0.IMUX_IO25                DCS1.CLK1
			// wire CELL0.IMUX_IO27                DCS1.SEL
			// wire CELL1.IMUX_CLK2                ECLK_ROOT.CIB0
			// wire CELL1.IMUX_LSR3                CLKDIV0.LSR
			// wire CELL1.IMUX_CE2                 CLKDIV1.LSR
			// wire CELL1.IMUX_IO20                DCS0.CLK0
			// wire CELL1.IMUX_IO25                DCS0.CLK1
			// wire CELL1.IMUX_IO27                DCS0.SEL
		}

		tile_class CLK_N {
			cell CELL0;
			cell CELL1;

			bel CLKDIV0 {
				input LSR = CELL0.IMUX_LSR3;
			}

			bel CLKDIV1 {
				input LSR = CELL1.IMUX_LSR3;
			}

			bel CLKDIV2 {
				input LSR = CELL0.IMUX_CE2;
			}

			bel CLKDIV3 {
				input LSR = CELL1.IMUX_CE2;
			}

			bel DCS0 {
				input CLK0 = CELL0.IMUX_C1;
				input CLK1 = CELL0.IMUX_B0;
				input SEL = CELL1.IMUX_B0;
			}

			bel DCS1 {
				input CLK0 = CELL0.IMUX_D4;
				input CLK1 = CELL1.IMUX_C1;
				input SEL = CELL1.IMUX_D4;
			}

			bel CLK_EDGE {
			}

			bel ECLK_ROOT {
				input CIB0 = CELL0.IMUX_CLK2;
				input CIB1 = CELL1.IMUX_CLK2;
			}

			// wire CELL0.IMUX_B0                  DCS0.CLK1
			// wire CELL0.IMUX_C1                  DCS0.CLK0
			// wire CELL0.IMUX_D4                  DCS1.CLK0
			// wire CELL0.IMUX_CLK2                ECLK_ROOT.CIB0
			// wire CELL0.IMUX_LSR3                CLKDIV0.LSR
			// wire CELL0.IMUX_CE2                 CLKDIV2.LSR
			// wire CELL1.IMUX_B0                  DCS0.SEL
			// wire CELL1.IMUX_C1                  DCS1.CLK1
			// wire CELL1.IMUX_D4                  DCS1.SEL
			// wire CELL1.IMUX_CLK2                ECLK_ROOT.CIB1
			// wire CELL1.IMUX_LSR3                CLKDIV1.LSR
			// wire CELL1.IMUX_CE2                 CLKDIV3.LSR
		}

		tile_class CLK_S {
			cell CELL0;
			cell CELL1;

			bel DCS0 {
				input CLK0 = CELL0.IMUX_IO13;
				input CLK1 = CELL0.IMUX_IO25;
				input SEL = CELL0.IMUX_LSR3;
			}

			bel DCS1 {
				input CLK0 = CELL1.IMUX_IO13;
				input CLK1 = CELL1.IMUX_IO25;
				input SEL = CELL1.IMUX_LSR3;
			}

			bel CLK_EDGE {
			}

			// wire CELL0.IMUX_LSR3                DCS0.SEL
			// wire CELL0.IMUX_IO13                DCS0.CLK0
			// wire CELL0.IMUX_IO25                DCS0.CLK1
			// wire CELL1.IMUX_LSR3                DCS1.SEL
			// wire CELL1.IMUX_IO13                DCS1.CLK0
			// wire CELL1.IMUX_IO25                DCS1.CLK1
		}

		tile_class CLK_SW {
			cell CELL0;
			cell CELL1;

			bel CLKDIV0 {
				input LSR = CELL0.IMUX_LSR3;
			}

			bel CLKDIV1 {
				input LSR = CELL1.IMUX_LSR3;
			}

			bel CLKDIV2 {
				input LSR = CELL0.IMUX_CE2;
			}

			bel CLKDIV3 {
				input LSR = CELL1.IMUX_CE2;
			}

			bel ECLK_ROOT {
				input CIB0 = CELL0.IMUX_CLK2;
				input CIB1 = CELL1.IMUX_CLK2;
			}

			// wire CELL0.IMUX_CLK2                ECLK_ROOT.CIB0
			// wire CELL0.IMUX_LSR3                CLKDIV0.LSR
			// wire CELL0.IMUX_CE2                 CLKDIV2.LSR
			// wire CELL1.IMUX_CLK2                ECLK_ROOT.CIB1
			// wire CELL1.IMUX_LSR3                CLKDIV1.LSR
			// wire CELL1.IMUX_CE2                 CLKDIV3.LSR
		}

		tile_class CLK_SE {
			cell CELL0;
			cell CELL1;

			bel CLKDIV0 {
				input LSR = CELL1.IMUX_LSR3;
			}

			bel CLKDIV1 {
				input LSR = CELL0.IMUX_LSR3;
			}

			bel CLKDIV2 {
				input LSR = CELL1.IMUX_CE2;
			}

			bel CLKDIV3 {
				input LSR = CELL0.IMUX_CE2;
			}

			bel ECLK_ROOT {
				input CIB0 = CELL1.IMUX_CLK2;
				input CIB1 = CELL0.IMUX_CLK2;
			}

			// wire CELL0.IMUX_CLK2                ECLK_ROOT.CIB1
			// wire CELL0.IMUX_LSR3                CLKDIV1.LSR
			// wire CELL0.IMUX_CE2                 CLKDIV3.LSR
			// wire CELL1.IMUX_CLK2                ECLK_ROOT.CIB0
			// wire CELL1.IMUX_LSR3                CLKDIV0.LSR
			// wire CELL1.IMUX_CE2                 CLKDIV2.LSR
		}

		tile_class CLK_ROOT {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel CLK_ROOT {
				input IN_CIBLLQ = CELL0.IMUX_LSR2;
				input IN_CIBULQ = CELL2.IMUX_LSR2;
				input IN_CIBURQ = CELL3.IMUX_LSR0;
				input PCLK0_NE = CELL3.PCLK0;
				input PCLK0_NW = CELL2.PCLK0;
				input PCLK0_SE = CELL1.PCLK0;
				input PCLK0_SW = CELL0.PCLK0;
				input PCLK10_NE = CELL3.PCLK10;
				input PCLK10_NW = CELL2.PCLK10;
				input PCLK10_SE = CELL1.PCLK10;
				input PCLK10_SW = CELL0.PCLK10;
				input PCLK11_NE = CELL3.PCLK11;
				input PCLK11_NW = CELL2.PCLK11;
				input PCLK11_SE = CELL1.PCLK11;
				input PCLK11_SW = CELL0.PCLK11;
				input PCLK1_NE = CELL3.PCLK1;
				input PCLK1_NW = CELL2.PCLK1;
				input PCLK1_SE = CELL1.PCLK1;
				input PCLK1_SW = CELL0.PCLK1;
				input PCLK2_NE = CELL3.PCLK2;
				input PCLK2_NW = CELL2.PCLK2;
				input PCLK2_SE = CELL1.PCLK2;
				input PCLK2_SW = CELL0.PCLK2;
				input PCLK3_NE = CELL3.PCLK3;
				input PCLK3_NW = CELL2.PCLK3;
				input PCLK3_SE = CELL1.PCLK3;
				input PCLK3_SW = CELL0.PCLK3;
				input PCLK4_NE = CELL3.PCLK4;
				input PCLK4_NW = CELL2.PCLK4;
				input PCLK4_SE = CELL1.PCLK4;
				input PCLK4_SW = CELL0.PCLK4;
				input PCLK5_NE = CELL3.PCLK5;
				input PCLK5_NW = CELL2.PCLK5;
				input PCLK5_SE = CELL1.PCLK5;
				input PCLK5_SW = CELL0.PCLK5;
				input PCLK6_NE = CELL3.PCLK6;
				input PCLK6_NW = CELL2.PCLK6;
				input PCLK6_SE = CELL1.PCLK6;
				input PCLK6_SW = CELL0.PCLK6;
				input PCLK7_NE = CELL3.PCLK7;
				input PCLK7_NW = CELL2.PCLK7;
				input PCLK7_SE = CELL1.PCLK7;
				input PCLK7_SW = CELL0.PCLK7;
				input PCLK8_NE = CELL3.PCLK8;
				input PCLK8_NW = CELL2.PCLK8;
				input PCLK8_SE = CELL1.PCLK8;
				input PCLK8_SW = CELL0.PCLK8;
				input PCLK9_NE = CELL3.PCLK9;
				input PCLK9_NW = CELL2.PCLK9;
				input PCLK9_SE = CELL1.PCLK9;
				input PCLK9_SW = CELL0.PCLK9;
			}

			bel CLKTEST {
				input CIBTESTB0 = CELL0.IMUX_LSR3;
				input CIBTESTB1 = CELL0.IMUX_CLK2;
				input CIBTESTB2 = CELL0.IMUX_CLK3;
				input CIBTESTB3 = CELL1.IMUX_LSR0;
				input CIBTESTB4 = CELL1.IMUX_LSR1;
				input CIBTESTB5 = CELL1.IMUX_CLK0;
				input CIBTESTT0 = CELL2.IMUX_LSR3;
				input CIBTESTT1 = CELL2.IMUX_CLK2;
				input CIBTESTT2 = CELL2.IMUX_CLK3;
				input CIBTESTT3 = CELL3.IMUX_LSR1;
				input CIBTESTT4 = CELL3.IMUX_CLK0;
				input CIBTESTT5 = CELL3.IMUX_CLK1;
			}

			// wire CELL0.PCLK0                    CLK_ROOT.PCLK0_SW
			// wire CELL0.PCLK1                    CLK_ROOT.PCLK1_SW
			// wire CELL0.PCLK2                    CLK_ROOT.PCLK2_SW
			// wire CELL0.PCLK3                    CLK_ROOT.PCLK3_SW
			// wire CELL0.PCLK4                    CLK_ROOT.PCLK4_SW
			// wire CELL0.PCLK5                    CLK_ROOT.PCLK5_SW
			// wire CELL0.PCLK6                    CLK_ROOT.PCLK6_SW
			// wire CELL0.PCLK7                    CLK_ROOT.PCLK7_SW
			// wire CELL0.PCLK8                    CLK_ROOT.PCLK8_SW
			// wire CELL0.PCLK9                    CLK_ROOT.PCLK9_SW
			// wire CELL0.PCLK10                   CLK_ROOT.PCLK10_SW
			// wire CELL0.PCLK11                   CLK_ROOT.PCLK11_SW
			// wire CELL0.IMUX_CLK2                CLKTEST.CIBTESTB1
			// wire CELL0.IMUX_CLK3                CLKTEST.CIBTESTB2
			// wire CELL0.IMUX_LSR2                CLK_ROOT.IN_CIBLLQ
			// wire CELL0.IMUX_LSR3                CLKTEST.CIBTESTB0
			// wire CELL1.PCLK0                    CLK_ROOT.PCLK0_SE
			// wire CELL1.PCLK1                    CLK_ROOT.PCLK1_SE
			// wire CELL1.PCLK2                    CLK_ROOT.PCLK2_SE
			// wire CELL1.PCLK3                    CLK_ROOT.PCLK3_SE
			// wire CELL1.PCLK4                    CLK_ROOT.PCLK4_SE
			// wire CELL1.PCLK5                    CLK_ROOT.PCLK5_SE
			// wire CELL1.PCLK6                    CLK_ROOT.PCLK6_SE
			// wire CELL1.PCLK7                    CLK_ROOT.PCLK7_SE
			// wire CELL1.PCLK8                    CLK_ROOT.PCLK8_SE
			// wire CELL1.PCLK9                    CLK_ROOT.PCLK9_SE
			// wire CELL1.PCLK10                   CLK_ROOT.PCLK10_SE
			// wire CELL1.PCLK11                   CLK_ROOT.PCLK11_SE
			// wire CELL1.IMUX_CLK0                CLKTEST.CIBTESTB5
			// wire CELL1.IMUX_LSR0                CLKTEST.CIBTESTB3
			// wire CELL1.IMUX_LSR1                CLKTEST.CIBTESTB4
			// wire CELL2.PCLK0                    CLK_ROOT.PCLK0_NW
			// wire CELL2.PCLK1                    CLK_ROOT.PCLK1_NW
			// wire CELL2.PCLK2                    CLK_ROOT.PCLK2_NW
			// wire CELL2.PCLK3                    CLK_ROOT.PCLK3_NW
			// wire CELL2.PCLK4                    CLK_ROOT.PCLK4_NW
			// wire CELL2.PCLK5                    CLK_ROOT.PCLK5_NW
			// wire CELL2.PCLK6                    CLK_ROOT.PCLK6_NW
			// wire CELL2.PCLK7                    CLK_ROOT.PCLK7_NW
			// wire CELL2.PCLK8                    CLK_ROOT.PCLK8_NW
			// wire CELL2.PCLK9                    CLK_ROOT.PCLK9_NW
			// wire CELL2.PCLK10                   CLK_ROOT.PCLK10_NW
			// wire CELL2.PCLK11                   CLK_ROOT.PCLK11_NW
			// wire CELL2.IMUX_CLK2                CLKTEST.CIBTESTT1
			// wire CELL2.IMUX_CLK3                CLKTEST.CIBTESTT2
			// wire CELL2.IMUX_LSR2                CLK_ROOT.IN_CIBULQ
			// wire CELL2.IMUX_LSR3                CLKTEST.CIBTESTT0
			// wire CELL3.PCLK0                    CLK_ROOT.PCLK0_NE
			// wire CELL3.PCLK1                    CLK_ROOT.PCLK1_NE
			// wire CELL3.PCLK2                    CLK_ROOT.PCLK2_NE
			// wire CELL3.PCLK3                    CLK_ROOT.PCLK3_NE
			// wire CELL3.PCLK4                    CLK_ROOT.PCLK4_NE
			// wire CELL3.PCLK5                    CLK_ROOT.PCLK5_NE
			// wire CELL3.PCLK6                    CLK_ROOT.PCLK6_NE
			// wire CELL3.PCLK7                    CLK_ROOT.PCLK7_NE
			// wire CELL3.PCLK8                    CLK_ROOT.PCLK8_NE
			// wire CELL3.PCLK9                    CLK_ROOT.PCLK9_NE
			// wire CELL3.PCLK10                   CLK_ROOT.PCLK10_NE
			// wire CELL3.PCLK11                   CLK_ROOT.PCLK11_NE
			// wire CELL3.IMUX_CLK0                CLKTEST.CIBTESTT4
			// wire CELL3.IMUX_CLK1                CLKTEST.CIBTESTT5
			// wire CELL3.IMUX_LSR0                CLK_ROOT.IN_CIBURQ
			// wire CELL3.IMUX_LSR1                CLKTEST.CIBTESTT3
		}
	}

	tile_slot SCLK_SOURCE {
		bel_slot SCLK_SOURCE: legacy;
	}

	tile_slot PCLK_SOURCE {
		bel_slot PCLK_SOURCE_W: legacy;
		bel_slot PCLK_SOURCE_E: legacy;
		bel_slot PCLK_DCC0: legacy;
		bel_slot PCLK_DCC1: legacy;
	}

	tile_slot ECLK_TAP {
		bel_slot ECLK_TAP: legacy;
	}

	tile_slot HSDCLK_SPLITTER {
		bel_slot HSDCLK_ROOT: legacy;
		bel_slot HSDCLK_SPLITTER: legacy;
	}

	conn_slot W {
		opposite E;

		conn_class PASS_W {
			pass X1_E0_1 = X1_E0_0;
			pass X1_E1_1 = X1_E1_0;
			pass X1_E4_1 = X1_E4_0;
			pass X1_E5_1 = X1_E5_0;
			pass X1_E6_1 = X1_E6_0;
			pass X1_E7_1 = X1_E7_0;
			pass X2_E0_1 = X2_E0_0;
			pass X2_E0_2 = X2_E0_1;
			pass X2_E1_1 = X2_E1_0;
			pass X2_E1_2 = X2_E1_1;
			pass X2_E2_1 = X2_E2_0;
			pass X2_E2_2 = X2_E2_1;
			pass X2_E3_1 = X2_E3_0;
			pass X2_E3_2 = X2_E3_1;
			pass X2_E4_1 = X2_E4_0;
			pass X2_E4_2 = X2_E4_1;
			pass X2_E5_1 = X2_E5_0;
			pass X2_E5_2 = X2_E5_1;
			pass X2_E6_1 = X2_E6_0;
			pass X2_E6_2 = X2_E6_1;
			pass X2_E7_1 = X2_E7_0;
			pass X2_E7_2 = X2_E7_1;
			pass X6_E0_1 = X6_E0_0;
			pass X6_E0_2 = X6_E0_1;
			pass X6_E0_3 = X6_E0_2;
			pass X6_E0_4 = X6_E0_3;
			pass X6_E0_5 = X6_E0_4;
			pass X6_E0_6 = X6_E0_5;
			pass X6_E1_1 = X6_E1_0;
			pass X6_E1_2 = X6_E1_1;
			pass X6_E1_3 = X6_E1_2;
			pass X6_E1_4 = X6_E1_3;
			pass X6_E1_5 = X6_E1_4;
			pass X6_E1_6 = X6_E1_5;
			pass X6_E2_1 = X6_E2_0;
			pass X6_E2_2 = X6_E2_1;
			pass X6_E2_3 = X6_E2_2;
			pass X6_E2_4 = X6_E2_3;
			pass X6_E2_5 = X6_E2_4;
			pass X6_E2_6 = X6_E2_5;
			pass X6_E3_1 = X6_E3_0;
			pass X6_E3_2 = X6_E3_1;
			pass X6_E3_3 = X6_E3_2;
			pass X6_E3_4 = X6_E3_3;
			pass X6_E3_5 = X6_E3_4;
			pass X6_E3_6 = X6_E3_5;
			pass X6_E4_1 = X6_E4_0;
			pass X6_E4_2 = X6_E4_1;
			pass X6_E4_3 = X6_E4_2;
			pass X6_E4_4 = X6_E4_3;
			pass X6_E4_5 = X6_E4_4;
			pass X6_E4_6 = X6_E4_5;
			pass X6_E5_1 = X6_E5_0;
			pass X6_E5_2 = X6_E5_1;
			pass X6_E5_3 = X6_E5_2;
			pass X6_E5_4 = X6_E5_3;
			pass X6_E5_5 = X6_E5_4;
			pass X6_E5_6 = X6_E5_5;
			pass X6_E6_1 = X6_E6_0;
			pass X6_E6_2 = X6_E6_1;
			pass X6_E6_3 = X6_E6_2;
			pass X6_E6_4 = X6_E6_3;
			pass X6_E6_5 = X6_E6_4;
			pass X6_E6_6 = X6_E6_5;
			pass X6_E7_1 = X6_E7_0;
			pass X6_E7_2 = X6_E7_1;
			pass X6_E7_3 = X6_E7_2;
			pass X6_E7_4 = X6_E7_3;
			pass X6_E7_5 = X6_E7_4;
			pass X6_E7_6 = X6_E7_5;
			pass SCLK0_E = SCLK0;
			pass SCLK1_E = SCLK1;
			pass HSDCLK4 = HSDCLK3;
			pass HSDCLK5 = HSDCLK4;
			pass HSDCLK6 = HSDCLK5;
		}

		conn_class TERM_W {
			reflect X2_E0_1 = X2_W0_0;
			reflect X2_E0_2 = X2_W0_1;
			reflect X2_E1_1 = X2_W1_0;
			reflect X2_E1_2 = X2_W1_1;
			reflect X2_E2_1 = X2_W2_0;
			reflect X2_E2_2 = X2_W2_1;
			reflect X2_E3_1 = X2_W3_0;
			reflect X2_E3_2 = X2_W3_1;
			reflect X2_E4_1 = X2_W4_0;
			reflect X2_E4_2 = X2_W4_1;
			reflect X2_E5_1 = X2_W5_0;
			reflect X2_E5_2 = X2_W5_1;
			reflect X2_E6_1 = X2_W6_0;
			reflect X2_E6_2 = X2_W6_1;
			reflect X2_E7_1 = X2_W7_0;
			reflect X2_E7_2 = X2_W7_1;
			reflect X6_E0_1 = X6_W0_0;
			reflect X6_E0_2 = X6_W0_1;
			reflect X6_E0_3 = X6_W0_2;
			reflect X6_E0_4 = X6_W0_3;
			reflect X6_E0_5 = X6_W0_4;
			reflect X6_E0_6 = X6_W0_5;
			reflect X6_E1_1 = X6_W1_0;
			reflect X6_E1_2 = X6_W1_1;
			reflect X6_E1_3 = X6_W1_2;
			reflect X6_E1_4 = X6_W1_3;
			reflect X6_E1_5 = X6_W1_4;
			reflect X6_E1_6 = X6_W1_5;
			reflect X6_E2_1 = X6_W2_0;
			reflect X6_E2_2 = X6_W2_1;
			reflect X6_E2_3 = X6_W2_2;
			reflect X6_E2_4 = X6_W2_3;
			reflect X6_E2_5 = X6_W2_4;
			reflect X6_E2_6 = X6_W2_5;
			reflect X6_E3_1 = X6_W3_0;
			reflect X6_E3_2 = X6_W3_1;
			reflect X6_E3_3 = X6_W3_2;
			reflect X6_E3_4 = X6_W3_3;
			reflect X6_E3_5 = X6_W3_4;
			reflect X6_E3_6 = X6_W3_5;
			reflect X6_E4_1 = X6_W4_0;
			reflect X6_E4_2 = X6_W4_1;
			reflect X6_E4_3 = X6_W4_2;
			reflect X6_E4_4 = X6_W4_3;
			reflect X6_E4_5 = X6_W4_4;
			reflect X6_E4_6 = X6_W4_5;
			reflect X6_E5_1 = X6_W5_0;
			reflect X6_E5_2 = X6_W5_1;
			reflect X6_E5_3 = X6_W5_2;
			reflect X6_E5_4 = X6_W5_3;
			reflect X6_E5_5 = X6_W5_4;
			reflect X6_E5_6 = X6_W5_5;
			reflect X6_E6_1 = X6_W6_0;
			reflect X6_E6_2 = X6_W6_1;
			reflect X6_E6_3 = X6_W6_2;
			reflect X6_E6_4 = X6_W6_3;
			reflect X6_E6_5 = X6_W6_4;
			reflect X6_E6_6 = X6_W6_5;
			reflect X6_E7_1 = X6_W7_0;
			reflect X6_E7_2 = X6_W7_1;
			reflect X6_E7_3 = X6_W7_2;
			reflect X6_E7_4 = X6_W7_3;
			reflect X6_E7_5 = X6_W7_4;
			reflect X6_E7_6 = X6_W7_5;
			reflect HSDCLK4 = HSDCLK3;
			reflect HSDCLK5 = HSDCLK2;
			reflect HSDCLK6 = HSDCLK1;
		}
	}

	conn_slot E {
		opposite W;

		conn_class PASS_E {
			pass X1_W0_1 = X1_W0_0;
			pass X1_W1_1 = X1_W1_0;
			pass X1_W4_1 = X1_W4_0;
			pass X1_W5_1 = X1_W5_0;
			pass X1_W6_1 = X1_W6_0;
			pass X1_W7_1 = X1_W7_0;
			pass X2_W0_1 = X2_W0_0;
			pass X2_W0_2 = X2_W0_1;
			pass X2_W1_1 = X2_W1_0;
			pass X2_W1_2 = X2_W1_1;
			pass X2_W2_1 = X2_W2_0;
			pass X2_W2_2 = X2_W2_1;
			pass X2_W3_1 = X2_W3_0;
			pass X2_W3_2 = X2_W3_1;
			pass X2_W4_1 = X2_W4_0;
			pass X2_W4_2 = X2_W4_1;
			pass X2_W5_1 = X2_W5_0;
			pass X2_W5_2 = X2_W5_1;
			pass X2_W6_1 = X2_W6_0;
			pass X2_W6_2 = X2_W6_1;
			pass X2_W7_1 = X2_W7_0;
			pass X2_W7_2 = X2_W7_1;
			pass X6_W0_1 = X6_W0_0;
			pass X6_W0_2 = X6_W0_1;
			pass X6_W0_3 = X6_W0_2;
			pass X6_W0_4 = X6_W0_3;
			pass X6_W0_5 = X6_W0_4;
			pass X6_W0_6 = X6_W0_5;
			pass X6_W1_1 = X6_W1_0;
			pass X6_W1_2 = X6_W1_1;
			pass X6_W1_3 = X6_W1_2;
			pass X6_W1_4 = X6_W1_3;
			pass X6_W1_5 = X6_W1_4;
			pass X6_W1_6 = X6_W1_5;
			pass X6_W2_1 = X6_W2_0;
			pass X6_W2_2 = X6_W2_1;
			pass X6_W2_3 = X6_W2_2;
			pass X6_W2_4 = X6_W2_3;
			pass X6_W2_5 = X6_W2_4;
			pass X6_W2_6 = X6_W2_5;
			pass X6_W3_1 = X6_W3_0;
			pass X6_W3_2 = X6_W3_1;
			pass X6_W3_3 = X6_W3_2;
			pass X6_W3_4 = X6_W3_3;
			pass X6_W3_5 = X6_W3_4;
			pass X6_W3_6 = X6_W3_5;
			pass X6_W4_1 = X6_W4_0;
			pass X6_W4_2 = X6_W4_1;
			pass X6_W4_3 = X6_W4_2;
			pass X6_W4_4 = X6_W4_3;
			pass X6_W4_5 = X6_W4_4;
			pass X6_W4_6 = X6_W4_5;
			pass X6_W5_1 = X6_W5_0;
			pass X6_W5_2 = X6_W5_1;
			pass X6_W5_3 = X6_W5_2;
			pass X6_W5_4 = X6_W5_3;
			pass X6_W5_5 = X6_W5_4;
			pass X6_W5_6 = X6_W5_5;
			pass X6_W6_1 = X6_W6_0;
			pass X6_W6_2 = X6_W6_1;
			pass X6_W6_3 = X6_W6_2;
			pass X6_W6_4 = X6_W6_3;
			pass X6_W6_5 = X6_W6_4;
			pass X6_W6_6 = X6_W6_5;
			pass X6_W7_1 = X6_W7_0;
			pass X6_W7_2 = X6_W7_1;
			pass X6_W7_3 = X6_W7_2;
			pass X6_W7_4 = X6_W7_3;
			pass X6_W7_5 = X6_W7_4;
			pass X6_W7_6 = X6_W7_5;
			pass SCLK0_W = SCLK0;
			pass SCLK1_W = SCLK1;
			pass HSDCLK0 = HSDCLK1;
			pass HSDCLK1 = HSDCLK2;
			pass HSDCLK2 = HSDCLK3;
			pass OUT_OFX3_W = OUT_OFX3;
		}

		conn_class TERM_E {
			reflect X2_W0_1 = X2_E0_0;
			reflect X2_W0_2 = X2_E0_1;
			reflect X2_W1_1 = X2_E1_0;
			reflect X2_W1_2 = X2_E1_1;
			reflect X2_W2_1 = X2_E2_0;
			reflect X2_W2_2 = X2_E2_1;
			reflect X2_W3_1 = X2_E3_0;
			reflect X2_W3_2 = X2_E3_1;
			reflect X2_W4_1 = X2_E4_0;
			reflect X2_W4_2 = X2_E4_1;
			reflect X2_W5_1 = X2_E5_0;
			reflect X2_W5_2 = X2_E5_1;
			reflect X2_W6_1 = X2_E6_0;
			reflect X2_W6_2 = X2_E6_1;
			reflect X2_W7_1 = X2_E7_0;
			reflect X2_W7_2 = X2_E7_1;
			reflect X6_W0_1 = X6_E0_0;
			reflect X6_W0_2 = X6_E0_1;
			reflect X6_W0_3 = X6_E0_2;
			reflect X6_W0_4 = X6_E0_3;
			reflect X6_W0_5 = X6_E0_4;
			reflect X6_W0_6 = X6_E0_5;
			reflect X6_W1_1 = X6_E1_0;
			reflect X6_W1_2 = X6_E1_1;
			reflect X6_W1_3 = X6_E1_2;
			reflect X6_W1_4 = X6_E1_3;
			reflect X6_W1_5 = X6_E1_4;
			reflect X6_W1_6 = X6_E1_5;
			reflect X6_W2_1 = X6_E2_0;
			reflect X6_W2_2 = X6_E2_1;
			reflect X6_W2_3 = X6_E2_2;
			reflect X6_W2_4 = X6_E2_3;
			reflect X6_W2_5 = X6_E2_4;
			reflect X6_W2_6 = X6_E2_5;
			reflect X6_W3_1 = X6_E3_0;
			reflect X6_W3_2 = X6_E3_1;
			reflect X6_W3_3 = X6_E3_2;
			reflect X6_W3_4 = X6_E3_3;
			reflect X6_W3_5 = X6_E3_4;
			reflect X6_W3_6 = X6_E3_5;
			reflect X6_W4_1 = X6_E4_0;
			reflect X6_W4_2 = X6_E4_1;
			reflect X6_W4_3 = X6_E4_2;
			reflect X6_W4_4 = X6_E4_3;
			reflect X6_W4_5 = X6_E4_4;
			reflect X6_W4_6 = X6_E4_5;
			reflect X6_W5_1 = X6_E5_0;
			reflect X6_W5_2 = X6_E5_1;
			reflect X6_W5_3 = X6_E5_2;
			reflect X6_W5_4 = X6_E5_3;
			reflect X6_W5_5 = X6_E5_4;
			reflect X6_W5_6 = X6_E5_5;
			reflect X6_W6_1 = X6_E6_0;
			reflect X6_W6_2 = X6_E6_1;
			reflect X6_W6_3 = X6_E6_2;
			reflect X6_W6_4 = X6_E6_3;
			reflect X6_W6_5 = X6_E6_4;
			reflect X6_W6_6 = X6_E6_5;
			reflect X6_W7_1 = X6_E7_0;
			reflect X6_W7_2 = X6_E7_1;
			reflect X6_W7_3 = X6_E7_2;
			reflect X6_W7_4 = X6_E7_3;
			reflect X6_W7_5 = X6_E7_4;
			reflect X6_W7_6 = X6_E7_5;
			reflect HSDCLK0 = HSDCLK5;
			reflect HSDCLK1 = HSDCLK4;
			reflect HSDCLK2 = HSDCLK3;
		}
	}

	conn_slot S {
		opposite N;

		conn_class PASS_S {
			pass X1_N0_1 = X1_N0_0;
			pass X1_N1_1 = X1_N1_0;
			pass X1_N4_1 = X1_N4_0;
			pass X1_N5_1 = X1_N5_0;
			pass X1_N6_1 = X1_N6_0;
			pass X1_N7_1 = X1_N7_0;
			pass X2_N0_1 = X2_N0_0;
			pass X2_N0_2 = X2_N0_1;
			pass X2_N1_1 = X2_N1_0;
			pass X2_N1_2 = X2_N1_1;
			pass X2_N2_1 = X2_N2_0;
			pass X2_N2_2 = X2_N2_1;
			pass X2_N3_1 = X2_N3_0;
			pass X2_N3_2 = X2_N3_1;
			pass X2_N4_1 = X2_N4_0;
			pass X2_N4_2 = X2_N4_1;
			pass X2_N5_1 = X2_N5_0;
			pass X2_N5_2 = X2_N5_1;
			pass X2_N6_1 = X2_N6_0;
			pass X2_N6_2 = X2_N6_1;
			pass X2_N7_1 = X2_N7_0;
			pass X2_N7_2 = X2_N7_1;
			pass X6_N0_1 = X6_N0_0;
			pass X6_N0_2 = X6_N0_1;
			pass X6_N0_3 = X6_N0_2;
			pass X6_N0_4 = X6_N0_3;
			pass X6_N0_5 = X6_N0_4;
			pass X6_N0_6 = X6_N0_5;
			pass X6_N1_1 = X6_N1_0;
			pass X6_N1_2 = X6_N1_1;
			pass X6_N1_3 = X6_N1_2;
			pass X6_N1_4 = X6_N1_3;
			pass X6_N1_5 = X6_N1_4;
			pass X6_N1_6 = X6_N1_5;
			pass X6_N2_1 = X6_N2_0;
			pass X6_N2_2 = X6_N2_1;
			pass X6_N2_3 = X6_N2_2;
			pass X6_N2_4 = X6_N2_3;
			pass X6_N2_5 = X6_N2_4;
			pass X6_N2_6 = X6_N2_5;
			pass X6_N3_1 = X6_N3_0;
			pass X6_N3_2 = X6_N3_1;
			pass X6_N3_3 = X6_N3_2;
			pass X6_N3_4 = X6_N3_3;
			pass X6_N3_5 = X6_N3_4;
			pass X6_N3_6 = X6_N3_5;
			pass X6_N4_1 = X6_N4_0;
			pass X6_N4_2 = X6_N4_1;
			pass X6_N4_3 = X6_N4_2;
			pass X6_N4_4 = X6_N4_3;
			pass X6_N4_5 = X6_N4_4;
			pass X6_N4_6 = X6_N4_5;
			pass X6_N5_1 = X6_N5_0;
			pass X6_N5_2 = X6_N5_1;
			pass X6_N5_3 = X6_N5_2;
			pass X6_N5_4 = X6_N5_3;
			pass X6_N5_5 = X6_N5_4;
			pass X6_N5_6 = X6_N5_5;
			pass X6_N6_1 = X6_N6_0;
			pass X6_N6_2 = X6_N6_1;
			pass X6_N6_3 = X6_N6_2;
			pass X6_N6_4 = X6_N6_3;
			pass X6_N6_5 = X6_N6_4;
			pass X6_N6_6 = X6_N6_5;
			pass X6_N7_1 = X6_N7_0;
			pass X6_N7_2 = X6_N7_1;
			pass X6_N7_3 = X6_N7_2;
			pass X6_N7_4 = X6_N7_3;
			pass X6_N7_5 = X6_N7_4;
			pass X6_N7_6 = X6_N7_5;
			pass VSDCLK1 = VSDCLK0;
			pass VSDCLK2 = VSDCLK1;
			pass VSDCLK3 = VSDCLK2;
			pass VSDCLK4 = VSDCLK3;
			pass VSDCLK5 = VSDCLK4;
			pass VSDCLK6 = VSDCLK5;
		}

		conn_class TERM_S {
			reflect X2_N0_1 = X2_S0_0;
			reflect X2_N0_2 = X2_S0_1;
			reflect X2_N1_1 = X2_S1_0;
			reflect X2_N1_2 = X2_S1_1;
			reflect X2_N2_1 = X2_S2_0;
			reflect X2_N2_2 = X2_S2_1;
			reflect X2_N3_1 = X2_S3_0;
			reflect X2_N3_2 = X2_S3_1;
			reflect X2_N4_1 = X2_S4_0;
			reflect X2_N4_2 = X2_S4_1;
			reflect X2_N5_1 = X2_S5_0;
			reflect X2_N5_2 = X2_S5_1;
			reflect X2_N6_1 = X2_S6_0;
			reflect X2_N6_2 = X2_S6_1;
			reflect X2_N7_1 = X2_S7_0;
			reflect X2_N7_2 = X2_S7_1;
			reflect X6_N0_1 = X6_S0_0;
			reflect X6_N0_2 = X6_S0_1;
			reflect X6_N0_3 = X6_S0_2;
			reflect X6_N0_4 = X6_S0_3;
			reflect X6_N0_5 = X6_S0_4;
			reflect X6_N0_6 = X6_S0_5;
			reflect X6_N1_1 = X6_S1_0;
			reflect X6_N1_2 = X6_S1_1;
			reflect X6_N1_3 = X6_S1_2;
			reflect X6_N1_4 = X6_S1_3;
			reflect X6_N1_5 = X6_S1_4;
			reflect X6_N1_6 = X6_S1_5;
			reflect X6_N2_1 = X6_S2_0;
			reflect X6_N2_2 = X6_S2_1;
			reflect X6_N2_3 = X6_S2_2;
			reflect X6_N2_4 = X6_S2_3;
			reflect X6_N2_5 = X6_S2_4;
			reflect X6_N2_6 = X6_S2_5;
			reflect X6_N3_1 = X6_S3_0;
			reflect X6_N3_2 = X6_S3_1;
			reflect X6_N3_3 = X6_S3_2;
			reflect X6_N3_4 = X6_S3_3;
			reflect X6_N3_5 = X6_S3_4;
			reflect X6_N3_6 = X6_S3_5;
			reflect X6_N4_1 = X6_S4_0;
			reflect X6_N4_2 = X6_S4_1;
			reflect X6_N4_3 = X6_S4_2;
			reflect X6_N4_4 = X6_S4_3;
			reflect X6_N4_5 = X6_S4_4;
			reflect X6_N4_6 = X6_S4_5;
			reflect X6_N5_1 = X6_S5_0;
			reflect X6_N5_2 = X6_S5_1;
			reflect X6_N5_3 = X6_S5_2;
			reflect X6_N5_4 = X6_S5_3;
			reflect X6_N5_5 = X6_S5_4;
			reflect X6_N5_6 = X6_S5_5;
			reflect X6_N6_1 = X6_S6_0;
			reflect X6_N6_2 = X6_S6_1;
			reflect X6_N6_3 = X6_S6_2;
			reflect X6_N6_4 = X6_S6_3;
			reflect X6_N6_5 = X6_S6_4;
			reflect X6_N6_6 = X6_S6_5;
			reflect X6_N7_1 = X6_S7_0;
			reflect X6_N7_2 = X6_S7_1;
			reflect X6_N7_3 = X6_S7_2;
			reflect X6_N7_4 = X6_S7_3;
			reflect X6_N7_5 = X6_S7_4;
			reflect X6_N7_6 = X6_S7_5;
		}
	}

	conn_slot N {
		opposite S;

		conn_class PASS_N {
			pass X1_S0_1 = X1_S0_0;
			pass X1_S1_1 = X1_S1_0;
			pass X1_S4_1 = X1_S4_0;
			pass X1_S5_1 = X1_S5_0;
			pass X1_S6_1 = X1_S6_0;
			pass X1_S7_1 = X1_S7_0;
			pass X2_S0_1 = X2_S0_0;
			pass X2_S0_2 = X2_S0_1;
			pass X2_S1_1 = X2_S1_0;
			pass X2_S1_2 = X2_S1_1;
			pass X2_S2_1 = X2_S2_0;
			pass X2_S2_2 = X2_S2_1;
			pass X2_S3_1 = X2_S3_0;
			pass X2_S3_2 = X2_S3_1;
			pass X2_S4_1 = X2_S4_0;
			pass X2_S4_2 = X2_S4_1;
			pass X2_S5_1 = X2_S5_0;
			pass X2_S5_2 = X2_S5_1;
			pass X2_S6_1 = X2_S6_0;
			pass X2_S6_2 = X2_S6_1;
			pass X2_S7_1 = X2_S7_0;
			pass X2_S7_2 = X2_S7_1;
			pass X6_S0_1 = X6_S0_0;
			pass X6_S0_2 = X6_S0_1;
			pass X6_S0_3 = X6_S0_2;
			pass X6_S0_4 = X6_S0_3;
			pass X6_S0_5 = X6_S0_4;
			pass X6_S0_6 = X6_S0_5;
			pass X6_S1_1 = X6_S1_0;
			pass X6_S1_2 = X6_S1_1;
			pass X6_S1_3 = X6_S1_2;
			pass X6_S1_4 = X6_S1_3;
			pass X6_S1_5 = X6_S1_4;
			pass X6_S1_6 = X6_S1_5;
			pass X6_S2_1 = X6_S2_0;
			pass X6_S2_2 = X6_S2_1;
			pass X6_S2_3 = X6_S2_2;
			pass X6_S2_4 = X6_S2_3;
			pass X6_S2_5 = X6_S2_4;
			pass X6_S2_6 = X6_S2_5;
			pass X6_S3_1 = X6_S3_0;
			pass X6_S3_2 = X6_S3_1;
			pass X6_S3_3 = X6_S3_2;
			pass X6_S3_4 = X6_S3_3;
			pass X6_S3_5 = X6_S3_4;
			pass X6_S3_6 = X6_S3_5;
			pass X6_S4_1 = X6_S4_0;
			pass X6_S4_2 = X6_S4_1;
			pass X6_S4_3 = X6_S4_2;
			pass X6_S4_4 = X6_S4_3;
			pass X6_S4_5 = X6_S4_4;
			pass X6_S4_6 = X6_S4_5;
			pass X6_S5_1 = X6_S5_0;
			pass X6_S5_2 = X6_S5_1;
			pass X6_S5_3 = X6_S5_2;
			pass X6_S5_4 = X6_S5_3;
			pass X6_S5_5 = X6_S5_4;
			pass X6_S5_6 = X6_S5_5;
			pass X6_S6_1 = X6_S6_0;
			pass X6_S6_2 = X6_S6_1;
			pass X6_S6_3 = X6_S6_2;
			pass X6_S6_4 = X6_S6_3;
			pass X6_S6_5 = X6_S6_4;
			pass X6_S6_6 = X6_S6_5;
			pass X6_S7_1 = X6_S7_0;
			pass X6_S7_2 = X6_S7_1;
			pass X6_S7_3 = X6_S7_2;
			pass X6_S7_4 = X6_S7_3;
			pass X6_S7_5 = X6_S7_4;
			pass X6_S7_6 = X6_S7_5;
		}

		conn_class TERM_N {
			reflect X2_S0_1 = X2_N0_0;
			reflect X2_S0_2 = X2_N0_1;
			reflect X2_S1_1 = X2_N1_0;
			reflect X2_S1_2 = X2_N1_1;
			reflect X2_S2_1 = X2_N2_0;
			reflect X2_S2_2 = X2_N2_1;
			reflect X2_S3_1 = X2_N3_0;
			reflect X2_S3_2 = X2_N3_1;
			reflect X2_S4_1 = X2_N4_0;
			reflect X2_S4_2 = X2_N4_1;
			reflect X2_S5_1 = X2_N5_0;
			reflect X2_S5_2 = X2_N5_1;
			reflect X2_S6_1 = X2_N6_0;
			reflect X2_S6_2 = X2_N6_1;
			reflect X2_S7_1 = X2_N7_0;
			reflect X2_S7_2 = X2_N7_1;
			reflect X6_S0_1 = X6_N0_0;
			reflect X6_S0_2 = X6_N0_1;
			reflect X6_S0_3 = X6_N0_2;
			reflect X6_S0_4 = X6_N0_3;
			reflect X6_S0_5 = X6_N0_4;
			reflect X6_S0_6 = X6_N0_5;
			reflect X6_S1_1 = X6_N1_0;
			reflect X6_S1_2 = X6_N1_1;
			reflect X6_S1_3 = X6_N1_2;
			reflect X6_S1_4 = X6_N1_3;
			reflect X6_S1_5 = X6_N1_4;
			reflect X6_S1_6 = X6_N1_5;
			reflect X6_S2_1 = X6_N2_0;
			reflect X6_S2_2 = X6_N2_1;
			reflect X6_S2_3 = X6_N2_2;
			reflect X6_S2_4 = X6_N2_3;
			reflect X6_S2_5 = X6_N2_4;
			reflect X6_S2_6 = X6_N2_5;
			reflect X6_S3_1 = X6_N3_0;
			reflect X6_S3_2 = X6_N3_1;
			reflect X6_S3_3 = X6_N3_2;
			reflect X6_S3_4 = X6_N3_3;
			reflect X6_S3_5 = X6_N3_4;
			reflect X6_S3_6 = X6_N3_5;
			reflect X6_S4_1 = X6_N4_0;
			reflect X6_S4_2 = X6_N4_1;
			reflect X6_S4_3 = X6_N4_2;
			reflect X6_S4_4 = X6_N4_3;
			reflect X6_S4_5 = X6_N4_4;
			reflect X6_S4_6 = X6_N4_5;
			reflect X6_S5_1 = X6_N5_0;
			reflect X6_S5_2 = X6_N5_1;
			reflect X6_S5_3 = X6_N5_2;
			reflect X6_S5_4 = X6_N5_3;
			reflect X6_S5_5 = X6_N5_4;
			reflect X6_S5_6 = X6_N5_5;
			reflect X6_S6_1 = X6_N6_0;
			reflect X6_S6_2 = X6_N6_1;
			reflect X6_S6_3 = X6_N6_2;
			reflect X6_S6_4 = X6_N6_3;
			reflect X6_S6_5 = X6_N6_4;
			reflect X6_S6_6 = X6_N6_5;
			reflect X6_S7_1 = X6_N7_0;
			reflect X6_S7_2 = X6_N7_1;
			reflect X6_S7_3 = X6_N7_2;
			reflect X6_S7_4 = X6_N7_3;
			reflect X6_S7_5 = X6_N7_4;
			reflect X6_S7_6 = X6_N7_5;
		}
	}

	conn_slot SW {
		opposite SE;

		conn_class PASS_SW {
		}
	}

	conn_slot SE {
		opposite SW;

		conn_class PASS_SE {
		}
	}

	conn_slot EBR_W {
		opposite EBR_E;

		conn_class PASS_EBR_W_W {
			pass EBR_E0_1 = EBR_E0_0;
			pass EBR_E1_1 = EBR_E1_0;
			pass EBR_E2_1 = EBR_E2_0;
			pass EBR_E3_1 = EBR_E3_0;
			pass EBR_E4_1 = EBR_E4_0;
			pass EBR_E5_1 = EBR_E5_0;
			pass EBR_E6_1 = EBR_E6_0;
			pass EBR_E7_1 = EBR_E7_0;
			pass EBR_E8_1 = EBR_E8_0;
			pass EBR_E9_1 = EBR_E9_0;
			pass EBR_E10_1 = EBR_E10_0;
			pass EBR_E11_1 = EBR_E11_0;
			pass EBR_E12_1 = EBR_E12_0;
			pass EBR_E13_1 = EBR_E13_0;
			pass EBR_E14_1 = EBR_E14_0;
			pass EBR_E15_1 = EBR_E15_0;
			pass EBR_E16_1 = EBR_E16_0;
			pass EBR_E17_1 = EBR_E17_0;
			pass EBR_E18_1 = EBR_E18_0;
			pass EBR_E19_1 = EBR_E19_0;
			pass EBR_E20_1 = EBR_E20_0;
			pass EBR_E21_1 = EBR_E21_0;
			pass EBR_E22_1 = EBR_E22_0;
			pass EBR_E23_1 = EBR_E23_0;
			pass EBR_E24_1 = EBR_E24_0;
			pass EBR_E25_1 = EBR_E25_0;
			pass EBR_E26_1 = EBR_E26_0;
			pass EBR_E27_1 = EBR_E27_0;
			pass EBR_E28_1 = EBR_E28_0;
			pass EBR_E29_1 = EBR_E29_0;
			pass EBR_E30_1 = EBR_E30_0;
			pass EBR_E31_1 = EBR_E31_0;
			pass EBR_E32_1 = EBR_E32_0;
			pass EBR_E33_1 = EBR_E33_0;
			pass EBR_E34_1 = EBR_E34_0;
			pass EBR_E35_1 = EBR_E35_0;
			pass EBR_E36_1 = EBR_E36_0;
			pass EBR_E37_1 = EBR_E37_0;
			pass EBR_E38_1 = EBR_E38_0;
			pass EBR_E39_1 = EBR_E39_0;
			pass EBR_E40_1 = EBR_E40_0;
			pass EBR_E41_1 = EBR_E41_0;
			pass EBR_E42_1 = EBR_E42_0;
			pass EBR_E43_1 = EBR_E43_0;
			pass EBR_E44_1 = EBR_E44_0;
			pass EBR_E45_1 = EBR_E45_0;
			pass EBR_E46_1 = EBR_E46_0;
			pass EBR_E47_1 = EBR_E47_0;
			pass EBR_E48_1 = EBR_E48_0;
			pass EBR_E49_1 = EBR_E49_0;
			pass EBR_E50_1 = EBR_E50_0;
			pass EBR_E51_1 = EBR_E51_0;
			pass EBR_E52_1 = EBR_E52_0;
			pass EBR_E53_1 = EBR_E53_0;
			pass EBR_E54_1 = EBR_E54_0;
			pass EBR_E55_1 = EBR_E55_0;
			pass EBR_E56_1 = EBR_E56_0;
			pass EBR_E57_1 = EBR_E57_0;
			pass EBR_E58_1 = EBR_E58_0;
			pass EBR_E59_1 = EBR_E59_0;
			pass EBR_E60_1 = EBR_E60_0;
			pass EBR_E61_1 = EBR_E61_0;
			pass EBR_E62_1 = EBR_E62_0;
			pass EBR_E63_1 = EBR_E63_0;
		}

		conn_class PASS_EBR_M_W {
			pass EBR_E0_1 = EBR_E0_0;
			pass EBR_E1_1 = EBR_E1_0;
			pass EBR_E2_1 = EBR_E2_0;
			pass EBR_E3_1 = EBR_E3_0;
			pass EBR_E4_1 = EBR_E4_0;
			pass EBR_E5_1 = EBR_E5_0;
			pass EBR_E6_1 = EBR_E6_0;
			pass EBR_E7_1 = EBR_E7_0;
			pass EBR_E8_1 = EBR_E8_0;
			pass EBR_E9_1 = EBR_E9_0;
			pass EBR_E10_1 = EBR_E10_0;
			pass EBR_E11_1 = EBR_E11_0;
			pass EBR_E12_1 = EBR_E12_0;
			pass EBR_E13_1 = EBR_E13_0;
			pass EBR_E14_1 = EBR_E14_0;
			pass EBR_E15_1 = EBR_E15_0;
			pass EBR_E16_1 = EBR_E16_0;
			pass EBR_E17_1 = EBR_E17_0;
			pass EBR_E18_1 = EBR_E18_0;
			pass EBR_E19_1 = EBR_E19_0;
			pass EBR_E20_1 = EBR_E20_0;
			pass EBR_E21_1 = EBR_E21_0;
			pass EBR_E22_1 = EBR_E22_0;
			pass EBR_E23_1 = EBR_E23_0;
			pass EBR_E24_1 = EBR_E40_0;
			pass EBR_E25_1 = EBR_E41_0;
			pass EBR_E26_1 = EBR_E42_0;
			pass EBR_E27_1 = EBR_E43_0;
			pass EBR_E28_1 = EBR_E44_0;
			pass EBR_E29_1 = EBR_E45_0;
			pass EBR_E30_1 = EBR_E46_0;
			pass EBR_E31_1 = EBR_E47_0;
			pass EBR_E32_1 = EBR_E48_0;
			pass EBR_E33_1 = EBR_E49_0;
			pass EBR_E34_1 = EBR_E50_0;
			pass EBR_E35_1 = EBR_E51_0;
			pass EBR_E36_1 = EBR_E52_0;
			pass EBR_E37_1 = EBR_E53_0;
			pass EBR_E38_1 = EBR_E54_0;
			pass EBR_E39_1 = EBR_E55_0;
			pass EBR_E40_1 = EBR_E56_0;
			pass EBR_E41_1 = EBR_E57_0;
			pass EBR_E42_1 = EBR_E58_0;
			pass EBR_E43_1 = EBR_E59_0;
			pass EBR_E44_1 = EBR_E60_0;
			pass EBR_E45_1 = EBR_E61_0;
			pass EBR_E46_1 = EBR_E62_0;
			pass EBR_E47_1 = EBR_E63_0;
		}

		conn_class PASS_EBR_E_W {
			pass EBR_E0_1 = EBR_E0_0;
			pass EBR_E1_1 = EBR_E1_0;
			pass EBR_E2_1 = EBR_E2_0;
			pass EBR_E3_1 = EBR_E3_0;
			pass EBR_E4_1 = EBR_E4_0;
			pass EBR_E5_1 = EBR_E5_0;
			pass EBR_E6_1 = EBR_E6_0;
			pass EBR_E7_1 = EBR_E7_0;
			pass EBR_E8_1 = EBR_E8_0;
			pass EBR_E9_1 = EBR_E9_0;
			pass EBR_E10_1 = EBR_E10_0;
			pass EBR_E11_1 = EBR_E11_0;
			pass EBR_E12_1 = EBR_E12_0;
			pass EBR_E13_1 = EBR_E13_0;
			pass EBR_E14_1 = EBR_E14_0;
			pass EBR_E15_1 = EBR_E15_0;
			pass EBR_E16_1 = EBR_E16_0;
			pass EBR_E17_1 = EBR_E17_0;
			pass EBR_E18_1 = EBR_E18_0;
			pass EBR_E19_1 = EBR_E19_0;
			pass EBR_E20_1 = EBR_E20_0;
			pass EBR_E21_1 = EBR_E21_0;
			pass EBR_E22_1 = EBR_E22_0;
			pass EBR_E23_1 = EBR_E23_0;
			pass EBR_E24_1 = EBR_E24_0;
			pass EBR_E25_1 = EBR_E25_0;
			pass EBR_E26_1 = EBR_E26_0;
			pass EBR_E27_1 = EBR_E27_0;
			pass EBR_E28_1 = EBR_E28_0;
			pass EBR_E29_1 = EBR_E29_0;
			pass EBR_E30_1 = EBR_E30_0;
			pass EBR_E31_1 = EBR_E31_0;
			pass EBR_E32_1 = EBR_E32_0;
			pass EBR_E33_1 = EBR_E33_0;
			pass EBR_E34_1 = EBR_E34_0;
			pass EBR_E35_1 = EBR_E35_0;
			pass EBR_E36_1 = EBR_E36_0;
			pass EBR_E37_1 = EBR_E37_0;
			pass EBR_E38_1 = EBR_E38_0;
			pass EBR_E39_1 = EBR_E39_0;
			pass EBR_E40_1 = EBR_E40_0;
			pass EBR_E41_1 = EBR_E41_0;
			pass EBR_E42_1 = EBR_E42_0;
			pass EBR_E43_1 = EBR_E43_0;
			pass EBR_E44_1 = EBR_E44_0;
			pass EBR_E45_1 = EBR_E45_0;
			pass EBR_E46_1 = EBR_E46_0;
			pass EBR_E47_1 = EBR_E47_0;
		}
	}

	conn_slot EBR_E {
		opposite EBR_W;

		conn_class PASS_EBR_W_E {
			pass EBR_W0_1 = EBR_W0_0;
			pass EBR_W1_1 = EBR_W1_0;
			pass EBR_W2_1 = EBR_W2_0;
			pass EBR_W3_1 = EBR_W3_0;
			pass EBR_W4_1 = EBR_W4_0;
			pass EBR_W5_1 = EBR_W5_0;
			pass EBR_W6_1 = EBR_W6_0;
			pass EBR_W7_1 = EBR_W7_0;
			pass EBR_W8_1 = EBR_W8_0;
			pass EBR_W9_1 = EBR_W9_0;
			pass EBR_W10_1 = EBR_W10_0;
			pass EBR_W11_1 = EBR_W11_0;
			pass EBR_W12_1 = EBR_W12_0;
			pass EBR_W13_1 = EBR_W13_0;
			pass EBR_W14_1 = EBR_W14_0;
			pass EBR_W15_1 = EBR_W15_0;
			pass EBR_W16_1 = EBR_W16_0;
			pass EBR_W17_1 = EBR_W17_0;
			pass EBR_W18_1 = EBR_W18_0;
			pass EBR_W19_1 = EBR_W19_0;
			pass EBR_W20_1 = EBR_W20_0;
			pass EBR_W21_1 = EBR_W21_0;
			pass EBR_W22_1 = EBR_W22_0;
			pass EBR_W23_1 = EBR_W23_0;
			pass EBR_W24_1 = EBR_W24_0;
			pass EBR_W25_1 = EBR_W25_0;
			pass EBR_W26_1 = EBR_W26_0;
			pass EBR_W27_1 = EBR_W27_0;
			pass EBR_W28_1 = EBR_W28_0;
			pass EBR_W29_1 = EBR_W29_0;
			pass EBR_W30_1 = EBR_W30_0;
			pass EBR_W31_1 = EBR_W31_0;
			pass EBR_W32_1 = EBR_W32_0;
			pass EBR_W33_1 = EBR_W33_0;
			pass EBR_W34_1 = EBR_W34_0;
			pass EBR_W35_1 = EBR_W35_0;
			pass EBR_W36_1 = EBR_W36_0;
			pass EBR_W37_1 = EBR_W37_0;
			pass EBR_W38_1 = EBR_W38_0;
			pass EBR_W39_1 = EBR_W39_0;
			pass EBR_W40_1 = EBR_W40_0;
			pass EBR_W41_1 = EBR_W41_0;
			pass EBR_W42_1 = EBR_W42_0;
			pass EBR_W43_1 = EBR_W43_0;
			pass EBR_W44_1 = EBR_W44_0;
			pass EBR_W45_1 = EBR_W45_0;
			pass EBR_W46_1 = EBR_W46_0;
			pass EBR_W47_1 = EBR_W47_0;
		}

		conn_class PASS_EBR_M_E {
			pass EBR_W0_1 = EBR_W0_0;
			pass EBR_W1_1 = EBR_W1_0;
			pass EBR_W2_1 = EBR_W2_0;
			pass EBR_W3_1 = EBR_W3_0;
			pass EBR_W4_1 = EBR_W4_0;
			pass EBR_W5_1 = EBR_W5_0;
			pass EBR_W6_1 = EBR_W6_0;
			pass EBR_W7_1 = EBR_W7_0;
			pass EBR_W8_1 = EBR_W8_0;
			pass EBR_W9_1 = EBR_W9_0;
			pass EBR_W10_1 = EBR_W10_0;
			pass EBR_W11_1 = EBR_W11_0;
			pass EBR_W12_1 = EBR_W12_0;
			pass EBR_W13_1 = EBR_W13_0;
			pass EBR_W14_1 = EBR_W14_0;
			pass EBR_W15_1 = EBR_W15_0;
			pass EBR_W16_1 = EBR_W16_0;
			pass EBR_W17_1 = EBR_W17_0;
			pass EBR_W18_1 = EBR_W18_0;
			pass EBR_W19_1 = EBR_W19_0;
			pass EBR_W20_1 = EBR_W20_0;
			pass EBR_W21_1 = EBR_W21_0;
			pass EBR_W22_1 = EBR_W22_0;
			pass EBR_W23_1 = EBR_W23_0;
			pass EBR_W24_1 = EBR_W40_0;
			pass EBR_W25_1 = EBR_W41_0;
			pass EBR_W26_1 = EBR_W42_0;
			pass EBR_W27_1 = EBR_W43_0;
			pass EBR_W28_1 = EBR_W44_0;
			pass EBR_W29_1 = EBR_W45_0;
			pass EBR_W30_1 = EBR_W46_0;
			pass EBR_W31_1 = EBR_W47_0;
			pass EBR_W32_1 = EBR_W48_0;
			pass EBR_W33_1 = EBR_W49_0;
			pass EBR_W34_1 = EBR_W50_0;
			pass EBR_W35_1 = EBR_W51_0;
			pass EBR_W36_1 = EBR_W52_0;
			pass EBR_W37_1 = EBR_W53_0;
			pass EBR_W38_1 = EBR_W54_0;
			pass EBR_W39_1 = EBR_W55_0;
			pass EBR_W40_1 = EBR_W56_0;
			pass EBR_W41_1 = EBR_W57_0;
			pass EBR_W42_1 = EBR_W58_0;
			pass EBR_W43_1 = EBR_W59_0;
			pass EBR_W44_1 = EBR_W60_0;
			pass EBR_W45_1 = EBR_W61_0;
			pass EBR_W46_1 = EBR_W62_0;
			pass EBR_W47_1 = EBR_W63_0;
		}

		conn_class PASS_EBR_E_E {
			pass EBR_W0_1 = EBR_W0_0;
			pass EBR_W1_1 = EBR_W1_0;
			pass EBR_W2_1 = EBR_W2_0;
			pass EBR_W3_1 = EBR_W3_0;
			pass EBR_W4_1 = EBR_W4_0;
			pass EBR_W5_1 = EBR_W5_0;
			pass EBR_W6_1 = EBR_W6_0;
			pass EBR_W7_1 = EBR_W7_0;
			pass EBR_W8_1 = EBR_W8_0;
			pass EBR_W9_1 = EBR_W9_0;
			pass EBR_W10_1 = EBR_W10_0;
			pass EBR_W11_1 = EBR_W11_0;
			pass EBR_W12_1 = EBR_W12_0;
			pass EBR_W13_1 = EBR_W13_0;
			pass EBR_W14_1 = EBR_W14_0;
			pass EBR_W15_1 = EBR_W15_0;
			pass EBR_W16_1 = EBR_W16_0;
			pass EBR_W17_1 = EBR_W17_0;
			pass EBR_W18_1 = EBR_W18_0;
			pass EBR_W19_1 = EBR_W19_0;
			pass EBR_W20_1 = EBR_W20_0;
			pass EBR_W21_1 = EBR_W21_0;
			pass EBR_W22_1 = EBR_W22_0;
			pass EBR_W23_1 = EBR_W23_0;
			pass EBR_W24_1 = EBR_W24_0;
			pass EBR_W25_1 = EBR_W25_0;
			pass EBR_W26_1 = EBR_W26_0;
			pass EBR_W27_1 = EBR_W27_0;
			pass EBR_W28_1 = EBR_W28_0;
			pass EBR_W29_1 = EBR_W29_0;
			pass EBR_W30_1 = EBR_W30_0;
			pass EBR_W31_1 = EBR_W31_0;
			pass EBR_W32_1 = EBR_W32_0;
			pass EBR_W33_1 = EBR_W33_0;
			pass EBR_W34_1 = EBR_W34_0;
			pass EBR_W35_1 = EBR_W35_0;
			pass EBR_W36_1 = EBR_W36_0;
			pass EBR_W37_1 = EBR_W37_0;
			pass EBR_W38_1 = EBR_W38_0;
			pass EBR_W39_1 = EBR_W39_0;
			pass EBR_W40_1 = EBR_W40_0;
			pass EBR_W41_1 = EBR_W41_0;
			pass EBR_W42_1 = EBR_W42_0;
			pass EBR_W43_1 = EBR_W43_0;
			pass EBR_W44_1 = EBR_W44_0;
			pass EBR_W45_1 = EBR_W45_0;
			pass EBR_W46_1 = EBR_W46_0;
			pass EBR_W47_1 = EBR_W47_0;
			pass EBR_W48_1 = EBR_W48_0;
			pass EBR_W49_1 = EBR_W49_0;
			pass EBR_W50_1 = EBR_W50_0;
			pass EBR_W51_1 = EBR_W51_0;
			pass EBR_W52_1 = EBR_W52_0;
			pass EBR_W53_1 = EBR_W53_0;
			pass EBR_W54_1 = EBR_W54_0;
			pass EBR_W55_1 = EBR_W55_0;
			pass EBR_W56_1 = EBR_W56_0;
			pass EBR_W57_1 = EBR_W57_0;
			pass EBR_W58_1 = EBR_W58_0;
			pass EBR_W59_1 = EBR_W59_0;
			pass EBR_W60_1 = EBR_W60_0;
			pass EBR_W61_1 = EBR_W61_0;
			pass EBR_W62_1 = EBR_W62_0;
			pass EBR_W63_1 = EBR_W63_0;
		}
	}

	conn_slot IO_W {
		opposite IO_E;

		conn_class PASS_IO_W {
			pass IO_E0_1 = IO_E0_0;
			pass IO_E0_2 = IO_E0_1;
			pass IO_E0_3 = IO_E0_2;
			pass IO_E0_4 = IO_E0_3;
			pass IO_E0_5 = IO_E0_4;
			pass IO_E0_6 = IO_E0_5;
			pass IO_E0_7 = IO_E0_6;
			pass IO_E0_8 = IO_E0_7;
			pass IO_E1_1 = IO_E1_0;
			pass IO_E1_2 = IO_E1_1;
			pass IO_E1_3 = IO_E1_2;
			pass IO_E1_4 = IO_E1_3;
			pass IO_E1_5 = IO_E1_4;
			pass IO_E1_6 = IO_E1_5;
			pass IO_E1_7 = IO_E1_6;
			pass IO_E1_8 = IO_E1_7;
			pass IO_E2_1 = IO_E2_0;
			pass IO_E2_2 = IO_E2_1;
			pass IO_E2_3 = IO_E2_2;
			pass IO_E2_4 = IO_E2_3;
			pass IO_E2_5 = IO_E2_4;
			pass IO_E2_6 = IO_E2_5;
			pass IO_E2_7 = IO_E2_6;
			pass IO_E2_8 = IO_E2_7;
			pass IO_E3_1 = IO_E3_0;
			pass IO_E3_2 = IO_E3_1;
			pass IO_E3_3 = IO_E3_2;
			pass IO_E3_4 = IO_E3_3;
			pass IO_E3_5 = IO_E3_4;
			pass IO_E3_6 = IO_E3_5;
			pass IO_E3_7 = IO_E3_6;
			pass IO_E3_8 = IO_E3_7;
			pass IO_E4_1 = IO_E4_0;
			pass IO_E4_2 = IO_E4_1;
			pass IO_E4_3 = IO_E4_2;
			pass IO_E4_4 = IO_E4_3;
			pass IO_E4_5 = IO_E4_4;
			pass IO_E4_6 = IO_E4_5;
			pass IO_E4_7 = IO_E4_6;
			pass IO_E4_8 = IO_E4_7;
			pass IO_E5_1 = IO_E5_0;
			pass IO_E5_2 = IO_E5_1;
			pass IO_E5_3 = IO_E5_2;
			pass IO_E5_4 = IO_E5_3;
			pass IO_E5_5 = IO_E5_4;
			pass IO_E5_6 = IO_E5_5;
			pass IO_E5_7 = IO_E5_6;
			pass IO_E5_8 = IO_E5_7;
			pass IO_E6_1 = IO_E6_0;
			pass IO_E6_2 = IO_E6_1;
			pass IO_E6_3 = IO_E6_2;
			pass IO_E6_4 = IO_E6_3;
			pass IO_E6_5 = IO_E6_4;
			pass IO_E6_6 = IO_E6_5;
			pass IO_E6_7 = IO_E6_6;
			pass IO_E6_8 = IO_E6_7;
			pass IO_E7_1 = IO_E7_0;
			pass IO_E7_2 = IO_E7_1;
			pass IO_E7_3 = IO_E7_2;
			pass IO_E7_4 = IO_E7_3;
			pass IO_E7_5 = IO_E7_4;
			pass IO_E7_6 = IO_E7_5;
			pass IO_E7_7 = IO_E7_6;
			pass IO_E7_8 = IO_E7_7;
			pass IO_E8_1 = IO_E8_0;
			pass IO_E8_2 = IO_E8_1;
			pass IO_E8_3 = IO_E8_2;
			pass IO_E8_4 = IO_E8_3;
			pass IO_E8_5 = IO_E8_4;
			pass IO_E8_6 = IO_E8_5;
			pass IO_E8_7 = IO_E8_6;
			pass IO_E8_8 = IO_E8_7;
			pass IO_E9_1 = IO_E9_0;
			pass IO_E9_2 = IO_E9_1;
			pass IO_E9_3 = IO_E9_2;
			pass IO_E9_4 = IO_E9_3;
			pass IO_E9_5 = IO_E9_4;
			pass IO_E9_6 = IO_E9_5;
			pass IO_E9_7 = IO_E9_6;
			pass IO_E9_8 = IO_E9_7;
			pass IO_E10_1 = IO_E10_0;
			pass IO_E10_2 = IO_E10_1;
			pass IO_E10_3 = IO_E10_2;
			pass IO_E10_4 = IO_E10_3;
			pass IO_E10_5 = IO_E10_4;
			pass IO_E10_6 = IO_E10_5;
			pass IO_E10_7 = IO_E10_6;
			pass IO_E10_8 = IO_E10_7;
			pass IO_E11_1 = IO_E11_0;
			pass IO_E11_2 = IO_E11_1;
			pass IO_E11_3 = IO_E11_2;
			pass IO_E11_4 = IO_E11_3;
			pass IO_E11_5 = IO_E11_4;
			pass IO_E11_6 = IO_E11_5;
			pass IO_E11_7 = IO_E11_6;
			pass IO_E11_8 = IO_E11_7;
			pass IO_E12_1 = IO_E12_0;
			pass IO_E12_2 = IO_E12_1;
			pass IO_E12_3 = IO_E12_2;
			pass IO_E12_4 = IO_E12_3;
			pass IO_E12_5 = IO_E12_4;
			pass IO_E12_6 = IO_E12_5;
			pass IO_E12_7 = IO_E12_6;
			pass IO_E12_8 = IO_E12_7;
			pass IO_E13_1 = IO_E13_0;
			pass IO_E13_2 = IO_E13_1;
			pass IO_E13_3 = IO_E13_2;
			pass IO_E13_4 = IO_E13_3;
			pass IO_E13_5 = IO_E13_4;
			pass IO_E13_6 = IO_E13_5;
			pass IO_E13_7 = IO_E13_6;
			pass IO_E13_8 = IO_E13_7;
			pass IO_E14_1 = IO_E14_0;
			pass IO_E14_2 = IO_E14_1;
			pass IO_E14_3 = IO_E14_2;
			pass IO_E14_4 = IO_E14_3;
			pass IO_E14_5 = IO_E14_4;
			pass IO_E14_6 = IO_E14_5;
			pass IO_E14_7 = IO_E14_6;
			pass IO_E14_8 = IO_E14_7;
			pass IO_E15_1 = IO_E15_0;
			pass IO_E15_2 = IO_E15_1;
			pass IO_E15_3 = IO_E15_2;
			pass IO_E15_4 = IO_E15_3;
			pass IO_E15_5 = IO_E15_4;
			pass IO_E15_6 = IO_E15_5;
			pass IO_E15_7 = IO_E15_6;
			pass IO_E15_8 = IO_E15_7;
			pass IO_E16_1 = IO_E16_0;
			pass IO_E16_2 = IO_E16_1;
			pass IO_E16_3 = IO_E16_2;
			pass IO_E16_4 = IO_E16_3;
			pass IO_E16_5 = IO_E16_4;
			pass IO_E16_6 = IO_E16_5;
			pass IO_E16_7 = IO_E16_6;
			pass IO_E16_8 = IO_E16_7;
			pass IO_E17_1 = IO_E17_0;
			pass IO_E17_2 = IO_E17_1;
			pass IO_E17_3 = IO_E17_2;
			pass IO_E17_4 = IO_E17_3;
			pass IO_E17_5 = IO_E17_4;
			pass IO_E17_6 = IO_E17_5;
			pass IO_E17_7 = IO_E17_6;
			pass IO_E17_8 = IO_E17_7;
			pass IO_E18_1 = IO_E18_0;
			pass IO_E18_2 = IO_E18_1;
			pass IO_E18_3 = IO_E18_2;
			pass IO_E18_4 = IO_E18_3;
			pass IO_E18_5 = IO_E18_4;
			pass IO_E18_6 = IO_E18_5;
			pass IO_E18_7 = IO_E18_6;
			pass IO_E18_8 = IO_E18_7;
			pass IO_E19_1 = IO_E19_0;
			pass IO_E19_2 = IO_E19_1;
			pass IO_E19_3 = IO_E19_2;
			pass IO_E19_4 = IO_E19_3;
			pass IO_E19_5 = IO_E19_4;
			pass IO_E19_6 = IO_E19_5;
			pass IO_E19_7 = IO_E19_6;
			pass IO_E19_8 = IO_E19_7;
			pass IO_E20_1 = IO_E20_0;
			pass IO_E20_2 = IO_E20_1;
			pass IO_E20_3 = IO_E20_2;
			pass IO_E20_4 = IO_E20_3;
			pass IO_E20_5 = IO_E20_4;
			pass IO_E20_6 = IO_E20_5;
			pass IO_E20_7 = IO_E20_6;
			pass IO_E20_8 = IO_E20_7;
			pass IO_E21_1 = IO_E21_0;
			pass IO_E21_2 = IO_E21_1;
			pass IO_E21_3 = IO_E21_2;
			pass IO_E21_4 = IO_E21_3;
			pass IO_E21_5 = IO_E21_4;
			pass IO_E21_6 = IO_E21_5;
			pass IO_E21_7 = IO_E21_6;
			pass IO_E21_8 = IO_E21_7;
			pass IO_E22_1 = IO_E22_0;
			pass IO_E22_2 = IO_E22_1;
			pass IO_E22_3 = IO_E22_2;
			pass IO_E22_4 = IO_E22_3;
			pass IO_E22_5 = IO_E22_4;
			pass IO_E22_6 = IO_E22_5;
			pass IO_E22_7 = IO_E22_6;
			pass IO_E22_8 = IO_E22_7;
			pass IO_E23_1 = IO_E23_0;
			pass IO_E23_2 = IO_E23_1;
			pass IO_E23_3 = IO_E23_2;
			pass IO_E23_4 = IO_E23_3;
			pass IO_E23_5 = IO_E23_4;
			pass IO_E23_6 = IO_E23_5;
			pass IO_E23_7 = IO_E23_6;
			pass IO_E23_8 = IO_E23_7;
			pass IO_E24_1 = IO_E24_0;
			pass IO_E24_2 = IO_E24_1;
			pass IO_E24_3 = IO_E24_2;
			pass IO_E24_4 = IO_E24_3;
			pass IO_E24_5 = IO_E24_4;
			pass IO_E24_6 = IO_E24_5;
			pass IO_E24_7 = IO_E24_6;
			pass IO_E24_8 = IO_E24_7;
			pass IO_E25_1 = IO_E25_0;
			pass IO_E25_2 = IO_E25_1;
			pass IO_E25_3 = IO_E25_2;
			pass IO_E25_4 = IO_E25_3;
			pass IO_E25_5 = IO_E25_4;
			pass IO_E25_6 = IO_E25_5;
			pass IO_E25_7 = IO_E25_6;
			pass IO_E25_8 = IO_E25_7;
			pass IO_E26_1 = IO_E26_0;
			pass IO_E26_2 = IO_E26_1;
			pass IO_E26_3 = IO_E26_2;
			pass IO_E26_4 = IO_E26_3;
			pass IO_E26_5 = IO_E26_4;
			pass IO_E26_6 = IO_E26_5;
			pass IO_E26_7 = IO_E26_6;
			pass IO_E26_8 = IO_E26_7;
			pass IO_E27_1 = IO_E27_0;
			pass IO_E27_2 = IO_E27_1;
			pass IO_E27_3 = IO_E27_2;
			pass IO_E27_4 = IO_E27_3;
			pass IO_E27_5 = IO_E27_4;
			pass IO_E27_6 = IO_E27_5;
			pass IO_E27_7 = IO_E27_6;
			pass IO_E27_8 = IO_E27_7;
			pass IO_E28_1 = IO_E28_0;
			pass IO_E28_2 = IO_E28_1;
			pass IO_E28_3 = IO_E28_2;
			pass IO_E28_4 = IO_E28_3;
			pass IO_E28_5 = IO_E28_4;
			pass IO_E28_6 = IO_E28_5;
			pass IO_E28_7 = IO_E28_6;
			pass IO_E28_8 = IO_E28_7;
			pass IO_E29_1 = IO_E29_0;
			pass IO_E29_2 = IO_E29_1;
			pass IO_E29_3 = IO_E29_2;
			pass IO_E29_4 = IO_E29_3;
			pass IO_E29_5 = IO_E29_4;
			pass IO_E29_6 = IO_E29_5;
			pass IO_E29_7 = IO_E29_6;
			pass IO_E29_8 = IO_E29_7;
			pass IO_E30_1 = IO_E30_0;
			pass IO_E30_2 = IO_E30_1;
			pass IO_E30_3 = IO_E30_2;
			pass IO_E30_4 = IO_E30_3;
			pass IO_E30_5 = IO_E30_4;
			pass IO_E30_6 = IO_E30_5;
			pass IO_E30_7 = IO_E30_6;
			pass IO_E30_8 = IO_E30_7;
			pass IO_E31_1 = IO_E31_0;
			pass IO_E31_2 = IO_E31_1;
			pass IO_E31_3 = IO_E31_2;
			pass IO_E31_4 = IO_E31_3;
			pass IO_E31_5 = IO_E31_4;
			pass IO_E31_6 = IO_E31_5;
			pass IO_E31_7 = IO_E31_6;
			pass IO_E31_8 = IO_E31_7;
			pass IO_T_E = IO_T_E;
		}
	}

	conn_slot IO_E {
		opposite IO_W;

		conn_class PASS_IO_E {
			pass IO_W0_1 = IO_W0_0;
			pass IO_W0_2 = IO_W0_1;
			pass IO_W0_3 = IO_W0_2;
			pass IO_W0_4 = IO_W0_3;
			pass IO_W0_5 = IO_W0_4;
			pass IO_W0_6 = IO_W0_5;
			pass IO_W0_7 = IO_W0_6;
			pass IO_W0_8 = IO_W0_7;
			pass IO_W1_1 = IO_W1_0;
			pass IO_W1_2 = IO_W1_1;
			pass IO_W1_3 = IO_W1_2;
			pass IO_W1_4 = IO_W1_3;
			pass IO_W1_5 = IO_W1_4;
			pass IO_W1_6 = IO_W1_5;
			pass IO_W1_7 = IO_W1_6;
			pass IO_W1_8 = IO_W1_7;
			pass IO_W2_1 = IO_W2_0;
			pass IO_W2_2 = IO_W2_1;
			pass IO_W2_3 = IO_W2_2;
			pass IO_W2_4 = IO_W2_3;
			pass IO_W2_5 = IO_W2_4;
			pass IO_W2_6 = IO_W2_5;
			pass IO_W2_7 = IO_W2_6;
			pass IO_W2_8 = IO_W2_7;
			pass IO_W3_1 = IO_W3_0;
			pass IO_W3_2 = IO_W3_1;
			pass IO_W3_3 = IO_W3_2;
			pass IO_W3_4 = IO_W3_3;
			pass IO_W3_5 = IO_W3_4;
			pass IO_W3_6 = IO_W3_5;
			pass IO_W3_7 = IO_W3_6;
			pass IO_W3_8 = IO_W3_7;
			pass IO_W4_1 = IO_W4_0;
			pass IO_W4_2 = IO_W4_1;
			pass IO_W4_3 = IO_W4_2;
			pass IO_W4_4 = IO_W4_3;
			pass IO_W4_5 = IO_W4_4;
			pass IO_W4_6 = IO_W4_5;
			pass IO_W4_7 = IO_W4_6;
			pass IO_W4_8 = IO_W4_7;
			pass IO_W5_1 = IO_W5_0;
			pass IO_W5_2 = IO_W5_1;
			pass IO_W5_3 = IO_W5_2;
			pass IO_W5_4 = IO_W5_3;
			pass IO_W5_5 = IO_W5_4;
			pass IO_W5_6 = IO_W5_5;
			pass IO_W5_7 = IO_W5_6;
			pass IO_W5_8 = IO_W5_7;
			pass IO_W6_1 = IO_W6_0;
			pass IO_W6_2 = IO_W6_1;
			pass IO_W6_3 = IO_W6_2;
			pass IO_W6_4 = IO_W6_3;
			pass IO_W6_5 = IO_W6_4;
			pass IO_W6_6 = IO_W6_5;
			pass IO_W6_7 = IO_W6_6;
			pass IO_W6_8 = IO_W6_7;
			pass IO_W7_1 = IO_W7_0;
			pass IO_W7_2 = IO_W7_1;
			pass IO_W7_3 = IO_W7_2;
			pass IO_W7_4 = IO_W7_3;
			pass IO_W7_5 = IO_W7_4;
			pass IO_W7_6 = IO_W7_5;
			pass IO_W7_7 = IO_W7_6;
			pass IO_W7_8 = IO_W7_7;
			pass IO_W8_1 = IO_W8_0;
			pass IO_W8_2 = IO_W8_1;
			pass IO_W8_3 = IO_W8_2;
			pass IO_W8_4 = IO_W8_3;
			pass IO_W8_5 = IO_W8_4;
			pass IO_W8_6 = IO_W8_5;
			pass IO_W8_7 = IO_W8_6;
			pass IO_W8_8 = IO_W8_7;
			pass IO_W9_1 = IO_W9_0;
			pass IO_W9_2 = IO_W9_1;
			pass IO_W9_3 = IO_W9_2;
			pass IO_W9_4 = IO_W9_3;
			pass IO_W9_5 = IO_W9_4;
			pass IO_W9_6 = IO_W9_5;
			pass IO_W9_7 = IO_W9_6;
			pass IO_W9_8 = IO_W9_7;
			pass IO_W10_1 = IO_W10_0;
			pass IO_W10_2 = IO_W10_1;
			pass IO_W10_3 = IO_W10_2;
			pass IO_W10_4 = IO_W10_3;
			pass IO_W10_5 = IO_W10_4;
			pass IO_W10_6 = IO_W10_5;
			pass IO_W10_7 = IO_W10_6;
			pass IO_W10_8 = IO_W10_7;
			pass IO_W11_1 = IO_W11_0;
			pass IO_W11_2 = IO_W11_1;
			pass IO_W11_3 = IO_W11_2;
			pass IO_W11_4 = IO_W11_3;
			pass IO_W11_5 = IO_W11_4;
			pass IO_W11_6 = IO_W11_5;
			pass IO_W11_7 = IO_W11_6;
			pass IO_W11_8 = IO_W11_7;
			pass IO_W12_1 = IO_W12_0;
			pass IO_W12_2 = IO_W12_1;
			pass IO_W12_3 = IO_W12_2;
			pass IO_W12_4 = IO_W12_3;
			pass IO_W12_5 = IO_W12_4;
			pass IO_W12_6 = IO_W12_5;
			pass IO_W12_7 = IO_W12_6;
			pass IO_W12_8 = IO_W12_7;
			pass IO_W13_1 = IO_W13_0;
			pass IO_W13_2 = IO_W13_1;
			pass IO_W13_3 = IO_W13_2;
			pass IO_W13_4 = IO_W13_3;
			pass IO_W13_5 = IO_W13_4;
			pass IO_W13_6 = IO_W13_5;
			pass IO_W13_7 = IO_W13_6;
			pass IO_W13_8 = IO_W13_7;
			pass IO_W14_1 = IO_W14_0;
			pass IO_W14_2 = IO_W14_1;
			pass IO_W14_3 = IO_W14_2;
			pass IO_W14_4 = IO_W14_3;
			pass IO_W14_5 = IO_W14_4;
			pass IO_W14_6 = IO_W14_5;
			pass IO_W14_7 = IO_W14_6;
			pass IO_W14_8 = IO_W14_7;
			pass IO_W15_1 = IO_W15_0;
			pass IO_W15_2 = IO_W15_1;
			pass IO_W15_3 = IO_W15_2;
			pass IO_W15_4 = IO_W15_3;
			pass IO_W15_5 = IO_W15_4;
			pass IO_W15_6 = IO_W15_5;
			pass IO_W15_7 = IO_W15_6;
			pass IO_W15_8 = IO_W15_7;
			pass IO_W16_1 = IO_W16_0;
			pass IO_W16_2 = IO_W16_1;
			pass IO_W16_3 = IO_W16_2;
			pass IO_W16_4 = IO_W16_3;
			pass IO_W16_5 = IO_W16_4;
			pass IO_W16_6 = IO_W16_5;
			pass IO_W16_7 = IO_W16_6;
			pass IO_W16_8 = IO_W16_7;
			pass IO_W17_1 = IO_W17_0;
			pass IO_W17_2 = IO_W17_1;
			pass IO_W17_3 = IO_W17_2;
			pass IO_W17_4 = IO_W17_3;
			pass IO_W17_5 = IO_W17_4;
			pass IO_W17_6 = IO_W17_5;
			pass IO_W17_7 = IO_W17_6;
			pass IO_W17_8 = IO_W17_7;
			pass IO_W18_1 = IO_W18_0;
			pass IO_W18_2 = IO_W18_1;
			pass IO_W18_3 = IO_W18_2;
			pass IO_W18_4 = IO_W18_3;
			pass IO_W18_5 = IO_W18_4;
			pass IO_W18_6 = IO_W18_5;
			pass IO_W18_7 = IO_W18_6;
			pass IO_W18_8 = IO_W18_7;
			pass IO_W19_1 = IO_W19_0;
			pass IO_W19_2 = IO_W19_1;
			pass IO_W19_3 = IO_W19_2;
			pass IO_W19_4 = IO_W19_3;
			pass IO_W19_5 = IO_W19_4;
			pass IO_W19_6 = IO_W19_5;
			pass IO_W19_7 = IO_W19_6;
			pass IO_W19_8 = IO_W19_7;
			pass IO_W20_1 = IO_W20_0;
			pass IO_W20_2 = IO_W20_1;
			pass IO_W20_3 = IO_W20_2;
			pass IO_W20_4 = IO_W20_3;
			pass IO_W20_5 = IO_W20_4;
			pass IO_W20_6 = IO_W20_5;
			pass IO_W20_7 = IO_W20_6;
			pass IO_W20_8 = IO_W20_7;
			pass IO_W21_1 = IO_W21_0;
			pass IO_W21_2 = IO_W21_1;
			pass IO_W21_3 = IO_W21_2;
			pass IO_W21_4 = IO_W21_3;
			pass IO_W21_5 = IO_W21_4;
			pass IO_W21_6 = IO_W21_5;
			pass IO_W21_7 = IO_W21_6;
			pass IO_W21_8 = IO_W21_7;
			pass IO_W22_1 = IO_W22_0;
			pass IO_W22_2 = IO_W22_1;
			pass IO_W22_3 = IO_W22_2;
			pass IO_W22_4 = IO_W22_3;
			pass IO_W22_5 = IO_W22_4;
			pass IO_W22_6 = IO_W22_5;
			pass IO_W22_7 = IO_W22_6;
			pass IO_W22_8 = IO_W22_7;
			pass IO_W23_1 = IO_W23_0;
			pass IO_W23_2 = IO_W23_1;
			pass IO_W23_3 = IO_W23_2;
			pass IO_W23_4 = IO_W23_3;
			pass IO_W23_5 = IO_W23_4;
			pass IO_W23_6 = IO_W23_5;
			pass IO_W23_7 = IO_W23_6;
			pass IO_W23_8 = IO_W23_7;
			pass IO_W24_1 = IO_W24_0;
			pass IO_W24_2 = IO_W24_1;
			pass IO_W24_3 = IO_W24_2;
			pass IO_W24_4 = IO_W24_3;
			pass IO_W24_5 = IO_W24_4;
			pass IO_W24_6 = IO_W24_5;
			pass IO_W24_7 = IO_W24_6;
			pass IO_W24_8 = IO_W24_7;
			pass IO_W25_1 = IO_W25_0;
			pass IO_W25_2 = IO_W25_1;
			pass IO_W25_3 = IO_W25_2;
			pass IO_W25_4 = IO_W25_3;
			pass IO_W25_5 = IO_W25_4;
			pass IO_W25_6 = IO_W25_5;
			pass IO_W25_7 = IO_W25_6;
			pass IO_W25_8 = IO_W25_7;
			pass IO_W26_1 = IO_W26_0;
			pass IO_W26_2 = IO_W26_1;
			pass IO_W26_3 = IO_W26_2;
			pass IO_W26_4 = IO_W26_3;
			pass IO_W26_5 = IO_W26_4;
			pass IO_W26_6 = IO_W26_5;
			pass IO_W26_7 = IO_W26_6;
			pass IO_W26_8 = IO_W26_7;
			pass IO_W27_1 = IO_W27_0;
			pass IO_W27_2 = IO_W27_1;
			pass IO_W27_3 = IO_W27_2;
			pass IO_W27_4 = IO_W27_3;
			pass IO_W27_5 = IO_W27_4;
			pass IO_W27_6 = IO_W27_5;
			pass IO_W27_7 = IO_W27_6;
			pass IO_W27_8 = IO_W27_7;
			pass IO_W28_1 = IO_W28_0;
			pass IO_W28_2 = IO_W28_1;
			pass IO_W28_3 = IO_W28_2;
			pass IO_W28_4 = IO_W28_3;
			pass IO_W28_5 = IO_W28_4;
			pass IO_W28_6 = IO_W28_5;
			pass IO_W28_7 = IO_W28_6;
			pass IO_W28_8 = IO_W28_7;
			pass IO_W29_1 = IO_W29_0;
			pass IO_W29_2 = IO_W29_1;
			pass IO_W29_3 = IO_W29_2;
			pass IO_W29_4 = IO_W29_3;
			pass IO_W29_5 = IO_W29_4;
			pass IO_W29_6 = IO_W29_5;
			pass IO_W29_7 = IO_W29_6;
			pass IO_W29_8 = IO_W29_7;
			pass IO_W30_1 = IO_W30_0;
			pass IO_W30_2 = IO_W30_1;
			pass IO_W30_3 = IO_W30_2;
			pass IO_W30_4 = IO_W30_3;
			pass IO_W30_5 = IO_W30_4;
			pass IO_W30_6 = IO_W30_5;
			pass IO_W30_7 = IO_W30_6;
			pass IO_W30_8 = IO_W30_7;
			pass IO_W31_1 = IO_W31_0;
			pass IO_W31_2 = IO_W31_1;
			pass IO_W31_3 = IO_W31_2;
			pass IO_W31_4 = IO_W31_3;
			pass IO_W31_5 = IO_W31_4;
			pass IO_W31_6 = IO_W31_5;
			pass IO_W31_7 = IO_W31_6;
			pass IO_W31_8 = IO_W31_7;
			pass IO_T_W = IO_T_W;
		}
	}
}

